//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.2.01Beta"
//Fri Oct 29 23:00:53 2021

//Source file index table:
//file0 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v"
//file1 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v"
//file2 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_part.v"
//file3 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v"
//file4 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v"
//file5 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator.v"
//file6 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_ram.v"
//file7 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v"
//file8 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v"
//file9 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator.v"
//file10 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v"
//file11 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v"
//file12 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v"
//file13 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v"
//file14 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v"
//file15 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v"
`timescale 100 ps/100 ps
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator  (o_31,o_29,o_27,o_25,o_23,o_21,o_19,o_17,n3,\ff_state_e[2] ,\ff_active[2] ,\ff_active[1] ,\ff_counter_e[0] ,n3_65,\ff_counter_e[15] ,n3_35,\ff_counter_e[13] ,n3_39,\ff_counter_e[14] ,n3_37,\ff_counter_e[12] ,n3_41,\ff_counter_e[11] ,n3_43,\ff_counter_e[10] ,n3_45,\ff_counter_e[9] ,n3_47,\ff_state_e[1] ,n3_11,\ff_state_e[0] ,n3_13,\ff_counter_e[1] ,n3_63,\ff_counter_e[2] ,n3_61,\ff_counter_e[3] ,n3_59,\ff_counter_e[4] ,n3_57,\ff_counter_e[5] ,n3_55,\ff_counter_e[6] ,n3_53,\ff_counter_e[7] ,n3_51,\reg_rr_e0[1] ,n3_31,\reg_rr_e0[3] ,n3_27,\ff_active[0] ,\reg_ar_e0[5] ,\reg_ar_e0[4] ,\reg_ar_e0[2] ,\reg_ar_e0[0] ,\reg_rr_e0[0] ,n3_33,\ff_counter_e[8] ,n3_49,\reg_sl_e0[3] ,n3_23,\reg_sl_e0[6] ,n3_17,\reg_sl_e0[1] ,n3_27_8,\reg_sl_e0[5] ,n3_19,\reg_sl_e0[0] ,n3_29,\reg_rr_e0[5] ,n3_23_9,\reg_rr_e0[7] ,n3_19_10,\reg_rr_e0[4] ,n3_25,n3_31_11,n3_31_12,\reg_sr_e0[1] ,\reg_dr_e0[1] ,n172,\reg_ar_e0[1] ,\reg_ar_b0[1] ,o_547,n3_27_13,n3_27_14,\reg_sr_e0[3] ,\reg_dr_e0[3] ,\reg_ar_e0[3] ,\reg_ar_b0[3] ,\reg_rr_e0[2] ,n3_29_15,\reg_rr_e0[6] ,n3_21,\reg_ar_a0[7] ,\reg_ar_c0[7] ,\reg_ar_b0[7] ,\reg_ar_e0[7] ,\reg_ar_a0[6] ,\reg_ar_c0[6] ,\reg_ar_b0[6] ,\reg_ar_e0[6] ,\reg_ar_a0[5] ,\reg_ar_b0[5] ,\reg_ar_c0[5] ,\reg_ar_a0[4] ,\reg_ar_b0[4] ,\reg_ar_c0[4] ,\reg_ar_a0[2] ,\reg_ar_b0[2] ,\reg_ar_c0[2] ,\reg_ar_a0[0] ,\reg_ar_b0[0] ,\reg_ar_c0[0] ,n3_33_16,n3_33_17,\reg_sr_e0[0] ,\reg_dr_e0[0] ,n3_21_18,\reg_sl_e0[4] ,n3_23_19,n3_23_20,\reg_sr_e0[5] ,\reg_dr_e0[5] ,n3_19_21,\reg_sr_e0[7] ,n3_19_22,\reg_dr_e0[7] ,n3_25_23,n3_25_24,\reg_sr_e0[4] ,\reg_dr_e0[4] ,n3_29_25,n3_29_26,\reg_sr_e0[2] ,\reg_dr_e0[2] ,n3_21_27,n3_21_28,\reg_sr_e0[6] ,\reg_dr_e0[6] ,o_551,\reg_ar_a0[1] ,\reg_ar_c0[1] ,\reg_ar_a0[3] ,\reg_ar_c0[3] ,n3_25_29,\reg_sl_e0[2] ,n97,n98,n99,n100,n101,n102,n103,n104,\counter_out[15] ,\counter_out[14] ,\counter_out[13] ,\counter_out[12] ,\counter_out[11] ,\counter_out[10] ,\counter_out[9] ,\counter_out[8] ,n91,n92,n93,\counter_out[0] ,\counter_out[1] ,\counter_out[2] ,\counter_out[3] ,\counter_out[4] ,\counter_out[7] ,\counter_out[5] ,\counter_out[6] );
input o_31;
input o_29;
input o_27;
input o_25;
input o_23;
input o_21;
input o_19;
input o_17;
input n3;
input \ff_state_e[2] ;
input \ff_active[2] ;
input \ff_active[1] ;
input \ff_counter_e[0] ;
input n3_65;
input \ff_counter_e[15] ;
input n3_35;
input \ff_counter_e[13] ;
input n3_39;
input \ff_counter_e[14] ;
input n3_37;
input \ff_counter_e[12] ;
input n3_41;
input \ff_counter_e[11] ;
input n3_43;
input \ff_counter_e[10] ;
input n3_45;
input \ff_counter_e[9] ;
input n3_47;
input \ff_state_e[1] ;
input n3_11;
input \ff_state_e[0] ;
input n3_13;
input \ff_counter_e[1] ;
input n3_63;
input \ff_counter_e[2] ;
input n3_61;
input \ff_counter_e[3] ;
input n3_59;
input \ff_counter_e[4] ;
input n3_57;
input \ff_counter_e[5] ;
input n3_55;
input \ff_counter_e[6] ;
input n3_53;
input \ff_counter_e[7] ;
input n3_51;
input \reg_rr_e0[1] ;
input n3_31;
input \reg_rr_e0[3] ;
input n3_27;
input \ff_active[0] ;
input \reg_ar_e0[5] ;
input \reg_ar_e0[4] ;
input \reg_ar_e0[2] ;
input \reg_ar_e0[0] ;
input \reg_rr_e0[0] ;
input n3_33;
input \ff_counter_e[8] ;
input n3_49;
input \reg_sl_e0[3] ;
input n3_23;
input \reg_sl_e0[6] ;
input n3_17;
input \reg_sl_e0[1] ;
input n3_27_8;
input \reg_sl_e0[5] ;
input n3_19;
input \reg_sl_e0[0] ;
input n3_29;
input \reg_rr_e0[5] ;
input n3_23_9;
input \reg_rr_e0[7] ;
input n3_19_10;
input \reg_rr_e0[4] ;
input n3_25;
input n3_31_11;
input n3_31_12;
input \reg_sr_e0[1] ;
input \reg_dr_e0[1] ;
input n172;
input \reg_ar_e0[1] ;
input \reg_ar_b0[1] ;
input o_547;
input n3_27_13;
input n3_27_14;
input \reg_sr_e0[3] ;
input \reg_dr_e0[3] ;
input \reg_ar_e0[3] ;
input \reg_ar_b0[3] ;
input \reg_rr_e0[2] ;
input n3_29_15;
input \reg_rr_e0[6] ;
input n3_21;
input \reg_ar_a0[7] ;
input \reg_ar_c0[7] ;
input \reg_ar_b0[7] ;
input \reg_ar_e0[7] ;
input \reg_ar_a0[6] ;
input \reg_ar_c0[6] ;
input \reg_ar_b0[6] ;
input \reg_ar_e0[6] ;
input \reg_ar_a0[5] ;
input \reg_ar_b0[5] ;
input \reg_ar_c0[5] ;
input \reg_ar_a0[4] ;
input \reg_ar_b0[4] ;
input \reg_ar_c0[4] ;
input \reg_ar_a0[2] ;
input \reg_ar_b0[2] ;
input \reg_ar_c0[2] ;
input \reg_ar_a0[0] ;
input \reg_ar_b0[0] ;
input \reg_ar_c0[0] ;
input n3_33_16;
input n3_33_17;
input \reg_sr_e0[0] ;
input \reg_dr_e0[0] ;
input n3_21_18;
input \reg_sl_e0[4] ;
input n3_23_19;
input n3_23_20;
input \reg_sr_e0[5] ;
input \reg_dr_e0[5] ;
input n3_19_21;
input \reg_sr_e0[7] ;
input n3_19_22;
input \reg_dr_e0[7] ;
input n3_25_23;
input n3_25_24;
input \reg_sr_e0[4] ;
input \reg_dr_e0[4] ;
input n3_29_25;
input n3_29_26;
input \reg_sr_e0[2] ;
input \reg_dr_e0[2] ;
input n3_21_27;
input n3_21_28;
input \reg_sr_e0[6] ;
input \reg_dr_e0[6] ;
input o_551;
input \reg_ar_a0[1] ;
input \reg_ar_c0[1] ;
input \reg_ar_a0[3] ;
input \reg_ar_c0[3] ;
input n3_25_29;
input \reg_sl_e0[2] ;
output n97;
output n98;
output n99;
output n100;
output n101;
output n102;
output n103;
output n104;
output \counter_out[15] ;
output \counter_out[14] ;
output \counter_out[13] ;
output \counter_out[12] ;
output \counter_out[11] ;
output \counter_out[10] ;
output \counter_out[9] ;
output \counter_out[8] ;
output n91;
output n92;
output n93;
output \counter_out[0] ;
output \counter_out[1] ;
output \counter_out[2] ;
output \counter_out[3] ;
output \counter_out[4] ;
output \counter_out[7] ;
output \counter_out[5] ;
output \counter_out[6] ;
wire \w_level_next[0] ;
wire \w_level_next[0]_1_COUT ;
wire \w_level_next[1] ;
wire \w_level_next[1]_1_COUT ;
wire \w_level_next[2] ;
wire \w_level_next[2]_1_COUT ;
wire \w_level_next[3] ;
wire \w_level_next[3]_1_COUT ;
wire \w_level_next[4] ;
wire \w_level_next[4]_1_COUT ;
wire \w_level_next[5] ;
wire \w_level_next[5]_1_COUT ;
wire \w_level_next[6] ;
wire \w_level_next[6]_1_COUT ;
wire \w_level_next[7] ;
wire \w_level_next[7]_1_COUT ;
wire n22;
wire n97;
wire n98;
wire n99;
wire n100;
wire n101;
wire n102;
wire n103;
wire n104;
wire \counter_out[15] ;
wire \counter_out[14] ;
wire \counter_out[13] ;
wire \counter_out[12] ;
wire \counter_out[11] ;
wire \counter_out[10] ;
wire \counter_out[9] ;
wire \counter_out[8] ;
wire n91;
wire n92;
wire n93;
wire \counter_out[0] ;
wire \counter_out[1] ;
wire \counter_out[2] ;
wire \counter_out[3] ;
wire \counter_out[4] ;
wire \counter_out[7] ;
wire n22_5;
wire n22_7;
wire n22_9;
wire n22_11;
wire n97_5;
wire \counter_out[15]_5 ;
wire \counter_out[15]_7 ;
wire \counter_out[15]_9 ;
wire \counter_out[14]_5 ;
wire \counter_out[14]_7 ;
wire \counter_out[14]_9 ;
wire \counter_out[14]_11 ;
wire \counter_out[13]_5 ;
wire \counter_out[12]_5 ;
wire \counter_out[12]_7 ;
wire \counter_out[12]_9 ;
wire \counter_out[11]_5 ;
wire \counter_out[11]_7 ;
wire \counter_out[10]_5 ;
wire \counter_out[10]_9 ;
wire \counter_out[9]_7 ;
wire \counter_out[8]_7 ;
wire \counter_out[8]_9 ;
wire n91_7;
wire n92_7;
wire n92_9;
wire n92_11;
wire n93_7;
wire n93_9;
wire n93_11;
wire \counter_out[1]_7 ;
wire \counter_out[2]_7 ;
wire \counter_out[3]_7 ;
wire \counter_out[4]_7 ;
wire \counter_out[4]_9 ;
wire \counter_out[5]_7 ;
wire \counter_out[5]_9 ;
wire \counter_out[6]_7 ;
wire \counter_out[7]_7 ;
wire n22_13;
wire n22_15;
wire n22_17;
wire n22_19;
wire n22_21;
wire n22_23;
wire n22_25;
wire n22_29;
wire n22_31;
wire n22_35;
wire n22_37;
wire n22_39;
wire \counter_out[15]_11 ;
wire \counter_out[14]_13 ;
wire \counter_out[14]_15 ;
wire \counter_out[14]_17 ;
wire \counter_out[13]_7 ;
wire \counter_out[12]_11 ;
wire \counter_out[10]_11 ;
wire \counter_out[8]_11 ;
wire \counter_out[8]_13 ;
wire \counter_out[8]_17 ;
wire \counter_out[8]_19 ;
wire n92_13;
wire n92_15;
wire n92_17;
wire n93_13;
wire n93_15;
wire n93_17;
wire n93_19;
wire n93_21;
wire n22_43;
wire n22_45;
wire n22_47;
wire n22_51;
wire n22_53;
wire n22_55;
wire n22_57;
wire n22_59;
wire n22_63;
wire n22_65;
wire n22_67;
wire n22_71;
wire n22_73;
wire n22_75;
wire n22_79;
wire \counter_out[15]_13 ;
wire \counter_out[15]_15 ;
wire \counter_out[14]_19 ;
wire \counter_out[14]_21 ;
wire \counter_out[13]_9 ;
wire \counter_out[13]_11 ;
wire \counter_out[12]_13 ;
wire \counter_out[12]_15 ;
wire \counter_out[10]_13 ;
wire \counter_out[10]_15 ;
wire \counter_out[8]_21 ;
wire \counter_out[8]_23 ;
wire \counter_out[8]_25 ;
wire \counter_out[8]_27 ;
wire n93_27;
wire n22_81;
wire n22_83;
wire n22_85;
wire n22_87;
wire n22_89;
wire n22_91;
wire n22_93;
wire n22_95;
wire n22_97;
wire n22_99;
wire n22_101;
wire n22_103;
wire n22_105;
wire n22_107;
wire n22_109;
wire n22_111;
wire n93_29;
wire n93_31;
wire n93_33;
wire n22_113;
wire n22_115;
wire n22_117;
wire \counter_out[8]_29 ;
wire \counter_out[8]_31 ;
wire \w_add_value_ext[1] ;
wire \counter_out[6]_11 ;
wire \counter_out[9]_9 ;
wire \counter_out[5] ;
wire \counter_out[6] ;
wire \counter_out[10]_17 ;
wire VCC;
wire GND;
ALU \w_level_next[0]_ins13557  (
.I0(o_31),
.I1(n22),
.I3(GND),
.CIN(GND),
.SUM(\w_level_next[0] ),
.COUT(\w_level_next[0]_1_COUT ) 
);
defparam \w_level_next[0]_ins13557 .ALU_MODE=0;
ALU \w_level_next[1]_ins13558  (
.I0(o_29),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[0]_1_COUT ),
.SUM(\w_level_next[1] ),
.COUT(\w_level_next[1]_1_COUT ) 
);
defparam \w_level_next[1]_ins13558 .ALU_MODE=0;
ALU \w_level_next[2]_ins13559  (
.I0(o_27),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[1]_1_COUT ),
.SUM(\w_level_next[2] ),
.COUT(\w_level_next[2]_1_COUT ) 
);
defparam \w_level_next[2]_ins13559 .ALU_MODE=0;
ALU \w_level_next[3]_ins13560  (
.I0(o_25),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[2]_1_COUT ),
.SUM(\w_level_next[3] ),
.COUT(\w_level_next[3]_1_COUT ) 
);
defparam \w_level_next[3]_ins13560 .ALU_MODE=0;
ALU \w_level_next[4]_ins13561  (
.I0(o_23),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[3]_1_COUT ),
.SUM(\w_level_next[4] ),
.COUT(\w_level_next[4]_1_COUT ) 
);
defparam \w_level_next[4]_ins13561 .ALU_MODE=0;
ALU \w_level_next[5]_ins13562  (
.I0(o_21),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[4]_1_COUT ),
.SUM(\w_level_next[5] ),
.COUT(\w_level_next[5]_1_COUT ) 
);
defparam \w_level_next[5]_ins13562 .ALU_MODE=0;
ALU \w_level_next[6]_ins13563  (
.I0(o_19),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[5]_1_COUT ),
.SUM(\w_level_next[6] ),
.COUT(\w_level_next[6]_1_COUT ) 
);
defparam \w_level_next[6]_ins13563 .ALU_MODE=0;
ALU \w_level_next[7]_ins13564  (
.I0(o_17),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[6]_1_COUT ),
.SUM(\w_level_next[7] ),
.COUT(\w_level_next[7]_1_COUT ) 
);
defparam \w_level_next[7]_ins13564 .ALU_MODE=0;
LUT4 n22_ins14868 (
.I0(n22_5),
.I1(n22_7),
.I2(n22_9),
.I3(n22_11),
.F(n22) 
);
defparam n22_ins14868.INIT=16'h7FFF;
LUT3 n97_ins14869 (
.I0(o_17),
.I1(\w_level_next[7] ),
.I2(n97_5),
.F(n97) 
);
defparam n97_ins14869.INIT=8'hCA;
LUT3 n98_ins14870 (
.I0(o_19),
.I1(\w_level_next[6] ),
.I2(n97_5),
.F(n98) 
);
defparam n98_ins14870.INIT=8'hCA;
LUT3 n99_ins14871 (
.I0(o_21),
.I1(\w_level_next[5] ),
.I2(n97_5),
.F(n99) 
);
defparam n99_ins14871.INIT=8'hCA;
LUT3 n100_ins14872 (
.I0(o_23),
.I1(\w_level_next[4] ),
.I2(n97_5),
.F(n100) 
);
defparam n100_ins14872.INIT=8'hCA;
LUT3 n101_ins14873 (
.I0(o_25),
.I1(\w_level_next[3] ),
.I2(n97_5),
.F(n101) 
);
defparam n101_ins14873.INIT=8'hCA;
LUT3 n102_ins14874 (
.I0(o_27),
.I1(\w_level_next[2] ),
.I2(n97_5),
.F(n102) 
);
defparam n102_ins14874.INIT=8'hCA;
LUT3 n103_ins14875 (
.I0(o_29),
.I1(\w_level_next[1] ),
.I2(n97_5),
.F(n103) 
);
defparam n103_ins14875.INIT=8'hCA;
LUT3 n104_ins14876 (
.I0(o_31),
.I1(\w_level_next[0] ),
.I2(n97_5),
.F(n104) 
);
defparam n104_ins14876.INIT=8'hCA;
LUT3 \counter_out[15]_ins14877  (
.I0(\counter_out[15]_5 ),
.I1(\counter_out[15]_7 ),
.I2(\counter_out[15]_9 ),
.F(\counter_out[15] ) 
);
defparam \counter_out[15]_ins14877 .INIT=8'h43;
LUT4 \counter_out[14]_ins14878  (
.I0(\counter_out[14]_5 ),
.I1(\counter_out[14]_7 ),
.I2(\counter_out[14]_9 ),
.I3(\counter_out[14]_11 ),
.F(\counter_out[14] ) 
);
defparam \counter_out[14]_ins14878 .INIT=16'h403F;
LUT4 \counter_out[13]_ins14879  (
.I0(\counter_out[13]_5 ),
.I1(n97_5),
.I2(\counter_out[14]_7 ),
.I3(\counter_out[14]_9 ),
.F(\counter_out[13] ) 
);
defparam \counter_out[13]_ins14879 .INIT=16'h7007;
LUT4 \counter_out[12]_ins14880  (
.I0(\counter_out[12]_5 ),
.I1(n97_5),
.I2(\counter_out[12]_7 ),
.I3(\counter_out[12]_9 ),
.F(\counter_out[12] ) 
);
defparam \counter_out[12]_ins14880 .INIT=16'h7007;
LUT4 \counter_out[11]_ins14881  (
.I0(n22_9),
.I1(n97_5),
.I2(\counter_out[11]_5 ),
.I3(\counter_out[11]_7 ),
.F(\counter_out[11] ) 
);
defparam \counter_out[11]_ins14881 .INIT=16'h7007;
LUT4 \counter_out[10]_ins14882  (
.I0(\counter_out[10]_5 ),
.I1(n97_5),
.I2(\counter_out[10]_17 ),
.I3(\counter_out[10]_9 ),
.F(\counter_out[10] ) 
);
defparam \counter_out[10]_ins14882 .INIT=16'h7007;
LUT4 \counter_out[9]_ins14883  (
.I0(n22_7),
.I1(n97_5),
.I2(\counter_out[9]_9 ),
.I3(\counter_out[9]_7 ),
.F(\counter_out[9] ) 
);
defparam \counter_out[9]_ins14883 .INIT=16'h7007;
LUT4 \counter_out[8]_ins14884  (
.I0(\counter_out[8]_31 ),
.I1(n97_5),
.I2(\counter_out[8]_7 ),
.I3(\counter_out[8]_9 ),
.F(\counter_out[8] ) 
);
defparam \counter_out[8]_ins14884 .INIT=16'h00BF;
LUT4 n91_ins15540 (
.I0(n3),
.I1(\ff_state_e[2] ),
.I2(n91_7),
.I3(\ff_active[2] ),
.F(n91) 
);
defparam n91_ins15540.INIT=16'h0C0A;
LUT4 n92_ins15541 (
.I0(n92_7),
.I1(n92_9),
.I2(o_17),
.I3(n92_11),
.F(n92) 
);
defparam n92_ins15541.INIT=16'hB033;
LUT4 n93_ins15542 (
.I0(n93_7),
.I1(n93_9),
.I2(n93_11),
.I3(n91_7),
.F(n93) 
);
defparam n93_ins15542.INIT=16'h00F8;
LUT4 \counter_out[0]_ins15590  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[0] ),
.I2(n3_65),
.I3(\ff_active[2] ),
.F(\counter_out[0] ) 
);
defparam \counter_out[0]_ins15590 .INIT=16'hBB0F;
LUT2 \counter_out[1]_ins15591  (
.I0(\counter_out[0] ),
.I1(\counter_out[1]_7 ),
.F(\counter_out[1] ) 
);
defparam \counter_out[1]_ins15591 .INIT=4'h9;
LUT3 \counter_out[2]_ins15592  (
.I0(\counter_out[0] ),
.I1(\counter_out[1]_7 ),
.I2(\counter_out[2]_7 ),
.F(\counter_out[2] ) 
);
defparam \counter_out[2]_ins15592 .INIT=8'h87;
LUT4 \counter_out[3]_ins15593  (
.I0(\counter_out[0] ),
.I1(\counter_out[1]_7 ),
.I2(\counter_out[2]_7 ),
.I3(\counter_out[3]_7 ),
.F(\counter_out[3] ) 
);
defparam \counter_out[3]_ins15593 .INIT=16'h807F;
LUT2 \counter_out[4]_ins15594  (
.I0(\counter_out[4]_7 ),
.I1(\counter_out[4]_9 ),
.F(\counter_out[4] ) 
);
defparam \counter_out[4]_ins15594 .INIT=4'h9;
LUT3 \counter_out[7]_ins15597  (
.I0(\counter_out[6]_7 ),
.I1(\counter_out[6]_11 ),
.I2(\counter_out[7]_7 ),
.F(\counter_out[7] ) 
);
defparam \counter_out[7]_ins15597 .INIT=8'h87;
LUT4 n22_ins15617 (
.I0(n22_13),
.I1(n22_15),
.I2(n22_17),
.I3(n22_19),
.F(n22_5) 
);
defparam n22_ins15617.INIT=16'h4000;
LUT4 n22_ins15618 (
.I0(n22_21),
.I1(n22_23),
.I2(n22_25),
.I3(n22_105),
.F(n22_7) 
);
defparam n22_ins15618.INIT=16'h000D;
LUT4 n22_ins15619 (
.I0(n22_21),
.I1(n22_29),
.I2(n22_31),
.I3(n22_111),
.F(n22_9) 
);
defparam n22_ins15619.INIT=16'h000D;
LUT4 n22_ins15620 (
.I0(n22_35),
.I1(n22_37),
.I2(n22_39),
.I3(\counter_out[8]_7 ),
.F(n22_11) 
);
defparam n22_ins15620.INIT=16'h4000;
LUT4 n97_ins15621 (
.I0(\counter_out[14]_7 ),
.I1(\counter_out[15]_9 ),
.I2(\counter_out[14]_9 ),
.I3(\counter_out[14]_11 ),
.F(n97_5) 
);
defparam n97_ins15621.INIT=16'h8000;
LUT3 \counter_out[15]_ins15622  (
.I0(\counter_out[15]_11 ),
.I1(n92_7),
.I2(n22_17),
.F(\counter_out[15]_5 ) 
);
defparam \counter_out[15]_ins15622 .INIT=8'hB0;
LUT3 \counter_out[15]_ins15623  (
.I0(\counter_out[14]_7 ),
.I1(\counter_out[14]_9 ),
.I2(\counter_out[14]_11 ),
.F(\counter_out[15]_7 ) 
);
defparam \counter_out[15]_ins15623 .INIT=8'h80;
LUT4 \counter_out[15]_ins15624  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[15] ),
.I2(n3_35),
.I3(\ff_active[2] ),
.F(\counter_out[15]_9 ) 
);
defparam \counter_out[15]_ins15624 .INIT=16'hBB0F;
LUT4 \counter_out[14]_ins15625  (
.I0(\counter_out[14]_13 ),
.I1(n92_7),
.I2(n22_39),
.I3(\counter_out[15]_9 ),
.F(\counter_out[14]_5 ) 
);
defparam \counter_out[14]_ins15625 .INIT=16'hB000;
LUT4 \counter_out[14]_ins15626  (
.I0(\counter_out[14]_15 ),
.I1(\counter_out[5]_7 ),
.I2(\counter_out[14]_17 ),
.I3(\counter_out[12]_9 ),
.F(\counter_out[14]_7 ) 
);
defparam \counter_out[14]_ins15626 .INIT=16'h8000;
LUT4 \counter_out[14]_ins15627  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[13] ),
.I2(n3_39),
.I3(\ff_active[2] ),
.F(\counter_out[14]_9 ) 
);
defparam \counter_out[14]_ins15627 .INIT=16'hBB0F;
LUT4 \counter_out[14]_ins15628  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[14] ),
.I2(n3_37),
.I3(\ff_active[2] ),
.F(\counter_out[14]_11 ) 
);
defparam \counter_out[14]_ins15628 .INIT=16'hBB0F;
LUT3 \counter_out[13]_ins15629  (
.I0(\counter_out[13]_7 ),
.I1(n92_7),
.I2(n22_15),
.F(\counter_out[13]_5 ) 
);
defparam \counter_out[13]_ins15629 .INIT=8'h70;
LUT3 \counter_out[12]_ins15630  (
.I0(\counter_out[12]_11 ),
.I1(n92_7),
.I2(n22_19),
.F(\counter_out[12]_5 ) 
);
defparam \counter_out[12]_ins15630 .INIT=8'h70;
LUT4 \counter_out[12]_ins15631  (
.I0(\counter_out[9]_9 ),
.I1(\counter_out[11]_7 ),
.I2(\counter_out[10]_9 ),
.I3(\counter_out[9]_7 ),
.F(\counter_out[12]_7 ) 
);
defparam \counter_out[12]_ins15631 .INIT=16'h8000;
LUT4 \counter_out[12]_ins15632  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[12] ),
.I2(n3_41),
.I3(\ff_active[2] ),
.F(\counter_out[12]_9 ) 
);
defparam \counter_out[12]_ins15632 .INIT=16'hBB0F;
LUT3 \counter_out[11]_ins15633  (
.I0(\counter_out[9]_9 ),
.I1(\counter_out[10]_9 ),
.I2(\counter_out[9]_7 ),
.F(\counter_out[11]_5 ) 
);
defparam \counter_out[11]_ins15633 .INIT=8'h80;
LUT4 \counter_out[11]_ins15634  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[11] ),
.I2(n3_43),
.I3(\ff_active[2] ),
.F(\counter_out[11]_7 ) 
);
defparam \counter_out[11]_ins15634 .INIT=16'hBB0F;
LUT3 \counter_out[10]_ins15635  (
.I0(\counter_out[10]_11 ),
.I1(n92_7),
.I2(n22_37),
.F(\counter_out[10]_5 ) 
);
defparam \counter_out[10]_ins15635 .INIT=8'hB0;
LUT4 \counter_out[10]_ins15637  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[10] ),
.I2(n3_45),
.I3(\ff_active[2] ),
.F(\counter_out[10]_9 ) 
);
defparam \counter_out[10]_ins15637 .INIT=16'hBB0F;
LUT4 \counter_out[9]_ins15639  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[9] ),
.I2(n3_47),
.I3(\ff_active[2] ),
.F(\counter_out[9]_7 ) 
);
defparam \counter_out[9]_ins15639 .INIT=16'hBB0F;
LUT4 \counter_out[8]_ins15641  (
.I0(\counter_out[8]_13 ),
.I1(\counter_out[8]_29 ),
.I2(\counter_out[8]_17 ),
.I3(n22_21),
.F(\counter_out[8]_7 ) 
);
defparam \counter_out[8]_ins15641 .INIT=16'hD0DD;
LUT4 \counter_out[8]_ins15642  (
.I0(\counter_out[7]_7 ),
.I1(\counter_out[6]_7 ),
.I2(\counter_out[6]_11 ),
.I3(\counter_out[8]_19 ),
.F(\counter_out[8]_9 ) 
);
defparam \counter_out[8]_ins15642 .INIT=16'h7F80;
LUT3 n91_ins15848 (
.I0(o_17),
.I1(n92_7),
.I2(n92_11),
.F(n91_7) 
);
defparam n91_ins15848.INIT=8'h90;
LUT3 n92_ins15849 (
.I0(n92_13),
.I1(n92_15),
.I2(n92_9),
.F(n92_7) 
);
defparam n92_ins15849.INIT=8'hE0;
LUT4 n92_ins15850 (
.I0(\ff_active[1] ),
.I1(\ff_state_e[1] ),
.I2(n3_11),
.I3(\ff_active[2] ),
.F(n92_9) 
);
defparam n92_ins15850.INIT=16'hBB0F;
LUT4 n92_ins15851 (
.I0(o_19),
.I1(o_21),
.I2(o_23),
.I3(n92_17),
.F(n92_11) 
);
defparam n92_ins15851.INIT=16'h0100;
LUT4 n93_ins15852 (
.I0(o_17),
.I1(n93_13),
.I2(\counter_out[8]_13 ),
.I3(n93_15),
.F(n93_7) 
);
defparam n93_ins15852.INIT=16'h0040;
LUT4 n93_ins15853 (
.I0(n93_17),
.I1(n93_19),
.I2(n93_21),
.I3(n93_33),
.F(n93_9) 
);
defparam n93_ins15853.INIT=16'h0800;
LUT3 n93_ins15854 (
.I0(\ff_state_e[0] ),
.I1(n3_13),
.I2(\ff_active[2] ),
.F(n93_11) 
);
defparam n93_ins15854.INIT=8'hAC;
LUT4 \counter_out[1]_ins15871  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[1] ),
.I2(n3_63),
.I3(\ff_active[2] ),
.F(\counter_out[1]_7 ) 
);
defparam \counter_out[1]_ins15871 .INIT=16'hBB0F;
LUT4 \counter_out[2]_ins15872  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[2] ),
.I2(n3_61),
.I3(\ff_active[2] ),
.F(\counter_out[2]_7 ) 
);
defparam \counter_out[2]_ins15872 .INIT=16'hBB0F;
LUT4 \counter_out[3]_ins15873  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[3] ),
.I2(n3_59),
.I3(\ff_active[2] ),
.F(\counter_out[3]_7 ) 
);
defparam \counter_out[3]_ins15873 .INIT=16'hBB0F;
LUT4 \counter_out[4]_ins15874  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[4] ),
.I2(n3_57),
.I3(\ff_active[2] ),
.F(\counter_out[4]_7 ) 
);
defparam \counter_out[4]_ins15874 .INIT=16'hBB0F;
LUT4 \counter_out[4]_ins15875  (
.I0(\counter_out[3]_7 ),
.I1(\counter_out[0] ),
.I2(\counter_out[1]_7 ),
.I3(\counter_out[2]_7 ),
.F(\counter_out[4]_9 ) 
);
defparam \counter_out[4]_ins15875 .INIT=16'h8000;
LUT2 \counter_out[5]_ins15876  (
.I0(\counter_out[4]_7 ),
.I1(\counter_out[4]_9 ),
.F(\counter_out[5]_7 ) 
);
defparam \counter_out[5]_ins15876 .INIT=4'h8;
LUT4 \counter_out[5]_ins15877  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[5] ),
.I2(n3_55),
.I3(\ff_active[2] ),
.F(\counter_out[5]_9 ) 
);
defparam \counter_out[5]_ins15877 .INIT=16'hBB0F;
LUT4 \counter_out[6]_ins15878  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[6] ),
.I2(n3_53),
.I3(\ff_active[2] ),
.F(\counter_out[6]_7 ) 
);
defparam \counter_out[6]_ins15878 .INIT=16'hBB0F;
LUT4 \counter_out[7]_ins15880  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[7] ),
.I2(n3_51),
.I3(\ff_active[2] ),
.F(\counter_out[7]_7 ) 
);
defparam \counter_out[7]_ins15880 .INIT=16'hBB0F;
LUT4 n22_ins15884 (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[13]_7 ),
.I2(\counter_out[12]_11 ),
.I3(n92_7),
.F(n22_13) 
);
defparam n22_ins15884.INIT=16'hFD00;
LUT4 n22_ins15885 (
.I0(n22_117),
.I1(\counter_out[8]_13 ),
.I2(n22_43),
.I3(n22_21),
.F(n22_15) 
);
defparam n22_ins15885.INIT=16'hB0BB;
LUT4 n22_ins15886 (
.I0(\counter_out[8]_13 ),
.I1(n22_45),
.I2(n22_47),
.I3(n22_21),
.F(n22_17) 
);
defparam n22_ins15886.INIT=16'hD0DD;
LUT4 n22_ins15887 (
.I0(\counter_out[8]_13 ),
.I1(n22_115),
.I2(n22_51),
.I3(n22_21),
.F(n22_19) 
);
defparam n22_ins15887.INIT=16'hD0DD;
LUT3 n22_ins15888 (
.I0(n22_53),
.I1(n22_55),
.I2(n93_11),
.F(n22_21) 
);
defparam n22_ins15888.INIT=8'h0E;
LUT4 n22_ins15889 (
.I0(\ff_active[1] ),
.I1(\reg_rr_e0[1] ),
.I2(n3_31),
.I3(\ff_active[2] ),
.F(n22_23) 
);
defparam n22_ins15889.INIT=16'hBB0F;
LUT4 n22_ins15890 (
.I0(n22_57),
.I1(n22_59),
.I2(\ff_active[2] ),
.I3(\counter_out[8]_13 ),
.F(n22_25) 
);
defparam n22_ins15890.INIT=16'h3500;
LUT4 n22_ins15892 (
.I0(\ff_active[1] ),
.I1(\reg_rr_e0[3] ),
.I2(n3_27),
.I3(\ff_active[2] ),
.F(n22_29) 
);
defparam n22_ins15892.INIT=16'hBB0F;
LUT4 n22_ins15893 (
.I0(n22_65),
.I1(n22_67),
.I2(\ff_active[2] ),
.I3(\counter_out[8]_13 ),
.F(n22_31) 
);
defparam n22_ins15893.INIT=16'h3500;
LUT4 n22_ins15895 (
.I0(\counter_out[10]_11 ),
.I1(\counter_out[14]_13 ),
.I2(\counter_out[8]_11 ),
.I3(n92_7),
.F(n22_35) 
);
defparam n22_ins15895.INIT=16'h7F00;
LUT4 n22_ins15896 (
.I0(n22_73),
.I1(\counter_out[8]_13 ),
.I2(n22_75),
.I3(n22_21),
.F(n22_37) 
);
defparam n22_ins15896.INIT=16'h7077;
LUT4 n22_ins15897 (
.I0(\counter_out[8]_13 ),
.I1(n22_113),
.I2(n22_79),
.I3(n22_21),
.F(n22_39) 
);
defparam n22_ins15897.INIT=16'hD0DD;
LUT4 \counter_out[15]_ins15898  (
.I0(\counter_out[15]_13 ),
.I1(\counter_out[15]_15 ),
.I2(\ff_active[2] ),
.I3(\ff_active[0] ),
.F(\counter_out[15]_11 ) 
);
defparam \counter_out[15]_ins15898 .INIT=16'h333A;
LUT4 \counter_out[14]_ins15899  (
.I0(\counter_out[14]_19 ),
.I1(\counter_out[14]_21 ),
.I2(\ff_active[2] ),
.I3(\ff_active[0] ),
.F(\counter_out[14]_13 ) 
);
defparam \counter_out[14]_ins15899 .INIT=16'h333A;
LUT3 \counter_out[14]_ins15900  (
.I0(\counter_out[11]_7 ),
.I1(\counter_out[10]_9 ),
.I2(\counter_out[9]_7 ),
.F(\counter_out[14]_15 ) 
);
defparam \counter_out[14]_ins15900 .INIT=8'h80;
LUT4 \counter_out[14]_ins15901  (
.I0(\counter_out[8]_19 ),
.I1(\counter_out[5]_9 ),
.I2(\counter_out[7]_7 ),
.I3(\counter_out[6]_7 ),
.F(\counter_out[14]_17 ) 
);
defparam \counter_out[14]_ins15901 .INIT=16'h8000;
LUT4 \counter_out[13]_ins15902  (
.I0(\reg_ar_e0[5] ),
.I1(\counter_out[13]_9 ),
.I2(\ff_active[1] ),
.I3(\counter_out[13]_11 ),
.F(\counter_out[13]_7 ) 
);
defparam \counter_out[13]_ins15902 .INIT=16'h03FA;
LUT4 \counter_out[12]_ins15903  (
.I0(\reg_ar_e0[4] ),
.I1(\counter_out[12]_13 ),
.I2(\ff_active[1] ),
.I3(\counter_out[12]_15 ),
.F(\counter_out[12]_11 ) 
);
defparam \counter_out[12]_ins15903 .INIT=16'h03FA;
LUT4 \counter_out[10]_ins15904  (
.I0(\counter_out[10]_13 ),
.I1(\reg_ar_e0[2] ),
.I2(\ff_active[1] ),
.I3(\counter_out[10]_15 ),
.F(\counter_out[10]_11 ) 
);
defparam \counter_out[10]_ins15904 .INIT=16'hFA03;
LUT4 \counter_out[8]_ins15905  (
.I0(\counter_out[8]_21 ),
.I1(\reg_ar_e0[0] ),
.I2(\ff_active[1] ),
.I3(\counter_out[8]_23 ),
.F(\counter_out[8]_11 ) 
);
defparam \counter_out[8]_ins15905 .INIT=16'hFA03;
LUT4 \counter_out[8]_ins15906  (
.I0(n3),
.I1(\ff_state_e[2] ),
.I2(n92_9),
.I3(\ff_active[2] ),
.F(\counter_out[8]_13 ) 
);
defparam \counter_out[8]_ins15906 .INIT=16'h0305;
LUT4 \counter_out[8]_ins15908  (
.I0(\ff_active[1] ),
.I1(\reg_rr_e0[0] ),
.I2(n3_33),
.I3(\ff_active[2] ),
.F(\counter_out[8]_17 ) 
);
defparam \counter_out[8]_ins15908 .INIT=16'hBB0F;
LUT4 \counter_out[8]_ins15909  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[8] ),
.I2(n3_49),
.I3(\ff_active[2] ),
.F(\counter_out[8]_19 ) 
);
defparam \counter_out[8]_ins15909 .INIT=16'hBB0F;
LUT4 n92_ins15987 (
.I0(\ff_active[1] ),
.I1(\ff_state_e[2] ),
.I2(\ff_state_e[0] ),
.I3(\ff_active[2] ),
.F(n92_13) 
);
defparam n92_ins15987.INIT=16'h1000;
LUT3 n92_ins15988 (
.I0(\ff_active[2] ),
.I1(n3),
.I2(n3_13),
.F(n92_15) 
);
defparam n92_ins15988.INIT=8'h10;
LUT4 n92_ins15989 (
.I0(o_25),
.I1(o_27),
.I2(o_29),
.I3(o_31),
.F(n92_17) 
);
defparam n92_ins15989.INIT=16'h0001;
LUT4 n93_ins15990 (
.I0(\reg_sl_e0[3] ),
.I1(n3_23),
.I2(\ff_active[2] ),
.I3(o_25),
.F(n93_13) 
);
defparam n93_ins15990.INIT=16'hAC53;
LUT4 n93_ins15991 (
.I0(\reg_sl_e0[6] ),
.I1(n3_17),
.I2(\ff_active[2] ),
.I3(o_19),
.F(n93_15) 
);
defparam n93_ins15991.INIT=16'h53AC;
LUT4 n93_ins15992 (
.I0(\reg_sl_e0[1] ),
.I1(n3_27_8),
.I2(\ff_active[2] ),
.I3(o_29),
.F(n93_17) 
);
defparam n93_ins15992.INIT=16'hAC53;
LUT4 n93_ins15993 (
.I0(\reg_sl_e0[5] ),
.I1(n3_19),
.I2(\ff_active[2] ),
.I3(o_21),
.F(n93_19) 
);
defparam n93_ins15993.INIT=16'hAC53;
LUT4 n93_ins15994 (
.I0(\reg_sl_e0[0] ),
.I1(n3_29),
.I2(\ff_active[2] ),
.I3(o_31),
.F(n93_21) 
);
defparam n93_ins15994.INIT=16'h53AC;
LUT4 n22_ins15998 (
.I0(\ff_active[1] ),
.I1(\reg_rr_e0[5] ),
.I2(n3_23_9),
.I3(\ff_active[2] ),
.F(n22_43) 
);
defparam n22_ins15998.INIT=16'hBB0F;
LUT3 n22_ins15999 (
.I0(n22_85),
.I1(n22_87),
.I2(n93_11),
.F(n22_45) 
);
defparam n22_ins15999.INIT=8'hAC;
LUT4 n22_ins16000 (
.I0(\ff_active[1] ),
.I1(\reg_rr_e0[7] ),
.I2(n3_19_10),
.I3(\ff_active[2] ),
.F(n22_47) 
);
defparam n22_ins16000.INIT=16'hBB0F;
LUT4 n22_ins16002 (
.I0(\ff_active[1] ),
.I1(\reg_rr_e0[4] ),
.I2(n3_25),
.I3(\ff_active[2] ),
.F(n22_51) 
);
defparam n22_ins16002.INIT=16'hBB0F;
LUT3 n22_ins16003 (
.I0(\ff_state_e[1] ),
.I1(\ff_active[2] ),
.I2(\ff_state_e[2] ),
.F(n22_53) 
);
defparam n22_ins16003.INIT=8'h40;
LUT3 n22_ins16004 (
.I0(\ff_active[2] ),
.I1(n3_11),
.I2(n3),
.F(n22_55) 
);
defparam n22_ins16004.INIT=8'h10;
LUT3 n22_ins16005 (
.I0(n3_31_11),
.I1(n3_31_12),
.I2(n3_13),
.F(n22_57) 
);
defparam n22_ins16005.INIT=8'h53;
LUT3 n22_ins16006 (
.I0(\reg_sr_e0[1] ),
.I1(\reg_dr_e0[1] ),
.I2(\ff_state_e[0] ),
.F(n22_59) 
);
defparam n22_ins16006.INIT=8'h53;
LUT4 n22_ins16008 (
.I0(n172),
.I1(\reg_ar_e0[1] ),
.I2(\reg_ar_b0[1] ),
.I3(o_547),
.F(n22_63) 
);
defparam n22_ins16008.INIT=16'h0777;
LUT3 n22_ins16009 (
.I0(n3_27_13),
.I1(n3_27_14),
.I2(n3_13),
.F(n22_65) 
);
defparam n22_ins16009.INIT=8'h53;
LUT3 n22_ins16010 (
.I0(\reg_sr_e0[3] ),
.I1(\reg_dr_e0[3] ),
.I2(\ff_state_e[0] ),
.F(n22_67) 
);
defparam n22_ins16010.INIT=8'h53;
LUT4 n22_ins16012 (
.I0(n172),
.I1(\reg_ar_e0[3] ),
.I2(\reg_ar_b0[3] ),
.I3(o_547),
.F(n22_71) 
);
defparam n22_ins16012.INIT=16'h0777;
LUT3 n22_ins16013 (
.I0(n22_93),
.I1(n22_95),
.I2(\ff_active[2] ),
.F(n22_73) 
);
defparam n22_ins16013.INIT=8'h35;
LUT4 n22_ins16014 (
.I0(\ff_active[1] ),
.I1(\reg_rr_e0[2] ),
.I2(n3_29_15),
.I3(\ff_active[2] ),
.F(n22_75) 
);
defparam n22_ins16014.INIT=16'hBB0F;
LUT4 n22_ins16016 (
.I0(\ff_active[1] ),
.I1(\reg_rr_e0[6] ),
.I2(n3_21),
.I3(\ff_active[2] ),
.F(n22_79) 
);
defparam n22_ins16016.INIT=16'hBB0F;
LUT3 \counter_out[15]_ins16017  (
.I0(\reg_ar_a0[7] ),
.I1(\reg_ar_c0[7] ),
.I2(\ff_active[1] ),
.F(\counter_out[15]_13 ) 
);
defparam \counter_out[15]_ins16017 .INIT=8'h35;
LUT4 \counter_out[15]_ins16018  (
.I0(\reg_ar_b0[7] ),
.I1(\reg_ar_e0[7] ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[15]_15 ) 
);
defparam \counter_out[15]_ins16018 .INIT=16'h0C0A;
LUT3 \counter_out[14]_ins16019  (
.I0(\reg_ar_a0[6] ),
.I1(\reg_ar_c0[6] ),
.I2(\ff_active[1] ),
.F(\counter_out[14]_19 ) 
);
defparam \counter_out[14]_ins16019 .INIT=8'h35;
LUT4 \counter_out[14]_ins16020  (
.I0(\reg_ar_b0[6] ),
.I1(\reg_ar_e0[6] ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[14]_21 ) 
);
defparam \counter_out[14]_ins16020 .INIT=16'h0C0A;
LUT3 \counter_out[13]_ins16021  (
.I0(\reg_ar_a0[5] ),
.I1(\reg_ar_b0[5] ),
.I2(\ff_active[0] ),
.F(\counter_out[13]_9 ) 
);
defparam \counter_out[13]_ins16021 .INIT=8'h35;
LUT4 \counter_out[13]_ins16022  (
.I0(\ff_active[0] ),
.I1(\reg_ar_c0[5] ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(\counter_out[13]_11 ) 
);
defparam \counter_out[13]_ins16022 .INIT=16'hFB0F;
LUT3 \counter_out[12]_ins16023  (
.I0(\reg_ar_a0[4] ),
.I1(\reg_ar_b0[4] ),
.I2(\ff_active[0] ),
.F(\counter_out[12]_13 ) 
);
defparam \counter_out[12]_ins16023 .INIT=8'h35;
LUT4 \counter_out[12]_ins16024  (
.I0(\ff_active[0] ),
.I1(\reg_ar_c0[4] ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(\counter_out[12]_15 ) 
);
defparam \counter_out[12]_ins16024 .INIT=16'hFB0F;
LUT3 \counter_out[10]_ins16025  (
.I0(\reg_ar_a0[2] ),
.I1(\reg_ar_b0[2] ),
.I2(\ff_active[0] ),
.F(\counter_out[10]_13 ) 
);
defparam \counter_out[10]_ins16025 .INIT=8'h35;
LUT4 \counter_out[10]_ins16026  (
.I0(\ff_active[0] ),
.I1(\reg_ar_c0[2] ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(\counter_out[10]_15 ) 
);
defparam \counter_out[10]_ins16026 .INIT=16'hFB0F;
LUT3 \counter_out[8]_ins16027  (
.I0(\reg_ar_a0[0] ),
.I1(\reg_ar_b0[0] ),
.I2(\ff_active[0] ),
.F(\counter_out[8]_21 ) 
);
defparam \counter_out[8]_ins16027 .INIT=8'h35;
LUT4 \counter_out[8]_ins16028  (
.I0(\ff_active[0] ),
.I1(\reg_ar_c0[0] ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(\counter_out[8]_23 ) 
);
defparam \counter_out[8]_ins16028 .INIT=16'hFB0F;
LUT3 \counter_out[8]_ins16029  (
.I0(n3_33_16),
.I1(n3_33_17),
.I2(n3_13),
.F(\counter_out[8]_25 ) 
);
defparam \counter_out[8]_ins16029 .INIT=8'h53;
LUT3 \counter_out[8]_ins16030  (
.I0(\reg_sr_e0[0] ),
.I1(\reg_dr_e0[0] ),
.I2(\ff_state_e[0] ),
.F(\counter_out[8]_27 ) 
);
defparam \counter_out[8]_ins16030 .INIT=8'h53;
LUT3 n93_ins16080 (
.I0(n3_21_18),
.I1(\reg_sl_e0[4] ),
.I2(\ff_active[2] ),
.F(n93_27) 
);
defparam n93_ins16080.INIT=8'h35;
LUT3 n22_ins16081 (
.I0(n3_23_19),
.I1(n3_23_20),
.I2(n3_13),
.F(n22_81) 
);
defparam n22_ins16081.INIT=8'h53;
LUT3 n22_ins16082 (
.I0(\reg_sr_e0[5] ),
.I1(\reg_dr_e0[5] ),
.I2(\ff_state_e[0] ),
.F(n22_83) 
);
defparam n22_ins16082.INIT=8'hAC;
LUT3 n22_ins16083 (
.I0(n3_19_21),
.I1(\reg_sr_e0[7] ),
.I2(\ff_active[2] ),
.F(n22_85) 
);
defparam n22_ins16083.INIT=8'h35;
LUT3 n22_ins16084 (
.I0(n3_19_22),
.I1(\reg_dr_e0[7] ),
.I2(\ff_active[2] ),
.F(n22_87) 
);
defparam n22_ins16084.INIT=8'h35;
LUT3 n22_ins16085 (
.I0(n3_25_23),
.I1(n3_25_24),
.I2(n3_13),
.F(n22_89) 
);
defparam n22_ins16085.INIT=8'h53;
LUT3 n22_ins16086 (
.I0(\reg_sr_e0[4] ),
.I1(\reg_dr_e0[4] ),
.I2(\ff_state_e[0] ),
.F(n22_91) 
);
defparam n22_ins16086.INIT=8'h53;
LUT3 n22_ins16087 (
.I0(n3_29_25),
.I1(n3_29_26),
.I2(n3_13),
.F(n22_93) 
);
defparam n22_ins16087.INIT=8'h53;
LUT3 n22_ins16088 (
.I0(\reg_sr_e0[2] ),
.I1(\reg_dr_e0[2] ),
.I2(\ff_state_e[0] ),
.F(n22_95) 
);
defparam n22_ins16088.INIT=8'h53;
LUT3 n22_ins16089 (
.I0(n3_21_27),
.I1(n3_21_28),
.I2(n3_13),
.F(n22_97) 
);
defparam n22_ins16089.INIT=8'h53;
LUT3 n22_ins16090 (
.I0(\reg_sr_e0[6] ),
.I1(\reg_dr_e0[6] ),
.I2(\ff_state_e[0] ),
.F(n22_99) 
);
defparam n22_ins16090.INIT=8'hAC;
LUT4 n22_ins16133 (
.I0(n92_7),
.I1(n22_63),
.I2(o_551),
.I3(\reg_ar_a0[1] ),
.F(n22_101) 
);
defparam n22_ins16133.INIT=16'hA222;
LUT4 n22_ins16134 (
.I0(n92_7),
.I1(n22_63),
.I2(o_551),
.I3(\reg_ar_c0[1] ),
.F(n22_103) 
);
defparam n22_ins16134.INIT=16'hA222;
MUX2_LUT5 n22_ins16135 (
.I0(n22_101),
.I1(n22_103),
.S0(\ff_active[1] ),
.O(n22_105) 
);
LUT4 n22_ins16136 (
.I0(n92_7),
.I1(n22_71),
.I2(o_551),
.I3(\reg_ar_a0[3] ),
.F(n22_107) 
);
defparam n22_ins16136.INIT=16'hA222;
LUT4 n22_ins16137 (
.I0(n92_7),
.I1(n22_71),
.I2(o_551),
.I3(\reg_ar_c0[3] ),
.F(n22_109) 
);
defparam n22_ins16137.INIT=16'hA222;
MUX2_LUT5 n22_ins16138 (
.I0(n22_107),
.I1(n22_109),
.S0(\ff_active[1] ),
.O(n22_111) 
);
LUT4 n93_ins16142 (
.I0(n93_27),
.I1(o_23),
.I2(o_27),
.I3(n3_25_29),
.F(n93_29) 
);
defparam n93_ins16142.INIT=16'h6006;
LUT4 n93_ins16143 (
.I0(n93_27),
.I1(o_23),
.I2(o_27),
.I3(\reg_sl_e0[2] ),
.F(n93_31) 
);
defparam n93_ins16143.INIT=16'h6006;
MUX2_LUT5 n93_ins16144 (
.I0(n93_29),
.I1(n93_31),
.S0(\ff_active[2] ),
.O(n93_33) 
);
LUT4 n22_ins16151 (
.I0(n22_97),
.I1(n22_99),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n22_113) 
);
defparam n22_ins16151.INIT=16'hA3AA;
LUT4 n22_ins16152 (
.I0(n22_89),
.I1(n22_91),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n22_115) 
);
defparam n22_ins16152.INIT=16'hACAA;
LUT4 n22_ins16153 (
.I0(n22_81),
.I1(n22_83),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n22_117) 
);
defparam n22_ins16153.INIT=16'hA3AA;
LUT4 \counter_out[8]_ins16154  (
.I0(\counter_out[8]_25 ),
.I1(\counter_out[8]_27 ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[8]_29 ) 
);
defparam \counter_out[8]_ins16154 .INIT=16'hACAA;
LUT4 \counter_out[8]_ins16198  (
.I0(n92_13),
.I1(n92_15),
.I2(n92_9),
.I3(\counter_out[8]_11 ),
.F(\counter_out[8]_31 ) 
);
defparam \counter_out[8]_ins16198 .INIT=16'h00E0;
LUT4 \w_add_value_ext[1]_ins16199  (
.I0(n92_13),
.I1(n92_15),
.I2(n92_9),
.I3(n22),
.F(\w_add_value_ext[1] ) 
);
defparam \w_add_value_ext[1]_ins16199 .INIT=16'h1F00;
LUT3 \counter_out[6]_ins16203  (
.I0(\counter_out[4]_7 ),
.I1(\counter_out[4]_9 ),
.I2(\counter_out[5]_9 ),
.F(\counter_out[6]_11 ) 
);
defparam \counter_out[6]_ins16203 .INIT=8'h80;
LUT3 \counter_out[9]_ins16204  (
.I0(\counter_out[4]_7 ),
.I1(\counter_out[4]_9 ),
.I2(\counter_out[14]_17 ),
.F(\counter_out[9]_9 ) 
);
defparam \counter_out[9]_ins16204 .INIT=8'h80;
LUT3 \counter_out[5]_ins16205  (
.I0(\counter_out[4]_7 ),
.I1(\counter_out[4]_9 ),
.I2(\counter_out[5]_9 ),
.F(\counter_out[5] ) 
);
defparam \counter_out[5]_ins16205 .INIT=8'h87;
LUT4 \counter_out[6]_ins16236  (
.I0(\counter_out[6]_7 ),
.I1(\counter_out[4]_7 ),
.I2(\counter_out[4]_9 ),
.I3(\counter_out[5]_9 ),
.F(\counter_out[6] ) 
);
defparam \counter_out[6]_ins16236 .INIT=16'h9555;
LUT4 \counter_out[10]_ins16237  (
.I0(\counter_out[4]_7 ),
.I1(\counter_out[4]_9 ),
.I2(\counter_out[14]_17 ),
.I3(\counter_out[9]_7 ),
.F(\counter_out[10]_17 ) 
);
defparam \counter_out[10]_ins16237 .INIT=16'h8000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_dr_selector  (\ff_active[1] ,\reg_dr_a0[7] ,\reg_dr_b0[7] ,\ff_active[0] ,\reg_dr_c0[7] ,\reg_dr_d0[7] ,\reg_dr_a0[6] ,\reg_dr_b0[6] ,\reg_dr_c0[6] ,\reg_dr_d0[6] ,\reg_dr_a0[5] ,\reg_dr_b0[5] ,\reg_dr_c0[5] ,\reg_dr_d0[5] ,\reg_dr_a0[4] ,\reg_dr_b0[4] ,\reg_dr_c0[4] ,\reg_dr_d0[4] ,\reg_dr_a0[3] ,\reg_dr_b0[3] ,\reg_dr_c0[3] ,\reg_dr_d0[3] ,\reg_dr_a0[2] ,\reg_dr_b0[2] ,\reg_dr_c0[2] ,\reg_dr_d0[2] ,\reg_dr_a0[1] ,\reg_dr_b0[1] ,\reg_dr_c0[1] ,\reg_dr_d0[1] ,\reg_dr_a0[0] ,\reg_dr_b0[0] ,\reg_dr_c0[0] ,\reg_dr_d0[0] ,n3_19_22,n3_21_28,n3_23_20,n3_25_24,n3_27_14,n3_29_26,n3_31_12,n3_33_17);
input \ff_active[1] ;
input \reg_dr_a0[7] ;
input \reg_dr_b0[7] ;
input \ff_active[0] ;
input \reg_dr_c0[7] ;
input \reg_dr_d0[7] ;
input \reg_dr_a0[6] ;
input \reg_dr_b0[6] ;
input \reg_dr_c0[6] ;
input \reg_dr_d0[6] ;
input \reg_dr_a0[5] ;
input \reg_dr_b0[5] ;
input \reg_dr_c0[5] ;
input \reg_dr_d0[5] ;
input \reg_dr_a0[4] ;
input \reg_dr_b0[4] ;
input \reg_dr_c0[4] ;
input \reg_dr_d0[4] ;
input \reg_dr_a0[3] ;
input \reg_dr_b0[3] ;
input \reg_dr_c0[3] ;
input \reg_dr_d0[3] ;
input \reg_dr_a0[2] ;
input \reg_dr_b0[2] ;
input \reg_dr_c0[2] ;
input \reg_dr_d0[2] ;
input \reg_dr_a0[1] ;
input \reg_dr_b0[1] ;
input \reg_dr_c0[1] ;
input \reg_dr_d0[1] ;
input \reg_dr_a0[0] ;
input \reg_dr_b0[0] ;
input \reg_dr_c0[0] ;
input \reg_dr_d0[0] ;
output n3_19_22;
output n3_21_28;
output n3_23_20;
output n3_25_24;
output n3_27_14;
output n3_29_26;
output n3_31_12;
output n3_33_17;
wire n3_19_22;
wire n3_21_28;
wire n3_23_20;
wire n3_25_24;
wire n3_27_14;
wire n3_29_26;
wire n3_31_12;
wire n3_33_17;
wire n1;
wire n2;
wire n1_19;
wire n2_19;
wire n1_21;
wire n2_21;
wire n1_23;
wire n2_23;
wire n1_25;
wire n2_25;
wire n1_27;
wire n2_27;
wire n1_29;
wire n2_29;
wire n1_31;
wire n2_31;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14306 (
.I0(n1),
.I1(n2),
.S0(\ff_active[1] ),
.O(n3_19_22) 
);
MUX2_LUT5 n3_ins14307 (
.I0(n1_19),
.I1(n2_19),
.S0(\ff_active[1] ),
.O(n3_21_28) 
);
MUX2_LUT5 n3_ins14308 (
.I0(n1_21),
.I1(n2_21),
.S0(\ff_active[1] ),
.O(n3_23_20) 
);
MUX2_LUT5 n3_ins14309 (
.I0(n1_23),
.I1(n2_23),
.S0(\ff_active[1] ),
.O(n3_25_24) 
);
MUX2_LUT5 n3_ins14310 (
.I0(n1_25),
.I1(n2_25),
.S0(\ff_active[1] ),
.O(n3_27_14) 
);
MUX2_LUT5 n3_ins14311 (
.I0(n1_27),
.I1(n2_27),
.S0(\ff_active[1] ),
.O(n3_29_26) 
);
MUX2_LUT5 n3_ins14312 (
.I0(n1_29),
.I1(n2_29),
.S0(\ff_active[1] ),
.O(n3_31_12) 
);
MUX2_LUT5 n3_ins14313 (
.I0(n1_31),
.I1(n2_31),
.S0(\ff_active[1] ),
.O(n3_33_17) 
);
LUT3 n1_ins14744 (
.I0(\reg_dr_a0[7] ),
.I1(\reg_dr_b0[7] ),
.I2(\ff_active[0] ),
.F(n1) 
);
defparam n1_ins14744.INIT=8'hCA;
LUT3 n2_ins14745 (
.I0(\reg_dr_c0[7] ),
.I1(\reg_dr_d0[7] ),
.I2(\ff_active[0] ),
.F(n2) 
);
defparam n2_ins14745.INIT=8'hCA;
LUT3 n1_ins14746 (
.I0(\reg_dr_a0[6] ),
.I1(\reg_dr_b0[6] ),
.I2(\ff_active[0] ),
.F(n1_19) 
);
defparam n1_ins14746.INIT=8'hCA;
LUT3 n2_ins14747 (
.I0(\reg_dr_c0[6] ),
.I1(\reg_dr_d0[6] ),
.I2(\ff_active[0] ),
.F(n2_19) 
);
defparam n2_ins14747.INIT=8'hCA;
LUT3 n1_ins14748 (
.I0(\reg_dr_a0[5] ),
.I1(\reg_dr_b0[5] ),
.I2(\ff_active[0] ),
.F(n1_21) 
);
defparam n1_ins14748.INIT=8'hCA;
LUT3 n2_ins14749 (
.I0(\reg_dr_c0[5] ),
.I1(\reg_dr_d0[5] ),
.I2(\ff_active[0] ),
.F(n2_21) 
);
defparam n2_ins14749.INIT=8'hCA;
LUT3 n1_ins14750 (
.I0(\reg_dr_a0[4] ),
.I1(\reg_dr_b0[4] ),
.I2(\ff_active[0] ),
.F(n1_23) 
);
defparam n1_ins14750.INIT=8'hCA;
LUT3 n2_ins14751 (
.I0(\reg_dr_c0[4] ),
.I1(\reg_dr_d0[4] ),
.I2(\ff_active[0] ),
.F(n2_23) 
);
defparam n2_ins14751.INIT=8'hCA;
LUT3 n1_ins14752 (
.I0(\reg_dr_a0[3] ),
.I1(\reg_dr_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_25) 
);
defparam n1_ins14752.INIT=8'hCA;
LUT3 n2_ins14753 (
.I0(\reg_dr_c0[3] ),
.I1(\reg_dr_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_25) 
);
defparam n2_ins14753.INIT=8'hCA;
LUT3 n1_ins14754 (
.I0(\reg_dr_a0[2] ),
.I1(\reg_dr_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_27) 
);
defparam n1_ins14754.INIT=8'hCA;
LUT3 n2_ins14755 (
.I0(\reg_dr_c0[2] ),
.I1(\reg_dr_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_27) 
);
defparam n2_ins14755.INIT=8'hCA;
LUT3 n1_ins14756 (
.I0(\reg_dr_a0[1] ),
.I1(\reg_dr_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_29) 
);
defparam n1_ins14756.INIT=8'hCA;
LUT3 n2_ins14757 (
.I0(\reg_dr_c0[1] ),
.I1(\reg_dr_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_29) 
);
defparam n2_ins14757.INIT=8'hCA;
LUT3 n1_ins14758 (
.I0(\reg_dr_a0[0] ),
.I1(\reg_dr_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_31) 
);
defparam n1_ins14758.INIT=8'hCA;
LUT3 n2_ins14759 (
.I0(\reg_dr_c0[0] ),
.I1(\reg_dr_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_31) 
);
defparam n2_ins14759.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sr_selector  (\ff_active[1] ,\reg_sr_a0[7] ,\reg_sr_b0[7] ,\ff_active[0] ,\reg_sr_c0[7] ,\reg_sr_d0[7] ,\reg_sr_a0[6] ,\reg_sr_b0[6] ,\reg_sr_c0[6] ,\reg_sr_d0[6] ,\reg_sr_a0[5] ,\reg_sr_b0[5] ,\reg_sr_c0[5] ,\reg_sr_d0[5] ,\reg_sr_a0[4] ,\reg_sr_b0[4] ,\reg_sr_c0[4] ,\reg_sr_d0[4] ,\reg_sr_a0[3] ,\reg_sr_b0[3] ,\reg_sr_c0[3] ,\reg_sr_d0[3] ,\reg_sr_a0[2] ,\reg_sr_b0[2] ,\reg_sr_c0[2] ,\reg_sr_d0[2] ,\reg_sr_a0[1] ,\reg_sr_b0[1] ,\reg_sr_c0[1] ,\reg_sr_d0[1] ,\reg_sr_a0[0] ,\reg_sr_b0[0] ,\reg_sr_c0[0] ,\reg_sr_d0[0] ,n3_19_21,n3_21_27,n3_23_19,n3_25_23,n3_27_13,n3_29_25,n3_31_11,n3_33_16);
input \ff_active[1] ;
input \reg_sr_a0[7] ;
input \reg_sr_b0[7] ;
input \ff_active[0] ;
input \reg_sr_c0[7] ;
input \reg_sr_d0[7] ;
input \reg_sr_a0[6] ;
input \reg_sr_b0[6] ;
input \reg_sr_c0[6] ;
input \reg_sr_d0[6] ;
input \reg_sr_a0[5] ;
input \reg_sr_b0[5] ;
input \reg_sr_c0[5] ;
input \reg_sr_d0[5] ;
input \reg_sr_a0[4] ;
input \reg_sr_b0[4] ;
input \reg_sr_c0[4] ;
input \reg_sr_d0[4] ;
input \reg_sr_a0[3] ;
input \reg_sr_b0[3] ;
input \reg_sr_c0[3] ;
input \reg_sr_d0[3] ;
input \reg_sr_a0[2] ;
input \reg_sr_b0[2] ;
input \reg_sr_c0[2] ;
input \reg_sr_d0[2] ;
input \reg_sr_a0[1] ;
input \reg_sr_b0[1] ;
input \reg_sr_c0[1] ;
input \reg_sr_d0[1] ;
input \reg_sr_a0[0] ;
input \reg_sr_b0[0] ;
input \reg_sr_c0[0] ;
input \reg_sr_d0[0] ;
output n3_19_21;
output n3_21_27;
output n3_23_19;
output n3_25_23;
output n3_27_13;
output n3_29_25;
output n3_31_11;
output n3_33_16;
wire n3_19_21;
wire n3_21_27;
wire n3_23_19;
wire n3_25_23;
wire n3_27_13;
wire n3_29_25;
wire n3_31_11;
wire n3_33_16;
wire n1_17;
wire n2_17;
wire n1_19_30;
wire n2_19_31;
wire n1_21_32;
wire n2_21_33;
wire n1_23_34;
wire n2_23_35;
wire n1_25_36;
wire n2_25_37;
wire n1_27_38;
wire n2_27_39;
wire n1_29_40;
wire n2_29_41;
wire n1_31_42;
wire n2_31_43;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14314 (
.I0(n1_17),
.I1(n2_17),
.S0(\ff_active[1] ),
.O(n3_19_21) 
);
MUX2_LUT5 n3_ins14315 (
.I0(n1_19_30),
.I1(n2_19_31),
.S0(\ff_active[1] ),
.O(n3_21_27) 
);
MUX2_LUT5 n3_ins14316 (
.I0(n1_21_32),
.I1(n2_21_33),
.S0(\ff_active[1] ),
.O(n3_23_19) 
);
MUX2_LUT5 n3_ins14317 (
.I0(n1_23_34),
.I1(n2_23_35),
.S0(\ff_active[1] ),
.O(n3_25_23) 
);
MUX2_LUT5 n3_ins14318 (
.I0(n1_25_36),
.I1(n2_25_37),
.S0(\ff_active[1] ),
.O(n3_27_13) 
);
MUX2_LUT5 n3_ins14319 (
.I0(n1_27_38),
.I1(n2_27_39),
.S0(\ff_active[1] ),
.O(n3_29_25) 
);
MUX2_LUT5 n3_ins14320 (
.I0(n1_29_40),
.I1(n2_29_41),
.S0(\ff_active[1] ),
.O(n3_31_11) 
);
MUX2_LUT5 n3_ins14321 (
.I0(n1_31_42),
.I1(n2_31_43),
.S0(\ff_active[1] ),
.O(n3_33_16) 
);
LUT3 n1_ins14760 (
.I0(\reg_sr_a0[7] ),
.I1(\reg_sr_b0[7] ),
.I2(\ff_active[0] ),
.F(n1_17) 
);
defparam n1_ins14760.INIT=8'hCA;
LUT3 n2_ins14761 (
.I0(\reg_sr_c0[7] ),
.I1(\reg_sr_d0[7] ),
.I2(\ff_active[0] ),
.F(n2_17) 
);
defparam n2_ins14761.INIT=8'hCA;
LUT3 n1_ins14762 (
.I0(\reg_sr_a0[6] ),
.I1(\reg_sr_b0[6] ),
.I2(\ff_active[0] ),
.F(n1_19_30) 
);
defparam n1_ins14762.INIT=8'hCA;
LUT3 n2_ins14763 (
.I0(\reg_sr_c0[6] ),
.I1(\reg_sr_d0[6] ),
.I2(\ff_active[0] ),
.F(n2_19_31) 
);
defparam n2_ins14763.INIT=8'hCA;
LUT3 n1_ins14764 (
.I0(\reg_sr_a0[5] ),
.I1(\reg_sr_b0[5] ),
.I2(\ff_active[0] ),
.F(n1_21_32) 
);
defparam n1_ins14764.INIT=8'hCA;
LUT3 n2_ins14765 (
.I0(\reg_sr_c0[5] ),
.I1(\reg_sr_d0[5] ),
.I2(\ff_active[0] ),
.F(n2_21_33) 
);
defparam n2_ins14765.INIT=8'hCA;
LUT3 n1_ins14766 (
.I0(\reg_sr_a0[4] ),
.I1(\reg_sr_b0[4] ),
.I2(\ff_active[0] ),
.F(n1_23_34) 
);
defparam n1_ins14766.INIT=8'hCA;
LUT3 n2_ins14767 (
.I0(\reg_sr_c0[4] ),
.I1(\reg_sr_d0[4] ),
.I2(\ff_active[0] ),
.F(n2_23_35) 
);
defparam n2_ins14767.INIT=8'hCA;
LUT3 n1_ins14768 (
.I0(\reg_sr_a0[3] ),
.I1(\reg_sr_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_25_36) 
);
defparam n1_ins14768.INIT=8'hCA;
LUT3 n2_ins14769 (
.I0(\reg_sr_c0[3] ),
.I1(\reg_sr_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_25_37) 
);
defparam n2_ins14769.INIT=8'hCA;
LUT3 n1_ins14770 (
.I0(\reg_sr_a0[2] ),
.I1(\reg_sr_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_27_38) 
);
defparam n1_ins14770.INIT=8'hCA;
LUT3 n2_ins14771 (
.I0(\reg_sr_c0[2] ),
.I1(\reg_sr_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_27_39) 
);
defparam n2_ins14771.INIT=8'hCA;
LUT3 n1_ins14772 (
.I0(\reg_sr_a0[1] ),
.I1(\reg_sr_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_29_40) 
);
defparam n1_ins14772.INIT=8'hCA;
LUT3 n2_ins14773 (
.I0(\reg_sr_c0[1] ),
.I1(\reg_sr_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_29_41) 
);
defparam n2_ins14773.INIT=8'hCA;
LUT3 n1_ins14774 (
.I0(\reg_sr_a0[0] ),
.I1(\reg_sr_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_31_42) 
);
defparam n1_ins14774.INIT=8'hCA;
LUT3 n2_ins14775 (
.I0(\reg_sr_c0[0] ),
.I1(\reg_sr_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_31_43) 
);
defparam n2_ins14775.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_rr_selector  (\ff_active[1] ,\reg_rr_a0[7] ,\reg_rr_b0[7] ,\ff_active[0] ,\reg_rr_c0[7] ,\reg_rr_d0[7] ,\reg_rr_a0[6] ,\reg_rr_b0[6] ,\reg_rr_c0[6] ,\reg_rr_d0[6] ,\reg_rr_a0[5] ,\reg_rr_b0[5] ,\reg_rr_c0[5] ,\reg_rr_d0[5] ,\reg_rr_a0[4] ,\reg_rr_b0[4] ,\reg_rr_c0[4] ,\reg_rr_d0[4] ,\reg_rr_a0[3] ,\reg_rr_b0[3] ,\reg_rr_c0[3] ,\reg_rr_d0[3] ,\reg_rr_a0[2] ,\reg_rr_b0[2] ,\reg_rr_c0[2] ,\reg_rr_d0[2] ,\reg_rr_a0[1] ,\reg_rr_b0[1] ,\reg_rr_c0[1] ,\reg_rr_d0[1] ,\reg_rr_a0[0] ,\reg_rr_b0[0] ,\reg_rr_c0[0] ,\reg_rr_d0[0] ,n3_19_10,n3_21,n3_23_9,n3_25,n3_27,n3_29_15,n3_31,n3_33);
input \ff_active[1] ;
input \reg_rr_a0[7] ;
input \reg_rr_b0[7] ;
input \ff_active[0] ;
input \reg_rr_c0[7] ;
input \reg_rr_d0[7] ;
input \reg_rr_a0[6] ;
input \reg_rr_b0[6] ;
input \reg_rr_c0[6] ;
input \reg_rr_d0[6] ;
input \reg_rr_a0[5] ;
input \reg_rr_b0[5] ;
input \reg_rr_c0[5] ;
input \reg_rr_d0[5] ;
input \reg_rr_a0[4] ;
input \reg_rr_b0[4] ;
input \reg_rr_c0[4] ;
input \reg_rr_d0[4] ;
input \reg_rr_a0[3] ;
input \reg_rr_b0[3] ;
input \reg_rr_c0[3] ;
input \reg_rr_d0[3] ;
input \reg_rr_a0[2] ;
input \reg_rr_b0[2] ;
input \reg_rr_c0[2] ;
input \reg_rr_d0[2] ;
input \reg_rr_a0[1] ;
input \reg_rr_b0[1] ;
input \reg_rr_c0[1] ;
input \reg_rr_d0[1] ;
input \reg_rr_a0[0] ;
input \reg_rr_b0[0] ;
input \reg_rr_c0[0] ;
input \reg_rr_d0[0] ;
output n3_19_10;
output n3_21;
output n3_23_9;
output n3_25;
output n3_27;
output n3_29_15;
output n3_31;
output n3_33;
wire n3_19_10;
wire n3_21;
wire n3_23_9;
wire n3_25;
wire n3_27;
wire n3_29_15;
wire n3_31;
wire n3_33;
wire n1_17_44;
wire n2_17_45;
wire n1_19_46;
wire n2_19_47;
wire n1_21_48;
wire n2_21_49;
wire n1_23_50;
wire n2_23_51;
wire n1_25_52;
wire n2_25_53;
wire n1_27_54;
wire n2_27_55;
wire n1_29_56;
wire n2_29_57;
wire n1_31_58;
wire n2_31_59;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14322 (
.I0(n1_17_44),
.I1(n2_17_45),
.S0(\ff_active[1] ),
.O(n3_19_10) 
);
MUX2_LUT5 n3_ins14323 (
.I0(n1_19_46),
.I1(n2_19_47),
.S0(\ff_active[1] ),
.O(n3_21) 
);
MUX2_LUT5 n3_ins14324 (
.I0(n1_21_48),
.I1(n2_21_49),
.S0(\ff_active[1] ),
.O(n3_23_9) 
);
MUX2_LUT5 n3_ins14325 (
.I0(n1_23_50),
.I1(n2_23_51),
.S0(\ff_active[1] ),
.O(n3_25) 
);
MUX2_LUT5 n3_ins14326 (
.I0(n1_25_52),
.I1(n2_25_53),
.S0(\ff_active[1] ),
.O(n3_27) 
);
MUX2_LUT5 n3_ins14327 (
.I0(n1_27_54),
.I1(n2_27_55),
.S0(\ff_active[1] ),
.O(n3_29_15) 
);
MUX2_LUT5 n3_ins14328 (
.I0(n1_29_56),
.I1(n2_29_57),
.S0(\ff_active[1] ),
.O(n3_31) 
);
MUX2_LUT5 n3_ins14329 (
.I0(n1_31_58),
.I1(n2_31_59),
.S0(\ff_active[1] ),
.O(n3_33) 
);
LUT3 n1_ins14776 (
.I0(\reg_rr_a0[7] ),
.I1(\reg_rr_b0[7] ),
.I2(\ff_active[0] ),
.F(n1_17_44) 
);
defparam n1_ins14776.INIT=8'hCA;
LUT3 n2_ins14777 (
.I0(\reg_rr_c0[7] ),
.I1(\reg_rr_d0[7] ),
.I2(\ff_active[0] ),
.F(n2_17_45) 
);
defparam n2_ins14777.INIT=8'hCA;
LUT3 n1_ins14778 (
.I0(\reg_rr_a0[6] ),
.I1(\reg_rr_b0[6] ),
.I2(\ff_active[0] ),
.F(n1_19_46) 
);
defparam n1_ins14778.INIT=8'hCA;
LUT3 n2_ins14779 (
.I0(\reg_rr_c0[6] ),
.I1(\reg_rr_d0[6] ),
.I2(\ff_active[0] ),
.F(n2_19_47) 
);
defparam n2_ins14779.INIT=8'hCA;
LUT3 n1_ins14780 (
.I0(\reg_rr_a0[5] ),
.I1(\reg_rr_b0[5] ),
.I2(\ff_active[0] ),
.F(n1_21_48) 
);
defparam n1_ins14780.INIT=8'hCA;
LUT3 n2_ins14781 (
.I0(\reg_rr_c0[5] ),
.I1(\reg_rr_d0[5] ),
.I2(\ff_active[0] ),
.F(n2_21_49) 
);
defparam n2_ins14781.INIT=8'hCA;
LUT3 n1_ins14782 (
.I0(\reg_rr_a0[4] ),
.I1(\reg_rr_b0[4] ),
.I2(\ff_active[0] ),
.F(n1_23_50) 
);
defparam n1_ins14782.INIT=8'hCA;
LUT3 n2_ins14783 (
.I0(\reg_rr_c0[4] ),
.I1(\reg_rr_d0[4] ),
.I2(\ff_active[0] ),
.F(n2_23_51) 
);
defparam n2_ins14783.INIT=8'hCA;
LUT3 n1_ins14784 (
.I0(\reg_rr_a0[3] ),
.I1(\reg_rr_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_25_52) 
);
defparam n1_ins14784.INIT=8'hCA;
LUT3 n2_ins14785 (
.I0(\reg_rr_c0[3] ),
.I1(\reg_rr_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_25_53) 
);
defparam n2_ins14785.INIT=8'hCA;
LUT3 n1_ins14786 (
.I0(\reg_rr_a0[2] ),
.I1(\reg_rr_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_27_54) 
);
defparam n1_ins14786.INIT=8'hCA;
LUT3 n2_ins14787 (
.I0(\reg_rr_c0[2] ),
.I1(\reg_rr_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_27_55) 
);
defparam n2_ins14787.INIT=8'hCA;
LUT3 n1_ins14788 (
.I0(\reg_rr_a0[1] ),
.I1(\reg_rr_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_29_56) 
);
defparam n1_ins14788.INIT=8'hCA;
LUT3 n2_ins14789 (
.I0(\reg_rr_c0[1] ),
.I1(\reg_rr_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_29_57) 
);
defparam n2_ins14789.INIT=8'hCA;
LUT3 n1_ins14790 (
.I0(\reg_rr_a0[0] ),
.I1(\reg_rr_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_31_58) 
);
defparam n1_ins14790.INIT=8'hCA;
LUT3 n2_ins14791 (
.I0(\reg_rr_c0[0] ),
.I1(\reg_rr_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_31_59) 
);
defparam n2_ins14791.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sl_selector  (\ff_active[1] ,\reg_sl_a0[6] ,\reg_sl_b0[6] ,\ff_active[0] ,\reg_sl_c0[6] ,\reg_sl_d0[6] ,\reg_sl_a0[5] ,\reg_sl_b0[5] ,\reg_sl_c0[5] ,\reg_sl_d0[5] ,\reg_sl_a0[4] ,\reg_sl_b0[4] ,\reg_sl_c0[4] ,\reg_sl_d0[4] ,\reg_sl_a0[3] ,\reg_sl_b0[3] ,\reg_sl_c0[3] ,\reg_sl_d0[3] ,\reg_sl_a0[2] ,\reg_sl_b0[2] ,\reg_sl_c0[2] ,\reg_sl_d0[2] ,\reg_sl_a0[1] ,\reg_sl_b0[1] ,\reg_sl_c0[1] ,\reg_sl_d0[1] ,\reg_sl_a0[0] ,\reg_sl_b0[0] ,\reg_sl_c0[0] ,\reg_sl_d0[0] ,n3_17,n3_19,n3_21_18,n3_23,n3_25_29,n3_27_8,n3_29);
input \ff_active[1] ;
input \reg_sl_a0[6] ;
input \reg_sl_b0[6] ;
input \ff_active[0] ;
input \reg_sl_c0[6] ;
input \reg_sl_d0[6] ;
input \reg_sl_a0[5] ;
input \reg_sl_b0[5] ;
input \reg_sl_c0[5] ;
input \reg_sl_d0[5] ;
input \reg_sl_a0[4] ;
input \reg_sl_b0[4] ;
input \reg_sl_c0[4] ;
input \reg_sl_d0[4] ;
input \reg_sl_a0[3] ;
input \reg_sl_b0[3] ;
input \reg_sl_c0[3] ;
input \reg_sl_d0[3] ;
input \reg_sl_a0[2] ;
input \reg_sl_b0[2] ;
input \reg_sl_c0[2] ;
input \reg_sl_d0[2] ;
input \reg_sl_a0[1] ;
input \reg_sl_b0[1] ;
input \reg_sl_c0[1] ;
input \reg_sl_d0[1] ;
input \reg_sl_a0[0] ;
input \reg_sl_b0[0] ;
input \reg_sl_c0[0] ;
input \reg_sl_d0[0] ;
output n3_17;
output n3_19;
output n3_21_18;
output n3_23;
output n3_25_29;
output n3_27_8;
output n3_29;
wire n3_17;
wire n3_19;
wire n3_21_18;
wire n3_23;
wire n3_25_29;
wire n3_27_8;
wire n3_29;
wire n1_15;
wire n2_15;
wire n1_17_60;
wire n2_17_61;
wire n1_19_62;
wire n2_19_63;
wire n1_21_64;
wire n2_21_65;
wire n1_23_66;
wire n2_23_67;
wire n1_25_68;
wire n2_25_69;
wire n1_27_70;
wire n2_27_71;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14330 (
.I0(n1_15),
.I1(n2_15),
.S0(\ff_active[1] ),
.O(n3_17) 
);
MUX2_LUT5 n3_ins14331 (
.I0(n1_17_60),
.I1(n2_17_61),
.S0(\ff_active[1] ),
.O(n3_19) 
);
MUX2_LUT5 n3_ins14332 (
.I0(n1_19_62),
.I1(n2_19_63),
.S0(\ff_active[1] ),
.O(n3_21_18) 
);
MUX2_LUT5 n3_ins14333 (
.I0(n1_21_64),
.I1(n2_21_65),
.S0(\ff_active[1] ),
.O(n3_23) 
);
MUX2_LUT5 n3_ins14334 (
.I0(n1_23_66),
.I1(n2_23_67),
.S0(\ff_active[1] ),
.O(n3_25_29) 
);
MUX2_LUT5 n3_ins14335 (
.I0(n1_25_68),
.I1(n2_25_69),
.S0(\ff_active[1] ),
.O(n3_27_8) 
);
MUX2_LUT5 n3_ins14336 (
.I0(n1_27_70),
.I1(n2_27_71),
.S0(\ff_active[1] ),
.O(n3_29) 
);
LUT3 n1_ins14792 (
.I0(\reg_sl_a0[6] ),
.I1(\reg_sl_b0[6] ),
.I2(\ff_active[0] ),
.F(n1_15) 
);
defparam n1_ins14792.INIT=8'hCA;
LUT3 n2_ins14793 (
.I0(\reg_sl_c0[6] ),
.I1(\reg_sl_d0[6] ),
.I2(\ff_active[0] ),
.F(n2_15) 
);
defparam n2_ins14793.INIT=8'hCA;
LUT3 n1_ins14794 (
.I0(\reg_sl_a0[5] ),
.I1(\reg_sl_b0[5] ),
.I2(\ff_active[0] ),
.F(n1_17_60) 
);
defparam n1_ins14794.INIT=8'hCA;
LUT3 n2_ins14795 (
.I0(\reg_sl_c0[5] ),
.I1(\reg_sl_d0[5] ),
.I2(\ff_active[0] ),
.F(n2_17_61) 
);
defparam n2_ins14795.INIT=8'hCA;
LUT3 n1_ins14796 (
.I0(\reg_sl_a0[4] ),
.I1(\reg_sl_b0[4] ),
.I2(\ff_active[0] ),
.F(n1_19_62) 
);
defparam n1_ins14796.INIT=8'hCA;
LUT3 n2_ins14797 (
.I0(\reg_sl_c0[4] ),
.I1(\reg_sl_d0[4] ),
.I2(\ff_active[0] ),
.F(n2_19_63) 
);
defparam n2_ins14797.INIT=8'hCA;
LUT3 n1_ins14798 (
.I0(\reg_sl_a0[3] ),
.I1(\reg_sl_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_21_64) 
);
defparam n1_ins14798.INIT=8'hCA;
LUT3 n2_ins14799 (
.I0(\reg_sl_c0[3] ),
.I1(\reg_sl_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_21_65) 
);
defparam n2_ins14799.INIT=8'hCA;
LUT3 n1_ins14800 (
.I0(\reg_sl_a0[2] ),
.I1(\reg_sl_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_23_66) 
);
defparam n1_ins14800.INIT=8'hCA;
LUT3 n2_ins14801 (
.I0(\reg_sl_c0[2] ),
.I1(\reg_sl_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_23_67) 
);
defparam n2_ins14801.INIT=8'hCA;
LUT3 n1_ins14802 (
.I0(\reg_sl_a0[1] ),
.I1(\reg_sl_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_25_68) 
);
defparam n1_ins14802.INIT=8'hCA;
LUT3 n2_ins14803 (
.I0(\reg_sl_c0[1] ),
.I1(\reg_sl_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_25_69) 
);
defparam n2_ins14803.INIT=8'hCA;
LUT3 n1_ins14804 (
.I0(\reg_sl_a0[0] ),
.I1(\reg_sl_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_27_70) 
);
defparam n1_ins14804.INIT=8'hCA;
LUT3 n2_ins14805 (
.I0(\reg_sl_c0[0] ),
.I1(\reg_sl_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_27_71) 
);
defparam n2_ins14805.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_state_selector  (\ff_active[1] ,\ff_state_a[2] ,\ff_state_b[2] ,\ff_active[0] ,\ff_state_c[2] ,\ff_state_d[2] ,\ff_state_a[1] ,\ff_state_b[1] ,\ff_state_c[1] ,\ff_state_d[1] ,\ff_state_a[0] ,\ff_state_b[0] ,\ff_state_c[0] ,\ff_state_d[0] ,n3,n3_11,n3_13);
input \ff_active[1] ;
input \ff_state_a[2] ;
input \ff_state_b[2] ;
input \ff_active[0] ;
input \ff_state_c[2] ;
input \ff_state_d[2] ;
input \ff_state_a[1] ;
input \ff_state_b[1] ;
input \ff_state_c[1] ;
input \ff_state_d[1] ;
input \ff_state_a[0] ;
input \ff_state_b[0] ;
input \ff_state_c[0] ;
input \ff_state_d[0] ;
output n3;
output n3_11;
output n3_13;
wire n3;
wire n3_11;
wire n3_13;
wire n1_7;
wire n2_7;
wire n1_9;
wire n2_9;
wire n1_11;
wire n2_11;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14337 (
.I0(n1_7),
.I1(n2_7),
.S0(\ff_active[1] ),
.O(n3) 
);
MUX2_LUT5 n3_ins14338 (
.I0(n1_9),
.I1(n2_9),
.S0(\ff_active[1] ),
.O(n3_11) 
);
MUX2_LUT5 n3_ins14339 (
.I0(n1_11),
.I1(n2_11),
.S0(\ff_active[1] ),
.O(n3_13) 
);
LUT3 n1_ins14806 (
.I0(\ff_state_a[2] ),
.I1(\ff_state_b[2] ),
.I2(\ff_active[0] ),
.F(n1_7) 
);
defparam n1_ins14806.INIT=8'hCA;
LUT3 n2_ins14807 (
.I0(\ff_state_c[2] ),
.I1(\ff_state_d[2] ),
.I2(\ff_active[0] ),
.F(n2_7) 
);
defparam n2_ins14807.INIT=8'hCA;
LUT3 n1_ins14808 (
.I0(\ff_state_a[1] ),
.I1(\ff_state_b[1] ),
.I2(\ff_active[0] ),
.F(n1_9) 
);
defparam n1_ins14808.INIT=8'hCA;
LUT3 n2_ins14809 (
.I0(\ff_state_c[1] ),
.I1(\ff_state_d[1] ),
.I2(\ff_active[0] ),
.F(n2_9) 
);
defparam n2_ins14809.INIT=8'hCA;
LUT3 n1_ins14810 (
.I0(\ff_state_a[0] ),
.I1(\ff_state_b[0] ),
.I2(\ff_active[0] ),
.F(n1_11) 
);
defparam n1_ins14810.INIT=8'hCA;
LUT3 n2_ins14811 (
.I0(\ff_state_c[0] ),
.I1(\ff_state_d[0] ),
.I2(\ff_active[0] ),
.F(n2_11) 
);
defparam n2_ins14811.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_counter_selector  (\ff_active[1] ,\ff_counter_a[15] ,\ff_counter_b[15] ,\ff_active[0] ,\ff_counter_c[15] ,\ff_counter_d[15] ,\ff_counter_a[14] ,\ff_counter_b[14] ,\ff_counter_c[14] ,\ff_counter_d[14] ,\ff_counter_a[13] ,\ff_counter_b[13] ,\ff_counter_c[13] ,\ff_counter_d[13] ,\ff_counter_a[12] ,\ff_counter_b[12] ,\ff_counter_c[12] ,\ff_counter_d[12] ,\ff_counter_a[11] ,\ff_counter_b[11] ,\ff_counter_c[11] ,\ff_counter_d[11] ,\ff_counter_a[10] ,\ff_counter_b[10] ,\ff_counter_c[10] ,\ff_counter_d[10] ,\ff_counter_a[9] ,\ff_counter_b[9] ,\ff_counter_c[9] ,\ff_counter_d[9] ,\ff_counter_a[8] ,\ff_counter_b[8] ,\ff_counter_c[8] ,\ff_counter_d[8] ,\ff_counter_a[7] ,\ff_counter_b[7] ,\ff_counter_c[7] ,\ff_counter_d[7] ,\ff_counter_a[6] ,\ff_counter_b[6] ,\ff_counter_c[6] ,\ff_counter_d[6] ,\ff_counter_a[5] ,\ff_counter_b[5] ,\ff_counter_c[5] ,\ff_counter_d[5] ,\ff_counter_a[4] ,\ff_counter_b[4] ,\ff_counter_c[4] ,\ff_counter_d[4] ,\ff_counter_a[3] ,\ff_counter_b[3] ,\ff_counter_c[3] ,\ff_counter_d[3] ,\ff_counter_a[2] ,\ff_counter_b[2] ,\ff_counter_c[2] ,\ff_counter_d[2] ,\ff_counter_a[1] ,\ff_counter_b[1] ,\ff_counter_c[1] ,\ff_counter_d[1] ,\ff_counter_a[0] ,\ff_counter_b[0] ,\ff_counter_c[0] ,\ff_counter_d[0] ,n3_35,n3_37,n3_39,n3_41,n3_43,n3_45,n3_47,n3_49,n3_51,n3_53,n3_55,n3_57,n3_59,n3_61,n3_63,n3_65);
input \ff_active[1] ;
input \ff_counter_a[15] ;
input \ff_counter_b[15] ;
input \ff_active[0] ;
input \ff_counter_c[15] ;
input \ff_counter_d[15] ;
input \ff_counter_a[14] ;
input \ff_counter_b[14] ;
input \ff_counter_c[14] ;
input \ff_counter_d[14] ;
input \ff_counter_a[13] ;
input \ff_counter_b[13] ;
input \ff_counter_c[13] ;
input \ff_counter_d[13] ;
input \ff_counter_a[12] ;
input \ff_counter_b[12] ;
input \ff_counter_c[12] ;
input \ff_counter_d[12] ;
input \ff_counter_a[11] ;
input \ff_counter_b[11] ;
input \ff_counter_c[11] ;
input \ff_counter_d[11] ;
input \ff_counter_a[10] ;
input \ff_counter_b[10] ;
input \ff_counter_c[10] ;
input \ff_counter_d[10] ;
input \ff_counter_a[9] ;
input \ff_counter_b[9] ;
input \ff_counter_c[9] ;
input \ff_counter_d[9] ;
input \ff_counter_a[8] ;
input \ff_counter_b[8] ;
input \ff_counter_c[8] ;
input \ff_counter_d[8] ;
input \ff_counter_a[7] ;
input \ff_counter_b[7] ;
input \ff_counter_c[7] ;
input \ff_counter_d[7] ;
input \ff_counter_a[6] ;
input \ff_counter_b[6] ;
input \ff_counter_c[6] ;
input \ff_counter_d[6] ;
input \ff_counter_a[5] ;
input \ff_counter_b[5] ;
input \ff_counter_c[5] ;
input \ff_counter_d[5] ;
input \ff_counter_a[4] ;
input \ff_counter_b[4] ;
input \ff_counter_c[4] ;
input \ff_counter_d[4] ;
input \ff_counter_a[3] ;
input \ff_counter_b[3] ;
input \ff_counter_c[3] ;
input \ff_counter_d[3] ;
input \ff_counter_a[2] ;
input \ff_counter_b[2] ;
input \ff_counter_c[2] ;
input \ff_counter_d[2] ;
input \ff_counter_a[1] ;
input \ff_counter_b[1] ;
input \ff_counter_c[1] ;
input \ff_counter_d[1] ;
input \ff_counter_a[0] ;
input \ff_counter_b[0] ;
input \ff_counter_c[0] ;
input \ff_counter_d[0] ;
output n3_35;
output n3_37;
output n3_39;
output n3_41;
output n3_43;
output n3_45;
output n3_47;
output n3_49;
output n3_51;
output n3_53;
output n3_55;
output n3_57;
output n3_59;
output n3_61;
output n3_63;
output n3_65;
wire n3_35;
wire n3_37;
wire n3_39;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3_47;
wire n3_49;
wire n3_51;
wire n3_53;
wire n3_55;
wire n3_57;
wire n3_59;
wire n3_61;
wire n3_63;
wire n3_65;
wire n1_33;
wire n2_33;
wire n1_35;
wire n2_35;
wire n1_37;
wire n2_37;
wire n1_39;
wire n2_39;
wire n1_41;
wire n2_41;
wire n1_43;
wire n2_43;
wire n1_45;
wire n2_45;
wire n1_47;
wire n2_47;
wire n1_49;
wire n2_49;
wire n1_51;
wire n2_51;
wire n1_53;
wire n2_53;
wire n1_55;
wire n2_55;
wire n1_57;
wire n2_57;
wire n1_59;
wire n2_59;
wire n1_61;
wire n2_61;
wire n1_63;
wire n2_63;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14340 (
.I0(n1_33),
.I1(n2_33),
.S0(\ff_active[1] ),
.O(n3_35) 
);
MUX2_LUT5 n3_ins14341 (
.I0(n1_35),
.I1(n2_35),
.S0(\ff_active[1] ),
.O(n3_37) 
);
MUX2_LUT5 n3_ins14342 (
.I0(n1_37),
.I1(n2_37),
.S0(\ff_active[1] ),
.O(n3_39) 
);
MUX2_LUT5 n3_ins14343 (
.I0(n1_39),
.I1(n2_39),
.S0(\ff_active[1] ),
.O(n3_41) 
);
MUX2_LUT5 n3_ins14344 (
.I0(n1_41),
.I1(n2_41),
.S0(\ff_active[1] ),
.O(n3_43) 
);
MUX2_LUT5 n3_ins14345 (
.I0(n1_43),
.I1(n2_43),
.S0(\ff_active[1] ),
.O(n3_45) 
);
MUX2_LUT5 n3_ins14346 (
.I0(n1_45),
.I1(n2_45),
.S0(\ff_active[1] ),
.O(n3_47) 
);
MUX2_LUT5 n3_ins14347 (
.I0(n1_47),
.I1(n2_47),
.S0(\ff_active[1] ),
.O(n3_49) 
);
MUX2_LUT5 n3_ins14348 (
.I0(n1_49),
.I1(n2_49),
.S0(\ff_active[1] ),
.O(n3_51) 
);
MUX2_LUT5 n3_ins14349 (
.I0(n1_51),
.I1(n2_51),
.S0(\ff_active[1] ),
.O(n3_53) 
);
MUX2_LUT5 n3_ins14350 (
.I0(n1_53),
.I1(n2_53),
.S0(\ff_active[1] ),
.O(n3_55) 
);
MUX2_LUT5 n3_ins14351 (
.I0(n1_55),
.I1(n2_55),
.S0(\ff_active[1] ),
.O(n3_57) 
);
MUX2_LUT5 n3_ins14352 (
.I0(n1_57),
.I1(n2_57),
.S0(\ff_active[1] ),
.O(n3_59) 
);
MUX2_LUT5 n3_ins14353 (
.I0(n1_59),
.I1(n2_59),
.S0(\ff_active[1] ),
.O(n3_61) 
);
MUX2_LUT5 n3_ins14354 (
.I0(n1_61),
.I1(n2_61),
.S0(\ff_active[1] ),
.O(n3_63) 
);
MUX2_LUT5 n3_ins14355 (
.I0(n1_63),
.I1(n2_63),
.S0(\ff_active[1] ),
.O(n3_65) 
);
LUT3 n1_ins14812 (
.I0(\ff_counter_a[15] ),
.I1(\ff_counter_b[15] ),
.I2(\ff_active[0] ),
.F(n1_33) 
);
defparam n1_ins14812.INIT=8'hCA;
LUT3 n2_ins14813 (
.I0(\ff_counter_c[15] ),
.I1(\ff_counter_d[15] ),
.I2(\ff_active[0] ),
.F(n2_33) 
);
defparam n2_ins14813.INIT=8'hCA;
LUT3 n1_ins14814 (
.I0(\ff_counter_a[14] ),
.I1(\ff_counter_b[14] ),
.I2(\ff_active[0] ),
.F(n1_35) 
);
defparam n1_ins14814.INIT=8'hCA;
LUT3 n2_ins14815 (
.I0(\ff_counter_c[14] ),
.I1(\ff_counter_d[14] ),
.I2(\ff_active[0] ),
.F(n2_35) 
);
defparam n2_ins14815.INIT=8'hCA;
LUT3 n1_ins14816 (
.I0(\ff_counter_a[13] ),
.I1(\ff_counter_b[13] ),
.I2(\ff_active[0] ),
.F(n1_37) 
);
defparam n1_ins14816.INIT=8'hCA;
LUT3 n2_ins14817 (
.I0(\ff_counter_c[13] ),
.I1(\ff_counter_d[13] ),
.I2(\ff_active[0] ),
.F(n2_37) 
);
defparam n2_ins14817.INIT=8'hCA;
LUT3 n1_ins14818 (
.I0(\ff_counter_a[12] ),
.I1(\ff_counter_b[12] ),
.I2(\ff_active[0] ),
.F(n1_39) 
);
defparam n1_ins14818.INIT=8'hCA;
LUT3 n2_ins14819 (
.I0(\ff_counter_c[12] ),
.I1(\ff_counter_d[12] ),
.I2(\ff_active[0] ),
.F(n2_39) 
);
defparam n2_ins14819.INIT=8'hCA;
LUT3 n1_ins14820 (
.I0(\ff_counter_a[11] ),
.I1(\ff_counter_b[11] ),
.I2(\ff_active[0] ),
.F(n1_41) 
);
defparam n1_ins14820.INIT=8'hCA;
LUT3 n2_ins14821 (
.I0(\ff_counter_c[11] ),
.I1(\ff_counter_d[11] ),
.I2(\ff_active[0] ),
.F(n2_41) 
);
defparam n2_ins14821.INIT=8'hCA;
LUT3 n1_ins14822 (
.I0(\ff_counter_a[10] ),
.I1(\ff_counter_b[10] ),
.I2(\ff_active[0] ),
.F(n1_43) 
);
defparam n1_ins14822.INIT=8'hCA;
LUT3 n2_ins14823 (
.I0(\ff_counter_c[10] ),
.I1(\ff_counter_d[10] ),
.I2(\ff_active[0] ),
.F(n2_43) 
);
defparam n2_ins14823.INIT=8'hCA;
LUT3 n1_ins14824 (
.I0(\ff_counter_a[9] ),
.I1(\ff_counter_b[9] ),
.I2(\ff_active[0] ),
.F(n1_45) 
);
defparam n1_ins14824.INIT=8'hCA;
LUT3 n2_ins14825 (
.I0(\ff_counter_c[9] ),
.I1(\ff_counter_d[9] ),
.I2(\ff_active[0] ),
.F(n2_45) 
);
defparam n2_ins14825.INIT=8'hCA;
LUT3 n1_ins14826 (
.I0(\ff_counter_a[8] ),
.I1(\ff_counter_b[8] ),
.I2(\ff_active[0] ),
.F(n1_47) 
);
defparam n1_ins14826.INIT=8'hCA;
LUT3 n2_ins14827 (
.I0(\ff_counter_c[8] ),
.I1(\ff_counter_d[8] ),
.I2(\ff_active[0] ),
.F(n2_47) 
);
defparam n2_ins14827.INIT=8'hCA;
LUT3 n1_ins14828 (
.I0(\ff_counter_a[7] ),
.I1(\ff_counter_b[7] ),
.I2(\ff_active[0] ),
.F(n1_49) 
);
defparam n1_ins14828.INIT=8'hCA;
LUT3 n2_ins14829 (
.I0(\ff_counter_c[7] ),
.I1(\ff_counter_d[7] ),
.I2(\ff_active[0] ),
.F(n2_49) 
);
defparam n2_ins14829.INIT=8'hCA;
LUT3 n1_ins14830 (
.I0(\ff_counter_a[6] ),
.I1(\ff_counter_b[6] ),
.I2(\ff_active[0] ),
.F(n1_51) 
);
defparam n1_ins14830.INIT=8'hCA;
LUT3 n2_ins14831 (
.I0(\ff_counter_c[6] ),
.I1(\ff_counter_d[6] ),
.I2(\ff_active[0] ),
.F(n2_51) 
);
defparam n2_ins14831.INIT=8'hCA;
LUT3 n1_ins14832 (
.I0(\ff_counter_a[5] ),
.I1(\ff_counter_b[5] ),
.I2(\ff_active[0] ),
.F(n1_53) 
);
defparam n1_ins14832.INIT=8'hCA;
LUT3 n2_ins14833 (
.I0(\ff_counter_c[5] ),
.I1(\ff_counter_d[5] ),
.I2(\ff_active[0] ),
.F(n2_53) 
);
defparam n2_ins14833.INIT=8'hCA;
LUT3 n1_ins14834 (
.I0(\ff_counter_a[4] ),
.I1(\ff_counter_b[4] ),
.I2(\ff_active[0] ),
.F(n1_55) 
);
defparam n1_ins14834.INIT=8'hCA;
LUT3 n2_ins14835 (
.I0(\ff_counter_c[4] ),
.I1(\ff_counter_d[4] ),
.I2(\ff_active[0] ),
.F(n2_55) 
);
defparam n2_ins14835.INIT=8'hCA;
LUT3 n1_ins14836 (
.I0(\ff_counter_a[3] ),
.I1(\ff_counter_b[3] ),
.I2(\ff_active[0] ),
.F(n1_57) 
);
defparam n1_ins14836.INIT=8'hCA;
LUT3 n2_ins14837 (
.I0(\ff_counter_c[3] ),
.I1(\ff_counter_d[3] ),
.I2(\ff_active[0] ),
.F(n2_57) 
);
defparam n2_ins14837.INIT=8'hCA;
LUT3 n1_ins14838 (
.I0(\ff_counter_a[2] ),
.I1(\ff_counter_b[2] ),
.I2(\ff_active[0] ),
.F(n1_59) 
);
defparam n1_ins14838.INIT=8'hCA;
LUT3 n2_ins14839 (
.I0(\ff_counter_c[2] ),
.I1(\ff_counter_d[2] ),
.I2(\ff_active[0] ),
.F(n2_59) 
);
defparam n2_ins14839.INIT=8'hCA;
LUT3 n1_ins14840 (
.I0(\ff_counter_a[1] ),
.I1(\ff_counter_b[1] ),
.I2(\ff_active[0] ),
.F(n1_61) 
);
defparam n1_ins14840.INIT=8'hCA;
LUT3 n2_ins14841 (
.I0(\ff_counter_c[1] ),
.I1(\ff_counter_d[1] ),
.I2(\ff_active[0] ),
.F(n2_61) 
);
defparam n2_ins14841.INIT=8'hCA;
LUT3 n1_ins14842 (
.I0(\ff_counter_a[0] ),
.I1(\ff_counter_b[0] ),
.I2(\ff_active[0] ),
.F(n1_63) 
);
defparam n1_ins14842.INIT=8'hCA;
LUT3 n2_ins14843 (
.I0(\ff_counter_c[0] ),
.I1(\ff_counter_d[0] ),
.I2(\ff_active[0] ),
.F(n2_63) 
);
defparam n2_ins14843.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector  (\ff_active[1] ,\ff_level_a[7] ,\ff_level_b[7] ,\ff_active[0] ,\ff_level_c[7] ,\ff_level_d[7] ,\ff_level_e[7] ,\ff_active[2] ,\ff_level_a[6] ,\ff_level_b[6] ,\ff_level_c[6] ,\ff_level_d[6] ,\ff_level_e[6] ,\ff_level_a[5] ,\ff_level_b[5] ,\ff_level_c[5] ,\ff_level_d[5] ,\ff_level_e[5] ,\ff_level_a[4] ,\ff_level_b[4] ,\ff_level_c[4] ,\ff_level_d[4] ,\ff_level_e[4] ,\ff_level_a[3] ,\ff_level_b[3] ,\ff_level_c[3] ,\ff_level_d[3] ,\ff_level_e[3] ,\ff_level_a[2] ,\ff_level_b[2] ,\ff_level_c[2] ,\ff_level_d[2] ,\ff_level_e[2] ,\ff_level_a[1] ,\ff_level_b[1] ,\ff_level_c[1] ,\ff_level_d[1] ,\ff_level_e[1] ,\ff_level_a[0] ,\ff_level_b[0] ,\ff_level_c[0] ,\ff_level_d[0] ,\ff_level_e[0] ,o_17,o_19,o_21,o_23,o_25,o_27,o_29,o_31);
input \ff_active[1] ;
input \ff_level_a[7] ;
input \ff_level_b[7] ;
input \ff_active[0] ;
input \ff_level_c[7] ;
input \ff_level_d[7] ;
input \ff_level_e[7] ;
input \ff_active[2] ;
input \ff_level_a[6] ;
input \ff_level_b[6] ;
input \ff_level_c[6] ;
input \ff_level_d[6] ;
input \ff_level_e[6] ;
input \ff_level_a[5] ;
input \ff_level_b[5] ;
input \ff_level_c[5] ;
input \ff_level_d[5] ;
input \ff_level_e[5] ;
input \ff_level_a[4] ;
input \ff_level_b[4] ;
input \ff_level_c[4] ;
input \ff_level_d[4] ;
input \ff_level_e[4] ;
input \ff_level_a[3] ;
input \ff_level_b[3] ;
input \ff_level_c[3] ;
input \ff_level_d[3] ;
input \ff_level_e[3] ;
input \ff_level_a[2] ;
input \ff_level_b[2] ;
input \ff_level_c[2] ;
input \ff_level_d[2] ;
input \ff_level_e[2] ;
input \ff_level_a[1] ;
input \ff_level_b[1] ;
input \ff_level_c[1] ;
input \ff_level_d[1] ;
input \ff_level_e[1] ;
input \ff_level_a[0] ;
input \ff_level_b[0] ;
input \ff_level_c[0] ;
input \ff_level_d[0] ;
input \ff_level_e[0] ;
output o_17;
output o_19;
output o_21;
output o_23;
output o_25;
output o_27;
output o_29;
output o_31;
wire n3_19_74;
wire n3_21_77;
wire n3_23_80;
wire n3_25_83;
wire n3_27_86;
wire n3_29_89;
wire n3_31_92;
wire n3_33_95;
wire n1_17_72;
wire n2_17_73;
wire o_17;
wire n1_19_75;
wire n2_19_76;
wire o_19;
wire n1_21_78;
wire n2_21_79;
wire o_21;
wire n1_23_81;
wire n2_23_82;
wire o_23;
wire n1_25_84;
wire n2_25_85;
wire o_25;
wire n1_27_87;
wire n2_27_88;
wire o_27;
wire n1_29_90;
wire n2_29_91;
wire o_29;
wire n1_31_93;
wire n2_31_94;
wire o_31;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14534 (
.I0(n1_17_72),
.I1(n2_17_73),
.S0(\ff_active[1] ),
.O(n3_19_74) 
);
MUX2_LUT5 n3_ins14535 (
.I0(n1_19_75),
.I1(n2_19_76),
.S0(\ff_active[1] ),
.O(n3_21_77) 
);
MUX2_LUT5 n3_ins14536 (
.I0(n1_21_78),
.I1(n2_21_79),
.S0(\ff_active[1] ),
.O(n3_23_80) 
);
MUX2_LUT5 n3_ins14537 (
.I0(n1_23_81),
.I1(n2_23_82),
.S0(\ff_active[1] ),
.O(n3_25_83) 
);
MUX2_LUT5 n3_ins14538 (
.I0(n1_25_84),
.I1(n2_25_85),
.S0(\ff_active[1] ),
.O(n3_27_86) 
);
MUX2_LUT5 n3_ins14539 (
.I0(n1_27_87),
.I1(n2_27_88),
.S0(\ff_active[1] ),
.O(n3_29_89) 
);
MUX2_LUT5 n3_ins14540 (
.I0(n1_29_90),
.I1(n2_29_91),
.S0(\ff_active[1] ),
.O(n3_31_92) 
);
MUX2_LUT5 n3_ins14541 (
.I0(n1_31_93),
.I1(n2_31_94),
.S0(\ff_active[1] ),
.O(n3_33_95) 
);
LUT3 n1_ins14844 (
.I0(\ff_level_a[7] ),
.I1(\ff_level_b[7] ),
.I2(\ff_active[0] ),
.F(n1_17_72) 
);
defparam n1_ins14844.INIT=8'hCA;
LUT3 n2_ins14845 (
.I0(\ff_level_c[7] ),
.I1(\ff_level_d[7] ),
.I2(\ff_active[0] ),
.F(n2_17_73) 
);
defparam n2_ins14845.INIT=8'hCA;
LUT4 o_ins14846 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[7] ),
.I2(n3_19_74),
.I3(\ff_active[2] ),
.F(o_17) 
);
defparam o_ins14846.INIT=16'h44F0;
LUT3 n1_ins14847 (
.I0(\ff_level_a[6] ),
.I1(\ff_level_b[6] ),
.I2(\ff_active[0] ),
.F(n1_19_75) 
);
defparam n1_ins14847.INIT=8'hCA;
LUT3 n2_ins14848 (
.I0(\ff_level_c[6] ),
.I1(\ff_level_d[6] ),
.I2(\ff_active[0] ),
.F(n2_19_76) 
);
defparam n2_ins14848.INIT=8'hCA;
LUT4 o_ins14849 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[6] ),
.I2(n3_21_77),
.I3(\ff_active[2] ),
.F(o_19) 
);
defparam o_ins14849.INIT=16'h44F0;
LUT3 n1_ins14850 (
.I0(\ff_level_a[5] ),
.I1(\ff_level_b[5] ),
.I2(\ff_active[0] ),
.F(n1_21_78) 
);
defparam n1_ins14850.INIT=8'hCA;
LUT3 n2_ins14851 (
.I0(\ff_level_c[5] ),
.I1(\ff_level_d[5] ),
.I2(\ff_active[0] ),
.F(n2_21_79) 
);
defparam n2_ins14851.INIT=8'hCA;
LUT4 o_ins14852 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[5] ),
.I2(n3_23_80),
.I3(\ff_active[2] ),
.F(o_21) 
);
defparam o_ins14852.INIT=16'h44F0;
LUT3 n1_ins14853 (
.I0(\ff_level_a[4] ),
.I1(\ff_level_b[4] ),
.I2(\ff_active[0] ),
.F(n1_23_81) 
);
defparam n1_ins14853.INIT=8'hCA;
LUT3 n2_ins14854 (
.I0(\ff_level_c[4] ),
.I1(\ff_level_d[4] ),
.I2(\ff_active[0] ),
.F(n2_23_82) 
);
defparam n2_ins14854.INIT=8'hCA;
LUT4 o_ins14855 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[4] ),
.I2(n3_25_83),
.I3(\ff_active[2] ),
.F(o_23) 
);
defparam o_ins14855.INIT=16'h44F0;
LUT3 n1_ins14856 (
.I0(\ff_level_a[3] ),
.I1(\ff_level_b[3] ),
.I2(\ff_active[0] ),
.F(n1_25_84) 
);
defparam n1_ins14856.INIT=8'hCA;
LUT3 n2_ins14857 (
.I0(\ff_level_c[3] ),
.I1(\ff_level_d[3] ),
.I2(\ff_active[0] ),
.F(n2_25_85) 
);
defparam n2_ins14857.INIT=8'hCA;
LUT4 o_ins14858 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[3] ),
.I2(n3_27_86),
.I3(\ff_active[2] ),
.F(o_25) 
);
defparam o_ins14858.INIT=16'h44F0;
LUT3 n1_ins14859 (
.I0(\ff_level_a[2] ),
.I1(\ff_level_b[2] ),
.I2(\ff_active[0] ),
.F(n1_27_87) 
);
defparam n1_ins14859.INIT=8'hCA;
LUT3 n2_ins14860 (
.I0(\ff_level_c[2] ),
.I1(\ff_level_d[2] ),
.I2(\ff_active[0] ),
.F(n2_27_88) 
);
defparam n2_ins14860.INIT=8'hCA;
LUT4 o_ins14861 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[2] ),
.I2(n3_29_89),
.I3(\ff_active[2] ),
.F(o_27) 
);
defparam o_ins14861.INIT=16'h44F0;
LUT3 n1_ins14862 (
.I0(\ff_level_a[1] ),
.I1(\ff_level_b[1] ),
.I2(\ff_active[0] ),
.F(n1_29_90) 
);
defparam n1_ins14862.INIT=8'hCA;
LUT3 n2_ins14863 (
.I0(\ff_level_c[1] ),
.I1(\ff_level_d[1] ),
.I2(\ff_active[0] ),
.F(n2_29_91) 
);
defparam n2_ins14863.INIT=8'hCA;
LUT4 o_ins14864 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[1] ),
.I2(n3_31_92),
.I3(\ff_active[2] ),
.F(o_29) 
);
defparam o_ins14864.INIT=16'h44F0;
LUT3 n1_ins14865 (
.I0(\ff_level_a[0] ),
.I1(\ff_level_b[0] ),
.I2(\ff_active[0] ),
.F(n1_31_93) 
);
defparam n1_ins14865.INIT=8'hCA;
LUT3 n2_ins14866 (
.I0(\ff_level_c[0] ),
.I1(\ff_level_d[0] ),
.I2(\ff_active[0] ),
.F(n2_31_94) 
);
defparam n2_ins14866.INIT=8'hCA;
LUT4 o_ins14867 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[0] ),
.I2(n3_33_95),
.I3(\ff_active[2] ),
.F(o_31) 
);
defparam o_ins14867.INIT=16'h44F0;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0  (clk_3,n84,\ff_active[2] ,\ff_active[1] ,\ff_active[0] ,\reg_rr_e0[1] ,\reg_rr_e0[3] ,\reg_ar_e0[5] ,\reg_ar_e0[4] ,\reg_ar_e0[2] ,\reg_ar_e0[0] ,\reg_rr_e0[0] ,\reg_sl_e0[3] ,\reg_sl_e0[6] ,\reg_sl_e0[1] ,\reg_sl_e0[5] ,\reg_sl_e0[0] ,\reg_rr_e0[5] ,\reg_rr_e0[7] ,\reg_rr_e0[4] ,\reg_sr_e0[1] ,\reg_dr_e0[1] ,n172,\reg_ar_e0[1] ,\reg_ar_b0[1] ,\reg_sr_e0[3] ,\reg_dr_e0[3] ,\reg_ar_e0[3] ,\reg_ar_b0[3] ,\reg_rr_e0[2] ,\reg_rr_e0[6] ,\reg_ar_a0[7] ,\reg_ar_c0[7] ,\reg_ar_b0[7] ,\reg_ar_e0[7] ,\reg_ar_a0[6] ,\reg_ar_c0[6] ,\reg_ar_b0[6] ,\reg_ar_e0[6] ,\reg_ar_a0[5] ,\reg_ar_b0[5] ,\reg_ar_c0[5] ,\reg_ar_a0[4] ,\reg_ar_b0[4] ,\reg_ar_c0[4] ,\reg_ar_a0[2] ,\reg_ar_b0[2] ,\reg_ar_c0[2] ,\reg_ar_a0[0] ,\reg_ar_b0[0] ,\reg_ar_c0[0] ,\reg_sr_e0[0] ,\reg_dr_e0[0] ,\reg_sl_e0[4] ,\reg_sr_e0[5] ,\reg_dr_e0[5] ,\reg_sr_e0[7] ,\reg_dr_e0[7] ,\reg_sr_e0[4] ,\reg_dr_e0[4] ,\reg_sr_e0[2] ,\reg_dr_e0[2] ,\reg_sr_e0[6] ,\reg_dr_e0[6] ,\reg_ar_a0[1] ,\reg_ar_c0[1] ,\reg_ar_a0[3] ,\reg_ar_c0[3] ,\reg_sl_e0[2] ,\reg_dr_a0[7] ,\reg_dr_b0[7] ,\reg_dr_c0[7] ,\reg_dr_d0[7] ,\reg_dr_a0[6] ,\reg_dr_b0[6] ,\reg_dr_c0[6] ,\reg_dr_d0[6] ,\reg_dr_a0[5] ,\reg_dr_b0[5] ,\reg_dr_c0[5] ,\reg_dr_d0[5] ,\reg_dr_a0[4] ,\reg_dr_b0[4] ,\reg_dr_c0[4] ,\reg_dr_d0[4] ,\reg_dr_a0[3] ,\reg_dr_b0[3] ,\reg_dr_c0[3] ,\reg_dr_d0[3] ,\reg_dr_a0[2] ,\reg_dr_b0[2] ,\reg_dr_c0[2] ,\reg_dr_d0[2] ,\reg_dr_a0[1] ,\reg_dr_b0[1] ,\reg_dr_c0[1] ,\reg_dr_d0[1] ,\reg_dr_a0[0] ,\reg_dr_b0[0] ,\reg_dr_c0[0] ,\reg_dr_d0[0] ,\reg_sr_a0[7] ,\reg_sr_b0[7] ,\reg_sr_c0[7] ,\reg_sr_d0[7] ,\reg_sr_a0[6] ,\reg_sr_b0[6] ,\reg_sr_c0[6] ,\reg_sr_d0[6] ,\reg_sr_a0[5] ,\reg_sr_b0[5] ,\reg_sr_c0[5] ,\reg_sr_d0[5] ,\reg_sr_a0[4] ,\reg_sr_b0[4] ,\reg_sr_c0[4] ,\reg_sr_d0[4] ,\reg_sr_a0[3] ,\reg_sr_b0[3] ,\reg_sr_c0[3] ,\reg_sr_d0[3] ,\reg_sr_a0[2] ,\reg_sr_b0[2] ,\reg_sr_c0[2] ,\reg_sr_d0[2] ,\reg_sr_a0[1] ,\reg_sr_b0[1] ,\reg_sr_c0[1] ,\reg_sr_d0[1] ,\reg_sr_a0[0] ,\reg_sr_b0[0] ,\reg_sr_c0[0] ,\reg_sr_d0[0] ,\reg_rr_a0[7] ,\reg_rr_b0[7] ,\reg_rr_c0[7] ,\reg_rr_d0[7] ,\reg_rr_a0[6] ,\reg_rr_b0[6] ,\reg_rr_c0[6] ,\reg_rr_d0[6] ,\reg_rr_a0[5] ,\reg_rr_b0[5] ,\reg_rr_c0[5] ,\reg_rr_d0[5] ,\reg_rr_a0[4] ,\reg_rr_b0[4] ,\reg_rr_c0[4] ,\reg_rr_d0[4] ,\reg_rr_a0[3] ,\reg_rr_b0[3] ,\reg_rr_c0[3] ,\reg_rr_d0[3] ,\reg_rr_a0[2] ,\reg_rr_b0[2] ,\reg_rr_c0[2] ,\reg_rr_d0[2] ,\reg_rr_a0[1] ,\reg_rr_b0[1] ,\reg_rr_c0[1] ,\reg_rr_d0[1] ,\reg_rr_a0[0] ,\reg_rr_b0[0] ,\reg_rr_c0[0] ,\reg_rr_d0[0] ,\reg_sl_a0[6] ,\reg_sl_b0[6] ,\reg_sl_c0[6] ,\reg_sl_d0[6] ,\reg_sl_a0[5] ,\reg_sl_b0[5] ,\reg_sl_c0[5] ,\reg_sl_d0[5] ,\reg_sl_a0[4] ,\reg_sl_b0[4] ,\reg_sl_c0[4] ,\reg_sl_d0[4] ,\reg_sl_a0[3] ,\reg_sl_b0[3] ,\reg_sl_c0[3] ,\reg_sl_d0[3] ,\reg_sl_a0[2] ,\reg_sl_b0[2] ,\reg_sl_c0[2] ,\reg_sl_d0[2] ,\reg_sl_a0[1] ,\reg_sl_b0[1] ,\reg_sl_c0[1] ,\reg_sl_d0[1] ,\reg_sl_a0[0] ,\reg_sl_b0[0] ,\reg_sl_c0[0] ,\reg_sl_d0[0] ,o,o_545,o_547,o_553,o_555,\counter_out[0] ,o_17,o_19,o_21,o_23,o_25,o_27,o_29,o_31);
input clk_3;
input n84;
input \ff_active[2] ;
input \ff_active[1] ;
input \ff_active[0] ;
input \reg_rr_e0[1] ;
input \reg_rr_e0[3] ;
input \reg_ar_e0[5] ;
input \reg_ar_e0[4] ;
input \reg_ar_e0[2] ;
input \reg_ar_e0[0] ;
input \reg_rr_e0[0] ;
input \reg_sl_e0[3] ;
input \reg_sl_e0[6] ;
input \reg_sl_e0[1] ;
input \reg_sl_e0[5] ;
input \reg_sl_e0[0] ;
input \reg_rr_e0[5] ;
input \reg_rr_e0[7] ;
input \reg_rr_e0[4] ;
input \reg_sr_e0[1] ;
input \reg_dr_e0[1] ;
input n172;
input \reg_ar_e0[1] ;
input \reg_ar_b0[1] ;
input \reg_sr_e0[3] ;
input \reg_dr_e0[3] ;
input \reg_ar_e0[3] ;
input \reg_ar_b0[3] ;
input \reg_rr_e0[2] ;
input \reg_rr_e0[6] ;
input \reg_ar_a0[7] ;
input \reg_ar_c0[7] ;
input \reg_ar_b0[7] ;
input \reg_ar_e0[7] ;
input \reg_ar_a0[6] ;
input \reg_ar_c0[6] ;
input \reg_ar_b0[6] ;
input \reg_ar_e0[6] ;
input \reg_ar_a0[5] ;
input \reg_ar_b0[5] ;
input \reg_ar_c0[5] ;
input \reg_ar_a0[4] ;
input \reg_ar_b0[4] ;
input \reg_ar_c0[4] ;
input \reg_ar_a0[2] ;
input \reg_ar_b0[2] ;
input \reg_ar_c0[2] ;
input \reg_ar_a0[0] ;
input \reg_ar_b0[0] ;
input \reg_ar_c0[0] ;
input \reg_sr_e0[0] ;
input \reg_dr_e0[0] ;
input \reg_sl_e0[4] ;
input \reg_sr_e0[5] ;
input \reg_dr_e0[5] ;
input \reg_sr_e0[7] ;
input \reg_dr_e0[7] ;
input \reg_sr_e0[4] ;
input \reg_dr_e0[4] ;
input \reg_sr_e0[2] ;
input \reg_dr_e0[2] ;
input \reg_sr_e0[6] ;
input \reg_dr_e0[6] ;
input \reg_ar_a0[1] ;
input \reg_ar_c0[1] ;
input \reg_ar_a0[3] ;
input \reg_ar_c0[3] ;
input \reg_sl_e0[2] ;
input \reg_dr_a0[7] ;
input \reg_dr_b0[7] ;
input \reg_dr_c0[7] ;
input \reg_dr_d0[7] ;
input \reg_dr_a0[6] ;
input \reg_dr_b0[6] ;
input \reg_dr_c0[6] ;
input \reg_dr_d0[6] ;
input \reg_dr_a0[5] ;
input \reg_dr_b0[5] ;
input \reg_dr_c0[5] ;
input \reg_dr_d0[5] ;
input \reg_dr_a0[4] ;
input \reg_dr_b0[4] ;
input \reg_dr_c0[4] ;
input \reg_dr_d0[4] ;
input \reg_dr_a0[3] ;
input \reg_dr_b0[3] ;
input \reg_dr_c0[3] ;
input \reg_dr_d0[3] ;
input \reg_dr_a0[2] ;
input \reg_dr_b0[2] ;
input \reg_dr_c0[2] ;
input \reg_dr_d0[2] ;
input \reg_dr_a0[1] ;
input \reg_dr_b0[1] ;
input \reg_dr_c0[1] ;
input \reg_dr_d0[1] ;
input \reg_dr_a0[0] ;
input \reg_dr_b0[0] ;
input \reg_dr_c0[0] ;
input \reg_dr_d0[0] ;
input \reg_sr_a0[7] ;
input \reg_sr_b0[7] ;
input \reg_sr_c0[7] ;
input \reg_sr_d0[7] ;
input \reg_sr_a0[6] ;
input \reg_sr_b0[6] ;
input \reg_sr_c0[6] ;
input \reg_sr_d0[6] ;
input \reg_sr_a0[5] ;
input \reg_sr_b0[5] ;
input \reg_sr_c0[5] ;
input \reg_sr_d0[5] ;
input \reg_sr_a0[4] ;
input \reg_sr_b0[4] ;
input \reg_sr_c0[4] ;
input \reg_sr_d0[4] ;
input \reg_sr_a0[3] ;
input \reg_sr_b0[3] ;
input \reg_sr_c0[3] ;
input \reg_sr_d0[3] ;
input \reg_sr_a0[2] ;
input \reg_sr_b0[2] ;
input \reg_sr_c0[2] ;
input \reg_sr_d0[2] ;
input \reg_sr_a0[1] ;
input \reg_sr_b0[1] ;
input \reg_sr_c0[1] ;
input \reg_sr_d0[1] ;
input \reg_sr_a0[0] ;
input \reg_sr_b0[0] ;
input \reg_sr_c0[0] ;
input \reg_sr_d0[0] ;
input \reg_rr_a0[7] ;
input \reg_rr_b0[7] ;
input \reg_rr_c0[7] ;
input \reg_rr_d0[7] ;
input \reg_rr_a0[6] ;
input \reg_rr_b0[6] ;
input \reg_rr_c0[6] ;
input \reg_rr_d0[6] ;
input \reg_rr_a0[5] ;
input \reg_rr_b0[5] ;
input \reg_rr_c0[5] ;
input \reg_rr_d0[5] ;
input \reg_rr_a0[4] ;
input \reg_rr_b0[4] ;
input \reg_rr_c0[4] ;
input \reg_rr_d0[4] ;
input \reg_rr_a0[3] ;
input \reg_rr_b0[3] ;
input \reg_rr_c0[3] ;
input \reg_rr_d0[3] ;
input \reg_rr_a0[2] ;
input \reg_rr_b0[2] ;
input \reg_rr_c0[2] ;
input \reg_rr_d0[2] ;
input \reg_rr_a0[1] ;
input \reg_rr_b0[1] ;
input \reg_rr_c0[1] ;
input \reg_rr_d0[1] ;
input \reg_rr_a0[0] ;
input \reg_rr_b0[0] ;
input \reg_rr_c0[0] ;
input \reg_rr_d0[0] ;
input \reg_sl_a0[6] ;
input \reg_sl_b0[6] ;
input \reg_sl_c0[6] ;
input \reg_sl_d0[6] ;
input \reg_sl_a0[5] ;
input \reg_sl_b0[5] ;
input \reg_sl_c0[5] ;
input \reg_sl_d0[5] ;
input \reg_sl_a0[4] ;
input \reg_sl_b0[4] ;
input \reg_sl_c0[4] ;
input \reg_sl_d0[4] ;
input \reg_sl_a0[3] ;
input \reg_sl_b0[3] ;
input \reg_sl_c0[3] ;
input \reg_sl_d0[3] ;
input \reg_sl_a0[2] ;
input \reg_sl_b0[2] ;
input \reg_sl_c0[2] ;
input \reg_sl_d0[2] ;
input \reg_sl_a0[1] ;
input \reg_sl_b0[1] ;
input \reg_sl_c0[1] ;
input \reg_sl_d0[1] ;
input \reg_sl_a0[0] ;
input \reg_sl_b0[0] ;
input \reg_sl_c0[0] ;
input \reg_sl_d0[0] ;
output o;
output o_545;
output o_547;
output o_553;
output o_555;
output \counter_out[0] ;
output o_17;
output o_19;
output o_21;
output o_23;
output o_25;
output o_27;
output o_29;
output o_31;
wire \ff_state_a[1] ;
wire \ff_state_a[0] ;
wire \ff_counter_a[15] ;
wire \ff_counter_a[14] ;
wire \ff_counter_a[13] ;
wire \ff_counter_a[12] ;
wire \ff_counter_a[11] ;
wire \ff_counter_a[10] ;
wire \ff_counter_a[9] ;
wire \ff_counter_a[8] ;
wire \ff_counter_a[7] ;
wire \ff_counter_a[6] ;
wire \ff_counter_a[5] ;
wire \ff_counter_a[4] ;
wire \ff_counter_a[3] ;
wire \ff_counter_a[2] ;
wire \ff_counter_a[1] ;
wire \ff_counter_a[0] ;
wire \ff_level_a[7] ;
wire \ff_level_a[6] ;
wire \ff_level_a[5] ;
wire \ff_level_a[4] ;
wire \ff_level_a[3] ;
wire \ff_level_a[2] ;
wire \ff_level_a[1] ;
wire \ff_level_a[0] ;
wire \ff_state_b[2] ;
wire \ff_state_b[1] ;
wire \ff_state_b[0] ;
wire \ff_counter_b[15] ;
wire \ff_counter_b[14] ;
wire \ff_counter_b[13] ;
wire \ff_counter_b[12] ;
wire \ff_counter_b[11] ;
wire \ff_counter_b[10] ;
wire \ff_counter_b[9] ;
wire \ff_counter_b[8] ;
wire \ff_counter_b[7] ;
wire \ff_counter_b[6] ;
wire \ff_counter_b[5] ;
wire \ff_counter_b[4] ;
wire \ff_counter_b[3] ;
wire \ff_counter_b[2] ;
wire \ff_counter_b[1] ;
wire \ff_counter_b[0] ;
wire \ff_level_b[7] ;
wire \ff_level_b[6] ;
wire \ff_level_b[5] ;
wire \ff_level_b[4] ;
wire \ff_level_b[3] ;
wire \ff_level_b[2] ;
wire \ff_level_b[1] ;
wire \ff_level_b[0] ;
wire \ff_state_c[2] ;
wire \ff_state_c[1] ;
wire \ff_state_c[0] ;
wire \ff_counter_c[15] ;
wire \ff_counter_c[14] ;
wire \ff_counter_c[13] ;
wire \ff_counter_c[12] ;
wire \ff_counter_c[11] ;
wire \ff_counter_c[10] ;
wire \ff_counter_c[9] ;
wire \ff_counter_c[8] ;
wire \ff_counter_c[7] ;
wire \ff_counter_c[6] ;
wire \ff_counter_c[5] ;
wire \ff_counter_c[4] ;
wire \ff_counter_c[3] ;
wire \ff_counter_c[2] ;
wire \ff_counter_c[1] ;
wire \ff_counter_c[0] ;
wire \ff_level_c[7] ;
wire \ff_level_c[6] ;
wire \ff_level_c[5] ;
wire \ff_level_c[4] ;
wire \ff_level_c[3] ;
wire \ff_level_c[2] ;
wire \ff_level_c[1] ;
wire \ff_level_c[0] ;
wire \ff_state_d[2] ;
wire \ff_state_d[1] ;
wire \ff_state_d[0] ;
wire \ff_counter_d[15] ;
wire \ff_counter_d[14] ;
wire \ff_counter_d[13] ;
wire \ff_counter_d[12] ;
wire \ff_counter_d[11] ;
wire \ff_counter_d[10] ;
wire \ff_counter_d[9] ;
wire \ff_counter_d[8] ;
wire \ff_counter_d[7] ;
wire \ff_counter_d[6] ;
wire \ff_counter_d[5] ;
wire \ff_counter_d[4] ;
wire \ff_counter_d[3] ;
wire \ff_counter_d[2] ;
wire \ff_counter_d[1] ;
wire \ff_counter_d[0] ;
wire \ff_level_d[7] ;
wire \ff_level_d[6] ;
wire \ff_level_d[5] ;
wire \ff_level_d[4] ;
wire \ff_level_d[3] ;
wire \ff_level_d[2] ;
wire \ff_level_d[1] ;
wire \ff_level_d[0] ;
wire \ff_state_e[2] ;
wire \ff_state_e[1] ;
wire \ff_state_e[0] ;
wire \ff_counter_e[15] ;
wire \ff_counter_e[14] ;
wire \ff_counter_e[13] ;
wire \ff_counter_e[12] ;
wire \ff_counter_e[11] ;
wire \ff_counter_e[10] ;
wire \ff_counter_e[9] ;
wire \ff_counter_e[8] ;
wire \ff_counter_e[7] ;
wire \ff_counter_e[6] ;
wire \ff_counter_e[5] ;
wire \ff_counter_e[4] ;
wire \ff_counter_e[3] ;
wire \ff_counter_e[2] ;
wire \ff_counter_e[1] ;
wire \ff_counter_e[0] ;
wire \ff_level_e[7] ;
wire \ff_level_e[6] ;
wire \ff_level_e[5] ;
wire \ff_level_e[4] ;
wire \ff_level_e[3] ;
wire \ff_level_e[2] ;
wire \ff_level_e[1] ;
wire \ff_level_e[0] ;
wire \ff_state_a[2] ;
wire o;
wire o_545;
wire o_547;
wire o_551;
wire o_553;
wire o_555;
wire n97;
wire n98;
wire n99;
wire n100;
wire n101;
wire n102;
wire n103;
wire n104;
wire \counter_out[15] ;
wire \counter_out[14] ;
wire \counter_out[13] ;
wire \counter_out[12] ;
wire \counter_out[11] ;
wire \counter_out[10] ;
wire \counter_out[9] ;
wire \counter_out[8] ;
wire n91;
wire n92;
wire n93;
wire \counter_out[0] ;
wire \counter_out[1] ;
wire \counter_out[2] ;
wire \counter_out[3] ;
wire \counter_out[4] ;
wire \counter_out[7] ;
wire \counter_out[5] ;
wire \counter_out[6] ;
wire n3_19_22;
wire n3_21_28;
wire n3_23_20;
wire n3_25_24;
wire n3_27_14;
wire n3_29_26;
wire n3_31_12;
wire n3_33_17;
wire n3_19_21;
wire n3_21_27;
wire n3_23_19;
wire n3_25_23;
wire n3_27_13;
wire n3_29_25;
wire n3_31_11;
wire n3_33_16;
wire n3_19_10;
wire n3_21;
wire n3_23_9;
wire n3_25;
wire n3_27;
wire n3_29_15;
wire n3_31;
wire n3_33;
wire n3_17;
wire n3_19;
wire n3_21_18;
wire n3_23;
wire n3_25_29;
wire n3_27_8;
wire n3_29;
wire n3;
wire n3_11;
wire n3_13;
wire n3_35;
wire n3_37;
wire n3_39;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3_47;
wire n3_49;
wire n3_51;
wire n3_53;
wire n3_55;
wire n3_57;
wire n3_59;
wire n3_61;
wire n3_63;
wire n3_65;
wire o_17;
wire o_19;
wire o_21;
wire o_23;
wire o_25;
wire o_27;
wire o_29;
wire o_31;
wire VCC;
wire GND;
DFFCE \ff_state_a[1]_ins11049  (
.D(n92),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_state_a[1] ) 
);
DFFCE \ff_state_a[0]_ins11050  (
.D(n93),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_state_a[0] ) 
);
DFFCE \ff_counter_a[15]_ins11051  (
.D(\counter_out[15] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[15] ) 
);
DFFCE \ff_counter_a[14]_ins11052  (
.D(\counter_out[14] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[14] ) 
);
DFFCE \ff_counter_a[13]_ins11053  (
.D(\counter_out[13] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[13] ) 
);
DFFCE \ff_counter_a[12]_ins11054  (
.D(\counter_out[12] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[12] ) 
);
DFFCE \ff_counter_a[11]_ins11055  (
.D(\counter_out[11] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[11] ) 
);
DFFCE \ff_counter_a[10]_ins11056  (
.D(\counter_out[10] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[10] ) 
);
DFFCE \ff_counter_a[9]_ins11057  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[9] ) 
);
DFFCE \ff_counter_a[8]_ins11058  (
.D(\counter_out[8] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[8] ) 
);
DFFCE \ff_counter_a[7]_ins11059  (
.D(\counter_out[7] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[7] ) 
);
DFFCE \ff_counter_a[6]_ins11060  (
.D(\counter_out[6] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[6] ) 
);
DFFCE \ff_counter_a[5]_ins11061  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[5] ) 
);
DFFCE \ff_counter_a[4]_ins11062  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[4] ) 
);
DFFCE \ff_counter_a[3]_ins11063  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[3] ) 
);
DFFCE \ff_counter_a[2]_ins11064  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[2] ) 
);
DFFCE \ff_counter_a[1]_ins11065  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[1] ) 
);
DFFCE \ff_counter_a[0]_ins11066  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[0] ) 
);
DFFCE \ff_level_a[7]_ins11067  (
.D(n97),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[7] ) 
);
DFFCE \ff_level_a[6]_ins11068  (
.D(n98),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[6] ) 
);
DFFCE \ff_level_a[5]_ins11069  (
.D(n99),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[5] ) 
);
DFFCE \ff_level_a[4]_ins11070  (
.D(n100),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[4] ) 
);
DFFCE \ff_level_a[3]_ins11071  (
.D(n101),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[3] ) 
);
DFFCE \ff_level_a[2]_ins11072  (
.D(n102),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[2] ) 
);
DFFCE \ff_level_a[1]_ins11073  (
.D(n103),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[1] ) 
);
DFFCE \ff_level_a[0]_ins11074  (
.D(n104),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[0] ) 
);
DFFCE \ff_state_b[2]_ins11075  (
.D(n91),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_state_b[2] ) 
);
DFFCE \ff_state_b[1]_ins11076  (
.D(n92),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_state_b[1] ) 
);
DFFCE \ff_state_b[0]_ins11077  (
.D(n93),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_state_b[0] ) 
);
DFFCE \ff_counter_b[15]_ins11078  (
.D(\counter_out[15] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[15] ) 
);
DFFCE \ff_counter_b[14]_ins11079  (
.D(\counter_out[14] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[14] ) 
);
DFFCE \ff_counter_b[13]_ins11080  (
.D(\counter_out[13] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[13] ) 
);
DFFCE \ff_counter_b[12]_ins11081  (
.D(\counter_out[12] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[12] ) 
);
DFFCE \ff_counter_b[11]_ins11082  (
.D(\counter_out[11] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[11] ) 
);
DFFCE \ff_counter_b[10]_ins11083  (
.D(\counter_out[10] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[10] ) 
);
DFFCE \ff_counter_b[9]_ins11084  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[9] ) 
);
DFFCE \ff_counter_b[8]_ins11085  (
.D(\counter_out[8] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[8] ) 
);
DFFCE \ff_counter_b[7]_ins11086  (
.D(\counter_out[7] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[7] ) 
);
DFFCE \ff_counter_b[6]_ins11087  (
.D(\counter_out[6] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[6] ) 
);
DFFCE \ff_counter_b[5]_ins11088  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[5] ) 
);
DFFCE \ff_counter_b[4]_ins11089  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[4] ) 
);
DFFCE \ff_counter_b[3]_ins11090  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[3] ) 
);
DFFCE \ff_counter_b[2]_ins11091  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[2] ) 
);
DFFCE \ff_counter_b[1]_ins11092  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[1] ) 
);
DFFCE \ff_counter_b[0]_ins11093  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[0] ) 
);
DFFCE \ff_level_b[7]_ins11094  (
.D(n97),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[7] ) 
);
DFFCE \ff_level_b[6]_ins11095  (
.D(n98),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[6] ) 
);
DFFCE \ff_level_b[5]_ins11096  (
.D(n99),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[5] ) 
);
DFFCE \ff_level_b[4]_ins11097  (
.D(n100),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[4] ) 
);
DFFCE \ff_level_b[3]_ins11098  (
.D(n101),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[3] ) 
);
DFFCE \ff_level_b[2]_ins11099  (
.D(n102),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[2] ) 
);
DFFCE \ff_level_b[1]_ins11100  (
.D(n103),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[1] ) 
);
DFFCE \ff_level_b[0]_ins11101  (
.D(n104),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[0] ) 
);
DFFCE \ff_state_c[2]_ins11102  (
.D(n91),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_state_c[2] ) 
);
DFFCE \ff_state_c[1]_ins11103  (
.D(n92),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_state_c[1] ) 
);
DFFCE \ff_state_c[0]_ins11104  (
.D(n93),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_state_c[0] ) 
);
DFFCE \ff_counter_c[15]_ins11105  (
.D(\counter_out[15] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[15] ) 
);
DFFCE \ff_counter_c[14]_ins11106  (
.D(\counter_out[14] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[14] ) 
);
DFFCE \ff_counter_c[13]_ins11107  (
.D(\counter_out[13] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[13] ) 
);
DFFCE \ff_counter_c[12]_ins11108  (
.D(\counter_out[12] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[12] ) 
);
DFFCE \ff_counter_c[11]_ins11109  (
.D(\counter_out[11] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[11] ) 
);
DFFCE \ff_counter_c[10]_ins11110  (
.D(\counter_out[10] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[10] ) 
);
DFFCE \ff_counter_c[9]_ins11111  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[9] ) 
);
DFFCE \ff_counter_c[8]_ins11112  (
.D(\counter_out[8] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[8] ) 
);
DFFCE \ff_counter_c[7]_ins11113  (
.D(\counter_out[7] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[7] ) 
);
DFFCE \ff_counter_c[6]_ins11114  (
.D(\counter_out[6] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[6] ) 
);
DFFCE \ff_counter_c[5]_ins11115  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[5] ) 
);
DFFCE \ff_counter_c[4]_ins11116  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[4] ) 
);
DFFCE \ff_counter_c[3]_ins11117  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[3] ) 
);
DFFCE \ff_counter_c[2]_ins11118  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[2] ) 
);
DFFCE \ff_counter_c[1]_ins11119  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[1] ) 
);
DFFCE \ff_counter_c[0]_ins11120  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[0] ) 
);
DFFCE \ff_level_c[7]_ins11121  (
.D(n97),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[7] ) 
);
DFFCE \ff_level_c[6]_ins11122  (
.D(n98),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[6] ) 
);
DFFCE \ff_level_c[5]_ins11123  (
.D(n99),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[5] ) 
);
DFFCE \ff_level_c[4]_ins11124  (
.D(n100),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[4] ) 
);
DFFCE \ff_level_c[3]_ins11125  (
.D(n101),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[3] ) 
);
DFFCE \ff_level_c[2]_ins11126  (
.D(n102),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[2] ) 
);
DFFCE \ff_level_c[1]_ins11127  (
.D(n103),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[1] ) 
);
DFFCE \ff_level_c[0]_ins11128  (
.D(n104),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[0] ) 
);
DFFCE \ff_state_d[2]_ins11129  (
.D(n91),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_d[2] ) 
);
DFFCE \ff_state_d[1]_ins11130  (
.D(n92),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_d[1] ) 
);
DFFCE \ff_state_d[0]_ins11131  (
.D(n93),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_d[0] ) 
);
DFFCE \ff_counter_d[15]_ins11132  (
.D(\counter_out[15] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[15] ) 
);
DFFCE \ff_counter_d[14]_ins11133  (
.D(\counter_out[14] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[14] ) 
);
DFFCE \ff_counter_d[13]_ins11134  (
.D(\counter_out[13] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[13] ) 
);
DFFCE \ff_counter_d[12]_ins11135  (
.D(\counter_out[12] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[12] ) 
);
DFFCE \ff_counter_d[11]_ins11136  (
.D(\counter_out[11] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[11] ) 
);
DFFCE \ff_counter_d[10]_ins11137  (
.D(\counter_out[10] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[10] ) 
);
DFFCE \ff_counter_d[9]_ins11138  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[9] ) 
);
DFFCE \ff_counter_d[8]_ins11139  (
.D(\counter_out[8] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[8] ) 
);
DFFCE \ff_counter_d[7]_ins11140  (
.D(\counter_out[7] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[7] ) 
);
DFFCE \ff_counter_d[6]_ins11141  (
.D(\counter_out[6] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[6] ) 
);
DFFCE \ff_counter_d[5]_ins11142  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[5] ) 
);
DFFCE \ff_counter_d[4]_ins11143  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[4] ) 
);
DFFCE \ff_counter_d[3]_ins11144  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[3] ) 
);
DFFCE \ff_counter_d[2]_ins11145  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[2] ) 
);
DFFCE \ff_counter_d[1]_ins11146  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[1] ) 
);
DFFCE \ff_counter_d[0]_ins11147  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[0] ) 
);
DFFCE \ff_level_d[7]_ins11148  (
.D(n97),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[7] ) 
);
DFFCE \ff_level_d[6]_ins11149  (
.D(n98),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[6] ) 
);
DFFCE \ff_level_d[5]_ins11150  (
.D(n99),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[5] ) 
);
DFFCE \ff_level_d[4]_ins11151  (
.D(n100),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[4] ) 
);
DFFCE \ff_level_d[3]_ins11152  (
.D(n101),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[3] ) 
);
DFFCE \ff_level_d[2]_ins11153  (
.D(n102),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[2] ) 
);
DFFCE \ff_level_d[1]_ins11154  (
.D(n103),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[1] ) 
);
DFFCE \ff_level_d[0]_ins11155  (
.D(n104),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[0] ) 
);
DFFCE \ff_state_e[2]_ins11156  (
.D(n91),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_state_e[2] ) 
);
DFFCE \ff_state_e[1]_ins11157  (
.D(n92),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_state_e[1] ) 
);
DFFCE \ff_state_e[0]_ins11158  (
.D(n93),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_state_e[0] ) 
);
DFFCE \ff_counter_e[15]_ins11159  (
.D(\counter_out[15] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[15] ) 
);
DFFCE \ff_counter_e[14]_ins11160  (
.D(\counter_out[14] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[14] ) 
);
DFFCE \ff_counter_e[13]_ins11161  (
.D(\counter_out[13] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[13] ) 
);
DFFCE \ff_counter_e[12]_ins11162  (
.D(\counter_out[12] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[12] ) 
);
DFFCE \ff_counter_e[11]_ins11163  (
.D(\counter_out[11] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[11] ) 
);
DFFCE \ff_counter_e[10]_ins11164  (
.D(\counter_out[10] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[10] ) 
);
DFFCE \ff_counter_e[9]_ins11165  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[9] ) 
);
DFFCE \ff_counter_e[8]_ins11166  (
.D(\counter_out[8] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[8] ) 
);
DFFCE \ff_counter_e[7]_ins11167  (
.D(\counter_out[7] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[7] ) 
);
DFFCE \ff_counter_e[6]_ins11168  (
.D(\counter_out[6] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[6] ) 
);
DFFCE \ff_counter_e[5]_ins11169  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[5] ) 
);
DFFCE \ff_counter_e[4]_ins11170  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[4] ) 
);
DFFCE \ff_counter_e[3]_ins11171  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[3] ) 
);
DFFCE \ff_counter_e[2]_ins11172  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[2] ) 
);
DFFCE \ff_counter_e[1]_ins11173  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[1] ) 
);
DFFCE \ff_counter_e[0]_ins11174  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[0] ) 
);
DFFCE \ff_level_e[7]_ins11175  (
.D(n97),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[7] ) 
);
DFFCE \ff_level_e[6]_ins11176  (
.D(n98),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[6] ) 
);
DFFCE \ff_level_e[5]_ins11177  (
.D(n99),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[5] ) 
);
DFFCE \ff_level_e[4]_ins11178  (
.D(n100),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[4] ) 
);
DFFCE \ff_level_e[3]_ins11179  (
.D(n101),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[3] ) 
);
DFFCE \ff_level_e[2]_ins11180  (
.D(n102),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[2] ) 
);
DFFCE \ff_level_e[1]_ins11181  (
.D(n103),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[1] ) 
);
DFFCE \ff_level_e[0]_ins11182  (
.D(n104),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[0] ) 
);
DFFCE \ff_state_a[2]_ins11183  (
.D(n91),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_state_a[2] ) 
);
LUT3 o_ins15484 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(o) 
);
defparam o_ins15484.INIT=8'h40;
LUT3 o_ins15485 (
.I0(\ff_active[0] ),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.F(o_545) 
);
defparam o_ins15485.INIT=8'h10;
LUT3 o_ins15486 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.F(o_547) 
);
defparam o_ins15486.INIT=8'h10;
LUT2 o_ins15817 (
.I0(\ff_active[0] ),
.I1(\ff_active[2] ),
.F(o_551) 
);
defparam o_ins15817.INIT=4'h1;
LUT3 o_ins16155 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(o_553) 
);
defparam o_ins16155.INIT=8'h10;
LUT3 o_ins16197 (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\ff_active[2] ),
.F(o_555) 
);
defparam o_ins16197.INIT=8'h01;
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator  u_adsr_envelope_generator (
.o_31(o_31),
.o_29(o_29),
.o_27(o_27),
.o_25(o_25),
.o_23(o_23),
.o_21(o_21),
.o_19(o_19),
.o_17(o_17),
.n3(n3),
.\ff_state_e[2] (\ff_state_e[2] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_counter_e[0] (\ff_counter_e[0] ),
.n3_65(n3_65),
.\ff_counter_e[15] (\ff_counter_e[15] ),
.n3_35(n3_35),
.\ff_counter_e[13] (\ff_counter_e[13] ),
.n3_39(n3_39),
.\ff_counter_e[14] (\ff_counter_e[14] ),
.n3_37(n3_37),
.\ff_counter_e[12] (\ff_counter_e[12] ),
.n3_41(n3_41),
.\ff_counter_e[11] (\ff_counter_e[11] ),
.n3_43(n3_43),
.\ff_counter_e[10] (\ff_counter_e[10] ),
.n3_45(n3_45),
.\ff_counter_e[9] (\ff_counter_e[9] ),
.n3_47(n3_47),
.\ff_state_e[1] (\ff_state_e[1] ),
.n3_11(n3_11),
.\ff_state_e[0] (\ff_state_e[0] ),
.n3_13(n3_13),
.\ff_counter_e[1] (\ff_counter_e[1] ),
.n3_63(n3_63),
.\ff_counter_e[2] (\ff_counter_e[2] ),
.n3_61(n3_61),
.\ff_counter_e[3] (\ff_counter_e[3] ),
.n3_59(n3_59),
.\ff_counter_e[4] (\ff_counter_e[4] ),
.n3_57(n3_57),
.\ff_counter_e[5] (\ff_counter_e[5] ),
.n3_55(n3_55),
.\ff_counter_e[6] (\ff_counter_e[6] ),
.n3_53(n3_53),
.\ff_counter_e[7] (\ff_counter_e[7] ),
.n3_51(n3_51),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.n3_31(n3_31),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.n3_27(n3_27),
.\ff_active[0] (\ff_active[0] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.n3_33(n3_33),
.\ff_counter_e[8] (\ff_counter_e[8] ),
.n3_49(n3_49),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.n3_23(n3_23),
.\reg_sl_e0[6] (\reg_sl_e0[6] ),
.n3_17(n3_17),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.n3_27_8(n3_27_8),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.n3_19(n3_19),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.n3_29(n3_29),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.n3_23_9(n3_23_9),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.n3_19_10(n3_19_10),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.n3_25(n3_25),
.n3_31_11(n3_31_11),
.n3_31_12(n3_31_12),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.n172(n172),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\reg_ar_b0[1] (\reg_ar_b0[1] ),
.o_547(o_547),
.n3_27_13(n3_27_13),
.n3_27_14(n3_27_14),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\reg_ar_b0[3] (\reg_ar_b0[3] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.n3_29_15(n3_29_15),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.n3_21(n3_21),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.\reg_ar_c0[7] (\reg_ar_c0[7] ),
.\reg_ar_b0[7] (\reg_ar_b0[7] ),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\reg_ar_c0[6] (\reg_ar_c0[6] ),
.\reg_ar_b0[6] (\reg_ar_b0[6] ),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.\reg_ar_b0[5] (\reg_ar_b0[5] ),
.\reg_ar_c0[5] (\reg_ar_c0[5] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\reg_ar_b0[4] (\reg_ar_b0[4] ),
.\reg_ar_c0[4] (\reg_ar_c0[4] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\reg_ar_b0[2] (\reg_ar_b0[2] ),
.\reg_ar_c0[2] (\reg_ar_c0[2] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\reg_ar_b0[0] (\reg_ar_b0[0] ),
.\reg_ar_c0[0] (\reg_ar_c0[0] ),
.n3_33_16(n3_33_16),
.n3_33_17(n3_33_17),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.n3_21_18(n3_21_18),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.n3_23_19(n3_23_19),
.n3_23_20(n3_23_20),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.n3_19_21(n3_19_21),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.n3_19_22(n3_19_22),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.n3_25_23(n3_25_23),
.n3_25_24(n3_25_24),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.n3_29_25(n3_29_25),
.n3_29_26(n3_29_26),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.n3_21_27(n3_21_27),
.n3_21_28(n3_21_28),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.o_551(o_551),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\reg_ar_c0[1] (\reg_ar_c0[1] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\reg_ar_c0[3] (\reg_ar_c0[3] ),
.n3_25_29(n3_25_29),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.n97(n97),
.n98(n98),
.n99(n99),
.n100(n100),
.n101(n101),
.n102(n102),
.n103(n103),
.n104(n104),
.\counter_out[15] (\counter_out[15] ),
.\counter_out[14] (\counter_out[14] ),
.\counter_out[13] (\counter_out[13] ),
.\counter_out[12] (\counter_out[12] ),
.\counter_out[11] (\counter_out[11] ),
.\counter_out[10] (\counter_out[10] ),
.\counter_out[9] (\counter_out[9] ),
.\counter_out[8] (\counter_out[8] ),
.n91(n91),
.n92(n92),
.n93(n93),
.\counter_out[0] (\counter_out[0] ),
.\counter_out[1] (\counter_out[1] ),
.\counter_out[2] (\counter_out[2] ),
.\counter_out[3] (\counter_out[3] ),
.\counter_out[4] (\counter_out[4] ),
.\counter_out[7] (\counter_out[7] ),
.\counter_out[5] (\counter_out[5] ),
.\counter_out[6] (\counter_out[6] ) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_dr_selector  u_dr_selector (
.\ff_active[1] (\ff_active[1] ),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\reg_dr_b0[7] (\reg_dr_b0[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_dr_c0[7] (\reg_dr_c0[7] ),
.\reg_dr_d0[7] (\reg_dr_d0[7] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\reg_dr_b0[6] (\reg_dr_b0[6] ),
.\reg_dr_c0[6] (\reg_dr_c0[6] ),
.\reg_dr_d0[6] (\reg_dr_d0[6] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\reg_dr_b0[5] (\reg_dr_b0[5] ),
.\reg_dr_c0[5] (\reg_dr_c0[5] ),
.\reg_dr_d0[5] (\reg_dr_d0[5] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\reg_dr_b0[4] (\reg_dr_b0[4] ),
.\reg_dr_c0[4] (\reg_dr_c0[4] ),
.\reg_dr_d0[4] (\reg_dr_d0[4] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\reg_dr_b0[3] (\reg_dr_b0[3] ),
.\reg_dr_c0[3] (\reg_dr_c0[3] ),
.\reg_dr_d0[3] (\reg_dr_d0[3] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\reg_dr_b0[2] (\reg_dr_b0[2] ),
.\reg_dr_c0[2] (\reg_dr_c0[2] ),
.\reg_dr_d0[2] (\reg_dr_d0[2] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\reg_dr_b0[1] (\reg_dr_b0[1] ),
.\reg_dr_c0[1] (\reg_dr_c0[1] ),
.\reg_dr_d0[1] (\reg_dr_d0[1] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.\reg_dr_b0[0] (\reg_dr_b0[0] ),
.\reg_dr_c0[0] (\reg_dr_c0[0] ),
.\reg_dr_d0[0] (\reg_dr_d0[0] ),
.n3_19_22(n3_19_22),
.n3_21_28(n3_21_28),
.n3_23_20(n3_23_20),
.n3_25_24(n3_25_24),
.n3_27_14(n3_27_14),
.n3_29_26(n3_29_26),
.n3_31_12(n3_31_12),
.n3_33_17(n3_33_17) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sr_selector  u_sr_selector (
.\ff_active[1] (\ff_active[1] ),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.\reg_sr_b0[7] (\reg_sr_b0[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_sr_c0[7] (\reg_sr_c0[7] ),
.\reg_sr_d0[7] (\reg_sr_d0[7] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.\reg_sr_b0[6] (\reg_sr_b0[6] ),
.\reg_sr_c0[6] (\reg_sr_c0[6] ),
.\reg_sr_d0[6] (\reg_sr_d0[6] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.\reg_sr_b0[5] (\reg_sr_b0[5] ),
.\reg_sr_c0[5] (\reg_sr_c0[5] ),
.\reg_sr_d0[5] (\reg_sr_d0[5] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.\reg_sr_b0[4] (\reg_sr_b0[4] ),
.\reg_sr_c0[4] (\reg_sr_c0[4] ),
.\reg_sr_d0[4] (\reg_sr_d0[4] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\reg_sr_b0[3] (\reg_sr_b0[3] ),
.\reg_sr_c0[3] (\reg_sr_c0[3] ),
.\reg_sr_d0[3] (\reg_sr_d0[3] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_sr_b0[2] (\reg_sr_b0[2] ),
.\reg_sr_c0[2] (\reg_sr_c0[2] ),
.\reg_sr_d0[2] (\reg_sr_d0[2] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.\reg_sr_b0[1] (\reg_sr_b0[1] ),
.\reg_sr_c0[1] (\reg_sr_c0[1] ),
.\reg_sr_d0[1] (\reg_sr_d0[1] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.\reg_sr_b0[0] (\reg_sr_b0[0] ),
.\reg_sr_c0[0] (\reg_sr_c0[0] ),
.\reg_sr_d0[0] (\reg_sr_d0[0] ),
.n3_19_21(n3_19_21),
.n3_21_27(n3_21_27),
.n3_23_19(n3_23_19),
.n3_25_23(n3_25_23),
.n3_27_13(n3_27_13),
.n3_29_25(n3_29_25),
.n3_31_11(n3_31_11),
.n3_33_16(n3_33_16) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_rr_selector  u_rr_selector (
.\ff_active[1] (\ff_active[1] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\reg_rr_b0[7] (\reg_rr_b0[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_rr_c0[7] (\reg_rr_c0[7] ),
.\reg_rr_d0[7] (\reg_rr_d0[7] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.\reg_rr_b0[6] (\reg_rr_b0[6] ),
.\reg_rr_c0[6] (\reg_rr_c0[6] ),
.\reg_rr_d0[6] (\reg_rr_d0[6] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\reg_rr_b0[5] (\reg_rr_b0[5] ),
.\reg_rr_c0[5] (\reg_rr_c0[5] ),
.\reg_rr_d0[5] (\reg_rr_d0[5] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\reg_rr_b0[4] (\reg_rr_b0[4] ),
.\reg_rr_c0[4] (\reg_rr_c0[4] ),
.\reg_rr_d0[4] (\reg_rr_d0[4] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\reg_rr_b0[3] (\reg_rr_b0[3] ),
.\reg_rr_c0[3] (\reg_rr_c0[3] ),
.\reg_rr_d0[3] (\reg_rr_d0[3] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.\reg_rr_b0[2] (\reg_rr_b0[2] ),
.\reg_rr_c0[2] (\reg_rr_c0[2] ),
.\reg_rr_d0[2] (\reg_rr_d0[2] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.\reg_rr_b0[1] (\reg_rr_b0[1] ),
.\reg_rr_c0[1] (\reg_rr_c0[1] ),
.\reg_rr_d0[1] (\reg_rr_d0[1] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.\reg_rr_b0[0] (\reg_rr_b0[0] ),
.\reg_rr_c0[0] (\reg_rr_c0[0] ),
.\reg_rr_d0[0] (\reg_rr_d0[0] ),
.n3_19_10(n3_19_10),
.n3_21(n3_21),
.n3_23_9(n3_23_9),
.n3_25(n3_25),
.n3_27(n3_27),
.n3_29_15(n3_29_15),
.n3_31(n3_31),
.n3_33(n3_33) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sl_selector  u_sl_selector (
.\ff_active[1] (\ff_active[1] ),
.\reg_sl_a0[6] (\reg_sl_a0[6] ),
.\reg_sl_b0[6] (\reg_sl_b0[6] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_sl_c0[6] (\reg_sl_c0[6] ),
.\reg_sl_d0[6] (\reg_sl_d0[6] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.\reg_sl_b0[5] (\reg_sl_b0[5] ),
.\reg_sl_c0[5] (\reg_sl_c0[5] ),
.\reg_sl_d0[5] (\reg_sl_d0[5] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\reg_sl_b0[4] (\reg_sl_b0[4] ),
.\reg_sl_c0[4] (\reg_sl_c0[4] ),
.\reg_sl_d0[4] (\reg_sl_d0[4] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\reg_sl_b0[3] (\reg_sl_b0[3] ),
.\reg_sl_c0[3] (\reg_sl_c0[3] ),
.\reg_sl_d0[3] (\reg_sl_d0[3] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\reg_sl_b0[2] (\reg_sl_b0[2] ),
.\reg_sl_c0[2] (\reg_sl_c0[2] ),
.\reg_sl_d0[2] (\reg_sl_d0[2] ),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\reg_sl_b0[1] (\reg_sl_b0[1] ),
.\reg_sl_c0[1] (\reg_sl_c0[1] ),
.\reg_sl_d0[1] (\reg_sl_d0[1] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\reg_sl_b0[0] (\reg_sl_b0[0] ),
.\reg_sl_c0[0] (\reg_sl_c0[0] ),
.\reg_sl_d0[0] (\reg_sl_d0[0] ),
.n3_17(n3_17),
.n3_19(n3_19),
.n3_21_18(n3_21_18),
.n3_23(n3_23),
.n3_25_29(n3_25_29),
.n3_27_8(n3_27_8),
.n3_29(n3_29) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_state_selector  u_state_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_state_a[2] (\ff_state_a[2] ),
.\ff_state_b[2] (\ff_state_b[2] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_state_c[2] (\ff_state_c[2] ),
.\ff_state_d[2] (\ff_state_d[2] ),
.\ff_state_a[1] (\ff_state_a[1] ),
.\ff_state_b[1] (\ff_state_b[1] ),
.\ff_state_c[1] (\ff_state_c[1] ),
.\ff_state_d[1] (\ff_state_d[1] ),
.\ff_state_a[0] (\ff_state_a[0] ),
.\ff_state_b[0] (\ff_state_b[0] ),
.\ff_state_c[0] (\ff_state_c[0] ),
.\ff_state_d[0] (\ff_state_d[0] ),
.n3(n3),
.n3_11(n3_11),
.n3_13(n3_13) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_counter_selector  u_counter_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_counter_a[15] (\ff_counter_a[15] ),
.\ff_counter_b[15] (\ff_counter_b[15] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_counter_c[15] (\ff_counter_c[15] ),
.\ff_counter_d[15] (\ff_counter_d[15] ),
.\ff_counter_a[14] (\ff_counter_a[14] ),
.\ff_counter_b[14] (\ff_counter_b[14] ),
.\ff_counter_c[14] (\ff_counter_c[14] ),
.\ff_counter_d[14] (\ff_counter_d[14] ),
.\ff_counter_a[13] (\ff_counter_a[13] ),
.\ff_counter_b[13] (\ff_counter_b[13] ),
.\ff_counter_c[13] (\ff_counter_c[13] ),
.\ff_counter_d[13] (\ff_counter_d[13] ),
.\ff_counter_a[12] (\ff_counter_a[12] ),
.\ff_counter_b[12] (\ff_counter_b[12] ),
.\ff_counter_c[12] (\ff_counter_c[12] ),
.\ff_counter_d[12] (\ff_counter_d[12] ),
.\ff_counter_a[11] (\ff_counter_a[11] ),
.\ff_counter_b[11] (\ff_counter_b[11] ),
.\ff_counter_c[11] (\ff_counter_c[11] ),
.\ff_counter_d[11] (\ff_counter_d[11] ),
.\ff_counter_a[10] (\ff_counter_a[10] ),
.\ff_counter_b[10] (\ff_counter_b[10] ),
.\ff_counter_c[10] (\ff_counter_c[10] ),
.\ff_counter_d[10] (\ff_counter_d[10] ),
.\ff_counter_a[9] (\ff_counter_a[9] ),
.\ff_counter_b[9] (\ff_counter_b[9] ),
.\ff_counter_c[9] (\ff_counter_c[9] ),
.\ff_counter_d[9] (\ff_counter_d[9] ),
.\ff_counter_a[8] (\ff_counter_a[8] ),
.\ff_counter_b[8] (\ff_counter_b[8] ),
.\ff_counter_c[8] (\ff_counter_c[8] ),
.\ff_counter_d[8] (\ff_counter_d[8] ),
.\ff_counter_a[7] (\ff_counter_a[7] ),
.\ff_counter_b[7] (\ff_counter_b[7] ),
.\ff_counter_c[7] (\ff_counter_c[7] ),
.\ff_counter_d[7] (\ff_counter_d[7] ),
.\ff_counter_a[6] (\ff_counter_a[6] ),
.\ff_counter_b[6] (\ff_counter_b[6] ),
.\ff_counter_c[6] (\ff_counter_c[6] ),
.\ff_counter_d[6] (\ff_counter_d[6] ),
.\ff_counter_a[5] (\ff_counter_a[5] ),
.\ff_counter_b[5] (\ff_counter_b[5] ),
.\ff_counter_c[5] (\ff_counter_c[5] ),
.\ff_counter_d[5] (\ff_counter_d[5] ),
.\ff_counter_a[4] (\ff_counter_a[4] ),
.\ff_counter_b[4] (\ff_counter_b[4] ),
.\ff_counter_c[4] (\ff_counter_c[4] ),
.\ff_counter_d[4] (\ff_counter_d[4] ),
.\ff_counter_a[3] (\ff_counter_a[3] ),
.\ff_counter_b[3] (\ff_counter_b[3] ),
.\ff_counter_c[3] (\ff_counter_c[3] ),
.\ff_counter_d[3] (\ff_counter_d[3] ),
.\ff_counter_a[2] (\ff_counter_a[2] ),
.\ff_counter_b[2] (\ff_counter_b[2] ),
.\ff_counter_c[2] (\ff_counter_c[2] ),
.\ff_counter_d[2] (\ff_counter_d[2] ),
.\ff_counter_a[1] (\ff_counter_a[1] ),
.\ff_counter_b[1] (\ff_counter_b[1] ),
.\ff_counter_c[1] (\ff_counter_c[1] ),
.\ff_counter_d[1] (\ff_counter_d[1] ),
.\ff_counter_a[0] (\ff_counter_a[0] ),
.\ff_counter_b[0] (\ff_counter_b[0] ),
.\ff_counter_c[0] (\ff_counter_c[0] ),
.\ff_counter_d[0] (\ff_counter_d[0] ),
.n3_35(n3_35),
.n3_37(n3_37),
.n3_39(n3_39),
.n3_41(n3_41),
.n3_43(n3_43),
.n3_45(n3_45),
.n3_47(n3_47),
.n3_49(n3_49),
.n3_51(n3_51),
.n3_53(n3_53),
.n3_55(n3_55),
.n3_57(n3_57),
.n3_59(n3_59),
.n3_61(n3_61),
.n3_63(n3_63),
.n3_65(n3_65) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector  u_level_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_level_a[7] (\ff_level_a[7] ),
.\ff_level_b[7] (\ff_level_b[7] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_level_c[7] (\ff_level_c[7] ),
.\ff_level_d[7] (\ff_level_d[7] ),
.\ff_level_e[7] (\ff_level_e[7] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_level_a[6] (\ff_level_a[6] ),
.\ff_level_b[6] (\ff_level_b[6] ),
.\ff_level_c[6] (\ff_level_c[6] ),
.\ff_level_d[6] (\ff_level_d[6] ),
.\ff_level_e[6] (\ff_level_e[6] ),
.\ff_level_a[5] (\ff_level_a[5] ),
.\ff_level_b[5] (\ff_level_b[5] ),
.\ff_level_c[5] (\ff_level_c[5] ),
.\ff_level_d[5] (\ff_level_d[5] ),
.\ff_level_e[5] (\ff_level_e[5] ),
.\ff_level_a[4] (\ff_level_a[4] ),
.\ff_level_b[4] (\ff_level_b[4] ),
.\ff_level_c[4] (\ff_level_c[4] ),
.\ff_level_d[4] (\ff_level_d[4] ),
.\ff_level_e[4] (\ff_level_e[4] ),
.\ff_level_a[3] (\ff_level_a[3] ),
.\ff_level_b[3] (\ff_level_b[3] ),
.\ff_level_c[3] (\ff_level_c[3] ),
.\ff_level_d[3] (\ff_level_d[3] ),
.\ff_level_e[3] (\ff_level_e[3] ),
.\ff_level_a[2] (\ff_level_a[2] ),
.\ff_level_b[2] (\ff_level_b[2] ),
.\ff_level_c[2] (\ff_level_c[2] ),
.\ff_level_d[2] (\ff_level_d[2] ),
.\ff_level_e[2] (\ff_level_e[2] ),
.\ff_level_a[1] (\ff_level_a[1] ),
.\ff_level_b[1] (\ff_level_b[1] ),
.\ff_level_c[1] (\ff_level_c[1] ),
.\ff_level_d[1] (\ff_level_d[1] ),
.\ff_level_e[1] (\ff_level_e[1] ),
.\ff_level_a[0] (\ff_level_a[0] ),
.\ff_level_b[0] (\ff_level_b[0] ),
.\ff_level_c[0] (\ff_level_c[0] ),
.\ff_level_d[0] (\ff_level_d[0] ),
.\ff_level_e[0] (\ff_level_e[0] ),
.o_17(o_17),
.o_19(o_19),
.o_21(o_21),
.o_23(o_23),
.o_25(o_25),
.o_27(o_27),
.o_29(o_29),
.o_31(o_31) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator  (o_31_7,o_29_6,o_27_5,o_25_4,o_23_3,o_21_2,o_19_1,o_17_0,\ff_active[1] ,\ff_counter_e[0]_3 ,n3_65_96,\ff_active[2] ,\ff_counter_e[14]_3 ,n3_37_97,\ff_counter_e[15]_3 ,n3_35_98,\ff_counter_e[13]_3 ,n3_39_99,\ff_counter_e[12]_3 ,n3_41_100,\ff_counter_e[11]_3 ,n3_43_101,\ff_counter_e[10]_3 ,n3_45_102,\ff_counter_e[9]_3 ,n3_47_103,\ff_counter_e[8]_3 ,n3_49_104,n3_9,\ff_state_e[2]_3 ,n3_13_105,\ff_state_e[1]_3 ,n3_11_106,\ff_counter_e[1]_3 ,n3_63_107,\ff_counter_e[2]_3 ,n3_61_108,\ff_counter_e[3]_3 ,n3_59_109,\ff_counter_e[4]_3 ,n3_57_110,\ff_counter_e[5]_3 ,n3_55_111,\ff_counter_e[6]_3 ,n3_53_112,\ff_counter_e[7]_3 ,n3_51_113,n3_35_114,n3_35_115,n3_35_116,n3_35_117,n3_37_118,n3_37_119,n3_37_120,n3_37_121,n3_39_122,n3_39_123,n3_39_124,n3_39_125,n3_41_126,n3_41_127,n3_41_128,n3_41_129,n3_43_130,n3_43_131,n3_43_132,n3_43_133,n3_45_134,n3_45_135,n3_45_136,n3_45_137,n3_47_138,n3_47_139,n3_47_140,n3_47_141,n3_49_142,n3_49_143,n3_49_144,n3_49_145,\ff_state_e[0]_3 ,n3_33_146,\ff_reg_dr_e1[7] ,\reg_dr_e0[7] ,ff_reg_clone_adsr_e1,\ff_reg_rr_e1[7] ,\reg_rr_e0[7] ,\ff_reg_sr_e1[7] ,\reg_sr_e0[7] ,\reg_ar_e0[7] ,\ff_reg_ar_e1[7] ,\ff_reg_sr_e1[6] ,\reg_sr_e0[6] ,\ff_reg_rr_e1[6] ,\reg_rr_e0[6] ,\ff_reg_dr_e1[6] ,\reg_dr_e0[6] ,\ff_reg_ar_e1[6] ,\reg_ar_e0[6] ,\ff_reg_dr_e1[5] ,\reg_dr_e0[5] ,\ff_reg_rr_e1[5] ,\reg_rr_e0[5] ,\ff_reg_sr_e1[5] ,\reg_sr_e0[5] ,\ff_reg_ar_e1[5] ,\reg_ar_e0[5] ,\ff_reg_dr_e1[4] ,\reg_dr_e0[4] ,\ff_reg_rr_e1[4] ,\reg_rr_e0[4] ,\ff_reg_sr_e1[4] ,\reg_sr_e0[4] ,\ff_reg_ar_e1[4] ,\reg_ar_e0[4] ,\ff_reg_sr_e1[3] ,\reg_sr_e0[3] ,\ff_reg_rr_e1[3] ,\reg_rr_e0[3] ,\ff_reg_dr_e1[3] ,\reg_dr_e0[3] ,\ff_reg_ar_e1[3] ,\reg_ar_e0[3] ,\ff_reg_sr_e1[2] ,\reg_sr_e0[2] ,\ff_reg_rr_e1[2] ,\reg_rr_e0[2] ,\ff_reg_dr_e1[2] ,\reg_dr_e0[2] ,\ff_reg_ar_e1[2] ,\reg_ar_e0[2] ,\ff_reg_dr_e1[1] ,\reg_dr_e0[1] ,\ff_reg_rr_e1[1] ,\reg_rr_e0[1] ,\ff_reg_sr_e1[1] ,\reg_sr_e0[1] ,\ff_reg_ar_e1[1] ,\reg_ar_e0[1] ,\ff_reg_sr_e1[0] ,\reg_sr_e0[0] ,\ff_reg_rr_e1[0] ,\reg_rr_e0[0] ,\ff_reg_dr_e1[0] ,\reg_dr_e0[0] ,\ff_reg_ar_e1[0] ,\reg_ar_e0[0] ,\ff_reg_sl_e1[5] ,\reg_sl_e0[5] ,n3_39_147,n3_35_148,n3_37_149,\ff_reg_sl_e1[1] ,\reg_sl_e0[1] ,\ff_reg_sl_e1[2] ,\reg_sl_e0[2] ,\ff_reg_sl_e1[4] ,\reg_sl_e0[4] ,\ff_reg_sl_e1[3] ,\reg_sl_e0[3] ,n3_43_150,\ff_reg_sl_e1[6] ,\reg_sl_e0[6] ,\ff_reg_sl_e1[0] ,\reg_sl_e0[0] ,n3_41_151,n3_31_152,n97_3,n98_3,n99_3,n100_3,n101_3,n102_3,n103_3,n104_3,\counter_out[15]_3 ,\counter_out[14]_3 ,\counter_out[13]_3 ,\counter_out[12]_3 ,\counter_out[11]_3 ,\counter_out[10]_3 ,\counter_out[9]_3 ,\counter_out[8]_3 ,n91_5,n92_5,n93_5,\counter_out[0]_5 ,\counter_out[1]_5 ,\counter_out[2]_5 ,\counter_out[3]_5 ,\counter_out[4]_5 ,\counter_out[7]_5 ,\counter_out[5]_11 ,\counter_out[6]_13 );
input o_31_7;
input o_29_6;
input o_27_5;
input o_25_4;
input o_23_3;
input o_21_2;
input o_19_1;
input o_17_0;
input \ff_active[1] ;
input \ff_counter_e[0]_3 ;
input n3_65_96;
input \ff_active[2] ;
input \ff_counter_e[14]_3 ;
input n3_37_97;
input \ff_counter_e[15]_3 ;
input n3_35_98;
input \ff_counter_e[13]_3 ;
input n3_39_99;
input \ff_counter_e[12]_3 ;
input n3_41_100;
input \ff_counter_e[11]_3 ;
input n3_43_101;
input \ff_counter_e[10]_3 ;
input n3_45_102;
input \ff_counter_e[9]_3 ;
input n3_47_103;
input \ff_counter_e[8]_3 ;
input n3_49_104;
input n3_9;
input \ff_state_e[2]_3 ;
input n3_13_105;
input \ff_state_e[1]_3 ;
input n3_11_106;
input \ff_counter_e[1]_3 ;
input n3_63_107;
input \ff_counter_e[2]_3 ;
input n3_61_108;
input \ff_counter_e[3]_3 ;
input n3_59_109;
input \ff_counter_e[4]_3 ;
input n3_57_110;
input \ff_counter_e[5]_3 ;
input n3_55_111;
input \ff_counter_e[6]_3 ;
input n3_53_112;
input \ff_counter_e[7]_3 ;
input n3_51_113;
input n3_35_114;
input n3_35_115;
input n3_35_116;
input n3_35_117;
input n3_37_118;
input n3_37_119;
input n3_37_120;
input n3_37_121;
input n3_39_122;
input n3_39_123;
input n3_39_124;
input n3_39_125;
input n3_41_126;
input n3_41_127;
input n3_41_128;
input n3_41_129;
input n3_43_130;
input n3_43_131;
input n3_43_132;
input n3_43_133;
input n3_45_134;
input n3_45_135;
input n3_45_136;
input n3_45_137;
input n3_47_138;
input n3_47_139;
input n3_47_140;
input n3_47_141;
input n3_49_142;
input n3_49_143;
input n3_49_144;
input n3_49_145;
input \ff_state_e[0]_3 ;
input n3_33_146;
input \ff_reg_dr_e1[7] ;
input \reg_dr_e0[7] ;
input ff_reg_clone_adsr_e1;
input \ff_reg_rr_e1[7] ;
input \reg_rr_e0[7] ;
input \ff_reg_sr_e1[7] ;
input \reg_sr_e0[7] ;
input \reg_ar_e0[7] ;
input \ff_reg_ar_e1[7] ;
input \ff_reg_sr_e1[6] ;
input \reg_sr_e0[6] ;
input \ff_reg_rr_e1[6] ;
input \reg_rr_e0[6] ;
input \ff_reg_dr_e1[6] ;
input \reg_dr_e0[6] ;
input \ff_reg_ar_e1[6] ;
input \reg_ar_e0[6] ;
input \ff_reg_dr_e1[5] ;
input \reg_dr_e0[5] ;
input \ff_reg_rr_e1[5] ;
input \reg_rr_e0[5] ;
input \ff_reg_sr_e1[5] ;
input \reg_sr_e0[5] ;
input \ff_reg_ar_e1[5] ;
input \reg_ar_e0[5] ;
input \ff_reg_dr_e1[4] ;
input \reg_dr_e0[4] ;
input \ff_reg_rr_e1[4] ;
input \reg_rr_e0[4] ;
input \ff_reg_sr_e1[4] ;
input \reg_sr_e0[4] ;
input \ff_reg_ar_e1[4] ;
input \reg_ar_e0[4] ;
input \ff_reg_sr_e1[3] ;
input \reg_sr_e0[3] ;
input \ff_reg_rr_e1[3] ;
input \reg_rr_e0[3] ;
input \ff_reg_dr_e1[3] ;
input \reg_dr_e0[3] ;
input \ff_reg_ar_e1[3] ;
input \reg_ar_e0[3] ;
input \ff_reg_sr_e1[2] ;
input \reg_sr_e0[2] ;
input \ff_reg_rr_e1[2] ;
input \reg_rr_e0[2] ;
input \ff_reg_dr_e1[2] ;
input \reg_dr_e0[2] ;
input \ff_reg_ar_e1[2] ;
input \reg_ar_e0[2] ;
input \ff_reg_dr_e1[1] ;
input \reg_dr_e0[1] ;
input \ff_reg_rr_e1[1] ;
input \reg_rr_e0[1] ;
input \ff_reg_sr_e1[1] ;
input \reg_sr_e0[1] ;
input \ff_reg_ar_e1[1] ;
input \reg_ar_e0[1] ;
input \ff_reg_sr_e1[0] ;
input \reg_sr_e0[0] ;
input \ff_reg_rr_e1[0] ;
input \reg_rr_e0[0] ;
input \ff_reg_dr_e1[0] ;
input \reg_dr_e0[0] ;
input \ff_reg_ar_e1[0] ;
input \reg_ar_e0[0] ;
input \ff_reg_sl_e1[5] ;
input \reg_sl_e0[5] ;
input n3_39_147;
input n3_35_148;
input n3_37_149;
input \ff_reg_sl_e1[1] ;
input \reg_sl_e0[1] ;
input \ff_reg_sl_e1[2] ;
input \reg_sl_e0[2] ;
input \ff_reg_sl_e1[4] ;
input \reg_sl_e0[4] ;
input \ff_reg_sl_e1[3] ;
input \reg_sl_e0[3] ;
input n3_43_150;
input \ff_reg_sl_e1[6] ;
input \reg_sl_e0[6] ;
input \ff_reg_sl_e1[0] ;
input \reg_sl_e0[0] ;
input n3_41_151;
input n3_31_152;
output n97_3;
output n98_3;
output n99_3;
output n100_3;
output n101_3;
output n102_3;
output n103_3;
output n104_3;
output \counter_out[15]_3 ;
output \counter_out[14]_3 ;
output \counter_out[13]_3 ;
output \counter_out[12]_3 ;
output \counter_out[11]_3 ;
output \counter_out[10]_3 ;
output \counter_out[9]_3 ;
output \counter_out[8]_3 ;
output n91_5;
output n92_5;
output n93_5;
output \counter_out[0]_5 ;
output \counter_out[1]_5 ;
output \counter_out[2]_5 ;
output \counter_out[3]_5 ;
output \counter_out[4]_5 ;
output \counter_out[7]_5 ;
output \counter_out[5]_11 ;
output \counter_out[6]_13 ;
wire \w_level_next[0]_2 ;
wire \w_level_next[0]_1_COUT_0 ;
wire \w_level_next[1]_2 ;
wire \w_level_next[1]_1_COUT_0 ;
wire \w_level_next[2]_2 ;
wire \w_level_next[2]_1_COUT_0 ;
wire \w_level_next[3]_2 ;
wire \w_level_next[3]_1_COUT_0 ;
wire \w_level_next[4]_2 ;
wire \w_level_next[4]_1_COUT_0 ;
wire \w_level_next[5]_2 ;
wire \w_level_next[5]_1_COUT_0 ;
wire \w_level_next[6]_2 ;
wire \w_level_next[6]_1_COUT_0 ;
wire \w_level_next[7]_2 ;
wire \w_level_next[7]_1_COUT_0 ;
wire n22_3;
wire n97_3;
wire n98_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire \counter_out[15]_3 ;
wire \counter_out[14]_3 ;
wire \counter_out[13]_3 ;
wire \counter_out[12]_3 ;
wire \counter_out[11]_3 ;
wire \counter_out[10]_3 ;
wire \counter_out[9]_3 ;
wire \counter_out[8]_3 ;
wire n91_5;
wire n92_5;
wire n93_5;
wire \w_add_value_ext[1]_5 ;
wire \counter_out[0]_5 ;
wire \counter_out[1]_5 ;
wire \counter_out[2]_5 ;
wire \counter_out[3]_5 ;
wire \counter_out[4]_5 ;
wire \counter_out[7]_5 ;
wire n22_5_153;
wire n22_7_154;
wire n22_9_155;
wire n97_5_156;
wire \counter_out[15]_5_157 ;
wire \counter_out[15]_7_158 ;
wire \counter_out[15]_9_159 ;
wire \counter_out[14]_5_160 ;
wire \counter_out[13]_5_161 ;
wire \counter_out[13]_7_162 ;
wire \counter_out[13]_9_163 ;
wire \counter_out[12]_5_164 ;
wire \counter_out[12]_7_165 ;
wire \counter_out[12]_9_166 ;
wire \counter_out[11]_5_167 ;
wire \counter_out[11]_7_168 ;
wire \counter_out[11]_9 ;
wire \counter_out[10]_5_169 ;
wire \counter_out[10]_9_170 ;
wire \counter_out[9]_5 ;
wire \counter_out[9]_7_171 ;
wire \counter_out[8]_5 ;
wire \counter_out[8]_7_172 ;
wire \counter_out[8]_9_173 ;
wire n91_7_174;
wire n91_9;
wire n92_7_175;
wire n92_9_176;
wire n93_7_177;
wire \counter_out[1]_7_178 ;
wire \counter_out[2]_7_179 ;
wire \counter_out[3]_7_180 ;
wire \counter_out[4]_7_181 ;
wire \counter_out[4]_9_182 ;
wire \counter_out[5]_7_198 ;
wire \counter_out[5]_9_211 ;
wire \counter_out[6]_7_183 ;
wire \counter_out[7]_7_185 ;
wire n22_11_186;
wire n22_13_187;
wire n22_15_188;
wire n22_17_189;
wire n97_7;
wire \counter_out[14]_7_190 ;
wire \counter_out[14]_9_191 ;
wire \counter_out[14]_11_192 ;
wire \counter_out[14]_13_193 ;
wire \counter_out[13]_11_194 ;
wire \counter_out[13]_13 ;
wire \counter_out[13]_15 ;
wire \counter_out[13]_17 ;
wire \counter_out[12]_11_195 ;
wire \counter_out[12]_13_196 ;
wire \counter_out[12]_15_197 ;
wire \counter_out[12]_17 ;
wire \counter_out[12]_19 ;
wire \counter_out[12]_21 ;
wire \counter_out[11]_11 ;
wire \counter_out[11]_13 ;
wire \counter_out[11]_15 ;
wire \counter_out[11]_17 ;
wire \counter_out[10]_11_199 ;
wire \counter_out[10]_13_200 ;
wire \counter_out[10]_15_201 ;
wire \counter_out[10]_17_202 ;
wire \counter_out[9]_11 ;
wire \counter_out[9]_13 ;
wire \counter_out[9]_15 ;
wire \counter_out[9]_17 ;
wire \counter_out[8]_11_203 ;
wire \counter_out[8]_13_204 ;
wire \counter_out[8]_15 ;
wire \counter_out[8]_17_205 ;
wire n91_11;
wire n92_11_206;
wire n92_13_207;
wire n93_9_208;
wire n93_13_209;
wire n93_15_210;
wire n22_19_212;
wire n22_21_213;
wire n22_23_214;
wire n22_25_215;
wire n22_27;
wire n22_29_216;
wire n22_31_217;
wire \counter_out[14]_15_218 ;
wire \counter_out[14]_17_219 ;
wire \counter_out[14]_19_220 ;
wire \counter_out[14]_21_221 ;
wire \counter_out[13]_19 ;
wire \counter_out[13]_21 ;
wire \counter_out[13]_23 ;
wire \counter_out[13]_25 ;
wire \counter_out[12]_23 ;
wire \counter_out[12]_25 ;
wire \counter_out[12]_27 ;
wire \counter_out[12]_29 ;
wire \counter_out[11]_19 ;
wire \counter_out[11]_21 ;
wire \counter_out[11]_23 ;
wire \counter_out[11]_25 ;
wire \counter_out[10]_19 ;
wire \counter_out[10]_21 ;
wire \counter_out[10]_23 ;
wire \counter_out[10]_25 ;
wire \counter_out[9]_19 ;
wire \counter_out[9]_21 ;
wire \counter_out[9]_23 ;
wire \counter_out[9]_25 ;
wire \counter_out[8]_19_222 ;
wire \counter_out[8]_21_223 ;
wire \counter_out[8]_23_224 ;
wire \counter_out[8]_25_225 ;
wire n93_17_226;
wire n93_21_227;
wire n93_23;
wire n93_25;
wire n22_33;
wire n22_35_228;
wire n22_37_229;
wire n22_39_230;
wire n93_29_233;
wire n93_31_231;
wire n93_33_232;
wire n93_35;
wire n93_39;
wire n93_41;
wire n93_43;
wire n93_45;
wire n93_47;
wire n93_49;
wire n93_51;
wire n93_53;
wire n93_55;
wire \counter_out[6]_11_184 ;
wire \counter_out[9]_27 ;
wire \counter_out[5]_11 ;
wire \counter_out[6]_13 ;
wire \counter_out[10]_27 ;
wire VCC;
wire GND;
ALU \w_level_next[0]_ins13613  (
.I0(o_31_7),
.I1(n22_3),
.I3(GND),
.CIN(GND),
.SUM(\w_level_next[0]_2 ),
.COUT(\w_level_next[0]_1_COUT_0 ) 
);
defparam \w_level_next[0]_ins13613 .ALU_MODE=0;
ALU \w_level_next[1]_ins13614  (
.I0(o_29_6),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[0]_1_COUT_0 ),
.SUM(\w_level_next[1]_2 ),
.COUT(\w_level_next[1]_1_COUT_0 ) 
);
defparam \w_level_next[1]_ins13614 .ALU_MODE=0;
ALU \w_level_next[2]_ins13615  (
.I0(o_27_5),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[1]_1_COUT_0 ),
.SUM(\w_level_next[2]_2 ),
.COUT(\w_level_next[2]_1_COUT_0 ) 
);
defparam \w_level_next[2]_ins13615 .ALU_MODE=0;
ALU \w_level_next[3]_ins13616  (
.I0(o_25_4),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[2]_1_COUT_0 ),
.SUM(\w_level_next[3]_2 ),
.COUT(\w_level_next[3]_1_COUT_0 ) 
);
defparam \w_level_next[3]_ins13616 .ALU_MODE=0;
ALU \w_level_next[4]_ins13617  (
.I0(o_23_3),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[3]_1_COUT_0 ),
.SUM(\w_level_next[4]_2 ),
.COUT(\w_level_next[4]_1_COUT_0 ) 
);
defparam \w_level_next[4]_ins13617 .ALU_MODE=0;
ALU \w_level_next[5]_ins13618  (
.I0(o_21_2),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[4]_1_COUT_0 ),
.SUM(\w_level_next[5]_2 ),
.COUT(\w_level_next[5]_1_COUT_0 ) 
);
defparam \w_level_next[5]_ins13618 .ALU_MODE=0;
ALU \w_level_next[6]_ins13619  (
.I0(o_19_1),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[5]_1_COUT_0 ),
.SUM(\w_level_next[6]_2 ),
.COUT(\w_level_next[6]_1_COUT_0 ) 
);
defparam \w_level_next[6]_ins13619 .ALU_MODE=0;
ALU \w_level_next[7]_ins13620  (
.I0(o_17_0),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[6]_1_COUT_0 ),
.SUM(\w_level_next[7]_2 ),
.COUT(\w_level_next[7]_1_COUT_0 ) 
);
defparam \w_level_next[7]_ins13620 .ALU_MODE=0;
LUT3 n22_ins14947 (
.I0(n22_5_153),
.I1(n22_7_154),
.I2(n22_9_155),
.F(n22_3) 
);
defparam n22_ins14947.INIT=8'h7F;
LUT3 n97_ins14948 (
.I0(o_17_0),
.I1(\w_level_next[7]_2 ),
.I2(n97_5_156),
.F(n97_3) 
);
defparam n97_ins14948.INIT=8'hCA;
LUT3 n98_ins14949 (
.I0(o_19_1),
.I1(\w_level_next[6]_2 ),
.I2(n97_5_156),
.F(n98_3) 
);
defparam n98_ins14949.INIT=8'hCA;
LUT3 n99_ins14950 (
.I0(o_21_2),
.I1(\w_level_next[5]_2 ),
.I2(n97_5_156),
.F(n99_3) 
);
defparam n99_ins14950.INIT=8'hCA;
LUT3 n100_ins14951 (
.I0(o_23_3),
.I1(\w_level_next[4]_2 ),
.I2(n97_5_156),
.F(n100_3) 
);
defparam n100_ins14951.INIT=8'hCA;
LUT3 n101_ins14952 (
.I0(o_25_4),
.I1(\w_level_next[3]_2 ),
.I2(n97_5_156),
.F(n101_3) 
);
defparam n101_ins14952.INIT=8'hCA;
LUT3 n102_ins14953 (
.I0(o_27_5),
.I1(\w_level_next[2]_2 ),
.I2(n97_5_156),
.F(n102_3) 
);
defparam n102_ins14953.INIT=8'hCA;
LUT3 n103_ins14954 (
.I0(o_29_6),
.I1(\w_level_next[1]_2 ),
.I2(n97_5_156),
.F(n103_3) 
);
defparam n103_ins14954.INIT=8'hCA;
LUT3 n104_ins14955 (
.I0(o_31_7),
.I1(\w_level_next[0]_2 ),
.I2(n97_5_156),
.F(n104_3) 
);
defparam n104_ins14955.INIT=8'hCA;
LUT4 \counter_out[15]_ins14956  (
.I0(n22_5_153),
.I1(\counter_out[15]_5_157 ),
.I2(\counter_out[15]_7_158 ),
.I3(\counter_out[15]_9_159 ),
.F(\counter_out[15]_3 ) 
);
defparam \counter_out[15]_ins14956 .INIT=16'h403F;
LUT4 \counter_out[14]_ins14957  (
.I0(\counter_out[15]_9_159 ),
.I1(\counter_out[14]_5_160 ),
.I2(\counter_out[15]_5_157 ),
.I3(\counter_out[15]_7_158 ),
.F(\counter_out[14]_3 ) 
);
defparam \counter_out[14]_ins14957 .INIT=16'h700F;
LUT4 \counter_out[13]_ins14958  (
.I0(\counter_out[13]_5_161 ),
.I1(n97_5_156),
.I2(\counter_out[13]_7_162 ),
.I3(\counter_out[13]_9_163 ),
.F(\counter_out[13]_3 ) 
);
defparam \counter_out[13]_ins14958 .INIT=16'h7007;
LUT4 \counter_out[12]_ins14959  (
.I0(\counter_out[12]_5_164 ),
.I1(n97_5_156),
.I2(\counter_out[12]_7_165 ),
.I3(\counter_out[12]_9_166 ),
.F(\counter_out[12]_3 ) 
);
defparam \counter_out[12]_ins14959 .INIT=16'h7007;
LUT4 \counter_out[11]_ins14960  (
.I0(\counter_out[11]_5_167 ),
.I1(n97_5_156),
.I2(\counter_out[11]_7_168 ),
.I3(\counter_out[11]_9 ),
.F(\counter_out[11]_3 ) 
);
defparam \counter_out[11]_ins14960 .INIT=16'h7007;
LUT4 \counter_out[10]_ins14961  (
.I0(\counter_out[10]_5_169 ),
.I1(n97_5_156),
.I2(\counter_out[10]_27 ),
.I3(\counter_out[10]_9_170 ),
.F(\counter_out[10]_3 ) 
);
defparam \counter_out[10]_ins14961 .INIT=16'h7007;
LUT4 \counter_out[9]_ins14962  (
.I0(\counter_out[9]_5 ),
.I1(n97_5_156),
.I2(\counter_out[9]_7_171 ),
.I3(\counter_out[9]_27 ),
.F(\counter_out[9]_3 ) 
);
defparam \counter_out[9]_ins14962 .INIT=16'h7007;
LUT4 \counter_out[8]_ins14963  (
.I0(\counter_out[8]_5 ),
.I1(n97_5_156),
.I2(\counter_out[8]_7_172 ),
.I3(\counter_out[8]_9_173 ),
.F(\counter_out[8]_3 ) 
);
defparam \counter_out[8]_ins14963 .INIT=16'h7007;
LUT3 n91_ins15536 (
.I0(n91_7_174),
.I1(o_17_0),
.I2(n91_9),
.F(n91_5) 
);
defparam n91_ins15536.INIT=8'h0D;
LUT4 n92_ins15537 (
.I0(n92_7_175),
.I1(n92_9_176),
.I2(o_17_0),
.I3(n91_7_174),
.F(n92_5) 
);
defparam n92_ins15537.INIT=16'hE0CC;
LUT4 n93_ins15538 (
.I0(n91_7_174),
.I1(o_17_0),
.I2(n92_7_175),
.I3(n93_7_177),
.F(n93_5) 
);
defparam n93_ins15538.INIT=16'h007D;
LUT4 \w_add_value_ext[1]_ins15539  (
.I0(n22_9_155),
.I1(n22_5_153),
.I2(n22_7_154),
.I3(n92_7_175),
.F(\w_add_value_ext[1]_5 ) 
);
defparam \w_add_value_ext[1]_ins15539 .INIT=16'h007F;
LUT4 \counter_out[0]_ins15582  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[0]_3 ),
.I2(n3_65_96),
.I3(\ff_active[2] ),
.F(\counter_out[0]_5 ) 
);
defparam \counter_out[0]_ins15582 .INIT=16'hBB0F;
LUT2 \counter_out[1]_ins15583  (
.I0(\counter_out[0]_5 ),
.I1(\counter_out[1]_7_178 ),
.F(\counter_out[1]_5 ) 
);
defparam \counter_out[1]_ins15583 .INIT=4'h9;
LUT3 \counter_out[2]_ins15584  (
.I0(\counter_out[0]_5 ),
.I1(\counter_out[1]_7_178 ),
.I2(\counter_out[2]_7_179 ),
.F(\counter_out[2]_5 ) 
);
defparam \counter_out[2]_ins15584 .INIT=8'h87;
LUT4 \counter_out[3]_ins15585  (
.I0(\counter_out[0]_5 ),
.I1(\counter_out[1]_7_178 ),
.I2(\counter_out[2]_7_179 ),
.I3(\counter_out[3]_7_180 ),
.F(\counter_out[3]_5 ) 
);
defparam \counter_out[3]_ins15585 .INIT=16'h807F;
LUT2 \counter_out[4]_ins15586  (
.I0(\counter_out[4]_7_181 ),
.I1(\counter_out[4]_9_182 ),
.F(\counter_out[4]_5 ) 
);
defparam \counter_out[4]_ins15586 .INIT=4'h9;
LUT3 \counter_out[7]_ins15589  (
.I0(\counter_out[6]_7_183 ),
.I1(\counter_out[6]_11_184 ),
.I2(\counter_out[7]_7_185 ),
.F(\counter_out[7]_5 ) 
);
defparam \counter_out[7]_ins15589 .INIT=8'h87;
LUT4 n22_ins15643 (
.I0(n22_11_186),
.I1(n22_13_187),
.I2(n22_15_188),
.I3(n22_17_189),
.F(n22_5_153) 
);
defparam n22_ins15643.INIT=16'h0001;
LUT4 n22_ins15644 (
.I0(\counter_out[12]_5_164 ),
.I1(\counter_out[13]_5_161 ),
.I2(\counter_out[9]_5 ),
.I3(\counter_out[8]_5 ),
.F(n22_7_154) 
);
defparam n22_ins15644.INIT=16'h8000;
LUT3 n22_ins15645 (
.I0(\counter_out[14]_5_160 ),
.I1(\counter_out[10]_5_169 ),
.I2(\counter_out[11]_5_167 ),
.F(n22_9_155) 
);
defparam n22_ins15645.INIT=8'h80;
LUT4 n97_ins15646 (
.I0(n97_7),
.I1(\counter_out[12]_7_165 ),
.I2(\counter_out[12]_9_166 ),
.I3(\counter_out[13]_9_163 ),
.F(n97_5_156) 
);
defparam n97_ins15646.INIT=16'h8000;
LUT3 \counter_out[15]_ins15647  (
.I0(\counter_out[12]_7_165 ),
.I1(\counter_out[12]_9_166 ),
.I2(\counter_out[13]_9_163 ),
.F(\counter_out[15]_5_157 ) 
);
defparam \counter_out[15]_ins15647 .INIT=8'h80;
LUT4 \counter_out[15]_ins15648  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[14]_3 ),
.I2(n3_37_97),
.I3(\ff_active[2] ),
.F(\counter_out[15]_7_158 ) 
);
defparam \counter_out[15]_ins15648 .INIT=16'hBB0F;
LUT4 \counter_out[15]_ins15649  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[15]_3 ),
.I2(n3_35_98),
.I3(\ff_active[2] ),
.F(\counter_out[15]_9_159 ) 
);
defparam \counter_out[15]_ins15649 .INIT=16'hBB0F;
LUT4 \counter_out[14]_ins15650  (
.I0(\counter_out[14]_7_190 ),
.I1(\counter_out[14]_9_191 ),
.I2(\counter_out[14]_11_192 ),
.I3(\counter_out[14]_13_193 ),
.F(\counter_out[14]_5_160 ) 
);
defparam \counter_out[14]_ins15650 .INIT=16'h0001;
LUT4 \counter_out[13]_ins15651  (
.I0(\counter_out[13]_11_194 ),
.I1(\counter_out[13]_13 ),
.I2(\counter_out[13]_15 ),
.I3(\counter_out[13]_17 ),
.F(\counter_out[13]_5_161 ) 
);
defparam \counter_out[13]_ins15651 .INIT=16'h0001;
LUT2 \counter_out[13]_ins15652  (
.I0(\counter_out[12]_7_165 ),
.I1(\counter_out[12]_9_166 ),
.F(\counter_out[13]_7_162 ) 
);
defparam \counter_out[13]_ins15652 .INIT=4'h8;
LUT4 \counter_out[13]_ins15653  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[13]_3 ),
.I2(n3_39_99),
.I3(\ff_active[2] ),
.F(\counter_out[13]_9_163 ) 
);
defparam \counter_out[13]_ins15653 .INIT=16'hBB0F;
LUT4 \counter_out[12]_ins15654  (
.I0(\counter_out[12]_11_195 ),
.I1(\counter_out[12]_13_196 ),
.I2(\counter_out[12]_15_197 ),
.I3(\counter_out[12]_17 ),
.F(\counter_out[12]_5_164 ) 
);
defparam \counter_out[12]_ins15654 .INIT=16'h0001;
LUT4 \counter_out[12]_ins15655  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[12]_3 ),
.I2(n3_41_100),
.I3(\ff_active[2] ),
.F(\counter_out[12]_7_165 ) 
);
defparam \counter_out[12]_ins15655 .INIT=16'hBB0F;
LUT4 \counter_out[12]_ins15656  (
.I0(\counter_out[12]_19 ),
.I1(\counter_out[5]_7_198 ),
.I2(\counter_out[12]_21 ),
.I3(\counter_out[11]_9 ),
.F(\counter_out[12]_9_166 ) 
);
defparam \counter_out[12]_ins15656 .INIT=16'h8000;
LUT4 \counter_out[11]_ins15657  (
.I0(\counter_out[11]_11 ),
.I1(\counter_out[11]_13 ),
.I2(\counter_out[11]_15 ),
.I3(\counter_out[11]_17 ),
.F(\counter_out[11]_5_167 ) 
);
defparam \counter_out[11]_ins15657 .INIT=16'h0001;
LUT3 \counter_out[11]_ins15658  (
.I0(\counter_out[10]_9_170 ),
.I1(\counter_out[9]_7_171 ),
.I2(\counter_out[9]_27 ),
.F(\counter_out[11]_7_168 ) 
);
defparam \counter_out[11]_ins15658 .INIT=8'h80;
LUT4 \counter_out[11]_ins15659  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[11]_3 ),
.I2(n3_43_101),
.I3(\ff_active[2] ),
.F(\counter_out[11]_9 ) 
);
defparam \counter_out[11]_ins15659 .INIT=16'hBB0F;
LUT4 \counter_out[10]_ins15660  (
.I0(\counter_out[10]_11_199 ),
.I1(\counter_out[10]_13_200 ),
.I2(\counter_out[10]_15_201 ),
.I3(\counter_out[10]_17_202 ),
.F(\counter_out[10]_5_169 ) 
);
defparam \counter_out[10]_ins15660 .INIT=16'h0001;
LUT4 \counter_out[10]_ins15662  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[10]_3 ),
.I2(n3_45_102),
.I3(\ff_active[2] ),
.F(\counter_out[10]_9_170 ) 
);
defparam \counter_out[10]_ins15662 .INIT=16'hBB0F;
LUT4 \counter_out[9]_ins15663  (
.I0(\counter_out[9]_11 ),
.I1(\counter_out[9]_13 ),
.I2(\counter_out[9]_15 ),
.I3(\counter_out[9]_17 ),
.F(\counter_out[9]_5 ) 
);
defparam \counter_out[9]_ins15663 .INIT=16'h0001;
LUT4 \counter_out[9]_ins15664  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[9]_3 ),
.I2(n3_47_103),
.I3(\ff_active[2] ),
.F(\counter_out[9]_7_171 ) 
);
defparam \counter_out[9]_ins15664 .INIT=16'hBB0F;
LUT4 \counter_out[8]_ins15666  (
.I0(\counter_out[8]_11_203 ),
.I1(\counter_out[8]_13_204 ),
.I2(\counter_out[8]_15 ),
.I3(\counter_out[8]_17_205 ),
.F(\counter_out[8]_5 ) 
);
defparam \counter_out[8]_ins15666 .INIT=16'h0001;
LUT3 \counter_out[8]_ins15667  (
.I0(\counter_out[7]_7_185 ),
.I1(\counter_out[6]_7_183 ),
.I2(\counter_out[6]_11_184 ),
.F(\counter_out[8]_7_172 ) 
);
defparam \counter_out[8]_ins15667 .INIT=8'h80;
LUT4 \counter_out[8]_ins15668  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[8]_3 ),
.I2(n3_49_104),
.I3(\ff_active[2] ),
.F(\counter_out[8]_9_173 ) 
);
defparam \counter_out[8]_ins15668 .INIT=16'hBB0F;
LUT4 n91_ins15843 (
.I0(o_19_1),
.I1(o_21_2),
.I2(o_23_3),
.I3(n91_11),
.F(n91_7_174) 
);
defparam n91_ins15843.INIT=16'h0100;
LUT3 n91_ins15844 (
.I0(n3_9),
.I1(\ff_state_e[2]_3 ),
.I2(\ff_active[2] ),
.F(n91_9) 
);
defparam n91_ins15844.INIT=8'h35;
LUT4 n92_ins15845 (
.I0(n3_13_105),
.I1(n92_11_206),
.I2(n92_13_207),
.I3(n92_9_176),
.F(n92_7_175) 
);
defparam n92_ins15845.INIT=16'h00F8;
LUT3 n92_ins15846 (
.I0(\ff_state_e[1]_3 ),
.I1(n3_11_106),
.I2(\ff_active[2] ),
.F(n92_9_176) 
);
defparam n92_ins15846.INIT=8'hAC;
LUT4 n93_ins15847 (
.I0(n93_9_208),
.I1(n93_49),
.I2(n93_13_209),
.I3(n93_15_210),
.F(n93_7_177) 
);
defparam n93_ins15847.INIT=16'h7F00;
LUT4 \counter_out[1]_ins15861  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[1]_3 ),
.I2(n3_63_107),
.I3(\ff_active[2] ),
.F(\counter_out[1]_7_178 ) 
);
defparam \counter_out[1]_ins15861 .INIT=16'hBB0F;
LUT4 \counter_out[2]_ins15862  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[2]_3 ),
.I2(n3_61_108),
.I3(\ff_active[2] ),
.F(\counter_out[2]_7_179 ) 
);
defparam \counter_out[2]_ins15862 .INIT=16'hBB0F;
LUT4 \counter_out[3]_ins15863  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[3]_3 ),
.I2(n3_59_109),
.I3(\ff_active[2] ),
.F(\counter_out[3]_7_180 ) 
);
defparam \counter_out[3]_ins15863 .INIT=16'hBB0F;
LUT4 \counter_out[4]_ins15864  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[4]_3 ),
.I2(n3_57_110),
.I3(\ff_active[2] ),
.F(\counter_out[4]_7_181 ) 
);
defparam \counter_out[4]_ins15864 .INIT=16'hBB0F;
LUT4 \counter_out[4]_ins15865  (
.I0(\counter_out[3]_7_180 ),
.I1(\counter_out[0]_5 ),
.I2(\counter_out[1]_7_178 ),
.I3(\counter_out[2]_7_179 ),
.F(\counter_out[4]_9_182 ) 
);
defparam \counter_out[4]_ins15865 .INIT=16'h8000;
LUT2 \counter_out[5]_ins15866  (
.I0(\counter_out[4]_7_181 ),
.I1(\counter_out[4]_9_182 ),
.F(\counter_out[5]_7_198 ) 
);
defparam \counter_out[5]_ins15866 .INIT=4'h8;
LUT4 \counter_out[5]_ins15867  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[5]_3 ),
.I2(n3_55_111),
.I3(\ff_active[2] ),
.F(\counter_out[5]_9_211 ) 
);
defparam \counter_out[5]_ins15867 .INIT=16'hBB0F;
LUT4 \counter_out[6]_ins15868  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[6]_3 ),
.I2(n3_53_112),
.I3(\ff_active[2] ),
.F(\counter_out[6]_7_183 ) 
);
defparam \counter_out[6]_ins15868 .INIT=16'hBB0F;
LUT4 \counter_out[7]_ins15870  (
.I0(\ff_active[1] ),
.I1(\ff_counter_e[7]_3 ),
.I2(n3_51_113),
.I3(\ff_active[2] ),
.F(\counter_out[7]_7_185 ) 
);
defparam \counter_out[7]_ins15870 .INIT=16'hBB0F;
LUT4 n22_ins15910 (
.I0(n3_35_114),
.I1(n22_19_212),
.I2(\ff_active[2] ),
.I3(n22_21_213),
.F(n22_11_186) 
);
defparam n22_ins15910.INIT=16'hCA00;
LUT4 n22_ins15911 (
.I0(n3_35_115),
.I1(n22_23_214),
.I2(\ff_active[2] ),
.I3(n22_25_215),
.F(n22_13_187) 
);
defparam n22_ins15911.INIT=16'hCA00;
LUT4 n22_ins15912 (
.I0(n3_35_116),
.I1(n22_27),
.I2(\ff_active[2] ),
.I3(n22_29_216),
.F(n22_15_188) 
);
defparam n22_ins15912.INIT=16'hCA00;
LUT4 n22_ins15913 (
.I0(n3_35_117),
.I1(n22_31_217),
.I2(\ff_active[2] ),
.I3(n92_7_175),
.F(n22_17_189) 
);
defparam n22_ins15913.INIT=16'hCA00;
LUT2 n97_ins15914 (
.I0(\counter_out[15]_9_159 ),
.I1(\counter_out[15]_7_158 ),
.F(n97_7) 
);
defparam n97_ins15914.INIT=4'h8;
LUT4 \counter_out[14]_ins15915  (
.I0(n3_37_118),
.I1(\counter_out[14]_15_218 ),
.I2(\ff_active[2] ),
.I3(n22_29_216),
.F(\counter_out[14]_7_190 ) 
);
defparam \counter_out[14]_ins15915 .INIT=16'hCA00;
LUT4 \counter_out[14]_ins15916  (
.I0(n3_37_119),
.I1(\counter_out[14]_17_219 ),
.I2(\ff_active[2] ),
.I3(n22_25_215),
.F(\counter_out[14]_9_191 ) 
);
defparam \counter_out[14]_ins15916 .INIT=16'hCA00;
LUT4 \counter_out[14]_ins15917  (
.I0(n3_37_120),
.I1(\counter_out[14]_19_220 ),
.I2(\ff_active[2] ),
.I3(n22_21_213),
.F(\counter_out[14]_11_192 ) 
);
defparam \counter_out[14]_ins15917 .INIT=16'hCA00;
LUT4 \counter_out[14]_ins15918  (
.I0(n3_37_121),
.I1(\counter_out[14]_21_221 ),
.I2(\ff_active[2] ),
.I3(n92_7_175),
.F(\counter_out[14]_13_193 ) 
);
defparam \counter_out[14]_ins15918 .INIT=16'hCA00;
LUT4 \counter_out[13]_ins15919  (
.I0(n3_39_122),
.I1(\counter_out[13]_19 ),
.I2(\ff_active[2] ),
.I3(n22_21_213),
.F(\counter_out[13]_11_194 ) 
);
defparam \counter_out[13]_ins15919 .INIT=16'hCA00;
LUT4 \counter_out[13]_ins15920  (
.I0(n3_39_123),
.I1(\counter_out[13]_21 ),
.I2(\ff_active[2] ),
.I3(n22_25_215),
.F(\counter_out[13]_13 ) 
);
defparam \counter_out[13]_ins15920 .INIT=16'hCA00;
LUT4 \counter_out[13]_ins15921  (
.I0(n3_39_124),
.I1(\counter_out[13]_23 ),
.I2(\ff_active[2] ),
.I3(n22_29_216),
.F(\counter_out[13]_15 ) 
);
defparam \counter_out[13]_ins15921 .INIT=16'hCA00;
LUT4 \counter_out[13]_ins15922  (
.I0(n3_39_125),
.I1(\counter_out[13]_25 ),
.I2(\ff_active[2] ),
.I3(n92_7_175),
.F(\counter_out[13]_17 ) 
);
defparam \counter_out[13]_ins15922 .INIT=16'hCA00;
LUT4 \counter_out[12]_ins15923  (
.I0(n3_41_126),
.I1(\counter_out[12]_23 ),
.I2(\ff_active[2] ),
.I3(n22_21_213),
.F(\counter_out[12]_11_195 ) 
);
defparam \counter_out[12]_ins15923 .INIT=16'hCA00;
LUT4 \counter_out[12]_ins15924  (
.I0(n3_41_127),
.I1(\counter_out[12]_25 ),
.I2(\ff_active[2] ),
.I3(n22_25_215),
.F(\counter_out[12]_13_196 ) 
);
defparam \counter_out[12]_ins15924 .INIT=16'hCA00;
LUT4 \counter_out[12]_ins15925  (
.I0(n3_41_128),
.I1(\counter_out[12]_27 ),
.I2(\ff_active[2] ),
.I3(n22_29_216),
.F(\counter_out[12]_15_197 ) 
);
defparam \counter_out[12]_ins15925 .INIT=16'hCA00;
LUT4 \counter_out[12]_ins15926  (
.I0(n3_41_129),
.I1(\counter_out[12]_29 ),
.I2(\ff_active[2] ),
.I3(n92_7_175),
.F(\counter_out[12]_17 ) 
);
defparam \counter_out[12]_ins15926 .INIT=16'hCA00;
LUT2 \counter_out[12]_ins15927  (
.I0(\counter_out[10]_9_170 ),
.I1(\counter_out[9]_7_171 ),
.F(\counter_out[12]_19 ) 
);
defparam \counter_out[12]_ins15927 .INIT=4'h8;
LUT4 \counter_out[12]_ins15928  (
.I0(\counter_out[8]_9_173 ),
.I1(\counter_out[5]_9_211 ),
.I2(\counter_out[7]_7_185 ),
.I3(\counter_out[6]_7_183 ),
.F(\counter_out[12]_21 ) 
);
defparam \counter_out[12]_ins15928 .INIT=16'h8000;
LUT4 \counter_out[11]_ins15929  (
.I0(n3_43_130),
.I1(\counter_out[11]_19 ),
.I2(\ff_active[2] ),
.I3(n22_29_216),
.F(\counter_out[11]_11 ) 
);
defparam \counter_out[11]_ins15929 .INIT=16'hCA00;
LUT4 \counter_out[11]_ins15930  (
.I0(n3_43_131),
.I1(\counter_out[11]_21 ),
.I2(\ff_active[2] ),
.I3(n22_25_215),
.F(\counter_out[11]_13 ) 
);
defparam \counter_out[11]_ins15930 .INIT=16'hCA00;
LUT4 \counter_out[11]_ins15931  (
.I0(n3_43_132),
.I1(\counter_out[11]_23 ),
.I2(\ff_active[2] ),
.I3(n22_21_213),
.F(\counter_out[11]_15 ) 
);
defparam \counter_out[11]_ins15931 .INIT=16'hCA00;
LUT4 \counter_out[11]_ins15932  (
.I0(n3_43_133),
.I1(\counter_out[11]_25 ),
.I2(\ff_active[2] ),
.I3(n92_7_175),
.F(\counter_out[11]_17 ) 
);
defparam \counter_out[11]_ins15932 .INIT=16'hCA00;
LUT4 \counter_out[10]_ins15933  (
.I0(n3_45_134),
.I1(\counter_out[10]_19 ),
.I2(\ff_active[2] ),
.I3(n22_29_216),
.F(\counter_out[10]_11_199 ) 
);
defparam \counter_out[10]_ins15933 .INIT=16'hCA00;
LUT4 \counter_out[10]_ins15934  (
.I0(n3_45_135),
.I1(\counter_out[10]_21 ),
.I2(\ff_active[2] ),
.I3(n22_25_215),
.F(\counter_out[10]_13_200 ) 
);
defparam \counter_out[10]_ins15934 .INIT=16'hCA00;
LUT4 \counter_out[10]_ins15935  (
.I0(n3_45_136),
.I1(\counter_out[10]_23 ),
.I2(\ff_active[2] ),
.I3(n22_21_213),
.F(\counter_out[10]_15_201 ) 
);
defparam \counter_out[10]_ins15935 .INIT=16'hCA00;
LUT4 \counter_out[10]_ins15936  (
.I0(n3_45_137),
.I1(\counter_out[10]_25 ),
.I2(\ff_active[2] ),
.I3(n92_7_175),
.F(\counter_out[10]_17_202 ) 
);
defparam \counter_out[10]_ins15936 .INIT=16'hCA00;
LUT4 \counter_out[9]_ins15937  (
.I0(n3_47_138),
.I1(\counter_out[9]_19 ),
.I2(\ff_active[2] ),
.I3(n22_21_213),
.F(\counter_out[9]_11 ) 
);
defparam \counter_out[9]_ins15937 .INIT=16'hCA00;
LUT4 \counter_out[9]_ins15938  (
.I0(n3_47_139),
.I1(\counter_out[9]_21 ),
.I2(\ff_active[2] ),
.I3(n22_25_215),
.F(\counter_out[9]_13 ) 
);
defparam \counter_out[9]_ins15938 .INIT=16'hCA00;
LUT4 \counter_out[9]_ins15939  (
.I0(n3_47_140),
.I1(\counter_out[9]_23 ),
.I2(\ff_active[2] ),
.I3(n22_29_216),
.F(\counter_out[9]_15 ) 
);
defparam \counter_out[9]_ins15939 .INIT=16'hCA00;
LUT4 \counter_out[9]_ins15940  (
.I0(n3_47_141),
.I1(\counter_out[9]_25 ),
.I2(\ff_active[2] ),
.I3(n92_7_175),
.F(\counter_out[9]_17 ) 
);
defparam \counter_out[9]_ins15940 .INIT=16'hCA00;
LUT4 \counter_out[8]_ins15941  (
.I0(n3_49_142),
.I1(\counter_out[8]_19_222 ),
.I2(\ff_active[2] ),
.I3(n22_29_216),
.F(\counter_out[8]_11_203 ) 
);
defparam \counter_out[8]_ins15941 .INIT=16'hCA00;
LUT4 \counter_out[8]_ins15942  (
.I0(n3_49_143),
.I1(\counter_out[8]_21_223 ),
.I2(\ff_active[2] ),
.I3(n22_25_215),
.F(\counter_out[8]_13_204 ) 
);
defparam \counter_out[8]_ins15942 .INIT=16'hCA00;
LUT4 \counter_out[8]_ins15943  (
.I0(n3_49_144),
.I1(\counter_out[8]_23_224 ),
.I2(\ff_active[2] ),
.I3(n22_21_213),
.F(\counter_out[8]_15 ) 
);
defparam \counter_out[8]_ins15943 .INIT=16'hCA00;
LUT4 \counter_out[8]_ins15944  (
.I0(n3_49_145),
.I1(\counter_out[8]_25_225 ),
.I2(\ff_active[2] ),
.I3(n92_7_175),
.F(\counter_out[8]_17_205 ) 
);
defparam \counter_out[8]_ins15944 .INIT=16'hCA00;
LUT4 n91_ins15980 (
.I0(o_25_4),
.I1(o_27_5),
.I2(o_29_6),
.I3(o_31_7),
.F(n91_11) 
);
defparam n91_ins15980.INIT=16'h0001;
LUT2 n92_ins15981 (
.I0(\ff_active[2] ),
.I1(n3_9),
.F(n92_11_206) 
);
defparam n92_ins15981.INIT=4'h1;
LUT4 n92_ins15982 (
.I0(\ff_active[1] ),
.I1(\ff_state_e[2]_3 ),
.I2(\ff_state_e[0]_3 ),
.I3(\ff_active[2] ),
.F(n92_13_207) 
);
defparam n92_ins15982.INIT=16'h1000;
LUT4 n93_ins15983 (
.I0(n93_17_226),
.I1(n3_33_146),
.I2(\ff_active[2] ),
.I3(o_21_2),
.F(n93_9_208) 
);
defparam n93_ins15983.INIT=16'h5CA3;
LUT4 n93_ins15985 (
.I0(n93_21_227),
.I1(n93_23),
.I2(n93_25),
.I3(n93_55),
.F(n93_13_209) 
);
defparam n93_ins15985.INIT=16'h0800;
LUT4 n93_ins15986 (
.I0(\ff_active[1] ),
.I1(\ff_state_e[0]_3 ),
.I2(n3_13_105),
.I3(\ff_active[2] ),
.F(n93_15_210) 
);
defparam n93_ins15986.INIT=16'hBB0F;
LUT3 n22_ins16031 (
.I0(\ff_reg_dr_e1[7] ),
.I1(\reg_dr_e0[7] ),
.I2(ff_reg_clone_adsr_e1),
.F(n22_19_212) 
);
defparam n22_ins16031.INIT=8'hCA;
LUT4 n22_ins16032 (
.I0(n3_11_106),
.I1(n92_11_206),
.I2(n22_33),
.I3(n93_15_210),
.F(n22_21_213) 
);
defparam n22_ins16032.INIT=16'hF800;
LUT4 n22_ins16033 (
.I0(\ff_reg_rr_e1[7] ),
.I1(\reg_rr_e0[7] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_adsr_e1),
.F(n22_23_214) 
);
defparam n22_ins16033.INIT=16'h0C0A;
LUT3 n22_ins16034 (
.I0(n22_35_228),
.I1(n22_37_229),
.I2(n93_15_210),
.F(n22_25_215) 
);
defparam n22_ins16034.INIT=8'hE0;
LUT3 n22_ins16035 (
.I0(\ff_reg_sr_e1[7] ),
.I1(\reg_sr_e0[7] ),
.I2(ff_reg_clone_adsr_e1),
.F(n22_27) 
);
defparam n22_ins16035.INIT=8'hCA;
LUT4 n22_ins16036 (
.I0(n3_11_106),
.I1(n92_11_206),
.I2(n22_39_230),
.I3(n93_15_210),
.F(n22_29_216) 
);
defparam n22_ins16036.INIT=16'h00F8;
LUT3 n22_ins16037 (
.I0(\reg_ar_e0[7] ),
.I1(\ff_reg_ar_e1[7] ),
.I2(ff_reg_clone_adsr_e1),
.F(n22_31_217) 
);
defparam n22_ins16037.INIT=8'hAC;
LUT3 \counter_out[14]_ins16038  (
.I0(\ff_reg_sr_e1[6] ),
.I1(\reg_sr_e0[6] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[14]_15_218 ) 
);
defparam \counter_out[14]_ins16038 .INIT=8'hCA;
LUT4 \counter_out[14]_ins16039  (
.I0(\ff_reg_rr_e1[6] ),
.I1(\reg_rr_e0[6] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_adsr_e1),
.F(\counter_out[14]_17_219 ) 
);
defparam \counter_out[14]_ins16039 .INIT=16'h0C0A;
LUT3 \counter_out[14]_ins16040  (
.I0(\ff_reg_dr_e1[6] ),
.I1(\reg_dr_e0[6] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[14]_19_220 ) 
);
defparam \counter_out[14]_ins16040 .INIT=8'hCA;
LUT3 \counter_out[14]_ins16041  (
.I0(\ff_reg_ar_e1[6] ),
.I1(\reg_ar_e0[6] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[14]_21_221 ) 
);
defparam \counter_out[14]_ins16041 .INIT=8'hCA;
LUT3 \counter_out[13]_ins16042  (
.I0(\ff_reg_dr_e1[5] ),
.I1(\reg_dr_e0[5] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[13]_19 ) 
);
defparam \counter_out[13]_ins16042 .INIT=8'hCA;
LUT4 \counter_out[13]_ins16043  (
.I0(\ff_reg_rr_e1[5] ),
.I1(\reg_rr_e0[5] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_adsr_e1),
.F(\counter_out[13]_21 ) 
);
defparam \counter_out[13]_ins16043 .INIT=16'h0C0A;
LUT3 \counter_out[13]_ins16044  (
.I0(\ff_reg_sr_e1[5] ),
.I1(\reg_sr_e0[5] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[13]_23 ) 
);
defparam \counter_out[13]_ins16044 .INIT=8'hCA;
LUT3 \counter_out[13]_ins16045  (
.I0(\ff_reg_ar_e1[5] ),
.I1(\reg_ar_e0[5] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[13]_25 ) 
);
defparam \counter_out[13]_ins16045 .INIT=8'hCA;
LUT3 \counter_out[12]_ins16046  (
.I0(\ff_reg_dr_e1[4] ),
.I1(\reg_dr_e0[4] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[12]_23 ) 
);
defparam \counter_out[12]_ins16046 .INIT=8'hCA;
LUT4 \counter_out[12]_ins16047  (
.I0(\ff_reg_rr_e1[4] ),
.I1(\reg_rr_e0[4] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_adsr_e1),
.F(\counter_out[12]_25 ) 
);
defparam \counter_out[12]_ins16047 .INIT=16'h0C0A;
LUT3 \counter_out[12]_ins16048  (
.I0(\ff_reg_sr_e1[4] ),
.I1(\reg_sr_e0[4] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[12]_27 ) 
);
defparam \counter_out[12]_ins16048 .INIT=8'hCA;
LUT3 \counter_out[12]_ins16049  (
.I0(\ff_reg_ar_e1[4] ),
.I1(\reg_ar_e0[4] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[12]_29 ) 
);
defparam \counter_out[12]_ins16049 .INIT=8'hCA;
LUT3 \counter_out[11]_ins16050  (
.I0(\ff_reg_sr_e1[3] ),
.I1(\reg_sr_e0[3] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[11]_19 ) 
);
defparam \counter_out[11]_ins16050 .INIT=8'hCA;
LUT4 \counter_out[11]_ins16051  (
.I0(\ff_reg_rr_e1[3] ),
.I1(\reg_rr_e0[3] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_adsr_e1),
.F(\counter_out[11]_21 ) 
);
defparam \counter_out[11]_ins16051 .INIT=16'h0C0A;
LUT3 \counter_out[11]_ins16052  (
.I0(\ff_reg_dr_e1[3] ),
.I1(\reg_dr_e0[3] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[11]_23 ) 
);
defparam \counter_out[11]_ins16052 .INIT=8'hCA;
LUT3 \counter_out[11]_ins16053  (
.I0(\ff_reg_ar_e1[3] ),
.I1(\reg_ar_e0[3] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[11]_25 ) 
);
defparam \counter_out[11]_ins16053 .INIT=8'hCA;
LUT3 \counter_out[10]_ins16054  (
.I0(\ff_reg_sr_e1[2] ),
.I1(\reg_sr_e0[2] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[10]_19 ) 
);
defparam \counter_out[10]_ins16054 .INIT=8'hCA;
LUT4 \counter_out[10]_ins16055  (
.I0(\ff_reg_rr_e1[2] ),
.I1(\reg_rr_e0[2] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_adsr_e1),
.F(\counter_out[10]_21 ) 
);
defparam \counter_out[10]_ins16055 .INIT=16'h0C0A;
LUT3 \counter_out[10]_ins16056  (
.I0(\ff_reg_dr_e1[2] ),
.I1(\reg_dr_e0[2] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[10]_23 ) 
);
defparam \counter_out[10]_ins16056 .INIT=8'hCA;
LUT3 \counter_out[10]_ins16057  (
.I0(\ff_reg_ar_e1[2] ),
.I1(\reg_ar_e0[2] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[10]_25 ) 
);
defparam \counter_out[10]_ins16057 .INIT=8'hCA;
LUT3 \counter_out[9]_ins16058  (
.I0(\ff_reg_dr_e1[1] ),
.I1(\reg_dr_e0[1] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[9]_19 ) 
);
defparam \counter_out[9]_ins16058 .INIT=8'hCA;
LUT4 \counter_out[9]_ins16059  (
.I0(\ff_reg_rr_e1[1] ),
.I1(\reg_rr_e0[1] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_adsr_e1),
.F(\counter_out[9]_21 ) 
);
defparam \counter_out[9]_ins16059 .INIT=16'h0C0A;
LUT3 \counter_out[9]_ins16060  (
.I0(\ff_reg_sr_e1[1] ),
.I1(\reg_sr_e0[1] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[9]_23 ) 
);
defparam \counter_out[9]_ins16060 .INIT=8'hCA;
LUT3 \counter_out[9]_ins16061  (
.I0(\ff_reg_ar_e1[1] ),
.I1(\reg_ar_e0[1] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[9]_25 ) 
);
defparam \counter_out[9]_ins16061 .INIT=8'hCA;
LUT3 \counter_out[8]_ins16062  (
.I0(\ff_reg_sr_e1[0] ),
.I1(\reg_sr_e0[0] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[8]_19_222 ) 
);
defparam \counter_out[8]_ins16062 .INIT=8'hCA;
LUT4 \counter_out[8]_ins16063  (
.I0(\ff_reg_rr_e1[0] ),
.I1(\reg_rr_e0[0] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_adsr_e1),
.F(\counter_out[8]_21_223 ) 
);
defparam \counter_out[8]_ins16063 .INIT=16'h0C0A;
LUT3 \counter_out[8]_ins16064  (
.I0(\ff_reg_dr_e1[0] ),
.I1(\reg_dr_e0[0] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[8]_23_224 ) 
);
defparam \counter_out[8]_ins16064 .INIT=8'hCA;
LUT3 \counter_out[8]_ins16065  (
.I0(\ff_reg_ar_e1[0] ),
.I1(\reg_ar_e0[0] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[8]_25_225 ) 
);
defparam \counter_out[8]_ins16065 .INIT=8'hCA;
LUT3 n93_ins16073 (
.I0(\ff_reg_sl_e1[5] ),
.I1(\reg_sl_e0[5] ),
.I2(ff_reg_clone_adsr_e1),
.F(n93_17_226) 
);
defparam n93_ins16073.INIT=8'h35;
LUT4 n93_ins16075 (
.I0(n93_31_231),
.I1(n3_39_147),
.I2(\ff_active[2] ),
.I3(o_27_5),
.F(n93_21_227) 
);
defparam n93_ins16075.INIT=16'h5CA3;
LUT4 n93_ins16076 (
.I0(n93_33_232),
.I1(n3_35_148),
.I2(\ff_active[2] ),
.I3(o_23_3),
.F(n93_23) 
);
defparam n93_ins16076.INIT=16'h5CA3;
LUT4 n93_ins16077 (
.I0(n93_35),
.I1(n3_37_149),
.I2(\ff_active[2] ),
.I3(o_25_4),
.F(n93_25) 
);
defparam n93_ins16077.INIT=16'hA35C;
LUT4 n22_ins16091 (
.I0(\ff_active[1] ),
.I1(\ff_state_e[2]_3 ),
.I2(\ff_state_e[1]_3 ),
.I3(\ff_active[2] ),
.F(n22_33) 
);
defparam n22_ins16091.INIT=16'h1000;
LUT3 n22_ins16092 (
.I0(\ff_state_e[1]_3 ),
.I1(\ff_active[2] ),
.I2(\ff_state_e[2]_3 ),
.F(n22_35_228) 
);
defparam n22_ins16092.INIT=8'h40;
LUT3 n22_ins16093 (
.I0(\ff_active[2] ),
.I1(n3_11_106),
.I2(n3_9),
.F(n22_37_229) 
);
defparam n22_ins16093.INIT=8'h10;
LUT3 n22_ins16094 (
.I0(\ff_state_e[2]_3 ),
.I1(\ff_state_e[1]_3 ),
.I2(\ff_active[2] ),
.F(n22_39_230) 
);
defparam n22_ins16094.INIT=8'h40;
LUT3 n93_ins16098 (
.I0(\ff_reg_sl_e1[1] ),
.I1(\reg_sl_e0[1] ),
.I2(ff_reg_clone_adsr_e1),
.F(n93_29_233) 
);
defparam n93_ins16098.INIT=8'h35;
LUT3 n93_ins16099 (
.I0(\ff_reg_sl_e1[2] ),
.I1(\reg_sl_e0[2] ),
.I2(ff_reg_clone_adsr_e1),
.F(n93_31_231) 
);
defparam n93_ins16099.INIT=8'h35;
LUT3 n93_ins16100 (
.I0(\ff_reg_sl_e1[4] ),
.I1(\reg_sl_e0[4] ),
.I2(ff_reg_clone_adsr_e1),
.F(n93_33_232) 
);
defparam n93_ins16100.INIT=8'h35;
LUT3 n93_ins16101 (
.I0(\ff_reg_sl_e1[3] ),
.I1(\reg_sl_e0[3] ),
.I2(ff_reg_clone_adsr_e1),
.F(n93_35) 
);
defparam n93_ins16101.INIT=8'h35;
LUT3 n93_ins16103 (
.I0(n3_43_150),
.I1(n93_43),
.I2(\ff_active[2] ),
.F(n93_39) 
);
defparam n93_ins16103.INIT=8'hC5;
LUT3 n93_ins16104 (
.I0(\ff_reg_sl_e1[6] ),
.I1(\reg_sl_e0[6] ),
.I2(ff_reg_clone_adsr_e1),
.F(n93_41) 
);
defparam n93_ins16104.INIT=8'h35;
LUT3 n93_ins16105 (
.I0(\ff_reg_sl_e1[0] ),
.I1(\reg_sl_e0[0] ),
.I2(ff_reg_clone_adsr_e1),
.F(n93_43) 
);
defparam n93_ins16105.INIT=8'h35;
LUT4 n93_ins16139 (
.I0(n22_21_213),
.I1(o_29_6),
.I2(o_17_0),
.I3(n3_41_151),
.F(n93_45) 
);
defparam n93_ins16139.INIT=16'h0802;
LUT4 n93_ins16140 (
.I0(n22_21_213),
.I1(o_29_6),
.I2(o_17_0),
.I3(n93_29_233),
.F(n93_47) 
);
defparam n93_ins16140.INIT=16'h0208;
MUX2_LUT5 n93_ins16141 (
.I0(n93_45),
.I1(n93_47),
.S0(\ff_active[2] ),
.O(n93_49) 
);
LUT4 n93_ins16148 (
.I0(n93_39),
.I1(o_31_7),
.I2(o_19_1),
.I3(n3_31_152),
.F(n93_51) 
);
defparam n93_ins16148.INIT=16'h6006;
LUT4 n93_ins16149 (
.I0(n93_39),
.I1(o_31_7),
.I2(o_19_1),
.I3(n93_41),
.F(n93_53) 
);
defparam n93_ins16149.INIT=16'h0660;
MUX2_LUT5 n93_ins16150 (
.I0(n93_51),
.I1(n93_53),
.S0(\ff_active[2] ),
.O(n93_55) 
);
LUT3 \counter_out[6]_ins16200  (
.I0(\counter_out[4]_7_181 ),
.I1(\counter_out[4]_9_182 ),
.I2(\counter_out[5]_9_211 ),
.F(\counter_out[6]_11_184 ) 
);
defparam \counter_out[6]_ins16200 .INIT=8'h80;
LUT3 \counter_out[9]_ins16201  (
.I0(\counter_out[4]_7_181 ),
.I1(\counter_out[4]_9_182 ),
.I2(\counter_out[12]_21 ),
.F(\counter_out[9]_27 ) 
);
defparam \counter_out[9]_ins16201 .INIT=8'h80;
LUT3 \counter_out[5]_ins16202  (
.I0(\counter_out[4]_7_181 ),
.I1(\counter_out[4]_9_182 ),
.I2(\counter_out[5]_9_211 ),
.F(\counter_out[5]_11 ) 
);
defparam \counter_out[5]_ins16202 .INIT=8'h87;
LUT4 \counter_out[6]_ins16234  (
.I0(\counter_out[6]_7_183 ),
.I1(\counter_out[4]_7_181 ),
.I2(\counter_out[4]_9_182 ),
.I3(\counter_out[5]_9_211 ),
.F(\counter_out[6]_13 ) 
);
defparam \counter_out[6]_ins16234 .INIT=16'h9555;
LUT4 \counter_out[10]_ins16235  (
.I0(\counter_out[9]_7_171 ),
.I1(\counter_out[4]_7_181 ),
.I2(\counter_out[4]_9_182 ),
.I3(\counter_out[12]_21 ),
.F(\counter_out[10]_27 ) 
);
defparam \counter_out[10]_ins16235 .INIT=16'h8000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_ar_selector  (\reg_ar_a1[7] ,\reg_ar_b1[7] ,\ff_active[0] ,\reg_ar_c1[7] ,\reg_ar_d1[7] ,\reg_ar_a1[6] ,\reg_ar_b1[6] ,\reg_ar_c1[6] ,\reg_ar_d1[6] ,\reg_ar_a1[5] ,\reg_ar_b1[5] ,\reg_ar_c1[5] ,\reg_ar_d1[5] ,\reg_ar_a1[4] ,\reg_ar_b1[4] ,\reg_ar_c1[4] ,\reg_ar_d1[4] ,\reg_ar_a1[3] ,\reg_ar_b1[3] ,\reg_ar_c1[3] ,\reg_ar_d1[3] ,\reg_ar_a1[2] ,\reg_ar_b1[2] ,\reg_ar_c1[2] ,\reg_ar_d1[2] ,\reg_ar_a1[1] ,\reg_ar_b1[1] ,\reg_ar_c1[1] ,\reg_ar_d1[1] ,\reg_ar_a1[0] ,\reg_ar_b1[0] ,\reg_ar_c1[0] ,\reg_ar_d1[0] ,\ff_active[1] ,n3_35_117,n3_37_121,n3_39_125,n3_41_129,n3_43_133,n3_45_137,n3_47_141,n3_49_145);
input \reg_ar_a1[7] ;
input \reg_ar_b1[7] ;
input \ff_active[0] ;
input \reg_ar_c1[7] ;
input \reg_ar_d1[7] ;
input \reg_ar_a1[6] ;
input \reg_ar_b1[6] ;
input \reg_ar_c1[6] ;
input \reg_ar_d1[6] ;
input \reg_ar_a1[5] ;
input \reg_ar_b1[5] ;
input \reg_ar_c1[5] ;
input \reg_ar_d1[5] ;
input \reg_ar_a1[4] ;
input \reg_ar_b1[4] ;
input \reg_ar_c1[4] ;
input \reg_ar_d1[4] ;
input \reg_ar_a1[3] ;
input \reg_ar_b1[3] ;
input \reg_ar_c1[3] ;
input \reg_ar_d1[3] ;
input \reg_ar_a1[2] ;
input \reg_ar_b1[2] ;
input \reg_ar_c1[2] ;
input \reg_ar_d1[2] ;
input \reg_ar_a1[1] ;
input \reg_ar_b1[1] ;
input \reg_ar_c1[1] ;
input \reg_ar_d1[1] ;
input \reg_ar_a1[0] ;
input \reg_ar_b1[0] ;
input \reg_ar_c1[0] ;
input \reg_ar_d1[0] ;
input \ff_active[1] ;
output n3_35_117;
output n3_37_121;
output n3_39_125;
output n3_41_129;
output n3_43_133;
output n3_45_137;
output n3_47_141;
output n3_49_145;
wire n1_17_234;
wire n2_17_235;
wire n1_19_236;
wire n2_19_237;
wire n1_21_238;
wire n2_21_239;
wire n1_23_240;
wire n2_23_241;
wire n1_25_242;
wire n2_25_243;
wire n1_27_244;
wire n2_27_245;
wire n1_29_246;
wire n2_29_247;
wire n1_31_248;
wire n2_31_249;
wire n3_35_117;
wire n3_37_121;
wire n3_39_125;
wire n3_41_129;
wire n3_43_133;
wire n3_45_137;
wire n3_47_141;
wire n3_49_145;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins14357 (
.I0(\reg_ar_a1[7] ),
.I1(\reg_ar_b1[7] ),
.S0(\ff_active[0] ),
.O(n1_17_234) 
);
MUX2_LUT5 n2_ins14358 (
.I0(\reg_ar_c1[7] ),
.I1(\reg_ar_d1[7] ),
.S0(\ff_active[0] ),
.O(n2_17_235) 
);
MUX2_LUT5 n1_ins14360 (
.I0(\reg_ar_a1[6] ),
.I1(\reg_ar_b1[6] ),
.S0(\ff_active[0] ),
.O(n1_19_236) 
);
MUX2_LUT5 n2_ins14361 (
.I0(\reg_ar_c1[6] ),
.I1(\reg_ar_d1[6] ),
.S0(\ff_active[0] ),
.O(n2_19_237) 
);
MUX2_LUT5 n1_ins14363 (
.I0(\reg_ar_a1[5] ),
.I1(\reg_ar_b1[5] ),
.S0(\ff_active[0] ),
.O(n1_21_238) 
);
MUX2_LUT5 n2_ins14364 (
.I0(\reg_ar_c1[5] ),
.I1(\reg_ar_d1[5] ),
.S0(\ff_active[0] ),
.O(n2_21_239) 
);
MUX2_LUT5 n1_ins14366 (
.I0(\reg_ar_a1[4] ),
.I1(\reg_ar_b1[4] ),
.S0(\ff_active[0] ),
.O(n1_23_240) 
);
MUX2_LUT5 n2_ins14367 (
.I0(\reg_ar_c1[4] ),
.I1(\reg_ar_d1[4] ),
.S0(\ff_active[0] ),
.O(n2_23_241) 
);
MUX2_LUT5 n1_ins14369 (
.I0(\reg_ar_a1[3] ),
.I1(\reg_ar_b1[3] ),
.S0(\ff_active[0] ),
.O(n1_25_242) 
);
MUX2_LUT5 n2_ins14370 (
.I0(\reg_ar_c1[3] ),
.I1(\reg_ar_d1[3] ),
.S0(\ff_active[0] ),
.O(n2_25_243) 
);
MUX2_LUT5 n1_ins14372 (
.I0(\reg_ar_a1[2] ),
.I1(\reg_ar_b1[2] ),
.S0(\ff_active[0] ),
.O(n1_27_244) 
);
MUX2_LUT5 n2_ins14373 (
.I0(\reg_ar_c1[2] ),
.I1(\reg_ar_d1[2] ),
.S0(\ff_active[0] ),
.O(n2_27_245) 
);
MUX2_LUT5 n1_ins14375 (
.I0(\reg_ar_a1[1] ),
.I1(\reg_ar_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_29_246) 
);
MUX2_LUT5 n2_ins14376 (
.I0(\reg_ar_c1[1] ),
.I1(\reg_ar_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_29_247) 
);
MUX2_LUT5 n1_ins14378 (
.I0(\reg_ar_a1[0] ),
.I1(\reg_ar_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_31_248) 
);
MUX2_LUT5 n2_ins14379 (
.I0(\reg_ar_c1[0] ),
.I1(\reg_ar_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_31_249) 
);
MUX2_LUT6 n3_ins14614 (
.I0(n1_17_234),
.I1(n2_17_235),
.S0(\ff_active[1] ),
.O(n3_35_117) 
);
MUX2_LUT6 n3_ins14615 (
.I0(n1_19_236),
.I1(n2_19_237),
.S0(\ff_active[1] ),
.O(n3_37_121) 
);
MUX2_LUT6 n3_ins14616 (
.I0(n1_21_238),
.I1(n2_21_239),
.S0(\ff_active[1] ),
.O(n3_39_125) 
);
MUX2_LUT6 n3_ins14617 (
.I0(n1_23_240),
.I1(n2_23_241),
.S0(\ff_active[1] ),
.O(n3_41_129) 
);
MUX2_LUT6 n3_ins14618 (
.I0(n1_25_242),
.I1(n2_25_243),
.S0(\ff_active[1] ),
.O(n3_43_133) 
);
MUX2_LUT6 n3_ins14619 (
.I0(n1_27_244),
.I1(n2_27_245),
.S0(\ff_active[1] ),
.O(n3_45_137) 
);
MUX2_LUT6 n3_ins14620 (
.I0(n1_29_246),
.I1(n2_29_247),
.S0(\ff_active[1] ),
.O(n3_47_141) 
);
MUX2_LUT6 n3_ins14621 (
.I0(n1_31_248),
.I1(n2_31_249),
.S0(\ff_active[1] ),
.O(n3_49_145) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_dr_selector  (\reg_dr_a1[7] ,\reg_dr_b1[7] ,\ff_active[0] ,\reg_dr_c1[7] ,\reg_dr_d1[7] ,\reg_dr_a1[6] ,\reg_dr_b1[6] ,\reg_dr_c1[6] ,\reg_dr_d1[6] ,\reg_dr_a1[5] ,\reg_dr_b1[5] ,\reg_dr_c1[5] ,\reg_dr_d1[5] ,\reg_dr_a1[4] ,\reg_dr_b1[4] ,\reg_dr_c1[4] ,\reg_dr_d1[4] ,\reg_dr_a1[3] ,\reg_dr_b1[3] ,\reg_dr_c1[3] ,\reg_dr_d1[3] ,\reg_dr_a1[2] ,\reg_dr_b1[2] ,\reg_dr_c1[2] ,\reg_dr_d1[2] ,\reg_dr_a1[1] ,\reg_dr_b1[1] ,\reg_dr_c1[1] ,\reg_dr_d1[1] ,\reg_dr_a1[0] ,\reg_dr_b1[0] ,\reg_dr_c1[0] ,\reg_dr_d1[0] ,\ff_active[1] ,n3_35_114,n3_37_120,n3_39_122,n3_41_126,n3_43_132,n3_45_136,n3_47_138,n3_49_144);
input \reg_dr_a1[7] ;
input \reg_dr_b1[7] ;
input \ff_active[0] ;
input \reg_dr_c1[7] ;
input \reg_dr_d1[7] ;
input \reg_dr_a1[6] ;
input \reg_dr_b1[6] ;
input \reg_dr_c1[6] ;
input \reg_dr_d1[6] ;
input \reg_dr_a1[5] ;
input \reg_dr_b1[5] ;
input \reg_dr_c1[5] ;
input \reg_dr_d1[5] ;
input \reg_dr_a1[4] ;
input \reg_dr_b1[4] ;
input \reg_dr_c1[4] ;
input \reg_dr_d1[4] ;
input \reg_dr_a1[3] ;
input \reg_dr_b1[3] ;
input \reg_dr_c1[3] ;
input \reg_dr_d1[3] ;
input \reg_dr_a1[2] ;
input \reg_dr_b1[2] ;
input \reg_dr_c1[2] ;
input \reg_dr_d1[2] ;
input \reg_dr_a1[1] ;
input \reg_dr_b1[1] ;
input \reg_dr_c1[1] ;
input \reg_dr_d1[1] ;
input \reg_dr_a1[0] ;
input \reg_dr_b1[0] ;
input \reg_dr_c1[0] ;
input \reg_dr_d1[0] ;
input \ff_active[1] ;
output n3_35_114;
output n3_37_120;
output n3_39_122;
output n3_41_126;
output n3_43_132;
output n3_45_136;
output n3_47_138;
output n3_49_144;
wire n1_17_250;
wire n2_17_251;
wire n1_19_252;
wire n2_19_253;
wire n1_21_254;
wire n2_21_255;
wire n1_23_256;
wire n2_23_257;
wire n1_25_258;
wire n2_25_259;
wire n1_27_260;
wire n2_27_261;
wire n1_29_262;
wire n2_29_263;
wire n1_31_264;
wire n2_31_265;
wire n3_35_114;
wire n3_37_120;
wire n3_39_122;
wire n3_41_126;
wire n3_43_132;
wire n3_45_136;
wire n3_47_138;
wire n3_49_144;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins14381 (
.I0(\reg_dr_a1[7] ),
.I1(\reg_dr_b1[7] ),
.S0(\ff_active[0] ),
.O(n1_17_250) 
);
MUX2_LUT5 n2_ins14382 (
.I0(\reg_dr_c1[7] ),
.I1(\reg_dr_d1[7] ),
.S0(\ff_active[0] ),
.O(n2_17_251) 
);
MUX2_LUT5 n1_ins14384 (
.I0(\reg_dr_a1[6] ),
.I1(\reg_dr_b1[6] ),
.S0(\ff_active[0] ),
.O(n1_19_252) 
);
MUX2_LUT5 n2_ins14385 (
.I0(\reg_dr_c1[6] ),
.I1(\reg_dr_d1[6] ),
.S0(\ff_active[0] ),
.O(n2_19_253) 
);
MUX2_LUT5 n1_ins14387 (
.I0(\reg_dr_a1[5] ),
.I1(\reg_dr_b1[5] ),
.S0(\ff_active[0] ),
.O(n1_21_254) 
);
MUX2_LUT5 n2_ins14388 (
.I0(\reg_dr_c1[5] ),
.I1(\reg_dr_d1[5] ),
.S0(\ff_active[0] ),
.O(n2_21_255) 
);
MUX2_LUT5 n1_ins14390 (
.I0(\reg_dr_a1[4] ),
.I1(\reg_dr_b1[4] ),
.S0(\ff_active[0] ),
.O(n1_23_256) 
);
MUX2_LUT5 n2_ins14391 (
.I0(\reg_dr_c1[4] ),
.I1(\reg_dr_d1[4] ),
.S0(\ff_active[0] ),
.O(n2_23_257) 
);
MUX2_LUT5 n1_ins14393 (
.I0(\reg_dr_a1[3] ),
.I1(\reg_dr_b1[3] ),
.S0(\ff_active[0] ),
.O(n1_25_258) 
);
MUX2_LUT5 n2_ins14394 (
.I0(\reg_dr_c1[3] ),
.I1(\reg_dr_d1[3] ),
.S0(\ff_active[0] ),
.O(n2_25_259) 
);
MUX2_LUT5 n1_ins14396 (
.I0(\reg_dr_a1[2] ),
.I1(\reg_dr_b1[2] ),
.S0(\ff_active[0] ),
.O(n1_27_260) 
);
MUX2_LUT5 n2_ins14397 (
.I0(\reg_dr_c1[2] ),
.I1(\reg_dr_d1[2] ),
.S0(\ff_active[0] ),
.O(n2_27_261) 
);
MUX2_LUT5 n1_ins14399 (
.I0(\reg_dr_a1[1] ),
.I1(\reg_dr_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_29_262) 
);
MUX2_LUT5 n2_ins14400 (
.I0(\reg_dr_c1[1] ),
.I1(\reg_dr_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_29_263) 
);
MUX2_LUT5 n1_ins14402 (
.I0(\reg_dr_a1[0] ),
.I1(\reg_dr_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_31_264) 
);
MUX2_LUT5 n2_ins14403 (
.I0(\reg_dr_c1[0] ),
.I1(\reg_dr_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_31_265) 
);
MUX2_LUT6 n3_ins14622 (
.I0(n1_17_250),
.I1(n2_17_251),
.S0(\ff_active[1] ),
.O(n3_35_114) 
);
MUX2_LUT6 n3_ins14623 (
.I0(n1_19_252),
.I1(n2_19_253),
.S0(\ff_active[1] ),
.O(n3_37_120) 
);
MUX2_LUT6 n3_ins14624 (
.I0(n1_21_254),
.I1(n2_21_255),
.S0(\ff_active[1] ),
.O(n3_39_122) 
);
MUX2_LUT6 n3_ins14625 (
.I0(n1_23_256),
.I1(n2_23_257),
.S0(\ff_active[1] ),
.O(n3_41_126) 
);
MUX2_LUT6 n3_ins14626 (
.I0(n1_25_258),
.I1(n2_25_259),
.S0(\ff_active[1] ),
.O(n3_43_132) 
);
MUX2_LUT6 n3_ins14627 (
.I0(n1_27_260),
.I1(n2_27_261),
.S0(\ff_active[1] ),
.O(n3_45_136) 
);
MUX2_LUT6 n3_ins14628 (
.I0(n1_29_262),
.I1(n2_29_263),
.S0(\ff_active[1] ),
.O(n3_47_138) 
);
MUX2_LUT6 n3_ins14629 (
.I0(n1_31_264),
.I1(n2_31_265),
.S0(\ff_active[1] ),
.O(n3_49_144) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sr_selector  (\reg_sr_a1[7] ,\reg_sr_b1[7] ,\ff_active[0] ,\reg_sr_c1[7] ,\reg_sr_d1[7] ,\reg_sr_a1[6] ,\reg_sr_b1[6] ,\reg_sr_c1[6] ,\reg_sr_d1[6] ,\reg_sr_a1[5] ,\reg_sr_b1[5] ,\reg_sr_c1[5] ,\reg_sr_d1[5] ,\reg_sr_a1[4] ,\reg_sr_b1[4] ,\reg_sr_c1[4] ,\reg_sr_d1[4] ,\reg_sr_a1[3] ,\reg_sr_b1[3] ,\reg_sr_c1[3] ,\reg_sr_d1[3] ,\reg_sr_a1[2] ,\reg_sr_b1[2] ,\reg_sr_c1[2] ,\reg_sr_d1[2] ,\reg_sr_a1[1] ,\reg_sr_b1[1] ,\reg_sr_c1[1] ,\reg_sr_d1[1] ,\reg_sr_a1[0] ,\reg_sr_b1[0] ,\reg_sr_c1[0] ,\reg_sr_d1[0] ,\ff_active[1] ,n3_35_116,n3_37_118,n3_39_124,n3_41_128,n3_43_130,n3_45_134,n3_47_140,n3_49_142);
input \reg_sr_a1[7] ;
input \reg_sr_b1[7] ;
input \ff_active[0] ;
input \reg_sr_c1[7] ;
input \reg_sr_d1[7] ;
input \reg_sr_a1[6] ;
input \reg_sr_b1[6] ;
input \reg_sr_c1[6] ;
input \reg_sr_d1[6] ;
input \reg_sr_a1[5] ;
input \reg_sr_b1[5] ;
input \reg_sr_c1[5] ;
input \reg_sr_d1[5] ;
input \reg_sr_a1[4] ;
input \reg_sr_b1[4] ;
input \reg_sr_c1[4] ;
input \reg_sr_d1[4] ;
input \reg_sr_a1[3] ;
input \reg_sr_b1[3] ;
input \reg_sr_c1[3] ;
input \reg_sr_d1[3] ;
input \reg_sr_a1[2] ;
input \reg_sr_b1[2] ;
input \reg_sr_c1[2] ;
input \reg_sr_d1[2] ;
input \reg_sr_a1[1] ;
input \reg_sr_b1[1] ;
input \reg_sr_c1[1] ;
input \reg_sr_d1[1] ;
input \reg_sr_a1[0] ;
input \reg_sr_b1[0] ;
input \reg_sr_c1[0] ;
input \reg_sr_d1[0] ;
input \ff_active[1] ;
output n3_35_116;
output n3_37_118;
output n3_39_124;
output n3_41_128;
output n3_43_130;
output n3_45_134;
output n3_47_140;
output n3_49_142;
wire n1_17_266;
wire n2_17_267;
wire n1_19_268;
wire n2_19_269;
wire n1_21_270;
wire n2_21_271;
wire n1_23_272;
wire n2_23_273;
wire n1_25_274;
wire n2_25_275;
wire n1_27_276;
wire n2_27_277;
wire n1_29_278;
wire n2_29_279;
wire n1_31_280;
wire n2_31_281;
wire n3_35_116;
wire n3_37_118;
wire n3_39_124;
wire n3_41_128;
wire n3_43_130;
wire n3_45_134;
wire n3_47_140;
wire n3_49_142;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins14405 (
.I0(\reg_sr_a1[7] ),
.I1(\reg_sr_b1[7] ),
.S0(\ff_active[0] ),
.O(n1_17_266) 
);
MUX2_LUT5 n2_ins14406 (
.I0(\reg_sr_c1[7] ),
.I1(\reg_sr_d1[7] ),
.S0(\ff_active[0] ),
.O(n2_17_267) 
);
MUX2_LUT5 n1_ins14408 (
.I0(\reg_sr_a1[6] ),
.I1(\reg_sr_b1[6] ),
.S0(\ff_active[0] ),
.O(n1_19_268) 
);
MUX2_LUT5 n2_ins14409 (
.I0(\reg_sr_c1[6] ),
.I1(\reg_sr_d1[6] ),
.S0(\ff_active[0] ),
.O(n2_19_269) 
);
MUX2_LUT5 n1_ins14411 (
.I0(\reg_sr_a1[5] ),
.I1(\reg_sr_b1[5] ),
.S0(\ff_active[0] ),
.O(n1_21_270) 
);
MUX2_LUT5 n2_ins14412 (
.I0(\reg_sr_c1[5] ),
.I1(\reg_sr_d1[5] ),
.S0(\ff_active[0] ),
.O(n2_21_271) 
);
MUX2_LUT5 n1_ins14414 (
.I0(\reg_sr_a1[4] ),
.I1(\reg_sr_b1[4] ),
.S0(\ff_active[0] ),
.O(n1_23_272) 
);
MUX2_LUT5 n2_ins14415 (
.I0(\reg_sr_c1[4] ),
.I1(\reg_sr_d1[4] ),
.S0(\ff_active[0] ),
.O(n2_23_273) 
);
MUX2_LUT5 n1_ins14417 (
.I0(\reg_sr_a1[3] ),
.I1(\reg_sr_b1[3] ),
.S0(\ff_active[0] ),
.O(n1_25_274) 
);
MUX2_LUT5 n2_ins14418 (
.I0(\reg_sr_c1[3] ),
.I1(\reg_sr_d1[3] ),
.S0(\ff_active[0] ),
.O(n2_25_275) 
);
MUX2_LUT5 n1_ins14420 (
.I0(\reg_sr_a1[2] ),
.I1(\reg_sr_b1[2] ),
.S0(\ff_active[0] ),
.O(n1_27_276) 
);
MUX2_LUT5 n2_ins14421 (
.I0(\reg_sr_c1[2] ),
.I1(\reg_sr_d1[2] ),
.S0(\ff_active[0] ),
.O(n2_27_277) 
);
MUX2_LUT5 n1_ins14423 (
.I0(\reg_sr_a1[1] ),
.I1(\reg_sr_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_29_278) 
);
MUX2_LUT5 n2_ins14424 (
.I0(\reg_sr_c1[1] ),
.I1(\reg_sr_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_29_279) 
);
MUX2_LUT5 n1_ins14426 (
.I0(\reg_sr_a1[0] ),
.I1(\reg_sr_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_31_280) 
);
MUX2_LUT5 n2_ins14427 (
.I0(\reg_sr_c1[0] ),
.I1(\reg_sr_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_31_281) 
);
MUX2_LUT6 n3_ins14630 (
.I0(n1_17_266),
.I1(n2_17_267),
.S0(\ff_active[1] ),
.O(n3_35_116) 
);
MUX2_LUT6 n3_ins14631 (
.I0(n1_19_268),
.I1(n2_19_269),
.S0(\ff_active[1] ),
.O(n3_37_118) 
);
MUX2_LUT6 n3_ins14632 (
.I0(n1_21_270),
.I1(n2_21_271),
.S0(\ff_active[1] ),
.O(n3_39_124) 
);
MUX2_LUT6 n3_ins14633 (
.I0(n1_23_272),
.I1(n2_23_273),
.S0(\ff_active[1] ),
.O(n3_41_128) 
);
MUX2_LUT6 n3_ins14634 (
.I0(n1_25_274),
.I1(n2_25_275),
.S0(\ff_active[1] ),
.O(n3_43_130) 
);
MUX2_LUT6 n3_ins14635 (
.I0(n1_27_276),
.I1(n2_27_277),
.S0(\ff_active[1] ),
.O(n3_45_134) 
);
MUX2_LUT6 n3_ins14636 (
.I0(n1_29_278),
.I1(n2_29_279),
.S0(\ff_active[1] ),
.O(n3_47_140) 
);
MUX2_LUT6 n3_ins14637 (
.I0(n1_31_280),
.I1(n2_31_281),
.S0(\ff_active[1] ),
.O(n3_49_142) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_rr_selector  (\reg_rr_a1[7] ,\reg_rr_b1[7] ,\ff_active[0] ,\reg_rr_c1[7] ,\reg_rr_d1[7] ,\reg_rr_a1[6] ,\reg_rr_b1[6] ,\reg_rr_c1[6] ,\reg_rr_d1[6] ,\reg_rr_a1[5] ,\reg_rr_b1[5] ,\reg_rr_c1[5] ,\reg_rr_d1[5] ,\reg_rr_a1[4] ,\reg_rr_b1[4] ,\reg_rr_c1[4] ,\reg_rr_d1[4] ,\reg_rr_a1[3] ,\reg_rr_b1[3] ,\reg_rr_c1[3] ,\reg_rr_d1[3] ,\reg_rr_a1[2] ,\reg_rr_b1[2] ,\reg_rr_c1[2] ,\reg_rr_d1[2] ,\reg_rr_a1[1] ,\reg_rr_b1[1] ,\reg_rr_c1[1] ,\reg_rr_d1[1] ,\reg_rr_a1[0] ,\reg_rr_b1[0] ,\reg_rr_c1[0] ,\reg_rr_d1[0] ,\ff_active[1] ,n3_35_115,n3_37_119,n3_39_123,n3_41_127,n3_43_131,n3_45_135,n3_47_139,n3_49_143);
input \reg_rr_a1[7] ;
input \reg_rr_b1[7] ;
input \ff_active[0] ;
input \reg_rr_c1[7] ;
input \reg_rr_d1[7] ;
input \reg_rr_a1[6] ;
input \reg_rr_b1[6] ;
input \reg_rr_c1[6] ;
input \reg_rr_d1[6] ;
input \reg_rr_a1[5] ;
input \reg_rr_b1[5] ;
input \reg_rr_c1[5] ;
input \reg_rr_d1[5] ;
input \reg_rr_a1[4] ;
input \reg_rr_b1[4] ;
input \reg_rr_c1[4] ;
input \reg_rr_d1[4] ;
input \reg_rr_a1[3] ;
input \reg_rr_b1[3] ;
input \reg_rr_c1[3] ;
input \reg_rr_d1[3] ;
input \reg_rr_a1[2] ;
input \reg_rr_b1[2] ;
input \reg_rr_c1[2] ;
input \reg_rr_d1[2] ;
input \reg_rr_a1[1] ;
input \reg_rr_b1[1] ;
input \reg_rr_c1[1] ;
input \reg_rr_d1[1] ;
input \reg_rr_a1[0] ;
input \reg_rr_b1[0] ;
input \reg_rr_c1[0] ;
input \reg_rr_d1[0] ;
input \ff_active[1] ;
output n3_35_115;
output n3_37_119;
output n3_39_123;
output n3_41_127;
output n3_43_131;
output n3_45_135;
output n3_47_139;
output n3_49_143;
wire n1_17_282;
wire n2_17_283;
wire n1_19_284;
wire n2_19_285;
wire n1_21_286;
wire n2_21_287;
wire n1_23_288;
wire n2_23_289;
wire n1_25_290;
wire n2_25_291;
wire n1_27_292;
wire n2_27_293;
wire n1_29_294;
wire n2_29_295;
wire n1_31_296;
wire n2_31_297;
wire n3_35_115;
wire n3_37_119;
wire n3_39_123;
wire n3_41_127;
wire n3_43_131;
wire n3_45_135;
wire n3_47_139;
wire n3_49_143;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins14429 (
.I0(\reg_rr_a1[7] ),
.I1(\reg_rr_b1[7] ),
.S0(\ff_active[0] ),
.O(n1_17_282) 
);
MUX2_LUT5 n2_ins14430 (
.I0(\reg_rr_c1[7] ),
.I1(\reg_rr_d1[7] ),
.S0(\ff_active[0] ),
.O(n2_17_283) 
);
MUX2_LUT5 n1_ins14432 (
.I0(\reg_rr_a1[6] ),
.I1(\reg_rr_b1[6] ),
.S0(\ff_active[0] ),
.O(n1_19_284) 
);
MUX2_LUT5 n2_ins14433 (
.I0(\reg_rr_c1[6] ),
.I1(\reg_rr_d1[6] ),
.S0(\ff_active[0] ),
.O(n2_19_285) 
);
MUX2_LUT5 n1_ins14435 (
.I0(\reg_rr_a1[5] ),
.I1(\reg_rr_b1[5] ),
.S0(\ff_active[0] ),
.O(n1_21_286) 
);
MUX2_LUT5 n2_ins14436 (
.I0(\reg_rr_c1[5] ),
.I1(\reg_rr_d1[5] ),
.S0(\ff_active[0] ),
.O(n2_21_287) 
);
MUX2_LUT5 n1_ins14438 (
.I0(\reg_rr_a1[4] ),
.I1(\reg_rr_b1[4] ),
.S0(\ff_active[0] ),
.O(n1_23_288) 
);
MUX2_LUT5 n2_ins14439 (
.I0(\reg_rr_c1[4] ),
.I1(\reg_rr_d1[4] ),
.S0(\ff_active[0] ),
.O(n2_23_289) 
);
MUX2_LUT5 n1_ins14441 (
.I0(\reg_rr_a1[3] ),
.I1(\reg_rr_b1[3] ),
.S0(\ff_active[0] ),
.O(n1_25_290) 
);
MUX2_LUT5 n2_ins14442 (
.I0(\reg_rr_c1[3] ),
.I1(\reg_rr_d1[3] ),
.S0(\ff_active[0] ),
.O(n2_25_291) 
);
MUX2_LUT5 n1_ins14444 (
.I0(\reg_rr_a1[2] ),
.I1(\reg_rr_b1[2] ),
.S0(\ff_active[0] ),
.O(n1_27_292) 
);
MUX2_LUT5 n2_ins14445 (
.I0(\reg_rr_c1[2] ),
.I1(\reg_rr_d1[2] ),
.S0(\ff_active[0] ),
.O(n2_27_293) 
);
MUX2_LUT5 n1_ins14447 (
.I0(\reg_rr_a1[1] ),
.I1(\reg_rr_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_29_294) 
);
MUX2_LUT5 n2_ins14448 (
.I0(\reg_rr_c1[1] ),
.I1(\reg_rr_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_29_295) 
);
MUX2_LUT5 n1_ins14450 (
.I0(\reg_rr_a1[0] ),
.I1(\reg_rr_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_31_296) 
);
MUX2_LUT5 n2_ins14451 (
.I0(\reg_rr_c1[0] ),
.I1(\reg_rr_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_31_297) 
);
MUX2_LUT6 n3_ins14638 (
.I0(n1_17_282),
.I1(n2_17_283),
.S0(\ff_active[1] ),
.O(n3_35_115) 
);
MUX2_LUT6 n3_ins14639 (
.I0(n1_19_284),
.I1(n2_19_285),
.S0(\ff_active[1] ),
.O(n3_37_119) 
);
MUX2_LUT6 n3_ins14640 (
.I0(n1_21_286),
.I1(n2_21_287),
.S0(\ff_active[1] ),
.O(n3_39_123) 
);
MUX2_LUT6 n3_ins14641 (
.I0(n1_23_288),
.I1(n2_23_289),
.S0(\ff_active[1] ),
.O(n3_41_127) 
);
MUX2_LUT6 n3_ins14642 (
.I0(n1_25_290),
.I1(n2_25_291),
.S0(\ff_active[1] ),
.O(n3_43_131) 
);
MUX2_LUT6 n3_ins14643 (
.I0(n1_27_292),
.I1(n2_27_293),
.S0(\ff_active[1] ),
.O(n3_45_135) 
);
MUX2_LUT6 n3_ins14644 (
.I0(n1_29_294),
.I1(n2_29_295),
.S0(\ff_active[1] ),
.O(n3_47_139) 
);
MUX2_LUT6 n3_ins14645 (
.I0(n1_31_296),
.I1(n2_31_297),
.S0(\ff_active[1] ),
.O(n3_49_143) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector  (\reg_sl_a1[6] ,\reg_sl_b1[6] ,\ff_active[0] ,\reg_sl_c1[6] ,\reg_sl_d1[6] ,\reg_sl_a1[5] ,\reg_sl_b1[5] ,\reg_sl_c1[5] ,\reg_sl_d1[5] ,\reg_sl_a1[4] ,\reg_sl_b1[4] ,\reg_sl_c1[4] ,\reg_sl_d1[4] ,\reg_sl_a1[3] ,\reg_sl_b1[3] ,\reg_sl_c1[3] ,\reg_sl_d1[3] ,\reg_sl_a1[2] ,\reg_sl_b1[2] ,\reg_sl_c1[2] ,\reg_sl_d1[2] ,\reg_sl_a1[1] ,\reg_sl_b1[1] ,\reg_sl_c1[1] ,\reg_sl_d1[1] ,\reg_sl_a1[0] ,\reg_sl_b1[0] ,\reg_sl_c1[0] ,\reg_sl_d1[0] ,\ff_active[1] ,n3_31_152,n3_33_146,n3_35_148,n3_37_149,n3_39_147,n3_41_151,n3_43_150);
input \reg_sl_a1[6] ;
input \reg_sl_b1[6] ;
input \ff_active[0] ;
input \reg_sl_c1[6] ;
input \reg_sl_d1[6] ;
input \reg_sl_a1[5] ;
input \reg_sl_b1[5] ;
input \reg_sl_c1[5] ;
input \reg_sl_d1[5] ;
input \reg_sl_a1[4] ;
input \reg_sl_b1[4] ;
input \reg_sl_c1[4] ;
input \reg_sl_d1[4] ;
input \reg_sl_a1[3] ;
input \reg_sl_b1[3] ;
input \reg_sl_c1[3] ;
input \reg_sl_d1[3] ;
input \reg_sl_a1[2] ;
input \reg_sl_b1[2] ;
input \reg_sl_c1[2] ;
input \reg_sl_d1[2] ;
input \reg_sl_a1[1] ;
input \reg_sl_b1[1] ;
input \reg_sl_c1[1] ;
input \reg_sl_d1[1] ;
input \reg_sl_a1[0] ;
input \reg_sl_b1[0] ;
input \reg_sl_c1[0] ;
input \reg_sl_d1[0] ;
input \ff_active[1] ;
output n3_31_152;
output n3_33_146;
output n3_35_148;
output n3_37_149;
output n3_39_147;
output n3_41_151;
output n3_43_150;
wire n1_15_298;
wire n2_15_299;
wire n1_17_300;
wire n2_17_301;
wire n1_19_302;
wire n2_19_303;
wire n1_21_304;
wire n2_21_305;
wire n1_23_306;
wire n2_23_307;
wire n1_25_308;
wire n2_25_309;
wire n1_27_310;
wire n2_27_311;
wire n3_31_152;
wire n3_33_146;
wire n3_35_148;
wire n3_37_149;
wire n3_39_147;
wire n3_41_151;
wire n3_43_150;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins14453 (
.I0(\reg_sl_a1[6] ),
.I1(\reg_sl_b1[6] ),
.S0(\ff_active[0] ),
.O(n1_15_298) 
);
MUX2_LUT5 n2_ins14454 (
.I0(\reg_sl_c1[6] ),
.I1(\reg_sl_d1[6] ),
.S0(\ff_active[0] ),
.O(n2_15_299) 
);
MUX2_LUT5 n1_ins14456 (
.I0(\reg_sl_a1[5] ),
.I1(\reg_sl_b1[5] ),
.S0(\ff_active[0] ),
.O(n1_17_300) 
);
MUX2_LUT5 n2_ins14457 (
.I0(\reg_sl_c1[5] ),
.I1(\reg_sl_d1[5] ),
.S0(\ff_active[0] ),
.O(n2_17_301) 
);
MUX2_LUT5 n1_ins14459 (
.I0(\reg_sl_a1[4] ),
.I1(\reg_sl_b1[4] ),
.S0(\ff_active[0] ),
.O(n1_19_302) 
);
MUX2_LUT5 n2_ins14460 (
.I0(\reg_sl_c1[4] ),
.I1(\reg_sl_d1[4] ),
.S0(\ff_active[0] ),
.O(n2_19_303) 
);
MUX2_LUT5 n1_ins14462 (
.I0(\reg_sl_a1[3] ),
.I1(\reg_sl_b1[3] ),
.S0(\ff_active[0] ),
.O(n1_21_304) 
);
MUX2_LUT5 n2_ins14463 (
.I0(\reg_sl_c1[3] ),
.I1(\reg_sl_d1[3] ),
.S0(\ff_active[0] ),
.O(n2_21_305) 
);
MUX2_LUT5 n1_ins14465 (
.I0(\reg_sl_a1[2] ),
.I1(\reg_sl_b1[2] ),
.S0(\ff_active[0] ),
.O(n1_23_306) 
);
MUX2_LUT5 n2_ins14466 (
.I0(\reg_sl_c1[2] ),
.I1(\reg_sl_d1[2] ),
.S0(\ff_active[0] ),
.O(n2_23_307) 
);
MUX2_LUT5 n1_ins14468 (
.I0(\reg_sl_a1[1] ),
.I1(\reg_sl_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_25_308) 
);
MUX2_LUT5 n2_ins14469 (
.I0(\reg_sl_c1[1] ),
.I1(\reg_sl_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_25_309) 
);
MUX2_LUT5 n1_ins14471 (
.I0(\reg_sl_a1[0] ),
.I1(\reg_sl_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_27_310) 
);
MUX2_LUT5 n2_ins14472 (
.I0(\reg_sl_c1[0] ),
.I1(\reg_sl_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_27_311) 
);
MUX2_LUT6 n3_ins14646 (
.I0(n1_15_298),
.I1(n2_15_299),
.S0(\ff_active[1] ),
.O(n3_31_152) 
);
MUX2_LUT6 n3_ins14647 (
.I0(n1_17_300),
.I1(n2_17_301),
.S0(\ff_active[1] ),
.O(n3_33_146) 
);
MUX2_LUT6 n3_ins14648 (
.I0(n1_19_302),
.I1(n2_19_303),
.S0(\ff_active[1] ),
.O(n3_35_148) 
);
MUX2_LUT6 n3_ins14649 (
.I0(n1_21_304),
.I1(n2_21_305),
.S0(\ff_active[1] ),
.O(n3_37_149) 
);
MUX2_LUT6 n3_ins14650 (
.I0(n1_23_306),
.I1(n2_23_307),
.S0(\ff_active[1] ),
.O(n3_39_147) 
);
MUX2_LUT6 n3_ins14651 (
.I0(n1_25_308),
.I1(n2_25_309),
.S0(\ff_active[1] ),
.O(n3_41_151) 
);
MUX2_LUT6 n3_ins14652 (
.I0(n1_27_310),
.I1(n2_27_311),
.S0(\ff_active[1] ),
.O(n3_43_150) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_state_selector  (\ff_active[1] ,\ff_state_a[2]_3 ,\ff_state_b[2]_3 ,\ff_active[0] ,\ff_state_c[2]_3 ,\ff_state_d[2]_3 ,\ff_state_a[1]_3 ,\ff_state_b[1]_3 ,\ff_state_c[1]_3 ,\ff_state_d[1]_3 ,\ff_state_a[0]_3 ,\ff_state_b[0]_3 ,\ff_state_c[0]_3 ,\ff_state_d[0]_3 ,n3_9,n3_11_106,n3_13_105);
input \ff_active[1] ;
input \ff_state_a[2]_3 ;
input \ff_state_b[2]_3 ;
input \ff_active[0] ;
input \ff_state_c[2]_3 ;
input \ff_state_d[2]_3 ;
input \ff_state_a[1]_3 ;
input \ff_state_b[1]_3 ;
input \ff_state_c[1]_3 ;
input \ff_state_d[1]_3 ;
input \ff_state_a[0]_3 ;
input \ff_state_b[0]_3 ;
input \ff_state_c[0]_3 ;
input \ff_state_d[0]_3 ;
output n3_9;
output n3_11_106;
output n3_13_105;
wire n3_9;
wire n3_11_106;
wire n3_13_105;
wire n1_7_312;
wire n2_7_313;
wire n1_9_314;
wire n2_9_315;
wire n1_11_316;
wire n2_11_317;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14473 (
.I0(n1_7_312),
.I1(n2_7_313),
.S0(\ff_active[1] ),
.O(n3_9) 
);
MUX2_LUT5 n3_ins14474 (
.I0(n1_9_314),
.I1(n2_9_315),
.S0(\ff_active[1] ),
.O(n3_11_106) 
);
MUX2_LUT5 n3_ins14475 (
.I0(n1_11_316),
.I1(n2_11_317),
.S0(\ff_active[1] ),
.O(n3_13_105) 
);
LUT3 n1_ins14885 (
.I0(\ff_state_a[2]_3 ),
.I1(\ff_state_b[2]_3 ),
.I2(\ff_active[0] ),
.F(n1_7_312) 
);
defparam n1_ins14885.INIT=8'hCA;
LUT3 n2_ins14886 (
.I0(\ff_state_c[2]_3 ),
.I1(\ff_state_d[2]_3 ),
.I2(\ff_active[0] ),
.F(n2_7_313) 
);
defparam n2_ins14886.INIT=8'hCA;
LUT3 n1_ins14887 (
.I0(\ff_state_a[1]_3 ),
.I1(\ff_state_b[1]_3 ),
.I2(\ff_active[0] ),
.F(n1_9_314) 
);
defparam n1_ins14887.INIT=8'hCA;
LUT3 n2_ins14888 (
.I0(\ff_state_c[1]_3 ),
.I1(\ff_state_d[1]_3 ),
.I2(\ff_active[0] ),
.F(n2_9_315) 
);
defparam n2_ins14888.INIT=8'hCA;
LUT3 n1_ins14889 (
.I0(\ff_state_a[0]_3 ),
.I1(\ff_state_b[0]_3 ),
.I2(\ff_active[0] ),
.F(n1_11_316) 
);
defparam n1_ins14889.INIT=8'hCA;
LUT3 n2_ins14890 (
.I0(\ff_state_c[0]_3 ),
.I1(\ff_state_d[0]_3 ),
.I2(\ff_active[0] ),
.F(n2_11_317) 
);
defparam n2_ins14890.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_counter_selector  (\ff_active[1] ,\ff_counter_a[15]_3 ,\ff_counter_b[15]_3 ,\ff_active[0] ,\ff_counter_c[15]_3 ,\ff_counter_d[15]_3 ,\ff_counter_a[14]_3 ,\ff_counter_b[14]_3 ,\ff_counter_c[14]_3 ,\ff_counter_d[14]_3 ,\ff_counter_a[13]_3 ,\ff_counter_b[13]_3 ,\ff_counter_c[13]_3 ,\ff_counter_d[13]_3 ,\ff_counter_a[12]_3 ,\ff_counter_b[12]_3 ,\ff_counter_c[12]_3 ,\ff_counter_d[12]_3 ,\ff_counter_a[11]_3 ,\ff_counter_b[11]_3 ,\ff_counter_c[11]_3 ,\ff_counter_d[11]_3 ,\ff_counter_a[10]_3 ,\ff_counter_b[10]_3 ,\ff_counter_c[10]_3 ,\ff_counter_d[10]_3 ,\ff_counter_a[9]_3 ,\ff_counter_b[9]_3 ,\ff_counter_c[9]_3 ,\ff_counter_d[9]_3 ,\ff_counter_a[8]_3 ,\ff_counter_b[8]_3 ,\ff_counter_c[8]_3 ,\ff_counter_d[8]_3 ,\ff_counter_a[7]_3 ,\ff_counter_b[7]_3 ,\ff_counter_c[7]_3 ,\ff_counter_d[7]_3 ,\ff_counter_a[6]_3 ,\ff_counter_b[6]_3 ,\ff_counter_c[6]_3 ,\ff_counter_d[6]_3 ,\ff_counter_a[5]_3 ,\ff_counter_b[5]_3 ,\ff_counter_c[5]_3 ,\ff_counter_d[5]_3 ,\ff_counter_a[4]_3 ,\ff_counter_b[4]_3 ,\ff_counter_c[4]_3 ,\ff_counter_d[4]_3 ,\ff_counter_a[3]_3 ,\ff_counter_b[3]_3 ,\ff_counter_c[3]_3 ,\ff_counter_d[3]_3 ,\ff_counter_a[2]_3 ,\ff_counter_b[2]_3 ,\ff_counter_c[2]_3 ,\ff_counter_d[2]_3 ,\ff_counter_a[1]_3 ,\ff_counter_b[1]_3 ,\ff_counter_c[1]_3 ,\ff_counter_d[1]_3 ,\ff_counter_a[0]_3 ,\ff_counter_b[0]_3 ,\ff_counter_c[0]_3 ,\ff_counter_d[0]_3 ,n3_35_98,n3_37_97,n3_39_99,n3_41_100,n3_43_101,n3_45_102,n3_47_103,n3_49_104,n3_51_113,n3_53_112,n3_55_111,n3_57_110,n3_59_109,n3_61_108,n3_63_107,n3_65_96);
input \ff_active[1] ;
input \ff_counter_a[15]_3 ;
input \ff_counter_b[15]_3 ;
input \ff_active[0] ;
input \ff_counter_c[15]_3 ;
input \ff_counter_d[15]_3 ;
input \ff_counter_a[14]_3 ;
input \ff_counter_b[14]_3 ;
input \ff_counter_c[14]_3 ;
input \ff_counter_d[14]_3 ;
input \ff_counter_a[13]_3 ;
input \ff_counter_b[13]_3 ;
input \ff_counter_c[13]_3 ;
input \ff_counter_d[13]_3 ;
input \ff_counter_a[12]_3 ;
input \ff_counter_b[12]_3 ;
input \ff_counter_c[12]_3 ;
input \ff_counter_d[12]_3 ;
input \ff_counter_a[11]_3 ;
input \ff_counter_b[11]_3 ;
input \ff_counter_c[11]_3 ;
input \ff_counter_d[11]_3 ;
input \ff_counter_a[10]_3 ;
input \ff_counter_b[10]_3 ;
input \ff_counter_c[10]_3 ;
input \ff_counter_d[10]_3 ;
input \ff_counter_a[9]_3 ;
input \ff_counter_b[9]_3 ;
input \ff_counter_c[9]_3 ;
input \ff_counter_d[9]_3 ;
input \ff_counter_a[8]_3 ;
input \ff_counter_b[8]_3 ;
input \ff_counter_c[8]_3 ;
input \ff_counter_d[8]_3 ;
input \ff_counter_a[7]_3 ;
input \ff_counter_b[7]_3 ;
input \ff_counter_c[7]_3 ;
input \ff_counter_d[7]_3 ;
input \ff_counter_a[6]_3 ;
input \ff_counter_b[6]_3 ;
input \ff_counter_c[6]_3 ;
input \ff_counter_d[6]_3 ;
input \ff_counter_a[5]_3 ;
input \ff_counter_b[5]_3 ;
input \ff_counter_c[5]_3 ;
input \ff_counter_d[5]_3 ;
input \ff_counter_a[4]_3 ;
input \ff_counter_b[4]_3 ;
input \ff_counter_c[4]_3 ;
input \ff_counter_d[4]_3 ;
input \ff_counter_a[3]_3 ;
input \ff_counter_b[3]_3 ;
input \ff_counter_c[3]_3 ;
input \ff_counter_d[3]_3 ;
input \ff_counter_a[2]_3 ;
input \ff_counter_b[2]_3 ;
input \ff_counter_c[2]_3 ;
input \ff_counter_d[2]_3 ;
input \ff_counter_a[1]_3 ;
input \ff_counter_b[1]_3 ;
input \ff_counter_c[1]_3 ;
input \ff_counter_d[1]_3 ;
input \ff_counter_a[0]_3 ;
input \ff_counter_b[0]_3 ;
input \ff_counter_c[0]_3 ;
input \ff_counter_d[0]_3 ;
output n3_35_98;
output n3_37_97;
output n3_39_99;
output n3_41_100;
output n3_43_101;
output n3_45_102;
output n3_47_103;
output n3_49_104;
output n3_51_113;
output n3_53_112;
output n3_55_111;
output n3_57_110;
output n3_59_109;
output n3_61_108;
output n3_63_107;
output n3_65_96;
wire n3_35_98;
wire n3_37_97;
wire n3_39_99;
wire n3_41_100;
wire n3_43_101;
wire n3_45_102;
wire n3_47_103;
wire n3_49_104;
wire n3_51_113;
wire n3_53_112;
wire n3_55_111;
wire n3_57_110;
wire n3_59_109;
wire n3_61_108;
wire n3_63_107;
wire n3_65_96;
wire n1_33_318;
wire n2_33_319;
wire n1_35_320;
wire n2_35_321;
wire n1_37_322;
wire n2_37_323;
wire n1_39_324;
wire n2_39_325;
wire n1_41_326;
wire n2_41_327;
wire n1_43_328;
wire n2_43_329;
wire n1_45_330;
wire n2_45_331;
wire n1_47_332;
wire n2_47_333;
wire n1_49_334;
wire n2_49_335;
wire n1_51_336;
wire n2_51_337;
wire n1_53_338;
wire n2_53_339;
wire n1_55_340;
wire n2_55_341;
wire n1_57_342;
wire n2_57_343;
wire n1_59_344;
wire n2_59_345;
wire n1_61_346;
wire n2_61_347;
wire n1_63_348;
wire n2_63_349;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14476 (
.I0(n1_33_318),
.I1(n2_33_319),
.S0(\ff_active[1] ),
.O(n3_35_98) 
);
MUX2_LUT5 n3_ins14477 (
.I0(n1_35_320),
.I1(n2_35_321),
.S0(\ff_active[1] ),
.O(n3_37_97) 
);
MUX2_LUT5 n3_ins14478 (
.I0(n1_37_322),
.I1(n2_37_323),
.S0(\ff_active[1] ),
.O(n3_39_99) 
);
MUX2_LUT5 n3_ins14479 (
.I0(n1_39_324),
.I1(n2_39_325),
.S0(\ff_active[1] ),
.O(n3_41_100) 
);
MUX2_LUT5 n3_ins14480 (
.I0(n1_41_326),
.I1(n2_41_327),
.S0(\ff_active[1] ),
.O(n3_43_101) 
);
MUX2_LUT5 n3_ins14481 (
.I0(n1_43_328),
.I1(n2_43_329),
.S0(\ff_active[1] ),
.O(n3_45_102) 
);
MUX2_LUT5 n3_ins14482 (
.I0(n1_45_330),
.I1(n2_45_331),
.S0(\ff_active[1] ),
.O(n3_47_103) 
);
MUX2_LUT5 n3_ins14483 (
.I0(n1_47_332),
.I1(n2_47_333),
.S0(\ff_active[1] ),
.O(n3_49_104) 
);
MUX2_LUT5 n3_ins14484 (
.I0(n1_49_334),
.I1(n2_49_335),
.S0(\ff_active[1] ),
.O(n3_51_113) 
);
MUX2_LUT5 n3_ins14485 (
.I0(n1_51_336),
.I1(n2_51_337),
.S0(\ff_active[1] ),
.O(n3_53_112) 
);
MUX2_LUT5 n3_ins14486 (
.I0(n1_53_338),
.I1(n2_53_339),
.S0(\ff_active[1] ),
.O(n3_55_111) 
);
MUX2_LUT5 n3_ins14487 (
.I0(n1_55_340),
.I1(n2_55_341),
.S0(\ff_active[1] ),
.O(n3_57_110) 
);
MUX2_LUT5 n3_ins14488 (
.I0(n1_57_342),
.I1(n2_57_343),
.S0(\ff_active[1] ),
.O(n3_59_109) 
);
MUX2_LUT5 n3_ins14489 (
.I0(n1_59_344),
.I1(n2_59_345),
.S0(\ff_active[1] ),
.O(n3_61_108) 
);
MUX2_LUT5 n3_ins14490 (
.I0(n1_61_346),
.I1(n2_61_347),
.S0(\ff_active[1] ),
.O(n3_63_107) 
);
MUX2_LUT5 n3_ins14491 (
.I0(n1_63_348),
.I1(n2_63_349),
.S0(\ff_active[1] ),
.O(n3_65_96) 
);
LUT3 n1_ins14891 (
.I0(\ff_counter_a[15]_3 ),
.I1(\ff_counter_b[15]_3 ),
.I2(\ff_active[0] ),
.F(n1_33_318) 
);
defparam n1_ins14891.INIT=8'hCA;
LUT3 n2_ins14892 (
.I0(\ff_counter_c[15]_3 ),
.I1(\ff_counter_d[15]_3 ),
.I2(\ff_active[0] ),
.F(n2_33_319) 
);
defparam n2_ins14892.INIT=8'hCA;
LUT3 n1_ins14893 (
.I0(\ff_counter_a[14]_3 ),
.I1(\ff_counter_b[14]_3 ),
.I2(\ff_active[0] ),
.F(n1_35_320) 
);
defparam n1_ins14893.INIT=8'hCA;
LUT3 n2_ins14894 (
.I0(\ff_counter_c[14]_3 ),
.I1(\ff_counter_d[14]_3 ),
.I2(\ff_active[0] ),
.F(n2_35_321) 
);
defparam n2_ins14894.INIT=8'hCA;
LUT3 n1_ins14895 (
.I0(\ff_counter_a[13]_3 ),
.I1(\ff_counter_b[13]_3 ),
.I2(\ff_active[0] ),
.F(n1_37_322) 
);
defparam n1_ins14895.INIT=8'hCA;
LUT3 n2_ins14896 (
.I0(\ff_counter_c[13]_3 ),
.I1(\ff_counter_d[13]_3 ),
.I2(\ff_active[0] ),
.F(n2_37_323) 
);
defparam n2_ins14896.INIT=8'hCA;
LUT3 n1_ins14897 (
.I0(\ff_counter_a[12]_3 ),
.I1(\ff_counter_b[12]_3 ),
.I2(\ff_active[0] ),
.F(n1_39_324) 
);
defparam n1_ins14897.INIT=8'hCA;
LUT3 n2_ins14898 (
.I0(\ff_counter_c[12]_3 ),
.I1(\ff_counter_d[12]_3 ),
.I2(\ff_active[0] ),
.F(n2_39_325) 
);
defparam n2_ins14898.INIT=8'hCA;
LUT3 n1_ins14899 (
.I0(\ff_counter_a[11]_3 ),
.I1(\ff_counter_b[11]_3 ),
.I2(\ff_active[0] ),
.F(n1_41_326) 
);
defparam n1_ins14899.INIT=8'hCA;
LUT3 n2_ins14900 (
.I0(\ff_counter_c[11]_3 ),
.I1(\ff_counter_d[11]_3 ),
.I2(\ff_active[0] ),
.F(n2_41_327) 
);
defparam n2_ins14900.INIT=8'hCA;
LUT3 n1_ins14901 (
.I0(\ff_counter_a[10]_3 ),
.I1(\ff_counter_b[10]_3 ),
.I2(\ff_active[0] ),
.F(n1_43_328) 
);
defparam n1_ins14901.INIT=8'hCA;
LUT3 n2_ins14902 (
.I0(\ff_counter_c[10]_3 ),
.I1(\ff_counter_d[10]_3 ),
.I2(\ff_active[0] ),
.F(n2_43_329) 
);
defparam n2_ins14902.INIT=8'hCA;
LUT3 n1_ins14903 (
.I0(\ff_counter_a[9]_3 ),
.I1(\ff_counter_b[9]_3 ),
.I2(\ff_active[0] ),
.F(n1_45_330) 
);
defparam n1_ins14903.INIT=8'hCA;
LUT3 n2_ins14904 (
.I0(\ff_counter_c[9]_3 ),
.I1(\ff_counter_d[9]_3 ),
.I2(\ff_active[0] ),
.F(n2_45_331) 
);
defparam n2_ins14904.INIT=8'hCA;
LUT3 n1_ins14905 (
.I0(\ff_counter_a[8]_3 ),
.I1(\ff_counter_b[8]_3 ),
.I2(\ff_active[0] ),
.F(n1_47_332) 
);
defparam n1_ins14905.INIT=8'hCA;
LUT3 n2_ins14906 (
.I0(\ff_counter_c[8]_3 ),
.I1(\ff_counter_d[8]_3 ),
.I2(\ff_active[0] ),
.F(n2_47_333) 
);
defparam n2_ins14906.INIT=8'hCA;
LUT3 n1_ins14907 (
.I0(\ff_counter_a[7]_3 ),
.I1(\ff_counter_b[7]_3 ),
.I2(\ff_active[0] ),
.F(n1_49_334) 
);
defparam n1_ins14907.INIT=8'hCA;
LUT3 n2_ins14908 (
.I0(\ff_counter_c[7]_3 ),
.I1(\ff_counter_d[7]_3 ),
.I2(\ff_active[0] ),
.F(n2_49_335) 
);
defparam n2_ins14908.INIT=8'hCA;
LUT3 n1_ins14909 (
.I0(\ff_counter_a[6]_3 ),
.I1(\ff_counter_b[6]_3 ),
.I2(\ff_active[0] ),
.F(n1_51_336) 
);
defparam n1_ins14909.INIT=8'hCA;
LUT3 n2_ins14910 (
.I0(\ff_counter_c[6]_3 ),
.I1(\ff_counter_d[6]_3 ),
.I2(\ff_active[0] ),
.F(n2_51_337) 
);
defparam n2_ins14910.INIT=8'hCA;
LUT3 n1_ins14911 (
.I0(\ff_counter_a[5]_3 ),
.I1(\ff_counter_b[5]_3 ),
.I2(\ff_active[0] ),
.F(n1_53_338) 
);
defparam n1_ins14911.INIT=8'hCA;
LUT3 n2_ins14912 (
.I0(\ff_counter_c[5]_3 ),
.I1(\ff_counter_d[5]_3 ),
.I2(\ff_active[0] ),
.F(n2_53_339) 
);
defparam n2_ins14912.INIT=8'hCA;
LUT3 n1_ins14913 (
.I0(\ff_counter_a[4]_3 ),
.I1(\ff_counter_b[4]_3 ),
.I2(\ff_active[0] ),
.F(n1_55_340) 
);
defparam n1_ins14913.INIT=8'hCA;
LUT3 n2_ins14914 (
.I0(\ff_counter_c[4]_3 ),
.I1(\ff_counter_d[4]_3 ),
.I2(\ff_active[0] ),
.F(n2_55_341) 
);
defparam n2_ins14914.INIT=8'hCA;
LUT3 n1_ins14915 (
.I0(\ff_counter_a[3]_3 ),
.I1(\ff_counter_b[3]_3 ),
.I2(\ff_active[0] ),
.F(n1_57_342) 
);
defparam n1_ins14915.INIT=8'hCA;
LUT3 n2_ins14916 (
.I0(\ff_counter_c[3]_3 ),
.I1(\ff_counter_d[3]_3 ),
.I2(\ff_active[0] ),
.F(n2_57_343) 
);
defparam n2_ins14916.INIT=8'hCA;
LUT3 n1_ins14917 (
.I0(\ff_counter_a[2]_3 ),
.I1(\ff_counter_b[2]_3 ),
.I2(\ff_active[0] ),
.F(n1_59_344) 
);
defparam n1_ins14917.INIT=8'hCA;
LUT3 n2_ins14918 (
.I0(\ff_counter_c[2]_3 ),
.I1(\ff_counter_d[2]_3 ),
.I2(\ff_active[0] ),
.F(n2_59_345) 
);
defparam n2_ins14918.INIT=8'hCA;
LUT3 n1_ins14919 (
.I0(\ff_counter_a[1]_3 ),
.I1(\ff_counter_b[1]_3 ),
.I2(\ff_active[0] ),
.F(n1_61_346) 
);
defparam n1_ins14919.INIT=8'hCA;
LUT3 n2_ins14920 (
.I0(\ff_counter_c[1]_3 ),
.I1(\ff_counter_d[1]_3 ),
.I2(\ff_active[0] ),
.F(n2_61_347) 
);
defparam n2_ins14920.INIT=8'hCA;
LUT3 n1_ins14921 (
.I0(\ff_counter_a[0]_3 ),
.I1(\ff_counter_b[0]_3 ),
.I2(\ff_active[0] ),
.F(n1_63_348) 
);
defparam n1_ins14921.INIT=8'hCA;
LUT3 n2_ins14922 (
.I0(\ff_counter_c[0]_3 ),
.I1(\ff_counter_d[0]_3 ),
.I2(\ff_active[0] ),
.F(n2_63_349) 
);
defparam n2_ins14922.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector  (\ff_active[1] ,\ff_level_a[7]_3 ,\ff_level_b[7]_3 ,\ff_active[0] ,\ff_level_c[7]_3 ,\ff_level_d[7]_3 ,\ff_level_e[7]_3 ,\ff_active[2] ,\ff_level_a[6]_3 ,\ff_level_b[6]_3 ,\ff_level_c[6]_3 ,\ff_level_d[6]_3 ,\ff_level_e[6]_3 ,\ff_level_a[5]_3 ,\ff_level_b[5]_3 ,\ff_level_c[5]_3 ,\ff_level_d[5]_3 ,\ff_level_e[5]_3 ,\ff_level_a[4]_3 ,\ff_level_b[4]_3 ,\ff_level_c[4]_3 ,\ff_level_d[4]_3 ,\ff_level_e[4]_3 ,\ff_level_a[3]_3 ,\ff_level_b[3]_3 ,\ff_level_c[3]_3 ,\ff_level_d[3]_3 ,\ff_level_e[3]_3 ,\ff_level_a[2]_3 ,\ff_level_b[2]_3 ,\ff_level_c[2]_3 ,\ff_level_d[2]_3 ,\ff_level_e[2]_3 ,\ff_level_a[1]_3 ,\ff_level_b[1]_3 ,\ff_level_c[1]_3 ,\ff_level_d[1]_3 ,\ff_level_e[1]_3 ,\ff_level_a[0]_3 ,\ff_level_b[0]_3 ,\ff_level_c[0]_3 ,\ff_level_d[0]_3 ,\ff_level_e[0]_3 ,o_17_0,o_19_1,o_21_2,o_23_3,o_25_4,o_27_5,o_29_6,o_31_7);
input \ff_active[1] ;
input \ff_level_a[7]_3 ;
input \ff_level_b[7]_3 ;
input \ff_active[0] ;
input \ff_level_c[7]_3 ;
input \ff_level_d[7]_3 ;
input \ff_level_e[7]_3 ;
input \ff_active[2] ;
input \ff_level_a[6]_3 ;
input \ff_level_b[6]_3 ;
input \ff_level_c[6]_3 ;
input \ff_level_d[6]_3 ;
input \ff_level_e[6]_3 ;
input \ff_level_a[5]_3 ;
input \ff_level_b[5]_3 ;
input \ff_level_c[5]_3 ;
input \ff_level_d[5]_3 ;
input \ff_level_e[5]_3 ;
input \ff_level_a[4]_3 ;
input \ff_level_b[4]_3 ;
input \ff_level_c[4]_3 ;
input \ff_level_d[4]_3 ;
input \ff_level_e[4]_3 ;
input \ff_level_a[3]_3 ;
input \ff_level_b[3]_3 ;
input \ff_level_c[3]_3 ;
input \ff_level_d[3]_3 ;
input \ff_level_e[3]_3 ;
input \ff_level_a[2]_3 ;
input \ff_level_b[2]_3 ;
input \ff_level_c[2]_3 ;
input \ff_level_d[2]_3 ;
input \ff_level_e[2]_3 ;
input \ff_level_a[1]_3 ;
input \ff_level_b[1]_3 ;
input \ff_level_c[1]_3 ;
input \ff_level_d[1]_3 ;
input \ff_level_e[1]_3 ;
input \ff_level_a[0]_3 ;
input \ff_level_b[0]_3 ;
input \ff_level_c[0]_3 ;
input \ff_level_d[0]_3 ;
input \ff_level_e[0]_3 ;
output o_17_0;
output o_19_1;
output o_21_2;
output o_23_3;
output o_25_4;
output o_27_5;
output o_29_6;
output o_31_7;
wire n3_19_352;
wire n3_21_355;
wire n3_23_358;
wire n3_25_361;
wire n3_27_364;
wire n3_29_367;
wire n3_31_370;
wire n3_33_373;
wire n1_17_350;
wire n2_17_351;
wire o_17_0;
wire n1_19_353;
wire n2_19_354;
wire o_19_1;
wire n1_21_356;
wire n2_21_357;
wire o_21_2;
wire n1_23_359;
wire n2_23_360;
wire o_23_3;
wire n1_25_362;
wire n2_25_363;
wire o_25_4;
wire n1_27_365;
wire n2_27_366;
wire o_27_5;
wire n1_29_368;
wire n2_29_369;
wire o_29_6;
wire n1_31_371;
wire n2_31_372;
wire o_31_7;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14542 (
.I0(n1_17_350),
.I1(n2_17_351),
.S0(\ff_active[1] ),
.O(n3_19_352) 
);
MUX2_LUT5 n3_ins14543 (
.I0(n1_19_353),
.I1(n2_19_354),
.S0(\ff_active[1] ),
.O(n3_21_355) 
);
MUX2_LUT5 n3_ins14544 (
.I0(n1_21_356),
.I1(n2_21_357),
.S0(\ff_active[1] ),
.O(n3_23_358) 
);
MUX2_LUT5 n3_ins14545 (
.I0(n1_23_359),
.I1(n2_23_360),
.S0(\ff_active[1] ),
.O(n3_25_361) 
);
MUX2_LUT5 n3_ins14546 (
.I0(n1_25_362),
.I1(n2_25_363),
.S0(\ff_active[1] ),
.O(n3_27_364) 
);
MUX2_LUT5 n3_ins14547 (
.I0(n1_27_365),
.I1(n2_27_366),
.S0(\ff_active[1] ),
.O(n3_29_367) 
);
MUX2_LUT5 n3_ins14548 (
.I0(n1_29_368),
.I1(n2_29_369),
.S0(\ff_active[1] ),
.O(n3_31_370) 
);
MUX2_LUT5 n3_ins14549 (
.I0(n1_31_371),
.I1(n2_31_372),
.S0(\ff_active[1] ),
.O(n3_33_373) 
);
LUT3 n1_ins14923 (
.I0(\ff_level_a[7]_3 ),
.I1(\ff_level_b[7]_3 ),
.I2(\ff_active[0] ),
.F(n1_17_350) 
);
defparam n1_ins14923.INIT=8'hCA;
LUT3 n2_ins14924 (
.I0(\ff_level_c[7]_3 ),
.I1(\ff_level_d[7]_3 ),
.I2(\ff_active[0] ),
.F(n2_17_351) 
);
defparam n2_ins14924.INIT=8'hCA;
LUT4 o_ins14925 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[7]_3 ),
.I2(n3_19_352),
.I3(\ff_active[2] ),
.F(o_17_0) 
);
defparam o_ins14925.INIT=16'h44F0;
LUT3 n1_ins14926 (
.I0(\ff_level_a[6]_3 ),
.I1(\ff_level_b[6]_3 ),
.I2(\ff_active[0] ),
.F(n1_19_353) 
);
defparam n1_ins14926.INIT=8'hCA;
LUT3 n2_ins14927 (
.I0(\ff_level_c[6]_3 ),
.I1(\ff_level_d[6]_3 ),
.I2(\ff_active[0] ),
.F(n2_19_354) 
);
defparam n2_ins14927.INIT=8'hCA;
LUT4 o_ins14928 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[6]_3 ),
.I2(n3_21_355),
.I3(\ff_active[2] ),
.F(o_19_1) 
);
defparam o_ins14928.INIT=16'h44F0;
LUT3 n1_ins14929 (
.I0(\ff_level_a[5]_3 ),
.I1(\ff_level_b[5]_3 ),
.I2(\ff_active[0] ),
.F(n1_21_356) 
);
defparam n1_ins14929.INIT=8'hCA;
LUT3 n2_ins14930 (
.I0(\ff_level_c[5]_3 ),
.I1(\ff_level_d[5]_3 ),
.I2(\ff_active[0] ),
.F(n2_21_357) 
);
defparam n2_ins14930.INIT=8'hCA;
LUT4 o_ins14931 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[5]_3 ),
.I2(n3_23_358),
.I3(\ff_active[2] ),
.F(o_21_2) 
);
defparam o_ins14931.INIT=16'h44F0;
LUT3 n1_ins14932 (
.I0(\ff_level_a[4]_3 ),
.I1(\ff_level_b[4]_3 ),
.I2(\ff_active[0] ),
.F(n1_23_359) 
);
defparam n1_ins14932.INIT=8'hCA;
LUT3 n2_ins14933 (
.I0(\ff_level_c[4]_3 ),
.I1(\ff_level_d[4]_3 ),
.I2(\ff_active[0] ),
.F(n2_23_360) 
);
defparam n2_ins14933.INIT=8'hCA;
LUT4 o_ins14934 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[4]_3 ),
.I2(n3_25_361),
.I3(\ff_active[2] ),
.F(o_23_3) 
);
defparam o_ins14934.INIT=16'h44F0;
LUT3 n1_ins14935 (
.I0(\ff_level_a[3]_3 ),
.I1(\ff_level_b[3]_3 ),
.I2(\ff_active[0] ),
.F(n1_25_362) 
);
defparam n1_ins14935.INIT=8'hCA;
LUT3 n2_ins14936 (
.I0(\ff_level_c[3]_3 ),
.I1(\ff_level_d[3]_3 ),
.I2(\ff_active[0] ),
.F(n2_25_363) 
);
defparam n2_ins14936.INIT=8'hCA;
LUT4 o_ins14937 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[3]_3 ),
.I2(n3_27_364),
.I3(\ff_active[2] ),
.F(o_25_4) 
);
defparam o_ins14937.INIT=16'h44F0;
LUT3 n1_ins14938 (
.I0(\ff_level_a[2]_3 ),
.I1(\ff_level_b[2]_3 ),
.I2(\ff_active[0] ),
.F(n1_27_365) 
);
defparam n1_ins14938.INIT=8'hCA;
LUT3 n2_ins14939 (
.I0(\ff_level_c[2]_3 ),
.I1(\ff_level_d[2]_3 ),
.I2(\ff_active[0] ),
.F(n2_27_366) 
);
defparam n2_ins14939.INIT=8'hCA;
LUT4 o_ins14940 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[2]_3 ),
.I2(n3_29_367),
.I3(\ff_active[2] ),
.F(o_27_5) 
);
defparam o_ins14940.INIT=16'h44F0;
LUT3 n1_ins14941 (
.I0(\ff_level_a[1]_3 ),
.I1(\ff_level_b[1]_3 ),
.I2(\ff_active[0] ),
.F(n1_29_368) 
);
defparam n1_ins14941.INIT=8'hCA;
LUT3 n2_ins14942 (
.I0(\ff_level_c[1]_3 ),
.I1(\ff_level_d[1]_3 ),
.I2(\ff_active[0] ),
.F(n2_29_369) 
);
defparam n2_ins14942.INIT=8'hCA;
LUT4 o_ins14943 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[1]_3 ),
.I2(n3_31_370),
.I3(\ff_active[2] ),
.F(o_29_6) 
);
defparam o_ins14943.INIT=16'h44F0;
LUT3 n1_ins14944 (
.I0(\ff_level_a[0]_3 ),
.I1(\ff_level_b[0]_3 ),
.I2(\ff_active[0] ),
.F(n1_31_371) 
);
defparam n1_ins14944.INIT=8'hCA;
LUT3 n2_ins14945 (
.I0(\ff_level_c[0]_3 ),
.I1(\ff_level_d[0]_3 ),
.I2(\ff_active[0] ),
.F(n2_31_372) 
);
defparam n2_ins14945.INIT=8'hCA;
LUT4 o_ins14946 (
.I0(\ff_active[1] ),
.I1(\ff_level_e[0]_3 ),
.I2(n3_33_373),
.I3(\ff_active[2] ),
.F(o_31_7) 
);
defparam o_ins14946.INIT=16'h44F0;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1  (clk_3,o_555,n84,o_547,o_545,o,o_553,\ff_active[1] ,\ff_active[2] ,\ff_reg_dr_e1[7] ,\reg_dr_e0[7] ,ff_reg_clone_adsr_e1,\ff_reg_rr_e1[7] ,\reg_rr_e0[7] ,\ff_reg_sr_e1[7] ,\reg_sr_e0[7] ,\reg_ar_e0[7] ,\ff_reg_ar_e1[7] ,\ff_reg_sr_e1[6] ,\reg_sr_e0[6] ,\ff_reg_rr_e1[6] ,\reg_rr_e0[6] ,\ff_reg_dr_e1[6] ,\reg_dr_e0[6] ,\ff_reg_ar_e1[6] ,\reg_ar_e0[6] ,\ff_reg_dr_e1[5] ,\reg_dr_e0[5] ,\ff_reg_rr_e1[5] ,\reg_rr_e0[5] ,\ff_reg_sr_e1[5] ,\reg_sr_e0[5] ,\ff_reg_ar_e1[5] ,\reg_ar_e0[5] ,\ff_reg_dr_e1[4] ,\reg_dr_e0[4] ,\ff_reg_rr_e1[4] ,\reg_rr_e0[4] ,\ff_reg_sr_e1[4] ,\reg_sr_e0[4] ,\ff_reg_ar_e1[4] ,\reg_ar_e0[4] ,\ff_reg_sr_e1[3] ,\reg_sr_e0[3] ,\ff_reg_rr_e1[3] ,\reg_rr_e0[3] ,\ff_reg_dr_e1[3] ,\reg_dr_e0[3] ,\ff_reg_ar_e1[3] ,\reg_ar_e0[3] ,\ff_reg_sr_e1[2] ,\reg_sr_e0[2] ,\ff_reg_rr_e1[2] ,\reg_rr_e0[2] ,\ff_reg_dr_e1[2] ,\reg_dr_e0[2] ,\ff_reg_ar_e1[2] ,\reg_ar_e0[2] ,\ff_reg_dr_e1[1] ,\reg_dr_e0[1] ,\ff_reg_rr_e1[1] ,\reg_rr_e0[1] ,\ff_reg_sr_e1[1] ,\reg_sr_e0[1] ,\ff_reg_ar_e1[1] ,\reg_ar_e0[1] ,\ff_reg_sr_e1[0] ,\reg_sr_e0[0] ,\ff_reg_rr_e1[0] ,\reg_rr_e0[0] ,\ff_reg_dr_e1[0] ,\reg_dr_e0[0] ,\ff_reg_ar_e1[0] ,\reg_ar_e0[0] ,\ff_reg_sl_e1[5] ,\reg_sl_e0[5] ,\ff_reg_sl_e1[1] ,\reg_sl_e0[1] ,\ff_reg_sl_e1[2] ,\reg_sl_e0[2] ,\ff_reg_sl_e1[4] ,\reg_sl_e0[4] ,\ff_reg_sl_e1[3] ,\reg_sl_e0[3] ,\ff_reg_sl_e1[6] ,\reg_sl_e0[6] ,\ff_reg_sl_e1[0] ,\reg_sl_e0[0] ,\reg_ar_a1[7] ,\reg_ar_b1[7] ,\ff_active[0] ,\reg_ar_c1[7] ,\reg_ar_d1[7] ,\reg_ar_a1[6] ,\reg_ar_b1[6] ,\reg_ar_c1[6] ,\reg_ar_d1[6] ,\reg_ar_a1[5] ,\reg_ar_b1[5] ,\reg_ar_c1[5] ,\reg_ar_d1[5] ,\reg_ar_a1[4] ,\reg_ar_b1[4] ,\reg_ar_c1[4] ,\reg_ar_d1[4] ,\reg_ar_a1[3] ,\reg_ar_b1[3] ,\reg_ar_c1[3] ,\reg_ar_d1[3] ,\reg_ar_a1[2] ,\reg_ar_b1[2] ,\reg_ar_c1[2] ,\reg_ar_d1[2] ,\reg_ar_a1[1] ,\reg_ar_b1[1] ,\reg_ar_c1[1] ,\reg_ar_d1[1] ,\reg_ar_a1[0] ,\reg_ar_b1[0] ,\reg_ar_c1[0] ,\reg_ar_d1[0] ,\reg_dr_a1[7] ,\reg_dr_b1[7] ,\reg_dr_c1[7] ,\reg_dr_d1[7] ,\reg_dr_a1[6] ,\reg_dr_b1[6] ,\reg_dr_c1[6] ,\reg_dr_d1[6] ,\reg_dr_a1[5] ,\reg_dr_b1[5] ,\reg_dr_c1[5] ,\reg_dr_d1[5] ,\reg_dr_a1[4] ,\reg_dr_b1[4] ,\reg_dr_c1[4] ,\reg_dr_d1[4] ,\reg_dr_a1[3] ,\reg_dr_b1[3] ,\reg_dr_c1[3] ,\reg_dr_d1[3] ,\reg_dr_a1[2] ,\reg_dr_b1[2] ,\reg_dr_c1[2] ,\reg_dr_d1[2] ,\reg_dr_a1[1] ,\reg_dr_b1[1] ,\reg_dr_c1[1] ,\reg_dr_d1[1] ,\reg_dr_a1[0] ,\reg_dr_b1[0] ,\reg_dr_c1[0] ,\reg_dr_d1[0] ,\reg_sr_a1[7] ,\reg_sr_b1[7] ,\reg_sr_c1[7] ,\reg_sr_d1[7] ,\reg_sr_a1[6] ,\reg_sr_b1[6] ,\reg_sr_c1[6] ,\reg_sr_d1[6] ,\reg_sr_a1[5] ,\reg_sr_b1[5] ,\reg_sr_c1[5] ,\reg_sr_d1[5] ,\reg_sr_a1[4] ,\reg_sr_b1[4] ,\reg_sr_c1[4] ,\reg_sr_d1[4] ,\reg_sr_a1[3] ,\reg_sr_b1[3] ,\reg_sr_c1[3] ,\reg_sr_d1[3] ,\reg_sr_a1[2] ,\reg_sr_b1[2] ,\reg_sr_c1[2] ,\reg_sr_d1[2] ,\reg_sr_a1[1] ,\reg_sr_b1[1] ,\reg_sr_c1[1] ,\reg_sr_d1[1] ,\reg_sr_a1[0] ,\reg_sr_b1[0] ,\reg_sr_c1[0] ,\reg_sr_d1[0] ,\reg_rr_a1[7] ,\reg_rr_b1[7] ,\reg_rr_c1[7] ,\reg_rr_d1[7] ,\reg_rr_a1[6] ,\reg_rr_b1[6] ,\reg_rr_c1[6] ,\reg_rr_d1[6] ,\reg_rr_a1[5] ,\reg_rr_b1[5] ,\reg_rr_c1[5] ,\reg_rr_d1[5] ,\reg_rr_a1[4] ,\reg_rr_b1[4] ,\reg_rr_c1[4] ,\reg_rr_d1[4] ,\reg_rr_a1[3] ,\reg_rr_b1[3] ,\reg_rr_c1[3] ,\reg_rr_d1[3] ,\reg_rr_a1[2] ,\reg_rr_b1[2] ,\reg_rr_c1[2] ,\reg_rr_d1[2] ,\reg_rr_a1[1] ,\reg_rr_b1[1] ,\reg_rr_c1[1] ,\reg_rr_d1[1] ,\reg_rr_a1[0] ,\reg_rr_b1[0] ,\reg_rr_c1[0] ,\reg_rr_d1[0] ,\reg_sl_a1[6] ,\reg_sl_b1[6] ,\reg_sl_c1[6] ,\reg_sl_d1[6] ,\reg_sl_a1[5] ,\reg_sl_b1[5] ,\reg_sl_c1[5] ,\reg_sl_d1[5] ,\reg_sl_a1[4] ,\reg_sl_b1[4] ,\reg_sl_c1[4] ,\reg_sl_d1[4] ,\reg_sl_a1[3] ,\reg_sl_b1[3] ,\reg_sl_c1[3] ,\reg_sl_d1[3] ,\reg_sl_a1[2] ,\reg_sl_b1[2] ,\reg_sl_c1[2] ,\reg_sl_d1[2] ,\reg_sl_a1[1] ,\reg_sl_b1[1] ,\reg_sl_c1[1] ,\reg_sl_d1[1] ,\reg_sl_a1[0] ,\reg_sl_b1[0] ,\reg_sl_c1[0] ,\reg_sl_d1[0] ,\counter_out[0]_5 ,o_17_0,o_19_1,o_21_2,o_23_3,o_25_4,o_27_5,o_29_6,o_31_7);
input clk_3;
input o_555;
input n84;
input o_547;
input o_545;
input o;
input o_553;
input \ff_active[1] ;
input \ff_active[2] ;
input \ff_reg_dr_e1[7] ;
input \reg_dr_e0[7] ;
input ff_reg_clone_adsr_e1;
input \ff_reg_rr_e1[7] ;
input \reg_rr_e0[7] ;
input \ff_reg_sr_e1[7] ;
input \reg_sr_e0[7] ;
input \reg_ar_e0[7] ;
input \ff_reg_ar_e1[7] ;
input \ff_reg_sr_e1[6] ;
input \reg_sr_e0[6] ;
input \ff_reg_rr_e1[6] ;
input \reg_rr_e0[6] ;
input \ff_reg_dr_e1[6] ;
input \reg_dr_e0[6] ;
input \ff_reg_ar_e1[6] ;
input \reg_ar_e0[6] ;
input \ff_reg_dr_e1[5] ;
input \reg_dr_e0[5] ;
input \ff_reg_rr_e1[5] ;
input \reg_rr_e0[5] ;
input \ff_reg_sr_e1[5] ;
input \reg_sr_e0[5] ;
input \ff_reg_ar_e1[5] ;
input \reg_ar_e0[5] ;
input \ff_reg_dr_e1[4] ;
input \reg_dr_e0[4] ;
input \ff_reg_rr_e1[4] ;
input \reg_rr_e0[4] ;
input \ff_reg_sr_e1[4] ;
input \reg_sr_e0[4] ;
input \ff_reg_ar_e1[4] ;
input \reg_ar_e0[4] ;
input \ff_reg_sr_e1[3] ;
input \reg_sr_e0[3] ;
input \ff_reg_rr_e1[3] ;
input \reg_rr_e0[3] ;
input \ff_reg_dr_e1[3] ;
input \reg_dr_e0[3] ;
input \ff_reg_ar_e1[3] ;
input \reg_ar_e0[3] ;
input \ff_reg_sr_e1[2] ;
input \reg_sr_e0[2] ;
input \ff_reg_rr_e1[2] ;
input \reg_rr_e0[2] ;
input \ff_reg_dr_e1[2] ;
input \reg_dr_e0[2] ;
input \ff_reg_ar_e1[2] ;
input \reg_ar_e0[2] ;
input \ff_reg_dr_e1[1] ;
input \reg_dr_e0[1] ;
input \ff_reg_rr_e1[1] ;
input \reg_rr_e0[1] ;
input \ff_reg_sr_e1[1] ;
input \reg_sr_e0[1] ;
input \ff_reg_ar_e1[1] ;
input \reg_ar_e0[1] ;
input \ff_reg_sr_e1[0] ;
input \reg_sr_e0[0] ;
input \ff_reg_rr_e1[0] ;
input \reg_rr_e0[0] ;
input \ff_reg_dr_e1[0] ;
input \reg_dr_e0[0] ;
input \ff_reg_ar_e1[0] ;
input \reg_ar_e0[0] ;
input \ff_reg_sl_e1[5] ;
input \reg_sl_e0[5] ;
input \ff_reg_sl_e1[1] ;
input \reg_sl_e0[1] ;
input \ff_reg_sl_e1[2] ;
input \reg_sl_e0[2] ;
input \ff_reg_sl_e1[4] ;
input \reg_sl_e0[4] ;
input \ff_reg_sl_e1[3] ;
input \reg_sl_e0[3] ;
input \ff_reg_sl_e1[6] ;
input \reg_sl_e0[6] ;
input \ff_reg_sl_e1[0] ;
input \reg_sl_e0[0] ;
input \reg_ar_a1[7] ;
input \reg_ar_b1[7] ;
input \ff_active[0] ;
input \reg_ar_c1[7] ;
input \reg_ar_d1[7] ;
input \reg_ar_a1[6] ;
input \reg_ar_b1[6] ;
input \reg_ar_c1[6] ;
input \reg_ar_d1[6] ;
input \reg_ar_a1[5] ;
input \reg_ar_b1[5] ;
input \reg_ar_c1[5] ;
input \reg_ar_d1[5] ;
input \reg_ar_a1[4] ;
input \reg_ar_b1[4] ;
input \reg_ar_c1[4] ;
input \reg_ar_d1[4] ;
input \reg_ar_a1[3] ;
input \reg_ar_b1[3] ;
input \reg_ar_c1[3] ;
input \reg_ar_d1[3] ;
input \reg_ar_a1[2] ;
input \reg_ar_b1[2] ;
input \reg_ar_c1[2] ;
input \reg_ar_d1[2] ;
input \reg_ar_a1[1] ;
input \reg_ar_b1[1] ;
input \reg_ar_c1[1] ;
input \reg_ar_d1[1] ;
input \reg_ar_a1[0] ;
input \reg_ar_b1[0] ;
input \reg_ar_c1[0] ;
input \reg_ar_d1[0] ;
input \reg_dr_a1[7] ;
input \reg_dr_b1[7] ;
input \reg_dr_c1[7] ;
input \reg_dr_d1[7] ;
input \reg_dr_a1[6] ;
input \reg_dr_b1[6] ;
input \reg_dr_c1[6] ;
input \reg_dr_d1[6] ;
input \reg_dr_a1[5] ;
input \reg_dr_b1[5] ;
input \reg_dr_c1[5] ;
input \reg_dr_d1[5] ;
input \reg_dr_a1[4] ;
input \reg_dr_b1[4] ;
input \reg_dr_c1[4] ;
input \reg_dr_d1[4] ;
input \reg_dr_a1[3] ;
input \reg_dr_b1[3] ;
input \reg_dr_c1[3] ;
input \reg_dr_d1[3] ;
input \reg_dr_a1[2] ;
input \reg_dr_b1[2] ;
input \reg_dr_c1[2] ;
input \reg_dr_d1[2] ;
input \reg_dr_a1[1] ;
input \reg_dr_b1[1] ;
input \reg_dr_c1[1] ;
input \reg_dr_d1[1] ;
input \reg_dr_a1[0] ;
input \reg_dr_b1[0] ;
input \reg_dr_c1[0] ;
input \reg_dr_d1[0] ;
input \reg_sr_a1[7] ;
input \reg_sr_b1[7] ;
input \reg_sr_c1[7] ;
input \reg_sr_d1[7] ;
input \reg_sr_a1[6] ;
input \reg_sr_b1[6] ;
input \reg_sr_c1[6] ;
input \reg_sr_d1[6] ;
input \reg_sr_a1[5] ;
input \reg_sr_b1[5] ;
input \reg_sr_c1[5] ;
input \reg_sr_d1[5] ;
input \reg_sr_a1[4] ;
input \reg_sr_b1[4] ;
input \reg_sr_c1[4] ;
input \reg_sr_d1[4] ;
input \reg_sr_a1[3] ;
input \reg_sr_b1[3] ;
input \reg_sr_c1[3] ;
input \reg_sr_d1[3] ;
input \reg_sr_a1[2] ;
input \reg_sr_b1[2] ;
input \reg_sr_c1[2] ;
input \reg_sr_d1[2] ;
input \reg_sr_a1[1] ;
input \reg_sr_b1[1] ;
input \reg_sr_c1[1] ;
input \reg_sr_d1[1] ;
input \reg_sr_a1[0] ;
input \reg_sr_b1[0] ;
input \reg_sr_c1[0] ;
input \reg_sr_d1[0] ;
input \reg_rr_a1[7] ;
input \reg_rr_b1[7] ;
input \reg_rr_c1[7] ;
input \reg_rr_d1[7] ;
input \reg_rr_a1[6] ;
input \reg_rr_b1[6] ;
input \reg_rr_c1[6] ;
input \reg_rr_d1[6] ;
input \reg_rr_a1[5] ;
input \reg_rr_b1[5] ;
input \reg_rr_c1[5] ;
input \reg_rr_d1[5] ;
input \reg_rr_a1[4] ;
input \reg_rr_b1[4] ;
input \reg_rr_c1[4] ;
input \reg_rr_d1[4] ;
input \reg_rr_a1[3] ;
input \reg_rr_b1[3] ;
input \reg_rr_c1[3] ;
input \reg_rr_d1[3] ;
input \reg_rr_a1[2] ;
input \reg_rr_b1[2] ;
input \reg_rr_c1[2] ;
input \reg_rr_d1[2] ;
input \reg_rr_a1[1] ;
input \reg_rr_b1[1] ;
input \reg_rr_c1[1] ;
input \reg_rr_d1[1] ;
input \reg_rr_a1[0] ;
input \reg_rr_b1[0] ;
input \reg_rr_c1[0] ;
input \reg_rr_d1[0] ;
input \reg_sl_a1[6] ;
input \reg_sl_b1[6] ;
input \reg_sl_c1[6] ;
input \reg_sl_d1[6] ;
input \reg_sl_a1[5] ;
input \reg_sl_b1[5] ;
input \reg_sl_c1[5] ;
input \reg_sl_d1[5] ;
input \reg_sl_a1[4] ;
input \reg_sl_b1[4] ;
input \reg_sl_c1[4] ;
input \reg_sl_d1[4] ;
input \reg_sl_a1[3] ;
input \reg_sl_b1[3] ;
input \reg_sl_c1[3] ;
input \reg_sl_d1[3] ;
input \reg_sl_a1[2] ;
input \reg_sl_b1[2] ;
input \reg_sl_c1[2] ;
input \reg_sl_d1[2] ;
input \reg_sl_a1[1] ;
input \reg_sl_b1[1] ;
input \reg_sl_c1[1] ;
input \reg_sl_d1[1] ;
input \reg_sl_a1[0] ;
input \reg_sl_b1[0] ;
input \reg_sl_c1[0] ;
input \reg_sl_d1[0] ;
output \counter_out[0]_5 ;
output o_17_0;
output o_19_1;
output o_21_2;
output o_23_3;
output o_25_4;
output o_27_5;
output o_29_6;
output o_31_7;
wire \ff_state_a[1]_3 ;
wire \ff_state_a[0]_3 ;
wire \ff_counter_a[15]_3 ;
wire \ff_counter_a[14]_3 ;
wire \ff_counter_a[13]_3 ;
wire \ff_counter_a[12]_3 ;
wire \ff_counter_a[11]_3 ;
wire \ff_counter_a[10]_3 ;
wire \ff_counter_a[9]_3 ;
wire \ff_counter_a[8]_3 ;
wire \ff_counter_a[7]_3 ;
wire \ff_counter_a[6]_3 ;
wire \ff_counter_a[5]_3 ;
wire \ff_counter_a[4]_3 ;
wire \ff_counter_a[3]_3 ;
wire \ff_counter_a[2]_3 ;
wire \ff_counter_a[1]_3 ;
wire \ff_counter_a[0]_3 ;
wire \ff_level_a[7]_3 ;
wire \ff_level_a[6]_3 ;
wire \ff_level_a[5]_3 ;
wire \ff_level_a[4]_3 ;
wire \ff_level_a[3]_3 ;
wire \ff_level_a[2]_3 ;
wire \ff_level_a[1]_3 ;
wire \ff_level_a[0]_3 ;
wire \ff_state_b[2]_3 ;
wire \ff_state_b[1]_3 ;
wire \ff_state_b[0]_3 ;
wire \ff_counter_b[15]_3 ;
wire \ff_counter_b[14]_3 ;
wire \ff_counter_b[13]_3 ;
wire \ff_counter_b[12]_3 ;
wire \ff_counter_b[11]_3 ;
wire \ff_counter_b[10]_3 ;
wire \ff_counter_b[9]_3 ;
wire \ff_counter_b[8]_3 ;
wire \ff_counter_b[7]_3 ;
wire \ff_counter_b[6]_3 ;
wire \ff_counter_b[5]_3 ;
wire \ff_counter_b[4]_3 ;
wire \ff_counter_b[3]_3 ;
wire \ff_counter_b[2]_3 ;
wire \ff_counter_b[1]_3 ;
wire \ff_counter_b[0]_3 ;
wire \ff_level_b[7]_3 ;
wire \ff_level_b[6]_3 ;
wire \ff_level_b[5]_3 ;
wire \ff_level_b[4]_3 ;
wire \ff_level_b[3]_3 ;
wire \ff_level_b[2]_3 ;
wire \ff_level_b[1]_3 ;
wire \ff_level_b[0]_3 ;
wire \ff_state_c[2]_3 ;
wire \ff_state_c[1]_3 ;
wire \ff_state_c[0]_3 ;
wire \ff_counter_c[15]_3 ;
wire \ff_counter_c[14]_3 ;
wire \ff_counter_c[13]_3 ;
wire \ff_counter_c[12]_3 ;
wire \ff_counter_c[11]_3 ;
wire \ff_counter_c[10]_3 ;
wire \ff_counter_c[9]_3 ;
wire \ff_counter_c[8]_3 ;
wire \ff_counter_c[7]_3 ;
wire \ff_counter_c[6]_3 ;
wire \ff_counter_c[5]_3 ;
wire \ff_counter_c[4]_3 ;
wire \ff_counter_c[3]_3 ;
wire \ff_counter_c[2]_3 ;
wire \ff_counter_c[1]_3 ;
wire \ff_counter_c[0]_3 ;
wire \ff_level_c[7]_3 ;
wire \ff_level_c[6]_3 ;
wire \ff_level_c[5]_3 ;
wire \ff_level_c[4]_3 ;
wire \ff_level_c[3]_3 ;
wire \ff_level_c[2]_3 ;
wire \ff_level_c[1]_3 ;
wire \ff_level_c[0]_3 ;
wire \ff_state_d[2]_3 ;
wire \ff_state_d[1]_3 ;
wire \ff_state_d[0]_3 ;
wire \ff_counter_d[15]_3 ;
wire \ff_counter_d[14]_3 ;
wire \ff_counter_d[13]_3 ;
wire \ff_counter_d[12]_3 ;
wire \ff_counter_d[11]_3 ;
wire \ff_counter_d[10]_3 ;
wire \ff_counter_d[9]_3 ;
wire \ff_counter_d[8]_3 ;
wire \ff_counter_d[7]_3 ;
wire \ff_counter_d[6]_3 ;
wire \ff_counter_d[5]_3 ;
wire \ff_counter_d[4]_3 ;
wire \ff_counter_d[3]_3 ;
wire \ff_counter_d[2]_3 ;
wire \ff_counter_d[1]_3 ;
wire \ff_counter_d[0]_3 ;
wire \ff_level_d[7]_3 ;
wire \ff_level_d[6]_3 ;
wire \ff_level_d[5]_3 ;
wire \ff_level_d[4]_3 ;
wire \ff_level_d[3]_3 ;
wire \ff_level_d[2]_3 ;
wire \ff_level_d[1]_3 ;
wire \ff_level_d[0]_3 ;
wire \ff_state_e[2]_3 ;
wire \ff_state_e[1]_3 ;
wire \ff_state_e[0]_3 ;
wire \ff_counter_e[15]_3 ;
wire \ff_counter_e[14]_3 ;
wire \ff_counter_e[13]_3 ;
wire \ff_counter_e[12]_3 ;
wire \ff_counter_e[11]_3 ;
wire \ff_counter_e[10]_3 ;
wire \ff_counter_e[9]_3 ;
wire \ff_counter_e[8]_3 ;
wire \ff_counter_e[7]_3 ;
wire \ff_counter_e[6]_3 ;
wire \ff_counter_e[5]_3 ;
wire \ff_counter_e[4]_3 ;
wire \ff_counter_e[3]_3 ;
wire \ff_counter_e[2]_3 ;
wire \ff_counter_e[1]_3 ;
wire \ff_counter_e[0]_3 ;
wire \ff_level_e[7]_3 ;
wire \ff_level_e[6]_3 ;
wire \ff_level_e[5]_3 ;
wire \ff_level_e[4]_3 ;
wire \ff_level_e[3]_3 ;
wire \ff_level_e[2]_3 ;
wire \ff_level_e[1]_3 ;
wire \ff_level_e[0]_3 ;
wire \ff_state_a[2]_3 ;
wire n97_3;
wire n98_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire \counter_out[15]_3 ;
wire \counter_out[14]_3 ;
wire \counter_out[13]_3 ;
wire \counter_out[12]_3 ;
wire \counter_out[11]_3 ;
wire \counter_out[10]_3 ;
wire \counter_out[9]_3 ;
wire \counter_out[8]_3 ;
wire n91_5;
wire n92_5;
wire n93_5;
wire \counter_out[0]_5 ;
wire \counter_out[1]_5 ;
wire \counter_out[2]_5 ;
wire \counter_out[3]_5 ;
wire \counter_out[4]_5 ;
wire \counter_out[7]_5 ;
wire \counter_out[5]_11 ;
wire \counter_out[6]_13 ;
wire n3_35_117;
wire n3_37_121;
wire n3_39_125;
wire n3_41_129;
wire n3_43_133;
wire n3_45_137;
wire n3_47_141;
wire n3_49_145;
wire n3_35_114;
wire n3_37_120;
wire n3_39_122;
wire n3_41_126;
wire n3_43_132;
wire n3_45_136;
wire n3_47_138;
wire n3_49_144;
wire n3_35_116;
wire n3_37_118;
wire n3_39_124;
wire n3_41_128;
wire n3_43_130;
wire n3_45_134;
wire n3_47_140;
wire n3_49_142;
wire n3_35_115;
wire n3_37_119;
wire n3_39_123;
wire n3_41_127;
wire n3_43_131;
wire n3_45_135;
wire n3_47_139;
wire n3_49_143;
wire n3_31_152;
wire n3_33_146;
wire n3_35_148;
wire n3_37_149;
wire n3_39_147;
wire n3_41_151;
wire n3_43_150;
wire n3_9;
wire n3_11_106;
wire n3_13_105;
wire n3_35_98;
wire n3_37_97;
wire n3_39_99;
wire n3_41_100;
wire n3_43_101;
wire n3_45_102;
wire n3_47_103;
wire n3_49_104;
wire n3_51_113;
wire n3_53_112;
wire n3_55_111;
wire n3_57_110;
wire n3_59_109;
wire n3_61_108;
wire n3_63_107;
wire n3_65_96;
wire o_17_0;
wire o_19_1;
wire o_21_2;
wire o_23_3;
wire o_25_4;
wire o_27_5;
wire o_29_6;
wire o_31_7;
wire VCC;
wire GND;
DFFCE \ff_state_a[1]_ins11184  (
.D(n92_5),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_state_a[1]_3 ) 
);
DFFCE \ff_state_a[0]_ins11185  (
.D(n93_5),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_state_a[0]_3 ) 
);
DFFCE \ff_counter_a[15]_ins11186  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[15]_3 ) 
);
DFFCE \ff_counter_a[14]_ins11187  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[14]_3 ) 
);
DFFCE \ff_counter_a[13]_ins11188  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[13]_3 ) 
);
DFFCE \ff_counter_a[12]_ins11189  (
.D(\counter_out[12]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[12]_3 ) 
);
DFFCE \ff_counter_a[11]_ins11190  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[11]_3 ) 
);
DFFCE \ff_counter_a[10]_ins11191  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[10]_3 ) 
);
DFFCE \ff_counter_a[9]_ins11192  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[9]_3 ) 
);
DFFCE \ff_counter_a[8]_ins11193  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[8]_3 ) 
);
DFFCE \ff_counter_a[7]_ins11194  (
.D(\counter_out[7]_5 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[7]_3 ) 
);
DFFCE \ff_counter_a[6]_ins11195  (
.D(\counter_out[6]_13 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[6]_3 ) 
);
DFFCE \ff_counter_a[5]_ins11196  (
.D(\counter_out[5]_11 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[5]_3 ) 
);
DFFCE \ff_counter_a[4]_ins11197  (
.D(\counter_out[4]_5 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[4]_3 ) 
);
DFFCE \ff_counter_a[3]_ins11198  (
.D(\counter_out[3]_5 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[3]_3 ) 
);
DFFCE \ff_counter_a[2]_ins11199  (
.D(\counter_out[2]_5 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[2]_3 ) 
);
DFFCE \ff_counter_a[1]_ins11200  (
.D(\counter_out[1]_5 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[1]_3 ) 
);
DFFCE \ff_counter_a[0]_ins11201  (
.D(\counter_out[0]_5 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_counter_a[0]_3 ) 
);
DFFCE \ff_level_a[7]_ins11202  (
.D(n97_3),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[7]_3 ) 
);
DFFCE \ff_level_a[6]_ins11203  (
.D(n98_3),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[6]_3 ) 
);
DFFCE \ff_level_a[5]_ins11204  (
.D(n99_3),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[5]_3 ) 
);
DFFCE \ff_level_a[4]_ins11205  (
.D(n100_3),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[4]_3 ) 
);
DFFCE \ff_level_a[3]_ins11206  (
.D(n101_3),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[3]_3 ) 
);
DFFCE \ff_level_a[2]_ins11207  (
.D(n102_3),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[2]_3 ) 
);
DFFCE \ff_level_a[1]_ins11208  (
.D(n103_3),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[1]_3 ) 
);
DFFCE \ff_level_a[0]_ins11209  (
.D(n104_3),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_level_a[0]_3 ) 
);
DFFCE \ff_state_b[2]_ins11210  (
.D(n91_5),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_state_b[2]_3 ) 
);
DFFCE \ff_state_b[1]_ins11211  (
.D(n92_5),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_state_b[1]_3 ) 
);
DFFCE \ff_state_b[0]_ins11212  (
.D(n93_5),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_state_b[0]_3 ) 
);
DFFCE \ff_counter_b[15]_ins11213  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[15]_3 ) 
);
DFFCE \ff_counter_b[14]_ins11214  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[14]_3 ) 
);
DFFCE \ff_counter_b[13]_ins11215  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[13]_3 ) 
);
DFFCE \ff_counter_b[12]_ins11216  (
.D(\counter_out[12]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[12]_3 ) 
);
DFFCE \ff_counter_b[11]_ins11217  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[11]_3 ) 
);
DFFCE \ff_counter_b[10]_ins11218  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[10]_3 ) 
);
DFFCE \ff_counter_b[9]_ins11219  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[9]_3 ) 
);
DFFCE \ff_counter_b[8]_ins11220  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[8]_3 ) 
);
DFFCE \ff_counter_b[7]_ins11221  (
.D(\counter_out[7]_5 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[7]_3 ) 
);
DFFCE \ff_counter_b[6]_ins11222  (
.D(\counter_out[6]_13 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[6]_3 ) 
);
DFFCE \ff_counter_b[5]_ins11223  (
.D(\counter_out[5]_11 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[5]_3 ) 
);
DFFCE \ff_counter_b[4]_ins11224  (
.D(\counter_out[4]_5 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[4]_3 ) 
);
DFFCE \ff_counter_b[3]_ins11225  (
.D(\counter_out[3]_5 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[3]_3 ) 
);
DFFCE \ff_counter_b[2]_ins11226  (
.D(\counter_out[2]_5 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[2]_3 ) 
);
DFFCE \ff_counter_b[1]_ins11227  (
.D(\counter_out[1]_5 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[1]_3 ) 
);
DFFCE \ff_counter_b[0]_ins11228  (
.D(\counter_out[0]_5 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_counter_b[0]_3 ) 
);
DFFCE \ff_level_b[7]_ins11229  (
.D(n97_3),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[7]_3 ) 
);
DFFCE \ff_level_b[6]_ins11230  (
.D(n98_3),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[6]_3 ) 
);
DFFCE \ff_level_b[5]_ins11231  (
.D(n99_3),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[5]_3 ) 
);
DFFCE \ff_level_b[4]_ins11232  (
.D(n100_3),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[4]_3 ) 
);
DFFCE \ff_level_b[3]_ins11233  (
.D(n101_3),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[3]_3 ) 
);
DFFCE \ff_level_b[2]_ins11234  (
.D(n102_3),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[2]_3 ) 
);
DFFCE \ff_level_b[1]_ins11235  (
.D(n103_3),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[1]_3 ) 
);
DFFCE \ff_level_b[0]_ins11236  (
.D(n104_3),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_level_b[0]_3 ) 
);
DFFCE \ff_state_c[2]_ins11237  (
.D(n91_5),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_state_c[2]_3 ) 
);
DFFCE \ff_state_c[1]_ins11238  (
.D(n92_5),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_state_c[1]_3 ) 
);
DFFCE \ff_state_c[0]_ins11239  (
.D(n93_5),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_state_c[0]_3 ) 
);
DFFCE \ff_counter_c[15]_ins11240  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[15]_3 ) 
);
DFFCE \ff_counter_c[14]_ins11241  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[14]_3 ) 
);
DFFCE \ff_counter_c[13]_ins11242  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[13]_3 ) 
);
DFFCE \ff_counter_c[12]_ins11243  (
.D(\counter_out[12]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[12]_3 ) 
);
DFFCE \ff_counter_c[11]_ins11244  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[11]_3 ) 
);
DFFCE \ff_counter_c[10]_ins11245  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[10]_3 ) 
);
DFFCE \ff_counter_c[9]_ins11246  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[9]_3 ) 
);
DFFCE \ff_counter_c[8]_ins11247  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[8]_3 ) 
);
DFFCE \ff_counter_c[7]_ins11248  (
.D(\counter_out[7]_5 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[7]_3 ) 
);
DFFCE \ff_counter_c[6]_ins11249  (
.D(\counter_out[6]_13 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[6]_3 ) 
);
DFFCE \ff_counter_c[5]_ins11250  (
.D(\counter_out[5]_11 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[5]_3 ) 
);
DFFCE \ff_counter_c[4]_ins11251  (
.D(\counter_out[4]_5 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[4]_3 ) 
);
DFFCE \ff_counter_c[3]_ins11252  (
.D(\counter_out[3]_5 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[3]_3 ) 
);
DFFCE \ff_counter_c[2]_ins11253  (
.D(\counter_out[2]_5 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[2]_3 ) 
);
DFFCE \ff_counter_c[1]_ins11254  (
.D(\counter_out[1]_5 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[1]_3 ) 
);
DFFCE \ff_counter_c[0]_ins11255  (
.D(\counter_out[0]_5 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_counter_c[0]_3 ) 
);
DFFCE \ff_level_c[7]_ins11256  (
.D(n97_3),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[7]_3 ) 
);
DFFCE \ff_level_c[6]_ins11257  (
.D(n98_3),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[6]_3 ) 
);
DFFCE \ff_level_c[5]_ins11258  (
.D(n99_3),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[5]_3 ) 
);
DFFCE \ff_level_c[4]_ins11259  (
.D(n100_3),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[4]_3 ) 
);
DFFCE \ff_level_c[3]_ins11260  (
.D(n101_3),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[3]_3 ) 
);
DFFCE \ff_level_c[2]_ins11261  (
.D(n102_3),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[2]_3 ) 
);
DFFCE \ff_level_c[1]_ins11262  (
.D(n103_3),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[1]_3 ) 
);
DFFCE \ff_level_c[0]_ins11263  (
.D(n104_3),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_level_c[0]_3 ) 
);
DFFCE \ff_state_d[2]_ins11264  (
.D(n91_5),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_d[2]_3 ) 
);
DFFCE \ff_state_d[1]_ins11265  (
.D(n92_5),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_d[1]_3 ) 
);
DFFCE \ff_state_d[0]_ins11266  (
.D(n93_5),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_d[0]_3 ) 
);
DFFCE \ff_counter_d[15]_ins11267  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[15]_3 ) 
);
DFFCE \ff_counter_d[14]_ins11268  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[14]_3 ) 
);
DFFCE \ff_counter_d[13]_ins11269  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[13]_3 ) 
);
DFFCE \ff_counter_d[12]_ins11270  (
.D(\counter_out[12]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[12]_3 ) 
);
DFFCE \ff_counter_d[11]_ins11271  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[11]_3 ) 
);
DFFCE \ff_counter_d[10]_ins11272  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[10]_3 ) 
);
DFFCE \ff_counter_d[9]_ins11273  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[9]_3 ) 
);
DFFCE \ff_counter_d[8]_ins11274  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[8]_3 ) 
);
DFFCE \ff_counter_d[7]_ins11275  (
.D(\counter_out[7]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[7]_3 ) 
);
DFFCE \ff_counter_d[6]_ins11276  (
.D(\counter_out[6]_13 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[6]_3 ) 
);
DFFCE \ff_counter_d[5]_ins11277  (
.D(\counter_out[5]_11 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[5]_3 ) 
);
DFFCE \ff_counter_d[4]_ins11278  (
.D(\counter_out[4]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[4]_3 ) 
);
DFFCE \ff_counter_d[3]_ins11279  (
.D(\counter_out[3]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[3]_3 ) 
);
DFFCE \ff_counter_d[2]_ins11280  (
.D(\counter_out[2]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[2]_3 ) 
);
DFFCE \ff_counter_d[1]_ins11281  (
.D(\counter_out[1]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[1]_3 ) 
);
DFFCE \ff_counter_d[0]_ins11282  (
.D(\counter_out[0]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_d[0]_3 ) 
);
DFFCE \ff_level_d[7]_ins11283  (
.D(n97_3),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[7]_3 ) 
);
DFFCE \ff_level_d[6]_ins11284  (
.D(n98_3),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[6]_3 ) 
);
DFFCE \ff_level_d[5]_ins11285  (
.D(n99_3),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[5]_3 ) 
);
DFFCE \ff_level_d[4]_ins11286  (
.D(n100_3),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[4]_3 ) 
);
DFFCE \ff_level_d[3]_ins11287  (
.D(n101_3),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[3]_3 ) 
);
DFFCE \ff_level_d[2]_ins11288  (
.D(n102_3),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[2]_3 ) 
);
DFFCE \ff_level_d[1]_ins11289  (
.D(n103_3),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[1]_3 ) 
);
DFFCE \ff_level_d[0]_ins11290  (
.D(n104_3),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_d[0]_3 ) 
);
DFFCE \ff_state_e[2]_ins11291  (
.D(n91_5),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_state_e[2]_3 ) 
);
DFFCE \ff_state_e[1]_ins11292  (
.D(n92_5),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_state_e[1]_3 ) 
);
DFFCE \ff_state_e[0]_ins11293  (
.D(n93_5),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_state_e[0]_3 ) 
);
DFFCE \ff_counter_e[15]_ins11294  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[15]_3 ) 
);
DFFCE \ff_counter_e[14]_ins11295  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[14]_3 ) 
);
DFFCE \ff_counter_e[13]_ins11296  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[13]_3 ) 
);
DFFCE \ff_counter_e[12]_ins11297  (
.D(\counter_out[12]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[12]_3 ) 
);
DFFCE \ff_counter_e[11]_ins11298  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[11]_3 ) 
);
DFFCE \ff_counter_e[10]_ins11299  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[10]_3 ) 
);
DFFCE \ff_counter_e[9]_ins11300  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[9]_3 ) 
);
DFFCE \ff_counter_e[8]_ins11301  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[8]_3 ) 
);
DFFCE \ff_counter_e[7]_ins11302  (
.D(\counter_out[7]_5 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[7]_3 ) 
);
DFFCE \ff_counter_e[6]_ins11303  (
.D(\counter_out[6]_13 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[6]_3 ) 
);
DFFCE \ff_counter_e[5]_ins11304  (
.D(\counter_out[5]_11 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[5]_3 ) 
);
DFFCE \ff_counter_e[4]_ins11305  (
.D(\counter_out[4]_5 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[4]_3 ) 
);
DFFCE \ff_counter_e[3]_ins11306  (
.D(\counter_out[3]_5 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[3]_3 ) 
);
DFFCE \ff_counter_e[2]_ins11307  (
.D(\counter_out[2]_5 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[2]_3 ) 
);
DFFCE \ff_counter_e[1]_ins11308  (
.D(\counter_out[1]_5 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[1]_3 ) 
);
DFFCE \ff_counter_e[0]_ins11309  (
.D(\counter_out[0]_5 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_counter_e[0]_3 ) 
);
DFFCE \ff_level_e[7]_ins11310  (
.D(n97_3),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[7]_3 ) 
);
DFFCE \ff_level_e[6]_ins11311  (
.D(n98_3),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[6]_3 ) 
);
DFFCE \ff_level_e[5]_ins11312  (
.D(n99_3),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[5]_3 ) 
);
DFFCE \ff_level_e[4]_ins11313  (
.D(n100_3),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[4]_3 ) 
);
DFFCE \ff_level_e[3]_ins11314  (
.D(n101_3),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[3]_3 ) 
);
DFFCE \ff_level_e[2]_ins11315  (
.D(n102_3),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[2]_3 ) 
);
DFFCE \ff_level_e[1]_ins11316  (
.D(n103_3),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[1]_3 ) 
);
DFFCE \ff_level_e[0]_ins11317  (
.D(n104_3),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_level_e[0]_3 ) 
);
DFFCE \ff_state_a[2]_ins11318  (
.D(n91_5),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_state_a[2]_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator  u_adsr_envelope_generator (
.o_31_7(o_31_7),
.o_29_6(o_29_6),
.o_27_5(o_27_5),
.o_25_4(o_25_4),
.o_23_3(o_23_3),
.o_21_2(o_21_2),
.o_19_1(o_19_1),
.o_17_0(o_17_0),
.\ff_active[1] (\ff_active[1] ),
.\ff_counter_e[0]_3 (\ff_counter_e[0]_3 ),
.n3_65_96(n3_65_96),
.\ff_active[2] (\ff_active[2] ),
.\ff_counter_e[14]_3 (\ff_counter_e[14]_3 ),
.n3_37_97(n3_37_97),
.\ff_counter_e[15]_3 (\ff_counter_e[15]_3 ),
.n3_35_98(n3_35_98),
.\ff_counter_e[13]_3 (\ff_counter_e[13]_3 ),
.n3_39_99(n3_39_99),
.\ff_counter_e[12]_3 (\ff_counter_e[12]_3 ),
.n3_41_100(n3_41_100),
.\ff_counter_e[11]_3 (\ff_counter_e[11]_3 ),
.n3_43_101(n3_43_101),
.\ff_counter_e[10]_3 (\ff_counter_e[10]_3 ),
.n3_45_102(n3_45_102),
.\ff_counter_e[9]_3 (\ff_counter_e[9]_3 ),
.n3_47_103(n3_47_103),
.\ff_counter_e[8]_3 (\ff_counter_e[8]_3 ),
.n3_49_104(n3_49_104),
.n3_9(n3_9),
.\ff_state_e[2]_3 (\ff_state_e[2]_3 ),
.n3_13_105(n3_13_105),
.\ff_state_e[1]_3 (\ff_state_e[1]_3 ),
.n3_11_106(n3_11_106),
.\ff_counter_e[1]_3 (\ff_counter_e[1]_3 ),
.n3_63_107(n3_63_107),
.\ff_counter_e[2]_3 (\ff_counter_e[2]_3 ),
.n3_61_108(n3_61_108),
.\ff_counter_e[3]_3 (\ff_counter_e[3]_3 ),
.n3_59_109(n3_59_109),
.\ff_counter_e[4]_3 (\ff_counter_e[4]_3 ),
.n3_57_110(n3_57_110),
.\ff_counter_e[5]_3 (\ff_counter_e[5]_3 ),
.n3_55_111(n3_55_111),
.\ff_counter_e[6]_3 (\ff_counter_e[6]_3 ),
.n3_53_112(n3_53_112),
.\ff_counter_e[7]_3 (\ff_counter_e[7]_3 ),
.n3_51_113(n3_51_113),
.n3_35_114(n3_35_114),
.n3_35_115(n3_35_115),
.n3_35_116(n3_35_116),
.n3_35_117(n3_35_117),
.n3_37_118(n3_37_118),
.n3_37_119(n3_37_119),
.n3_37_120(n3_37_120),
.n3_37_121(n3_37_121),
.n3_39_122(n3_39_122),
.n3_39_123(n3_39_123),
.n3_39_124(n3_39_124),
.n3_39_125(n3_39_125),
.n3_41_126(n3_41_126),
.n3_41_127(n3_41_127),
.n3_41_128(n3_41_128),
.n3_41_129(n3_41_129),
.n3_43_130(n3_43_130),
.n3_43_131(n3_43_131),
.n3_43_132(n3_43_132),
.n3_43_133(n3_43_133),
.n3_45_134(n3_45_134),
.n3_45_135(n3_45_135),
.n3_45_136(n3_45_136),
.n3_45_137(n3_45_137),
.n3_47_138(n3_47_138),
.n3_47_139(n3_47_139),
.n3_47_140(n3_47_140),
.n3_47_141(n3_47_141),
.n3_49_142(n3_49_142),
.n3_49_143(n3_49_143),
.n3_49_144(n3_49_144),
.n3_49_145(n3_49_145),
.\ff_state_e[0]_3 (\ff_state_e[0]_3 ),
.n3_33_146(n3_33_146),
.\ff_reg_dr_e1[7] (\ff_reg_dr_e1[7] ),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.ff_reg_clone_adsr_e1(ff_reg_clone_adsr_e1),
.\ff_reg_rr_e1[7] (\ff_reg_rr_e1[7] ),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.\ff_reg_sr_e1[7] (\ff_reg_sr_e1[7] ),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\ff_reg_sr_e1[6] (\ff_reg_sr_e1[6] ),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\ff_reg_rr_e1[6] (\ff_reg_rr_e1[6] ),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.\ff_reg_dr_e1[6] (\ff_reg_dr_e1[6] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\ff_reg_dr_e1[5] (\ff_reg_dr_e1[5] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.\ff_reg_rr_e1[5] (\ff_reg_rr_e1[5] ),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.\ff_reg_sr_e1[5] (\ff_reg_sr_e1[5] ),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\ff_reg_dr_e1[4] (\ff_reg_dr_e1[4] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.\ff_reg_rr_e1[4] (\ff_reg_rr_e1[4] ),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.\ff_reg_sr_e1[4] (\ff_reg_sr_e1[4] ),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.\ff_reg_sr_e1[3] (\ff_reg_sr_e1[3] ),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\ff_reg_rr_e1[3] (\ff_reg_rr_e1[3] ),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.\ff_reg_dr_e1[3] (\ff_reg_dr_e1[3] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\ff_reg_sr_e1[2] (\ff_reg_sr_e1[2] ),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\ff_reg_rr_e1[2] (\ff_reg_rr_e1[2] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.\ff_reg_dr_e1[2] (\ff_reg_dr_e1[2] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\ff_reg_dr_e1[1] (\ff_reg_dr_e1[1] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.\ff_reg_rr_e1[1] (\ff_reg_rr_e1[1] ),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\ff_reg_sr_e1[1] (\ff_reg_sr_e1[1] ),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\ff_reg_sr_e1[0] (\ff_reg_sr_e1[0] ),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\ff_reg_rr_e1[0] (\ff_reg_rr_e1[0] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\ff_reg_dr_e1[0] (\ff_reg_dr_e1[0] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\ff_reg_sl_e1[5] (\ff_reg_sl_e1[5] ),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.n3_39_147(n3_39_147),
.n3_35_148(n3_35_148),
.n3_37_149(n3_37_149),
.\ff_reg_sl_e1[1] (\ff_reg_sl_e1[1] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.\ff_reg_sl_e1[2] (\ff_reg_sl_e1[2] ),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.\ff_reg_sl_e1[4] (\ff_reg_sl_e1[4] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.\ff_reg_sl_e1[3] (\ff_reg_sl_e1[3] ),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.n3_43_150(n3_43_150),
.\ff_reg_sl_e1[6] (\ff_reg_sl_e1[6] ),
.\reg_sl_e0[6] (\reg_sl_e0[6] ),
.\ff_reg_sl_e1[0] (\ff_reg_sl_e1[0] ),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.n3_41_151(n3_41_151),
.n3_31_152(n3_31_152),
.n97_3(n97_3),
.n98_3(n98_3),
.n99_3(n99_3),
.n100_3(n100_3),
.n101_3(n101_3),
.n102_3(n102_3),
.n103_3(n103_3),
.n104_3(n104_3),
.\counter_out[15]_3 (\counter_out[15]_3 ),
.\counter_out[14]_3 (\counter_out[14]_3 ),
.\counter_out[13]_3 (\counter_out[13]_3 ),
.\counter_out[12]_3 (\counter_out[12]_3 ),
.\counter_out[11]_3 (\counter_out[11]_3 ),
.\counter_out[10]_3 (\counter_out[10]_3 ),
.\counter_out[9]_3 (\counter_out[9]_3 ),
.\counter_out[8]_3 (\counter_out[8]_3 ),
.n91_5(n91_5),
.n92_5(n92_5),
.n93_5(n93_5),
.\counter_out[0]_5 (\counter_out[0]_5 ),
.\counter_out[1]_5 (\counter_out[1]_5 ),
.\counter_out[2]_5 (\counter_out[2]_5 ),
.\counter_out[3]_5 (\counter_out[3]_5 ),
.\counter_out[4]_5 (\counter_out[4]_5 ),
.\counter_out[7]_5 (\counter_out[7]_5 ),
.\counter_out[5]_11 (\counter_out[5]_11 ),
.\counter_out[6]_13 (\counter_out[6]_13 ) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_ar_selector  u_ar_selector (
.\reg_ar_a1[7] (\reg_ar_a1[7] ),
.\reg_ar_b1[7] (\reg_ar_b1[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_ar_c1[7] (\reg_ar_c1[7] ),
.\reg_ar_d1[7] (\reg_ar_d1[7] ),
.\reg_ar_a1[6] (\reg_ar_a1[6] ),
.\reg_ar_b1[6] (\reg_ar_b1[6] ),
.\reg_ar_c1[6] (\reg_ar_c1[6] ),
.\reg_ar_d1[6] (\reg_ar_d1[6] ),
.\reg_ar_a1[5] (\reg_ar_a1[5] ),
.\reg_ar_b1[5] (\reg_ar_b1[5] ),
.\reg_ar_c1[5] (\reg_ar_c1[5] ),
.\reg_ar_d1[5] (\reg_ar_d1[5] ),
.\reg_ar_a1[4] (\reg_ar_a1[4] ),
.\reg_ar_b1[4] (\reg_ar_b1[4] ),
.\reg_ar_c1[4] (\reg_ar_c1[4] ),
.\reg_ar_d1[4] (\reg_ar_d1[4] ),
.\reg_ar_a1[3] (\reg_ar_a1[3] ),
.\reg_ar_b1[3] (\reg_ar_b1[3] ),
.\reg_ar_c1[3] (\reg_ar_c1[3] ),
.\reg_ar_d1[3] (\reg_ar_d1[3] ),
.\reg_ar_a1[2] (\reg_ar_a1[2] ),
.\reg_ar_b1[2] (\reg_ar_b1[2] ),
.\reg_ar_c1[2] (\reg_ar_c1[2] ),
.\reg_ar_d1[2] (\reg_ar_d1[2] ),
.\reg_ar_a1[1] (\reg_ar_a1[1] ),
.\reg_ar_b1[1] (\reg_ar_b1[1] ),
.\reg_ar_c1[1] (\reg_ar_c1[1] ),
.\reg_ar_d1[1] (\reg_ar_d1[1] ),
.\reg_ar_a1[0] (\reg_ar_a1[0] ),
.\reg_ar_b1[0] (\reg_ar_b1[0] ),
.\reg_ar_c1[0] (\reg_ar_c1[0] ),
.\reg_ar_d1[0] (\reg_ar_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_35_117(n3_35_117),
.n3_37_121(n3_37_121),
.n3_39_125(n3_39_125),
.n3_41_129(n3_41_129),
.n3_43_133(n3_43_133),
.n3_45_137(n3_45_137),
.n3_47_141(n3_47_141),
.n3_49_145(n3_49_145) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_dr_selector  u_dr_selector (
.\reg_dr_a1[7] (\reg_dr_a1[7] ),
.\reg_dr_b1[7] (\reg_dr_b1[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_dr_c1[7] (\reg_dr_c1[7] ),
.\reg_dr_d1[7] (\reg_dr_d1[7] ),
.\reg_dr_a1[6] (\reg_dr_a1[6] ),
.\reg_dr_b1[6] (\reg_dr_b1[6] ),
.\reg_dr_c1[6] (\reg_dr_c1[6] ),
.\reg_dr_d1[6] (\reg_dr_d1[6] ),
.\reg_dr_a1[5] (\reg_dr_a1[5] ),
.\reg_dr_b1[5] (\reg_dr_b1[5] ),
.\reg_dr_c1[5] (\reg_dr_c1[5] ),
.\reg_dr_d1[5] (\reg_dr_d1[5] ),
.\reg_dr_a1[4] (\reg_dr_a1[4] ),
.\reg_dr_b1[4] (\reg_dr_b1[4] ),
.\reg_dr_c1[4] (\reg_dr_c1[4] ),
.\reg_dr_d1[4] (\reg_dr_d1[4] ),
.\reg_dr_a1[3] (\reg_dr_a1[3] ),
.\reg_dr_b1[3] (\reg_dr_b1[3] ),
.\reg_dr_c1[3] (\reg_dr_c1[3] ),
.\reg_dr_d1[3] (\reg_dr_d1[3] ),
.\reg_dr_a1[2] (\reg_dr_a1[2] ),
.\reg_dr_b1[2] (\reg_dr_b1[2] ),
.\reg_dr_c1[2] (\reg_dr_c1[2] ),
.\reg_dr_d1[2] (\reg_dr_d1[2] ),
.\reg_dr_a1[1] (\reg_dr_a1[1] ),
.\reg_dr_b1[1] (\reg_dr_b1[1] ),
.\reg_dr_c1[1] (\reg_dr_c1[1] ),
.\reg_dr_d1[1] (\reg_dr_d1[1] ),
.\reg_dr_a1[0] (\reg_dr_a1[0] ),
.\reg_dr_b1[0] (\reg_dr_b1[0] ),
.\reg_dr_c1[0] (\reg_dr_c1[0] ),
.\reg_dr_d1[0] (\reg_dr_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_35_114(n3_35_114),
.n3_37_120(n3_37_120),
.n3_39_122(n3_39_122),
.n3_41_126(n3_41_126),
.n3_43_132(n3_43_132),
.n3_45_136(n3_45_136),
.n3_47_138(n3_47_138),
.n3_49_144(n3_49_144) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sr_selector  u_sr_selector (
.\reg_sr_a1[7] (\reg_sr_a1[7] ),
.\reg_sr_b1[7] (\reg_sr_b1[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_sr_c1[7] (\reg_sr_c1[7] ),
.\reg_sr_d1[7] (\reg_sr_d1[7] ),
.\reg_sr_a1[6] (\reg_sr_a1[6] ),
.\reg_sr_b1[6] (\reg_sr_b1[6] ),
.\reg_sr_c1[6] (\reg_sr_c1[6] ),
.\reg_sr_d1[6] (\reg_sr_d1[6] ),
.\reg_sr_a1[5] (\reg_sr_a1[5] ),
.\reg_sr_b1[5] (\reg_sr_b1[5] ),
.\reg_sr_c1[5] (\reg_sr_c1[5] ),
.\reg_sr_d1[5] (\reg_sr_d1[5] ),
.\reg_sr_a1[4] (\reg_sr_a1[4] ),
.\reg_sr_b1[4] (\reg_sr_b1[4] ),
.\reg_sr_c1[4] (\reg_sr_c1[4] ),
.\reg_sr_d1[4] (\reg_sr_d1[4] ),
.\reg_sr_a1[3] (\reg_sr_a1[3] ),
.\reg_sr_b1[3] (\reg_sr_b1[3] ),
.\reg_sr_c1[3] (\reg_sr_c1[3] ),
.\reg_sr_d1[3] (\reg_sr_d1[3] ),
.\reg_sr_a1[2] (\reg_sr_a1[2] ),
.\reg_sr_b1[2] (\reg_sr_b1[2] ),
.\reg_sr_c1[2] (\reg_sr_c1[2] ),
.\reg_sr_d1[2] (\reg_sr_d1[2] ),
.\reg_sr_a1[1] (\reg_sr_a1[1] ),
.\reg_sr_b1[1] (\reg_sr_b1[1] ),
.\reg_sr_c1[1] (\reg_sr_c1[1] ),
.\reg_sr_d1[1] (\reg_sr_d1[1] ),
.\reg_sr_a1[0] (\reg_sr_a1[0] ),
.\reg_sr_b1[0] (\reg_sr_b1[0] ),
.\reg_sr_c1[0] (\reg_sr_c1[0] ),
.\reg_sr_d1[0] (\reg_sr_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_35_116(n3_35_116),
.n3_37_118(n3_37_118),
.n3_39_124(n3_39_124),
.n3_41_128(n3_41_128),
.n3_43_130(n3_43_130),
.n3_45_134(n3_45_134),
.n3_47_140(n3_47_140),
.n3_49_142(n3_49_142) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_rr_selector  u_rr_selector (
.\reg_rr_a1[7] (\reg_rr_a1[7] ),
.\reg_rr_b1[7] (\reg_rr_b1[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_rr_c1[7] (\reg_rr_c1[7] ),
.\reg_rr_d1[7] (\reg_rr_d1[7] ),
.\reg_rr_a1[6] (\reg_rr_a1[6] ),
.\reg_rr_b1[6] (\reg_rr_b1[6] ),
.\reg_rr_c1[6] (\reg_rr_c1[6] ),
.\reg_rr_d1[6] (\reg_rr_d1[6] ),
.\reg_rr_a1[5] (\reg_rr_a1[5] ),
.\reg_rr_b1[5] (\reg_rr_b1[5] ),
.\reg_rr_c1[5] (\reg_rr_c1[5] ),
.\reg_rr_d1[5] (\reg_rr_d1[5] ),
.\reg_rr_a1[4] (\reg_rr_a1[4] ),
.\reg_rr_b1[4] (\reg_rr_b1[4] ),
.\reg_rr_c1[4] (\reg_rr_c1[4] ),
.\reg_rr_d1[4] (\reg_rr_d1[4] ),
.\reg_rr_a1[3] (\reg_rr_a1[3] ),
.\reg_rr_b1[3] (\reg_rr_b1[3] ),
.\reg_rr_c1[3] (\reg_rr_c1[3] ),
.\reg_rr_d1[3] (\reg_rr_d1[3] ),
.\reg_rr_a1[2] (\reg_rr_a1[2] ),
.\reg_rr_b1[2] (\reg_rr_b1[2] ),
.\reg_rr_c1[2] (\reg_rr_c1[2] ),
.\reg_rr_d1[2] (\reg_rr_d1[2] ),
.\reg_rr_a1[1] (\reg_rr_a1[1] ),
.\reg_rr_b1[1] (\reg_rr_b1[1] ),
.\reg_rr_c1[1] (\reg_rr_c1[1] ),
.\reg_rr_d1[1] (\reg_rr_d1[1] ),
.\reg_rr_a1[0] (\reg_rr_a1[0] ),
.\reg_rr_b1[0] (\reg_rr_b1[0] ),
.\reg_rr_c1[0] (\reg_rr_c1[0] ),
.\reg_rr_d1[0] (\reg_rr_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_35_115(n3_35_115),
.n3_37_119(n3_37_119),
.n3_39_123(n3_39_123),
.n3_41_127(n3_41_127),
.n3_43_131(n3_43_131),
.n3_45_135(n3_45_135),
.n3_47_139(n3_47_139),
.n3_49_143(n3_49_143) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector  u_sl_selector (
.\reg_sl_a1[6] (\reg_sl_a1[6] ),
.\reg_sl_b1[6] (\reg_sl_b1[6] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_sl_c1[6] (\reg_sl_c1[6] ),
.\reg_sl_d1[6] (\reg_sl_d1[6] ),
.\reg_sl_a1[5] (\reg_sl_a1[5] ),
.\reg_sl_b1[5] (\reg_sl_b1[5] ),
.\reg_sl_c1[5] (\reg_sl_c1[5] ),
.\reg_sl_d1[5] (\reg_sl_d1[5] ),
.\reg_sl_a1[4] (\reg_sl_a1[4] ),
.\reg_sl_b1[4] (\reg_sl_b1[4] ),
.\reg_sl_c1[4] (\reg_sl_c1[4] ),
.\reg_sl_d1[4] (\reg_sl_d1[4] ),
.\reg_sl_a1[3] (\reg_sl_a1[3] ),
.\reg_sl_b1[3] (\reg_sl_b1[3] ),
.\reg_sl_c1[3] (\reg_sl_c1[3] ),
.\reg_sl_d1[3] (\reg_sl_d1[3] ),
.\reg_sl_a1[2] (\reg_sl_a1[2] ),
.\reg_sl_b1[2] (\reg_sl_b1[2] ),
.\reg_sl_c1[2] (\reg_sl_c1[2] ),
.\reg_sl_d1[2] (\reg_sl_d1[2] ),
.\reg_sl_a1[1] (\reg_sl_a1[1] ),
.\reg_sl_b1[1] (\reg_sl_b1[1] ),
.\reg_sl_c1[1] (\reg_sl_c1[1] ),
.\reg_sl_d1[1] (\reg_sl_d1[1] ),
.\reg_sl_a1[0] (\reg_sl_a1[0] ),
.\reg_sl_b1[0] (\reg_sl_b1[0] ),
.\reg_sl_c1[0] (\reg_sl_c1[0] ),
.\reg_sl_d1[0] (\reg_sl_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_31_152(n3_31_152),
.n3_33_146(n3_33_146),
.n3_35_148(n3_35_148),
.n3_37_149(n3_37_149),
.n3_39_147(n3_39_147),
.n3_41_151(n3_41_151),
.n3_43_150(n3_43_150) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_state_selector  u_state_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_state_a[2]_3 (\ff_state_a[2]_3 ),
.\ff_state_b[2]_3 (\ff_state_b[2]_3 ),
.\ff_active[0] (\ff_active[0] ),
.\ff_state_c[2]_3 (\ff_state_c[2]_3 ),
.\ff_state_d[2]_3 (\ff_state_d[2]_3 ),
.\ff_state_a[1]_3 (\ff_state_a[1]_3 ),
.\ff_state_b[1]_3 (\ff_state_b[1]_3 ),
.\ff_state_c[1]_3 (\ff_state_c[1]_3 ),
.\ff_state_d[1]_3 (\ff_state_d[1]_3 ),
.\ff_state_a[0]_3 (\ff_state_a[0]_3 ),
.\ff_state_b[0]_3 (\ff_state_b[0]_3 ),
.\ff_state_c[0]_3 (\ff_state_c[0]_3 ),
.\ff_state_d[0]_3 (\ff_state_d[0]_3 ),
.n3_9(n3_9),
.n3_11_106(n3_11_106),
.n3_13_105(n3_13_105) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_counter_selector  u_counter_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_counter_a[15]_3 (\ff_counter_a[15]_3 ),
.\ff_counter_b[15]_3 (\ff_counter_b[15]_3 ),
.\ff_active[0] (\ff_active[0] ),
.\ff_counter_c[15]_3 (\ff_counter_c[15]_3 ),
.\ff_counter_d[15]_3 (\ff_counter_d[15]_3 ),
.\ff_counter_a[14]_3 (\ff_counter_a[14]_3 ),
.\ff_counter_b[14]_3 (\ff_counter_b[14]_3 ),
.\ff_counter_c[14]_3 (\ff_counter_c[14]_3 ),
.\ff_counter_d[14]_3 (\ff_counter_d[14]_3 ),
.\ff_counter_a[13]_3 (\ff_counter_a[13]_3 ),
.\ff_counter_b[13]_3 (\ff_counter_b[13]_3 ),
.\ff_counter_c[13]_3 (\ff_counter_c[13]_3 ),
.\ff_counter_d[13]_3 (\ff_counter_d[13]_3 ),
.\ff_counter_a[12]_3 (\ff_counter_a[12]_3 ),
.\ff_counter_b[12]_3 (\ff_counter_b[12]_3 ),
.\ff_counter_c[12]_3 (\ff_counter_c[12]_3 ),
.\ff_counter_d[12]_3 (\ff_counter_d[12]_3 ),
.\ff_counter_a[11]_3 (\ff_counter_a[11]_3 ),
.\ff_counter_b[11]_3 (\ff_counter_b[11]_3 ),
.\ff_counter_c[11]_3 (\ff_counter_c[11]_3 ),
.\ff_counter_d[11]_3 (\ff_counter_d[11]_3 ),
.\ff_counter_a[10]_3 (\ff_counter_a[10]_3 ),
.\ff_counter_b[10]_3 (\ff_counter_b[10]_3 ),
.\ff_counter_c[10]_3 (\ff_counter_c[10]_3 ),
.\ff_counter_d[10]_3 (\ff_counter_d[10]_3 ),
.\ff_counter_a[9]_3 (\ff_counter_a[9]_3 ),
.\ff_counter_b[9]_3 (\ff_counter_b[9]_3 ),
.\ff_counter_c[9]_3 (\ff_counter_c[9]_3 ),
.\ff_counter_d[9]_3 (\ff_counter_d[9]_3 ),
.\ff_counter_a[8]_3 (\ff_counter_a[8]_3 ),
.\ff_counter_b[8]_3 (\ff_counter_b[8]_3 ),
.\ff_counter_c[8]_3 (\ff_counter_c[8]_3 ),
.\ff_counter_d[8]_3 (\ff_counter_d[8]_3 ),
.\ff_counter_a[7]_3 (\ff_counter_a[7]_3 ),
.\ff_counter_b[7]_3 (\ff_counter_b[7]_3 ),
.\ff_counter_c[7]_3 (\ff_counter_c[7]_3 ),
.\ff_counter_d[7]_3 (\ff_counter_d[7]_3 ),
.\ff_counter_a[6]_3 (\ff_counter_a[6]_3 ),
.\ff_counter_b[6]_3 (\ff_counter_b[6]_3 ),
.\ff_counter_c[6]_3 (\ff_counter_c[6]_3 ),
.\ff_counter_d[6]_3 (\ff_counter_d[6]_3 ),
.\ff_counter_a[5]_3 (\ff_counter_a[5]_3 ),
.\ff_counter_b[5]_3 (\ff_counter_b[5]_3 ),
.\ff_counter_c[5]_3 (\ff_counter_c[5]_3 ),
.\ff_counter_d[5]_3 (\ff_counter_d[5]_3 ),
.\ff_counter_a[4]_3 (\ff_counter_a[4]_3 ),
.\ff_counter_b[4]_3 (\ff_counter_b[4]_3 ),
.\ff_counter_c[4]_3 (\ff_counter_c[4]_3 ),
.\ff_counter_d[4]_3 (\ff_counter_d[4]_3 ),
.\ff_counter_a[3]_3 (\ff_counter_a[3]_3 ),
.\ff_counter_b[3]_3 (\ff_counter_b[3]_3 ),
.\ff_counter_c[3]_3 (\ff_counter_c[3]_3 ),
.\ff_counter_d[3]_3 (\ff_counter_d[3]_3 ),
.\ff_counter_a[2]_3 (\ff_counter_a[2]_3 ),
.\ff_counter_b[2]_3 (\ff_counter_b[2]_3 ),
.\ff_counter_c[2]_3 (\ff_counter_c[2]_3 ),
.\ff_counter_d[2]_3 (\ff_counter_d[2]_3 ),
.\ff_counter_a[1]_3 (\ff_counter_a[1]_3 ),
.\ff_counter_b[1]_3 (\ff_counter_b[1]_3 ),
.\ff_counter_c[1]_3 (\ff_counter_c[1]_3 ),
.\ff_counter_d[1]_3 (\ff_counter_d[1]_3 ),
.\ff_counter_a[0]_3 (\ff_counter_a[0]_3 ),
.\ff_counter_b[0]_3 (\ff_counter_b[0]_3 ),
.\ff_counter_c[0]_3 (\ff_counter_c[0]_3 ),
.\ff_counter_d[0]_3 (\ff_counter_d[0]_3 ),
.n3_35_98(n3_35_98),
.n3_37_97(n3_37_97),
.n3_39_99(n3_39_99),
.n3_41_100(n3_41_100),
.n3_43_101(n3_43_101),
.n3_45_102(n3_45_102),
.n3_47_103(n3_47_103),
.n3_49_104(n3_49_104),
.n3_51_113(n3_51_113),
.n3_53_112(n3_53_112),
.n3_55_111(n3_55_111),
.n3_57_110(n3_57_110),
.n3_59_109(n3_59_109),
.n3_61_108(n3_61_108),
.n3_63_107(n3_63_107),
.n3_65_96(n3_65_96) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector  u_level_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_level_a[7]_3 (\ff_level_a[7]_3 ),
.\ff_level_b[7]_3 (\ff_level_b[7]_3 ),
.\ff_active[0] (\ff_active[0] ),
.\ff_level_c[7]_3 (\ff_level_c[7]_3 ),
.\ff_level_d[7]_3 (\ff_level_d[7]_3 ),
.\ff_level_e[7]_3 (\ff_level_e[7]_3 ),
.\ff_active[2] (\ff_active[2] ),
.\ff_level_a[6]_3 (\ff_level_a[6]_3 ),
.\ff_level_b[6]_3 (\ff_level_b[6]_3 ),
.\ff_level_c[6]_3 (\ff_level_c[6]_3 ),
.\ff_level_d[6]_3 (\ff_level_d[6]_3 ),
.\ff_level_e[6]_3 (\ff_level_e[6]_3 ),
.\ff_level_a[5]_3 (\ff_level_a[5]_3 ),
.\ff_level_b[5]_3 (\ff_level_b[5]_3 ),
.\ff_level_c[5]_3 (\ff_level_c[5]_3 ),
.\ff_level_d[5]_3 (\ff_level_d[5]_3 ),
.\ff_level_e[5]_3 (\ff_level_e[5]_3 ),
.\ff_level_a[4]_3 (\ff_level_a[4]_3 ),
.\ff_level_b[4]_3 (\ff_level_b[4]_3 ),
.\ff_level_c[4]_3 (\ff_level_c[4]_3 ),
.\ff_level_d[4]_3 (\ff_level_d[4]_3 ),
.\ff_level_e[4]_3 (\ff_level_e[4]_3 ),
.\ff_level_a[3]_3 (\ff_level_a[3]_3 ),
.\ff_level_b[3]_3 (\ff_level_b[3]_3 ),
.\ff_level_c[3]_3 (\ff_level_c[3]_3 ),
.\ff_level_d[3]_3 (\ff_level_d[3]_3 ),
.\ff_level_e[3]_3 (\ff_level_e[3]_3 ),
.\ff_level_a[2]_3 (\ff_level_a[2]_3 ),
.\ff_level_b[2]_3 (\ff_level_b[2]_3 ),
.\ff_level_c[2]_3 (\ff_level_c[2]_3 ),
.\ff_level_d[2]_3 (\ff_level_d[2]_3 ),
.\ff_level_e[2]_3 (\ff_level_e[2]_3 ),
.\ff_level_a[1]_3 (\ff_level_a[1]_3 ),
.\ff_level_b[1]_3 (\ff_level_b[1]_3 ),
.\ff_level_c[1]_3 (\ff_level_c[1]_3 ),
.\ff_level_d[1]_3 (\ff_level_d[1]_3 ),
.\ff_level_e[1]_3 (\ff_level_e[1]_3 ),
.\ff_level_a[0]_3 (\ff_level_a[0]_3 ),
.\ff_level_b[0]_3 (\ff_level_b[0]_3 ),
.\ff_level_c[0]_3 (\ff_level_c[0]_3 ),
.\ff_level_d[0]_3 (\ff_level_d[0]_3 ),
.\ff_level_e[0]_3 (\ff_level_e[0]_3 ),
.o_17_0(o_17_0),
.o_19_1(o_19_1),
.o_21_2(o_21_2),
.o_23_3(o_23_3),
.o_25_4(o_25_4),
.o_27_5(o_27_5),
.o_29_6(o_29_6),
.o_31_7(o_31_7) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_length_selector  (\ff_active[1] ,\reg_wave_length_a0[1] ,\reg_wave_length_b0[1] ,\ff_active[0] ,\reg_wave_length_c0[1] ,\reg_wave_length_d0[1] ,\reg_wave_length_a0[0] ,\reg_wave_length_b0[0] ,\reg_wave_length_c0[0] ,\reg_wave_length_d0[0] ,n3_7,n3_9_374);
input \ff_active[1] ;
input \reg_wave_length_a0[1] ;
input \reg_wave_length_b0[1] ;
input \ff_active[0] ;
input \reg_wave_length_c0[1] ;
input \reg_wave_length_d0[1] ;
input \reg_wave_length_a0[0] ;
input \reg_wave_length_b0[0] ;
input \reg_wave_length_c0[0] ;
input \reg_wave_length_d0[0] ;
output n3_7;
output n3_9_374;
wire n3_7;
wire n3_9_374;
wire n1_5;
wire n2_5;
wire n1_7_382;
wire n2_7_383;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14492 (
.I0(n1_5),
.I1(n2_5),
.S0(\ff_active[1] ),
.O(n3_7) 
);
MUX2_LUT5 n3_ins14493 (
.I0(n1_7_382),
.I1(n2_7_383),
.S0(\ff_active[1] ),
.O(n3_9_374) 
);
LUT3 n1_ins14964 (
.I0(\reg_wave_length_a0[1] ),
.I1(\reg_wave_length_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_5) 
);
defparam n1_ins14964.INIT=8'hCA;
LUT3 n2_ins14965 (
.I0(\reg_wave_length_c0[1] ),
.I1(\reg_wave_length_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_5) 
);
defparam n2_ins14965.INIT=8'hCA;
LUT3 n1_ins14966 (
.I0(\reg_wave_length_a0[0] ),
.I1(\reg_wave_length_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_7_382) 
);
defparam n1_ins14966.INIT=8'hCA;
LUT3 n2_ins14967 (
.I0(\reg_wave_length_c0[0] ),
.I1(\reg_wave_length_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_7_383) 
);
defparam n2_ins14967.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_counter_selector  (\ff_active[1] ,\ff_frequency_count_a[11] ,\ff_frequency_count_b[11] ,\ff_active[0] ,\ff_frequency_count_c[11] ,\ff_frequency_count_d[11] ,\ff_frequency_count_a[10] ,\ff_frequency_count_b[10] ,\ff_frequency_count_c[10] ,\ff_frequency_count_d[10] ,\ff_frequency_count_a[9] ,\ff_frequency_count_b[9] ,\ff_frequency_count_c[9] ,\ff_frequency_count_d[9] ,\ff_frequency_count_a[8] ,\ff_frequency_count_b[8] ,\ff_frequency_count_c[8] ,\ff_frequency_count_d[8] ,\ff_frequency_count_a[7] ,\ff_frequency_count_b[7] ,\ff_frequency_count_c[7] ,\ff_frequency_count_d[7] ,\ff_frequency_count_a[6] ,\ff_frequency_count_b[6] ,\ff_frequency_count_c[6] ,\ff_frequency_count_d[6] ,\ff_frequency_count_a[5] ,\ff_frequency_count_b[5] ,\ff_frequency_count_c[5] ,\ff_frequency_count_d[5] ,\ff_frequency_count_a[4] ,\ff_frequency_count_b[4] ,\ff_frequency_count_c[4] ,\ff_frequency_count_d[4] ,\ff_frequency_count_a[3] ,\ff_frequency_count_b[3] ,\ff_frequency_count_c[3] ,\ff_frequency_count_d[3] ,\ff_frequency_count_a[2] ,\ff_frequency_count_b[2] ,\ff_frequency_count_c[2] ,\ff_frequency_count_d[2] ,\ff_frequency_count_a[1] ,\ff_frequency_count_b[1] ,\ff_frequency_count_c[1] ,\ff_frequency_count_d[1] ,\ff_frequency_count_a[0] ,\ff_frequency_count_b[0] ,\ff_frequency_count_c[0] ,\ff_frequency_count_d[0] ,n3_27_384,n3_29_385,n3_31_386,n3_33_387,n3_35_388,n3_37_389,n3_39_390,n3_41_391,n3_43_392,n3_45_393,n3_47_394,n3_49_395);
input \ff_active[1] ;
input \ff_frequency_count_a[11] ;
input \ff_frequency_count_b[11] ;
input \ff_active[0] ;
input \ff_frequency_count_c[11] ;
input \ff_frequency_count_d[11] ;
input \ff_frequency_count_a[10] ;
input \ff_frequency_count_b[10] ;
input \ff_frequency_count_c[10] ;
input \ff_frequency_count_d[10] ;
input \ff_frequency_count_a[9] ;
input \ff_frequency_count_b[9] ;
input \ff_frequency_count_c[9] ;
input \ff_frequency_count_d[9] ;
input \ff_frequency_count_a[8] ;
input \ff_frequency_count_b[8] ;
input \ff_frequency_count_c[8] ;
input \ff_frequency_count_d[8] ;
input \ff_frequency_count_a[7] ;
input \ff_frequency_count_b[7] ;
input \ff_frequency_count_c[7] ;
input \ff_frequency_count_d[7] ;
input \ff_frequency_count_a[6] ;
input \ff_frequency_count_b[6] ;
input \ff_frequency_count_c[6] ;
input \ff_frequency_count_d[6] ;
input \ff_frequency_count_a[5] ;
input \ff_frequency_count_b[5] ;
input \ff_frequency_count_c[5] ;
input \ff_frequency_count_d[5] ;
input \ff_frequency_count_a[4] ;
input \ff_frequency_count_b[4] ;
input \ff_frequency_count_c[4] ;
input \ff_frequency_count_d[4] ;
input \ff_frequency_count_a[3] ;
input \ff_frequency_count_b[3] ;
input \ff_frequency_count_c[3] ;
input \ff_frequency_count_d[3] ;
input \ff_frequency_count_a[2] ;
input \ff_frequency_count_b[2] ;
input \ff_frequency_count_c[2] ;
input \ff_frequency_count_d[2] ;
input \ff_frequency_count_a[1] ;
input \ff_frequency_count_b[1] ;
input \ff_frequency_count_c[1] ;
input \ff_frequency_count_d[1] ;
input \ff_frequency_count_a[0] ;
input \ff_frequency_count_b[0] ;
input \ff_frequency_count_c[0] ;
input \ff_frequency_count_d[0] ;
output n3_27_384;
output n3_29_385;
output n3_31_386;
output n3_33_387;
output n3_35_388;
output n3_37_389;
output n3_39_390;
output n3_41_391;
output n3_43_392;
output n3_45_393;
output n3_47_394;
output n3_49_395;
wire n3_27_384;
wire n3_29_385;
wire n3_31_386;
wire n3_33_387;
wire n3_35_388;
wire n3_37_389;
wire n3_39_390;
wire n3_41_391;
wire n3_43_392;
wire n3_45_393;
wire n3_47_394;
wire n3_49_395;
wire n1_25_396;
wire n2_25_397;
wire n1_27_398;
wire n2_27_399;
wire n1_29_400;
wire n2_29_401;
wire n1_31_402;
wire n2_31_403;
wire n1_33_404;
wire n2_33_405;
wire n1_35_406;
wire n2_35_407;
wire n1_37_408;
wire n2_37_409;
wire n1_39_410;
wire n2_39_411;
wire n1_41_412;
wire n2_41_413;
wire n1_43_414;
wire n2_43_415;
wire n1_45_416;
wire n2_45_417;
wire n1_47_418;
wire n2_47_419;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14494 (
.I0(n1_25_396),
.I1(n2_25_397),
.S0(\ff_active[1] ),
.O(n3_27_384) 
);
MUX2_LUT5 n3_ins14495 (
.I0(n1_27_398),
.I1(n2_27_399),
.S0(\ff_active[1] ),
.O(n3_29_385) 
);
MUX2_LUT5 n3_ins14496 (
.I0(n1_29_400),
.I1(n2_29_401),
.S0(\ff_active[1] ),
.O(n3_31_386) 
);
MUX2_LUT5 n3_ins14497 (
.I0(n1_31_402),
.I1(n2_31_403),
.S0(\ff_active[1] ),
.O(n3_33_387) 
);
MUX2_LUT5 n3_ins14498 (
.I0(n1_33_404),
.I1(n2_33_405),
.S0(\ff_active[1] ),
.O(n3_35_388) 
);
MUX2_LUT5 n3_ins14499 (
.I0(n1_35_406),
.I1(n2_35_407),
.S0(\ff_active[1] ),
.O(n3_37_389) 
);
MUX2_LUT5 n3_ins14500 (
.I0(n1_37_408),
.I1(n2_37_409),
.S0(\ff_active[1] ),
.O(n3_39_390) 
);
MUX2_LUT5 n3_ins14501 (
.I0(n1_39_410),
.I1(n2_39_411),
.S0(\ff_active[1] ),
.O(n3_41_391) 
);
MUX2_LUT5 n3_ins14502 (
.I0(n1_41_412),
.I1(n2_41_413),
.S0(\ff_active[1] ),
.O(n3_43_392) 
);
MUX2_LUT5 n3_ins14503 (
.I0(n1_43_414),
.I1(n2_43_415),
.S0(\ff_active[1] ),
.O(n3_45_393) 
);
MUX2_LUT5 n3_ins14504 (
.I0(n1_45_416),
.I1(n2_45_417),
.S0(\ff_active[1] ),
.O(n3_47_394) 
);
MUX2_LUT5 n3_ins14569 (
.I0(n1_47_418),
.I1(n2_47_419),
.S0(\ff_active[1] ),
.O(n3_49_395) 
);
LUT3 n1_ins15006 (
.I0(\ff_frequency_count_a[11] ),
.I1(\ff_frequency_count_b[11] ),
.I2(\ff_active[0] ),
.F(n1_25_396) 
);
defparam n1_ins15006.INIT=8'hCA;
LUT3 n2_ins15007 (
.I0(\ff_frequency_count_c[11] ),
.I1(\ff_frequency_count_d[11] ),
.I2(\ff_active[0] ),
.F(n2_25_397) 
);
defparam n2_ins15007.INIT=8'hCA;
LUT3 n1_ins15008 (
.I0(\ff_frequency_count_a[10] ),
.I1(\ff_frequency_count_b[10] ),
.I2(\ff_active[0] ),
.F(n1_27_398) 
);
defparam n1_ins15008.INIT=8'hCA;
LUT3 n2_ins15009 (
.I0(\ff_frequency_count_c[10] ),
.I1(\ff_frequency_count_d[10] ),
.I2(\ff_active[0] ),
.F(n2_27_399) 
);
defparam n2_ins15009.INIT=8'hCA;
LUT3 n1_ins15010 (
.I0(\ff_frequency_count_a[9] ),
.I1(\ff_frequency_count_b[9] ),
.I2(\ff_active[0] ),
.F(n1_29_400) 
);
defparam n1_ins15010.INIT=8'hCA;
LUT3 n2_ins15011 (
.I0(\ff_frequency_count_c[9] ),
.I1(\ff_frequency_count_d[9] ),
.I2(\ff_active[0] ),
.F(n2_29_401) 
);
defparam n2_ins15011.INIT=8'hCA;
LUT3 n1_ins15012 (
.I0(\ff_frequency_count_a[8] ),
.I1(\ff_frequency_count_b[8] ),
.I2(\ff_active[0] ),
.F(n1_31_402) 
);
defparam n1_ins15012.INIT=8'hCA;
LUT3 n2_ins15013 (
.I0(\ff_frequency_count_c[8] ),
.I1(\ff_frequency_count_d[8] ),
.I2(\ff_active[0] ),
.F(n2_31_403) 
);
defparam n2_ins15013.INIT=8'hCA;
LUT3 n1_ins15014 (
.I0(\ff_frequency_count_a[7] ),
.I1(\ff_frequency_count_b[7] ),
.I2(\ff_active[0] ),
.F(n1_33_404) 
);
defparam n1_ins15014.INIT=8'hCA;
LUT3 n2_ins15015 (
.I0(\ff_frequency_count_c[7] ),
.I1(\ff_frequency_count_d[7] ),
.I2(\ff_active[0] ),
.F(n2_33_405) 
);
defparam n2_ins15015.INIT=8'hCA;
LUT3 n1_ins15016 (
.I0(\ff_frequency_count_a[6] ),
.I1(\ff_frequency_count_b[6] ),
.I2(\ff_active[0] ),
.F(n1_35_406) 
);
defparam n1_ins15016.INIT=8'hCA;
LUT3 n2_ins15017 (
.I0(\ff_frequency_count_c[6] ),
.I1(\ff_frequency_count_d[6] ),
.I2(\ff_active[0] ),
.F(n2_35_407) 
);
defparam n2_ins15017.INIT=8'hCA;
LUT3 n1_ins15018 (
.I0(\ff_frequency_count_a[5] ),
.I1(\ff_frequency_count_b[5] ),
.I2(\ff_active[0] ),
.F(n1_37_408) 
);
defparam n1_ins15018.INIT=8'hCA;
LUT3 n2_ins15019 (
.I0(\ff_frequency_count_c[5] ),
.I1(\ff_frequency_count_d[5] ),
.I2(\ff_active[0] ),
.F(n2_37_409) 
);
defparam n2_ins15019.INIT=8'hCA;
LUT3 n1_ins15020 (
.I0(\ff_frequency_count_a[4] ),
.I1(\ff_frequency_count_b[4] ),
.I2(\ff_active[0] ),
.F(n1_39_410) 
);
defparam n1_ins15020.INIT=8'hCA;
LUT3 n2_ins15021 (
.I0(\ff_frequency_count_c[4] ),
.I1(\ff_frequency_count_d[4] ),
.I2(\ff_active[0] ),
.F(n2_39_411) 
);
defparam n2_ins15021.INIT=8'hCA;
LUT3 n1_ins15022 (
.I0(\ff_frequency_count_a[3] ),
.I1(\ff_frequency_count_b[3] ),
.I2(\ff_active[0] ),
.F(n1_41_412) 
);
defparam n1_ins15022.INIT=8'hCA;
LUT3 n2_ins15023 (
.I0(\ff_frequency_count_c[3] ),
.I1(\ff_frequency_count_d[3] ),
.I2(\ff_active[0] ),
.F(n2_41_413) 
);
defparam n2_ins15023.INIT=8'hCA;
LUT3 n1_ins15024 (
.I0(\ff_frequency_count_a[2] ),
.I1(\ff_frequency_count_b[2] ),
.I2(\ff_active[0] ),
.F(n1_43_414) 
);
defparam n1_ins15024.INIT=8'hCA;
LUT3 n2_ins15025 (
.I0(\ff_frequency_count_c[2] ),
.I1(\ff_frequency_count_d[2] ),
.I2(\ff_active[0] ),
.F(n2_43_415) 
);
defparam n2_ins15025.INIT=8'hCA;
LUT3 n1_ins15026 (
.I0(\ff_frequency_count_a[1] ),
.I1(\ff_frequency_count_b[1] ),
.I2(\ff_active[0] ),
.F(n1_45_416) 
);
defparam n1_ins15026.INIT=8'hCA;
LUT3 n2_ins15027 (
.I0(\ff_frequency_count_c[1] ),
.I1(\ff_frequency_count_d[1] ),
.I2(\ff_active[0] ),
.F(n2_45_417) 
);
defparam n2_ins15027.INIT=8'hCA;
LUT3 n1_ins15028 (
.I0(\ff_frequency_count_a[0] ),
.I1(\ff_frequency_count_b[0] ),
.I2(\ff_active[0] ),
.F(n1_47_418) 
);
defparam n1_ins15028.INIT=8'hCA;
LUT3 n2_ins15029 (
.I0(\ff_frequency_count_c[0] ),
.I1(\ff_frequency_count_d[0] ),
.I2(\ff_active[0] ),
.F(n2_47_419) 
);
defparam n2_ins15029.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_address_selector  (\ff_active[1] ,\ff_wave_address_a[6] ,\ff_wave_address_b[6] ,\ff_active[0] ,\ff_wave_address_c[6] ,\ff_wave_address_d[6] ,\ff_wave_address_a[5] ,\ff_wave_address_b[5] ,\ff_wave_address_c[5] ,\ff_wave_address_d[5] ,\ff_wave_address_a[4] ,\ff_wave_address_b[4] ,\ff_wave_address_c[4] ,\ff_wave_address_d[4] ,\ff_wave_address_a[3] ,\ff_wave_address_b[3] ,\ff_wave_address_c[3] ,\ff_wave_address_d[3] ,\ff_wave_address_a[2] ,\ff_wave_address_b[2] ,\ff_wave_address_c[2] ,\ff_wave_address_d[2] ,\ff_wave_address_a[1] ,\ff_wave_address_b[1] ,\ff_wave_address_c[1] ,\ff_wave_address_d[1] ,\ff_wave_address_a[0] ,\ff_wave_address_b[0] ,\ff_wave_address_c[0] ,\ff_wave_address_d[0] ,n3_17_375,n3_19_376,n3_21_377,n3_23_378,n3_25_379,n3_27_380,n3_29_381);
input \ff_active[1] ;
input \ff_wave_address_a[6] ;
input \ff_wave_address_b[6] ;
input \ff_active[0] ;
input \ff_wave_address_c[6] ;
input \ff_wave_address_d[6] ;
input \ff_wave_address_a[5] ;
input \ff_wave_address_b[5] ;
input \ff_wave_address_c[5] ;
input \ff_wave_address_d[5] ;
input \ff_wave_address_a[4] ;
input \ff_wave_address_b[4] ;
input \ff_wave_address_c[4] ;
input \ff_wave_address_d[4] ;
input \ff_wave_address_a[3] ;
input \ff_wave_address_b[3] ;
input \ff_wave_address_c[3] ;
input \ff_wave_address_d[3] ;
input \ff_wave_address_a[2] ;
input \ff_wave_address_b[2] ;
input \ff_wave_address_c[2] ;
input \ff_wave_address_d[2] ;
input \ff_wave_address_a[1] ;
input \ff_wave_address_b[1] ;
input \ff_wave_address_c[1] ;
input \ff_wave_address_d[1] ;
input \ff_wave_address_a[0] ;
input \ff_wave_address_b[0] ;
input \ff_wave_address_c[0] ;
input \ff_wave_address_d[0] ;
output n3_17_375;
output n3_19_376;
output n3_21_377;
output n3_23_378;
output n3_25_379;
output n3_27_380;
output n3_29_381;
wire n3_17_375;
wire n3_19_376;
wire n3_21_377;
wire n3_23_378;
wire n3_25_379;
wire n3_27_380;
wire n3_29_381;
wire n1_15_420;
wire n2_15_421;
wire n1_17_422;
wire n2_17_423;
wire n1_19_424;
wire n2_19_425;
wire n1_21_426;
wire n2_21_427;
wire n1_23_428;
wire n2_23_429;
wire n1_25_430;
wire n2_25_431;
wire n1_27_432;
wire n2_27_433;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14550 (
.I0(n1_15_420),
.I1(n2_15_421),
.S0(\ff_active[1] ),
.O(n3_17_375) 
);
MUX2_LUT5 n3_ins14551 (
.I0(n1_17_422),
.I1(n2_17_423),
.S0(\ff_active[1] ),
.O(n3_19_376) 
);
MUX2_LUT5 n3_ins14552 (
.I0(n1_19_424),
.I1(n2_19_425),
.S0(\ff_active[1] ),
.O(n3_21_377) 
);
MUX2_LUT5 n3_ins14553 (
.I0(n1_21_426),
.I1(n2_21_427),
.S0(\ff_active[1] ),
.O(n3_23_378) 
);
MUX2_LUT5 n3_ins14554 (
.I0(n1_23_428),
.I1(n2_23_429),
.S0(\ff_active[1] ),
.O(n3_25_379) 
);
MUX2_LUT5 n3_ins14555 (
.I0(n1_25_430),
.I1(n2_25_431),
.S0(\ff_active[1] ),
.O(n3_27_380) 
);
MUX2_LUT5 n3_ins14556 (
.I0(n1_27_432),
.I1(n2_27_433),
.S0(\ff_active[1] ),
.O(n3_29_381) 
);
LUT3 n1_ins14968 (
.I0(\ff_wave_address_a[6] ),
.I1(\ff_wave_address_b[6] ),
.I2(\ff_active[0] ),
.F(n1_15_420) 
);
defparam n1_ins14968.INIT=8'hCA;
LUT3 n2_ins14969 (
.I0(\ff_wave_address_c[6] ),
.I1(\ff_wave_address_d[6] ),
.I2(\ff_active[0] ),
.F(n2_15_421) 
);
defparam n2_ins14969.INIT=8'hCA;
LUT3 n1_ins14970 (
.I0(\ff_wave_address_a[5] ),
.I1(\ff_wave_address_b[5] ),
.I2(\ff_active[0] ),
.F(n1_17_422) 
);
defparam n1_ins14970.INIT=8'hCA;
LUT3 n2_ins14971 (
.I0(\ff_wave_address_c[5] ),
.I1(\ff_wave_address_d[5] ),
.I2(\ff_active[0] ),
.F(n2_17_423) 
);
defparam n2_ins14971.INIT=8'hCA;
LUT3 n1_ins14972 (
.I0(\ff_wave_address_a[4] ),
.I1(\ff_wave_address_b[4] ),
.I2(\ff_active[0] ),
.F(n1_19_424) 
);
defparam n1_ins14972.INIT=8'hCA;
LUT3 n2_ins14973 (
.I0(\ff_wave_address_c[4] ),
.I1(\ff_wave_address_d[4] ),
.I2(\ff_active[0] ),
.F(n2_19_425) 
);
defparam n2_ins14973.INIT=8'hCA;
LUT3 n1_ins14974 (
.I0(\ff_wave_address_a[3] ),
.I1(\ff_wave_address_b[3] ),
.I2(\ff_active[0] ),
.F(n1_21_426) 
);
defparam n1_ins14974.INIT=8'hCA;
LUT3 n2_ins14975 (
.I0(\ff_wave_address_c[3] ),
.I1(\ff_wave_address_d[3] ),
.I2(\ff_active[0] ),
.F(n2_21_427) 
);
defparam n2_ins14975.INIT=8'hCA;
LUT3 n1_ins14976 (
.I0(\ff_wave_address_a[2] ),
.I1(\ff_wave_address_b[2] ),
.I2(\ff_active[0] ),
.F(n1_23_428) 
);
defparam n1_ins14976.INIT=8'hCA;
LUT3 n2_ins14977 (
.I0(\ff_wave_address_c[2] ),
.I1(\ff_wave_address_d[2] ),
.I2(\ff_active[0] ),
.F(n2_23_429) 
);
defparam n2_ins14977.INIT=8'hCA;
LUT3 n1_ins14978 (
.I0(\ff_wave_address_a[1] ),
.I1(\ff_wave_address_b[1] ),
.I2(\ff_active[0] ),
.F(n1_25_430) 
);
defparam n1_ins14978.INIT=8'hCA;
LUT3 n2_ins14979 (
.I0(\ff_wave_address_c[1] ),
.I1(\ff_wave_address_d[1] ),
.I2(\ff_active[0] ),
.F(n2_25_431) 
);
defparam n2_ins14979.INIT=8'hCA;
LUT3 n1_ins14980 (
.I0(\ff_wave_address_a[0] ),
.I1(\ff_wave_address_b[0] ),
.I2(\ff_active[0] ),
.F(n1_27_432) 
);
defparam n1_ins14980.INIT=8'hCA;
LUT3 n2_ins14981 (
.I0(\ff_wave_address_c[0] ),
.I1(\ff_wave_address_d[0] ),
.I2(\ff_active[0] ),
.F(n2_27_433) 
);
defparam n2_ins14981.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_count_selector  (\ff_active[1] ,\reg_frequency_count_a0[11] ,\reg_frequency_count_b0[11] ,\ff_active[0] ,\reg_frequency_count_c0[11] ,\reg_frequency_count_d0[11] ,\reg_frequency_count_a0[10] ,\reg_frequency_count_b0[10] ,\reg_frequency_count_c0[10] ,\reg_frequency_count_d0[10] ,\reg_frequency_count_a0[9] ,\reg_frequency_count_b0[9] ,\reg_frequency_count_c0[9] ,\reg_frequency_count_d0[9] ,\reg_frequency_count_a0[8] ,\reg_frequency_count_b0[8] ,\reg_frequency_count_c0[8] ,\reg_frequency_count_d0[8] ,\reg_frequency_count_a0[7] ,\reg_frequency_count_b0[7] ,\reg_frequency_count_c0[7] ,\reg_frequency_count_d0[7] ,\reg_frequency_count_a0[6] ,\reg_frequency_count_b0[6] ,\reg_frequency_count_c0[6] ,\reg_frequency_count_d0[6] ,\reg_frequency_count_a0[5] ,\reg_frequency_count_b0[5] ,\reg_frequency_count_c0[5] ,\reg_frequency_count_d0[5] ,\reg_frequency_count_a0[4] ,\reg_frequency_count_b0[4] ,\reg_frequency_count_c0[4] ,\reg_frequency_count_d0[4] ,\reg_frequency_count_a0[3] ,\reg_frequency_count_b0[3] ,\reg_frequency_count_c0[3] ,\reg_frequency_count_d0[3] ,\reg_frequency_count_a0[2] ,\reg_frequency_count_b0[2] ,\reg_frequency_count_c0[2] ,\reg_frequency_count_d0[2] ,\reg_frequency_count_a0[1] ,\reg_frequency_count_b0[1] ,\reg_frequency_count_c0[1] ,\reg_frequency_count_d0[1] ,\reg_frequency_count_a0[0] ,\reg_frequency_count_b0[0] ,\reg_frequency_count_c0[0] ,\reg_frequency_count_d0[0] ,n3_27_434,n3_29_435,n3_31_436,n3_33_437,n3_35_438,n3_37_439,n3_39_440,n3_41_441,n3_43_442,n3_45_443,n3_47_444,n3_49_445);
input \ff_active[1] ;
input \reg_frequency_count_a0[11] ;
input \reg_frequency_count_b0[11] ;
input \ff_active[0] ;
input \reg_frequency_count_c0[11] ;
input \reg_frequency_count_d0[11] ;
input \reg_frequency_count_a0[10] ;
input \reg_frequency_count_b0[10] ;
input \reg_frequency_count_c0[10] ;
input \reg_frequency_count_d0[10] ;
input \reg_frequency_count_a0[9] ;
input \reg_frequency_count_b0[9] ;
input \reg_frequency_count_c0[9] ;
input \reg_frequency_count_d0[9] ;
input \reg_frequency_count_a0[8] ;
input \reg_frequency_count_b0[8] ;
input \reg_frequency_count_c0[8] ;
input \reg_frequency_count_d0[8] ;
input \reg_frequency_count_a0[7] ;
input \reg_frequency_count_b0[7] ;
input \reg_frequency_count_c0[7] ;
input \reg_frequency_count_d0[7] ;
input \reg_frequency_count_a0[6] ;
input \reg_frequency_count_b0[6] ;
input \reg_frequency_count_c0[6] ;
input \reg_frequency_count_d0[6] ;
input \reg_frequency_count_a0[5] ;
input \reg_frequency_count_b0[5] ;
input \reg_frequency_count_c0[5] ;
input \reg_frequency_count_d0[5] ;
input \reg_frequency_count_a0[4] ;
input \reg_frequency_count_b0[4] ;
input \reg_frequency_count_c0[4] ;
input \reg_frequency_count_d0[4] ;
input \reg_frequency_count_a0[3] ;
input \reg_frequency_count_b0[3] ;
input \reg_frequency_count_c0[3] ;
input \reg_frequency_count_d0[3] ;
input \reg_frequency_count_a0[2] ;
input \reg_frequency_count_b0[2] ;
input \reg_frequency_count_c0[2] ;
input \reg_frequency_count_d0[2] ;
input \reg_frequency_count_a0[1] ;
input \reg_frequency_count_b0[1] ;
input \reg_frequency_count_c0[1] ;
input \reg_frequency_count_d0[1] ;
input \reg_frequency_count_a0[0] ;
input \reg_frequency_count_b0[0] ;
input \reg_frequency_count_c0[0] ;
input \reg_frequency_count_d0[0] ;
output n3_27_434;
output n3_29_435;
output n3_31_436;
output n3_33_437;
output n3_35_438;
output n3_37_439;
output n3_39_440;
output n3_41_441;
output n3_43_442;
output n3_45_443;
output n3_47_444;
output n3_49_445;
wire n3_27_434;
wire n3_29_435;
wire n3_31_436;
wire n3_33_437;
wire n3_35_438;
wire n3_37_439;
wire n3_39_440;
wire n3_41_441;
wire n3_43_442;
wire n3_45_443;
wire n3_47_444;
wire n3_49_445;
wire n1_25_446;
wire n2_25_447;
wire n1_27_448;
wire n2_27_449;
wire n1_29_450;
wire n2_29_451;
wire n1_31_452;
wire n2_31_453;
wire n1_33_454;
wire n2_33_455;
wire n1_35_456;
wire n2_35_457;
wire n1_37_458;
wire n2_37_459;
wire n1_39_460;
wire n2_39_461;
wire n1_41_462;
wire n2_41_463;
wire n1_43_464;
wire n2_43_465;
wire n1_45_466;
wire n2_45_467;
wire n1_47_468;
wire n2_47_469;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14557 (
.I0(n1_25_446),
.I1(n2_25_447),
.S0(\ff_active[1] ),
.O(n3_27_434) 
);
MUX2_LUT5 n3_ins14558 (
.I0(n1_27_448),
.I1(n2_27_449),
.S0(\ff_active[1] ),
.O(n3_29_435) 
);
MUX2_LUT5 n3_ins14559 (
.I0(n1_29_450),
.I1(n2_29_451),
.S0(\ff_active[1] ),
.O(n3_31_436) 
);
MUX2_LUT5 n3_ins14560 (
.I0(n1_31_452),
.I1(n2_31_453),
.S0(\ff_active[1] ),
.O(n3_33_437) 
);
MUX2_LUT5 n3_ins14561 (
.I0(n1_33_454),
.I1(n2_33_455),
.S0(\ff_active[1] ),
.O(n3_35_438) 
);
MUX2_LUT5 n3_ins14562 (
.I0(n1_35_456),
.I1(n2_35_457),
.S0(\ff_active[1] ),
.O(n3_37_439) 
);
MUX2_LUT5 n3_ins14563 (
.I0(n1_37_458),
.I1(n2_37_459),
.S0(\ff_active[1] ),
.O(n3_39_440) 
);
MUX2_LUT5 n3_ins14564 (
.I0(n1_39_460),
.I1(n2_39_461),
.S0(\ff_active[1] ),
.O(n3_41_441) 
);
MUX2_LUT5 n3_ins14565 (
.I0(n1_41_462),
.I1(n2_41_463),
.S0(\ff_active[1] ),
.O(n3_43_442) 
);
MUX2_LUT5 n3_ins14566 (
.I0(n1_43_464),
.I1(n2_43_465),
.S0(\ff_active[1] ),
.O(n3_45_443) 
);
MUX2_LUT5 n3_ins14567 (
.I0(n1_45_466),
.I1(n2_45_467),
.S0(\ff_active[1] ),
.O(n3_47_444) 
);
MUX2_LUT5 n3_ins14568 (
.I0(n1_47_468),
.I1(n2_47_469),
.S0(\ff_active[1] ),
.O(n3_49_445) 
);
LUT3 n1_ins14982 (
.I0(\reg_frequency_count_a0[11] ),
.I1(\reg_frequency_count_b0[11] ),
.I2(\ff_active[0] ),
.F(n1_25_446) 
);
defparam n1_ins14982.INIT=8'hCA;
LUT3 n2_ins14983 (
.I0(\reg_frequency_count_c0[11] ),
.I1(\reg_frequency_count_d0[11] ),
.I2(\ff_active[0] ),
.F(n2_25_447) 
);
defparam n2_ins14983.INIT=8'hCA;
LUT3 n1_ins14984 (
.I0(\reg_frequency_count_a0[10] ),
.I1(\reg_frequency_count_b0[10] ),
.I2(\ff_active[0] ),
.F(n1_27_448) 
);
defparam n1_ins14984.INIT=8'hCA;
LUT3 n2_ins14985 (
.I0(\reg_frequency_count_c0[10] ),
.I1(\reg_frequency_count_d0[10] ),
.I2(\ff_active[0] ),
.F(n2_27_449) 
);
defparam n2_ins14985.INIT=8'hCA;
LUT3 n1_ins14986 (
.I0(\reg_frequency_count_a0[9] ),
.I1(\reg_frequency_count_b0[9] ),
.I2(\ff_active[0] ),
.F(n1_29_450) 
);
defparam n1_ins14986.INIT=8'hCA;
LUT3 n2_ins14987 (
.I0(\reg_frequency_count_c0[9] ),
.I1(\reg_frequency_count_d0[9] ),
.I2(\ff_active[0] ),
.F(n2_29_451) 
);
defparam n2_ins14987.INIT=8'hCA;
LUT3 n1_ins14988 (
.I0(\reg_frequency_count_a0[8] ),
.I1(\reg_frequency_count_b0[8] ),
.I2(\ff_active[0] ),
.F(n1_31_452) 
);
defparam n1_ins14988.INIT=8'hCA;
LUT3 n2_ins14989 (
.I0(\reg_frequency_count_c0[8] ),
.I1(\reg_frequency_count_d0[8] ),
.I2(\ff_active[0] ),
.F(n2_31_453) 
);
defparam n2_ins14989.INIT=8'hCA;
LUT3 n1_ins14990 (
.I0(\reg_frequency_count_a0[7] ),
.I1(\reg_frequency_count_b0[7] ),
.I2(\ff_active[0] ),
.F(n1_33_454) 
);
defparam n1_ins14990.INIT=8'hCA;
LUT3 n2_ins14991 (
.I0(\reg_frequency_count_c0[7] ),
.I1(\reg_frequency_count_d0[7] ),
.I2(\ff_active[0] ),
.F(n2_33_455) 
);
defparam n2_ins14991.INIT=8'hCA;
LUT3 n1_ins14992 (
.I0(\reg_frequency_count_a0[6] ),
.I1(\reg_frequency_count_b0[6] ),
.I2(\ff_active[0] ),
.F(n1_35_456) 
);
defparam n1_ins14992.INIT=8'hCA;
LUT3 n2_ins14993 (
.I0(\reg_frequency_count_c0[6] ),
.I1(\reg_frequency_count_d0[6] ),
.I2(\ff_active[0] ),
.F(n2_35_457) 
);
defparam n2_ins14993.INIT=8'hCA;
LUT3 n1_ins14994 (
.I0(\reg_frequency_count_a0[5] ),
.I1(\reg_frequency_count_b0[5] ),
.I2(\ff_active[0] ),
.F(n1_37_458) 
);
defparam n1_ins14994.INIT=8'hCA;
LUT3 n2_ins14995 (
.I0(\reg_frequency_count_c0[5] ),
.I1(\reg_frequency_count_d0[5] ),
.I2(\ff_active[0] ),
.F(n2_37_459) 
);
defparam n2_ins14995.INIT=8'hCA;
LUT3 n1_ins14996 (
.I0(\reg_frequency_count_a0[4] ),
.I1(\reg_frequency_count_b0[4] ),
.I2(\ff_active[0] ),
.F(n1_39_460) 
);
defparam n1_ins14996.INIT=8'hCA;
LUT3 n2_ins14997 (
.I0(\reg_frequency_count_c0[4] ),
.I1(\reg_frequency_count_d0[4] ),
.I2(\ff_active[0] ),
.F(n2_39_461) 
);
defparam n2_ins14997.INIT=8'hCA;
LUT3 n1_ins14998 (
.I0(\reg_frequency_count_a0[3] ),
.I1(\reg_frequency_count_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_41_462) 
);
defparam n1_ins14998.INIT=8'hCA;
LUT3 n2_ins14999 (
.I0(\reg_frequency_count_c0[3] ),
.I1(\reg_frequency_count_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_41_463) 
);
defparam n2_ins14999.INIT=8'hCA;
LUT3 n1_ins15000 (
.I0(\reg_frequency_count_a0[2] ),
.I1(\reg_frequency_count_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_43_464) 
);
defparam n1_ins15000.INIT=8'hCA;
LUT3 n2_ins15001 (
.I0(\reg_frequency_count_c0[2] ),
.I1(\reg_frequency_count_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_43_465) 
);
defparam n2_ins15001.INIT=8'hCA;
LUT3 n1_ins15002 (
.I0(\reg_frequency_count_a0[1] ),
.I1(\reg_frequency_count_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_45_466) 
);
defparam n1_ins15002.INIT=8'hCA;
LUT3 n2_ins15003 (
.I0(\reg_frequency_count_c0[1] ),
.I1(\reg_frequency_count_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_45_467) 
);
defparam n2_ins15003.INIT=8'hCA;
LUT3 n1_ins15004 (
.I0(\reg_frequency_count_a0[0] ),
.I1(\reg_frequency_count_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_47_468) 
);
defparam n1_ins15004.INIT=8'hCA;
LUT3 n2_ins15005 (
.I0(\reg_frequency_count_c0[0] ),
.I1(\reg_frequency_count_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_47_469) 
);
defparam n2_ins15005.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_tone_generator  (\w_sram_a0[5] ,\w_sram_a0[6] ,\w_sram_a0[3] ,\w_sram_a0[4] ,\w_sram_a0[1] ,\w_sram_a0[0] ,\w_sram_a0[2] ,\ff_active[1] ,\reg_frequency_count_e0[11] ,n3_27_434,\ff_active[2] ,\ff_frequency_count_e[10] ,n3_29_385,\ff_frequency_count_e[11] ,n3_27_384,\reg_frequency_count_e0[10] ,n3_29_435,\reg_frequency_count_e0[9] ,n3_31_436,\ff_frequency_count_e[9] ,n3_31_386,\ff_frequency_count_e[7] ,n3_35_388,\ff_frequency_count_e[8] ,n3_33_387,\reg_frequency_count_e0[7] ,n3_35_438,\reg_frequency_count_e0[6] ,n3_37_439,\ff_frequency_count_e[6] ,n3_37_389,\reg_frequency_count_e0[5] ,n3_39_440,\ff_frequency_count_e[5] ,n3_39_390,\reg_frequency_count_e0[4] ,n3_41_441,\ff_frequency_count_e[4] ,n3_41_391,\reg_frequency_count_e0[3] ,n3_43_442,\ff_frequency_count_e[3] ,n3_43_392,\reg_frequency_count_e0[2] ,n3_45_443,\ff_frequency_count_e[2] ,n3_45_393,\reg_frequency_count_e0[1] ,n3_47_444,\ff_frequency_count_e[1] ,n3_47_394,\ff_frequency_count_e[0] ,n3_49_395,\reg_frequency_count_e0[0] ,n3_49_445,\reg_frequency_count_e0[8] ,n3_33_437,\frequency_count_out[11] ,\frequency_count_out[10] ,\frequency_count_out[9] ,\frequency_count_out[8] ,\frequency_count_out[7] ,\frequency_count_out[6] ,\frequency_count_out[5] ,\frequency_count_out[4] ,\frequency_count_out[3] ,\frequency_count_out[2] ,\frequency_count_out[1] ,\frequency_count_out[0] ,n40,n41,n42,n43,n44,n45,n46);
input \w_sram_a0[5] ;
input \w_sram_a0[6] ;
input \w_sram_a0[3] ;
input \w_sram_a0[4] ;
input \w_sram_a0[1] ;
input \w_sram_a0[0] ;
input \w_sram_a0[2] ;
input \ff_active[1] ;
input \reg_frequency_count_e0[11] ;
input n3_27_434;
input \ff_active[2] ;
input \ff_frequency_count_e[10] ;
input n3_29_385;
input \ff_frequency_count_e[11] ;
input n3_27_384;
input \reg_frequency_count_e0[10] ;
input n3_29_435;
input \reg_frequency_count_e0[9] ;
input n3_31_436;
input \ff_frequency_count_e[9] ;
input n3_31_386;
input \ff_frequency_count_e[7] ;
input n3_35_388;
input \ff_frequency_count_e[8] ;
input n3_33_387;
input \reg_frequency_count_e0[7] ;
input n3_35_438;
input \reg_frequency_count_e0[6] ;
input n3_37_439;
input \ff_frequency_count_e[6] ;
input n3_37_389;
input \reg_frequency_count_e0[5] ;
input n3_39_440;
input \ff_frequency_count_e[5] ;
input n3_39_390;
input \reg_frequency_count_e0[4] ;
input n3_41_441;
input \ff_frequency_count_e[4] ;
input n3_41_391;
input \reg_frequency_count_e0[3] ;
input n3_43_442;
input \ff_frequency_count_e[3] ;
input n3_43_392;
input \reg_frequency_count_e0[2] ;
input n3_45_443;
input \ff_frequency_count_e[2] ;
input n3_45_393;
input \reg_frequency_count_e0[1] ;
input n3_47_444;
input \ff_frequency_count_e[1] ;
input n3_47_394;
input \ff_frequency_count_e[0] ;
input n3_49_395;
input \reg_frequency_count_e0[0] ;
input n3_49_445;
input \reg_frequency_count_e0[8] ;
input n3_33_437;
output \frequency_count_out[11] ;
output \frequency_count_out[10] ;
output \frequency_count_out[9] ;
output \frequency_count_out[8] ;
output \frequency_count_out[7] ;
output \frequency_count_out[6] ;
output \frequency_count_out[5] ;
output \frequency_count_out[4] ;
output \frequency_count_out[3] ;
output \frequency_count_out[2] ;
output \frequency_count_out[1] ;
output \frequency_count_out[0] ;
output n40;
output n41;
output n42;
output n43;
output n44;
output n45;
output n46;
wire \frequency_count_out[11] ;
wire \frequency_count_out[10] ;
wire \frequency_count_out[9] ;
wire \frequency_count_out[8] ;
wire \frequency_count_out[7] ;
wire \frequency_count_out[6] ;
wire \frequency_count_out[5] ;
wire \frequency_count_out[4] ;
wire \frequency_count_out[3] ;
wire \frequency_count_out[2] ;
wire \frequency_count_out[1] ;
wire \frequency_count_out[0] ;
wire n40;
wire n41;
wire n42;
wire n43;
wire n44;
wire n45;
wire n46;
wire \frequency_count_out[11]_5 ;
wire \frequency_count_out[11]_7 ;
wire \frequency_count_out[11]_11 ;
wire \frequency_count_out[10]_5 ;
wire \frequency_count_out[9]_5 ;
wire \frequency_count_out[9]_7 ;
wire \frequency_count_out[9]_9 ;
wire \frequency_count_out[9]_11 ;
wire \frequency_count_out[8]_5 ;
wire \frequency_count_out[8]_7 ;
wire \frequency_count_out[8]_9 ;
wire \frequency_count_out[8]_11 ;
wire \frequency_count_out[7]_5 ;
wire \frequency_count_out[6]_5 ;
wire \frequency_count_out[6]_7 ;
wire \frequency_count_out[6]_9 ;
wire \frequency_count_out[5]_5 ;
wire \frequency_count_out[5]_7 ;
wire \frequency_count_out[5]_9 ;
wire \frequency_count_out[4]_5 ;
wire \frequency_count_out[4]_9 ;
wire \frequency_count_out[3]_5 ;
wire \frequency_count_out[3]_7 ;
wire \frequency_count_out[2]_5 ;
wire \frequency_count_out[2]_7 ;
wire \frequency_count_out[2]_9 ;
wire \frequency_count_out[1]_5 ;
wire \frequency_count_out[1]_7 ;
wire \frequency_count_out[1]_9 ;
wire \frequency_count_out[0]_5 ;
wire n40_5;
wire n42_5;
wire \frequency_count_out[11]_13 ;
wire \frequency_count_out[9]_13 ;
wire \frequency_count_out[8]_13 ;
wire \frequency_count_out[3]_11 ;
wire \frequency_count_out[11]_15 ;
wire \frequency_count_out[4]_11 ;
wire VCC;
wire GND;
LUT4 \frequency_count_out[11]_ins15030  (
.I0(\frequency_count_out[11]_5 ),
.I1(\frequency_count_out[11]_7 ),
.I2(\frequency_count_out[11]_15 ),
.I3(\frequency_count_out[11]_11 ),
.F(\frequency_count_out[11] ) 
);
defparam \frequency_count_out[11]_ins15030 .INIT=16'h403F;
LUT4 \frequency_count_out[10]_ins15031  (
.I0(\frequency_count_out[11]_11 ),
.I1(\frequency_count_out[10]_5 ),
.I2(\frequency_count_out[11]_7 ),
.I3(\frequency_count_out[11]_15 ),
.F(\frequency_count_out[10] ) 
);
defparam \frequency_count_out[10]_ins15031 .INIT=16'h700F;
LUT4 \frequency_count_out[9]_ins15032  (
.I0(\frequency_count_out[9]_5 ),
.I1(\frequency_count_out[9]_7 ),
.I2(\frequency_count_out[9]_9 ),
.I3(\frequency_count_out[9]_11 ),
.F(\frequency_count_out[9] ) 
);
defparam \frequency_count_out[9]_ins15032 .INIT=16'h7007;
LUT4 \frequency_count_out[8]_ins15033  (
.I0(\frequency_count_out[8]_5 ),
.I1(\frequency_count_out[8]_7 ),
.I2(\frequency_count_out[8]_9 ),
.I3(\frequency_count_out[8]_11 ),
.F(\frequency_count_out[8] ) 
);
defparam \frequency_count_out[8]_ins15033 .INIT=16'h403F;
LUT4 \frequency_count_out[7]_ins15034  (
.I0(\frequency_count_out[7]_5 ),
.I1(\frequency_count_out[9]_5 ),
.I2(\frequency_count_out[8]_7 ),
.I3(\frequency_count_out[8]_9 ),
.F(\frequency_count_out[7] ) 
);
defparam \frequency_count_out[7]_ins15034 .INIT=16'h7007;
LUT4 \frequency_count_out[6]_ins15035  (
.I0(\frequency_count_out[9]_5 ),
.I1(\frequency_count_out[6]_5 ),
.I2(\frequency_count_out[6]_7 ),
.I3(\frequency_count_out[6]_9 ),
.F(\frequency_count_out[6] ) 
);
defparam \frequency_count_out[6]_ins15035 .INIT=16'h7007;
LUT4 \frequency_count_out[5]_ins15036  (
.I0(\frequency_count_out[9]_5 ),
.I1(\frequency_count_out[5]_5 ),
.I2(\frequency_count_out[5]_7 ),
.I3(\frequency_count_out[5]_9 ),
.F(\frequency_count_out[5] ) 
);
defparam \frequency_count_out[5]_ins15036 .INIT=16'h7007;
LUT4 \frequency_count_out[4]_ins15037  (
.I0(\frequency_count_out[4]_5 ),
.I1(\frequency_count_out[9]_5 ),
.I2(\frequency_count_out[4]_11 ),
.I3(\frequency_count_out[4]_9 ),
.F(\frequency_count_out[4] ) 
);
defparam \frequency_count_out[4]_ins15037 .INIT=16'h7007;
LUT4 \frequency_count_out[3]_ins15038  (
.I0(\frequency_count_out[3]_5 ),
.I1(\frequency_count_out[9]_5 ),
.I2(\frequency_count_out[3]_7 ),
.I3(\frequency_count_out[3]_11 ),
.F(\frequency_count_out[3] ) 
);
defparam \frequency_count_out[3]_ins15038 .INIT=16'h7007;
LUT4 \frequency_count_out[2]_ins15039  (
.I0(\frequency_count_out[2]_5 ),
.I1(\frequency_count_out[9]_5 ),
.I2(\frequency_count_out[2]_7 ),
.I3(\frequency_count_out[2]_9 ),
.F(\frequency_count_out[2] ) 
);
defparam \frequency_count_out[2]_ins15039 .INIT=16'h7007;
LUT4 \frequency_count_out[1]_ins15040  (
.I0(\frequency_count_out[1]_5 ),
.I1(\frequency_count_out[9]_5 ),
.I2(\frequency_count_out[1]_7 ),
.I3(\frequency_count_out[1]_9 ),
.F(\frequency_count_out[1] ) 
);
defparam \frequency_count_out[1]_ins15040 .INIT=16'h7007;
LUT3 \frequency_count_out[0]_ins15041  (
.I0(\frequency_count_out[9]_5 ),
.I1(\frequency_count_out[0]_5 ),
.I2(\frequency_count_out[1]_9 ),
.F(\frequency_count_out[0] ) 
);
defparam \frequency_count_out[0]_ins15041 .INIT=8'h70;
LUT4 n40_ins15042 (
.I0(\w_sram_a0[5] ),
.I1(\frequency_count_out[9]_5 ),
.I2(n40_5),
.I3(\w_sram_a0[6] ),
.F(n40) 
);
defparam n40_ins15042.INIT=16'h40BF;
LUT3 n41_ins15043 (
.I0(\frequency_count_out[9]_5 ),
.I1(n40_5),
.I2(\w_sram_a0[5] ),
.F(n41) 
);
defparam n41_ins15043.INIT=8'h87;
LUT4 n42_ins15044 (
.I0(\w_sram_a0[3] ),
.I1(\frequency_count_out[9]_5 ),
.I2(n42_5),
.I3(\w_sram_a0[4] ),
.F(n42) 
);
defparam n42_ins15044.INIT=16'h40BF;
LUT3 n43_ins15045 (
.I0(\frequency_count_out[9]_5 ),
.I1(n42_5),
.I2(\w_sram_a0[3] ),
.F(n43) 
);
defparam n43_ins15045.INIT=8'h87;
LUT4 n44_ins15046 (
.I0(\w_sram_a0[1] ),
.I1(\w_sram_a0[0] ),
.I2(\frequency_count_out[9]_5 ),
.I3(\w_sram_a0[2] ),
.F(n44) 
);
defparam n44_ins15046.INIT=16'h10EF;
LUT3 n45_ins15047 (
.I0(\w_sram_a0[0] ),
.I1(\frequency_count_out[9]_5 ),
.I2(\w_sram_a0[1] ),
.F(n45) 
);
defparam n45_ins15047.INIT=8'h4B;
LUT2 n46_ins15048 (
.I0(\w_sram_a0[0] ),
.I1(\frequency_count_out[9]_5 ),
.F(n46) 
);
defparam n46_ins15048.INIT=4'h9;
LUT4 \frequency_count_out[11]_ins15669  (
.I0(\ff_active[1] ),
.I1(\reg_frequency_count_e0[11] ),
.I2(n3_27_434),
.I3(\ff_active[2] ),
.F(\frequency_count_out[11]_5 ) 
);
defparam \frequency_count_out[11]_ins15669 .INIT=16'hBB0F;
LUT4 \frequency_count_out[11]_ins15670  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[10] ),
.I2(n3_29_385),
.I3(\ff_active[2] ),
.F(\frequency_count_out[11]_7 ) 
);
defparam \frequency_count_out[11]_ins15670 .INIT=16'hBB0F;
LUT4 \frequency_count_out[11]_ins15672  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[11] ),
.I2(n3_27_384),
.I3(\ff_active[2] ),
.F(\frequency_count_out[11]_11 ) 
);
defparam \frequency_count_out[11]_ins15672 .INIT=16'hBB0F;
LUT4 \frequency_count_out[10]_ins15673  (
.I0(\ff_active[1] ),
.I1(\reg_frequency_count_e0[10] ),
.I2(n3_29_435),
.I3(\ff_active[2] ),
.F(\frequency_count_out[10]_5 ) 
);
defparam \frequency_count_out[10]_ins15673 .INIT=16'hBB0F;
LUT4 \frequency_count_out[9]_ins15674  (
.I0(\frequency_count_out[11]_11 ),
.I1(\frequency_count_out[11]_7 ),
.I2(\frequency_count_out[4]_11 ),
.I3(\frequency_count_out[11]_13 ),
.F(\frequency_count_out[9]_5 ) 
);
defparam \frequency_count_out[9]_ins15674 .INIT=16'h8000;
LUT4 \frequency_count_out[9]_ins15675  (
.I0(\ff_active[1] ),
.I1(\reg_frequency_count_e0[9] ),
.I2(n3_31_436),
.I3(\ff_active[2] ),
.F(\frequency_count_out[9]_7 ) 
);
defparam \frequency_count_out[9]_ins15675 .INIT=16'hBB0F;
LUT3 \frequency_count_out[9]_ins15676  (
.I0(\frequency_count_out[4]_11 ),
.I1(\frequency_count_out[4]_9 ),
.I2(\frequency_count_out[9]_13 ),
.F(\frequency_count_out[9]_9 ) 
);
defparam \frequency_count_out[9]_ins15676 .INIT=8'h80;
LUT4 \frequency_count_out[9]_ins15677  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[9] ),
.I2(n3_31_386),
.I3(\ff_active[2] ),
.F(\frequency_count_out[9]_11 ) 
);
defparam \frequency_count_out[9]_ins15677 .INIT=16'hBB0F;
LUT4 \frequency_count_out[8]_ins15678  (
.I0(\frequency_count_out[8]_13 ),
.I1(\frequency_count_out[11]_11 ),
.I2(\frequency_count_out[11]_7 ),
.I3(\frequency_count_out[9]_11 ),
.F(\frequency_count_out[8]_5 ) 
);
defparam \frequency_count_out[8]_ins15678 .INIT=16'h8000;
LUT4 \frequency_count_out[8]_ins15679  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[7] ),
.I2(n3_35_388),
.I3(\ff_active[2] ),
.F(\frequency_count_out[8]_7 ) 
);
defparam \frequency_count_out[8]_ins15679 .INIT=16'hBB0F;
LUT4 \frequency_count_out[8]_ins15680  (
.I0(\frequency_count_out[4]_11 ),
.I1(\frequency_count_out[5]_9 ),
.I2(\frequency_count_out[4]_9 ),
.I3(\frequency_count_out[6]_9 ),
.F(\frequency_count_out[8]_9 ) 
);
defparam \frequency_count_out[8]_ins15680 .INIT=16'h8000;
LUT4 \frequency_count_out[8]_ins15681  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[8] ),
.I2(n3_33_387),
.I3(\ff_active[2] ),
.F(\frequency_count_out[8]_11 ) 
);
defparam \frequency_count_out[8]_ins15681 .INIT=16'hBB0F;
LUT4 \frequency_count_out[7]_ins15682  (
.I0(\ff_active[1] ),
.I1(\reg_frequency_count_e0[7] ),
.I2(n3_35_438),
.I3(\ff_active[2] ),
.F(\frequency_count_out[7]_5 ) 
);
defparam \frequency_count_out[7]_ins15682 .INIT=16'hBB0F;
LUT4 \frequency_count_out[6]_ins15683  (
.I0(\ff_active[1] ),
.I1(\reg_frequency_count_e0[6] ),
.I2(n3_37_439),
.I3(\ff_active[2] ),
.F(\frequency_count_out[6]_5 ) 
);
defparam \frequency_count_out[6]_ins15683 .INIT=16'hBB0F;
LUT3 \frequency_count_out[6]_ins15684  (
.I0(\frequency_count_out[4]_11 ),
.I1(\frequency_count_out[5]_9 ),
.I2(\frequency_count_out[4]_9 ),
.F(\frequency_count_out[6]_7 ) 
);
defparam \frequency_count_out[6]_ins15684 .INIT=8'h80;
LUT4 \frequency_count_out[6]_ins15685  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[6] ),
.I2(n3_37_389),
.I3(\ff_active[2] ),
.F(\frequency_count_out[6]_9 ) 
);
defparam \frequency_count_out[6]_ins15685 .INIT=16'hBB0F;
LUT4 \frequency_count_out[5]_ins15686  (
.I0(\ff_active[1] ),
.I1(\reg_frequency_count_e0[5] ),
.I2(n3_39_440),
.I3(\ff_active[2] ),
.F(\frequency_count_out[5]_5 ) 
);
defparam \frequency_count_out[5]_ins15686 .INIT=16'hBB0F;
LUT2 \frequency_count_out[5]_ins15687  (
.I0(\frequency_count_out[4]_11 ),
.I1(\frequency_count_out[4]_9 ),
.F(\frequency_count_out[5]_7 ) 
);
defparam \frequency_count_out[5]_ins15687 .INIT=4'h8;
LUT4 \frequency_count_out[5]_ins15688  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[5] ),
.I2(n3_39_390),
.I3(\ff_active[2] ),
.F(\frequency_count_out[5]_9 ) 
);
defparam \frequency_count_out[5]_ins15688 .INIT=16'hBB0F;
LUT4 \frequency_count_out[4]_ins15689  (
.I0(\ff_active[1] ),
.I1(\reg_frequency_count_e0[4] ),
.I2(n3_41_441),
.I3(\ff_active[2] ),
.F(\frequency_count_out[4]_5 ) 
);
defparam \frequency_count_out[4]_ins15689 .INIT=16'hBB0F;
LUT4 \frequency_count_out[4]_ins15691  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[4] ),
.I2(n3_41_391),
.I3(\ff_active[2] ),
.F(\frequency_count_out[4]_9 ) 
);
defparam \frequency_count_out[4]_ins15691 .INIT=16'hBB0F;
LUT4 \frequency_count_out[3]_ins15692  (
.I0(\ff_active[1] ),
.I1(\reg_frequency_count_e0[3] ),
.I2(n3_43_442),
.I3(\ff_active[2] ),
.F(\frequency_count_out[3]_5 ) 
);
defparam \frequency_count_out[3]_ins15692 .INIT=16'hBB0F;
LUT4 \frequency_count_out[3]_ins15693  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[3] ),
.I2(n3_43_392),
.I3(\ff_active[2] ),
.F(\frequency_count_out[3]_7 ) 
);
defparam \frequency_count_out[3]_ins15693 .INIT=16'hBB0F;
LUT4 \frequency_count_out[2]_ins15695  (
.I0(\ff_active[1] ),
.I1(\reg_frequency_count_e0[2] ),
.I2(n3_45_443),
.I3(\ff_active[2] ),
.F(\frequency_count_out[2]_5 ) 
);
defparam \frequency_count_out[2]_ins15695 .INIT=16'hBB0F;
LUT2 \frequency_count_out[2]_ins15696  (
.I0(\frequency_count_out[1]_7 ),
.I1(\frequency_count_out[1]_9 ),
.F(\frequency_count_out[2]_7 ) 
);
defparam \frequency_count_out[2]_ins15696 .INIT=4'h8;
LUT4 \frequency_count_out[2]_ins15697  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[2] ),
.I2(n3_45_393),
.I3(\ff_active[2] ),
.F(\frequency_count_out[2]_9 ) 
);
defparam \frequency_count_out[2]_ins15697 .INIT=16'hBB0F;
LUT4 \frequency_count_out[1]_ins15698  (
.I0(\ff_active[1] ),
.I1(\reg_frequency_count_e0[1] ),
.I2(n3_47_444),
.I3(\ff_active[2] ),
.F(\frequency_count_out[1]_5 ) 
);
defparam \frequency_count_out[1]_ins15698 .INIT=16'hBB0F;
LUT4 \frequency_count_out[1]_ins15699  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[1] ),
.I2(n3_47_394),
.I3(\ff_active[2] ),
.F(\frequency_count_out[1]_7 ) 
);
defparam \frequency_count_out[1]_ins15699 .INIT=16'hBB0F;
LUT4 \frequency_count_out[1]_ins15700  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[0] ),
.I2(n3_49_395),
.I3(\ff_active[2] ),
.F(\frequency_count_out[1]_9 ) 
);
defparam \frequency_count_out[1]_ins15700 .INIT=16'hBB0F;
LUT4 \frequency_count_out[0]_ins15701  (
.I0(\ff_active[1] ),
.I1(\reg_frequency_count_e0[0] ),
.I2(n3_49_445),
.I3(\ff_active[2] ),
.F(\frequency_count_out[0]_5 ) 
);
defparam \frequency_count_out[0]_ins15701 .INIT=16'hBB0F;
LUT3 n40_ins15702 (
.I0(\w_sram_a0[4] ),
.I1(\w_sram_a0[3] ),
.I2(n42_5),
.F(n40_5) 
);
defparam n40_ins15702.INIT=8'h10;
LUT3 n42_ins15703 (
.I0(\w_sram_a0[2] ),
.I1(\w_sram_a0[1] ),
.I2(\w_sram_a0[0] ),
.F(n42_5) 
);
defparam n42_ins15703.INIT=8'h01;
LUT3 \frequency_count_out[11]_ins15945  (
.I0(\frequency_count_out[9]_11 ),
.I1(\frequency_count_out[4]_9 ),
.I2(\frequency_count_out[9]_13 ),
.F(\frequency_count_out[11]_13 ) 
);
defparam \frequency_count_out[11]_ins15945 .INIT=8'h80;
LUT4 \frequency_count_out[9]_ins15946  (
.I0(\frequency_count_out[5]_9 ),
.I1(\frequency_count_out[8]_11 ),
.I2(\frequency_count_out[8]_7 ),
.I3(\frequency_count_out[6]_9 ),
.F(\frequency_count_out[9]_13 ) 
);
defparam \frequency_count_out[9]_ins15946 .INIT=16'h8000;
LUT4 \frequency_count_out[8]_ins15947  (
.I0(\ff_active[1] ),
.I1(\reg_frequency_count_e0[8] ),
.I2(n3_33_437),
.I3(\ff_active[2] ),
.F(\frequency_count_out[8]_13 ) 
);
defparam \frequency_count_out[8]_ins15947 .INIT=16'hBB0F;
LUT3 \frequency_count_out[3]_ins16158  (
.I0(\frequency_count_out[1]_7 ),
.I1(\frequency_count_out[1]_9 ),
.I2(\frequency_count_out[2]_9 ),
.F(\frequency_count_out[3]_11 ) 
);
defparam \frequency_count_out[3]_ins16158 .INIT=8'h80;
LUT4 \frequency_count_out[11]_ins16206  (
.I0(\frequency_count_out[4]_11 ),
.I1(\frequency_count_out[9]_11 ),
.I2(\frequency_count_out[4]_9 ),
.I3(\frequency_count_out[9]_13 ),
.F(\frequency_count_out[11]_15 ) 
);
defparam \frequency_count_out[11]_ins16206 .INIT=16'h8000;
LUT4 \frequency_count_out[4]_ins16221  (
.I0(\frequency_count_out[3]_7 ),
.I1(\frequency_count_out[1]_7 ),
.I2(\frequency_count_out[1]_9 ),
.I3(\frequency_count_out[2]_9 ),
.F(\frequency_count_out[4]_11 ) 
);
defparam \frequency_count_out[4]_ins16221 .INIT=16'h8000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0  (clk_3,o_555,n84,o_547,o_545,o,o_553,\ff_active[1] ,\reg_wave_length_a0[1] ,\reg_wave_length_b0[1] ,\ff_active[0] ,\reg_wave_length_c0[1] ,\reg_wave_length_d0[1] ,\reg_wave_length_a0[0] ,\reg_wave_length_b0[0] ,\reg_wave_length_c0[0] ,\reg_wave_length_d0[0] ,\reg_frequency_count_a0[11] ,\reg_frequency_count_b0[11] ,\reg_frequency_count_c0[11] ,\reg_frequency_count_d0[11] ,\reg_frequency_count_a0[10] ,\reg_frequency_count_b0[10] ,\reg_frequency_count_c0[10] ,\reg_frequency_count_d0[10] ,\reg_frequency_count_a0[9] ,\reg_frequency_count_b0[9] ,\reg_frequency_count_c0[9] ,\reg_frequency_count_d0[9] ,\reg_frequency_count_a0[8] ,\reg_frequency_count_b0[8] ,\reg_frequency_count_c0[8] ,\reg_frequency_count_d0[8] ,\reg_frequency_count_a0[7] ,\reg_frequency_count_b0[7] ,\reg_frequency_count_c0[7] ,\reg_frequency_count_d0[7] ,\reg_frequency_count_a0[6] ,\reg_frequency_count_b0[6] ,\reg_frequency_count_c0[6] ,\reg_frequency_count_d0[6] ,\reg_frequency_count_a0[5] ,\reg_frequency_count_b0[5] ,\reg_frequency_count_c0[5] ,\reg_frequency_count_d0[5] ,\reg_frequency_count_a0[4] ,\reg_frequency_count_b0[4] ,\reg_frequency_count_c0[4] ,\reg_frequency_count_d0[4] ,\reg_frequency_count_a0[3] ,\reg_frequency_count_b0[3] ,\reg_frequency_count_c0[3] ,\reg_frequency_count_d0[3] ,\reg_frequency_count_a0[2] ,\reg_frequency_count_b0[2] ,\reg_frequency_count_c0[2] ,\reg_frequency_count_d0[2] ,\reg_frequency_count_a0[1] ,\reg_frequency_count_b0[1] ,\reg_frequency_count_c0[1] ,\reg_frequency_count_d0[1] ,\reg_frequency_count_a0[0] ,\reg_frequency_count_b0[0] ,\reg_frequency_count_c0[0] ,\reg_frequency_count_d0[0] ,\w_sram_a0[5] ,\w_sram_a0[6] ,\w_sram_a0[3] ,\w_sram_a0[4] ,\w_sram_a0[1] ,\w_sram_a0[0] ,\w_sram_a0[2] ,\reg_frequency_count_e0[11] ,\ff_active[2] ,\reg_frequency_count_e0[10] ,\reg_frequency_count_e0[9] ,\reg_frequency_count_e0[7] ,\reg_frequency_count_e0[6] ,\reg_frequency_count_e0[5] ,\reg_frequency_count_e0[4] ,\reg_frequency_count_e0[3] ,\reg_frequency_count_e0[2] ,\reg_frequency_count_e0[1] ,\reg_frequency_count_e0[0] ,\reg_frequency_count_e0[8] ,\ff_wave_address_e[6] ,\ff_wave_address_e[5] ,\ff_wave_address_e[4] ,\ff_wave_address_e[3] ,\ff_wave_address_e[2] ,\ff_wave_address_e[1] ,\ff_wave_address_e[0] ,n3_7,n3_9_374,n3_17_375,n3_19_376,n3_21_377,n3_23_378,n3_25_379,n3_27_380,n3_29_381);
input clk_3;
input o_555;
input n84;
input o_547;
input o_545;
input o;
input o_553;
input \ff_active[1] ;
input \reg_wave_length_a0[1] ;
input \reg_wave_length_b0[1] ;
input \ff_active[0] ;
input \reg_wave_length_c0[1] ;
input \reg_wave_length_d0[1] ;
input \reg_wave_length_a0[0] ;
input \reg_wave_length_b0[0] ;
input \reg_wave_length_c0[0] ;
input \reg_wave_length_d0[0] ;
input \reg_frequency_count_a0[11] ;
input \reg_frequency_count_b0[11] ;
input \reg_frequency_count_c0[11] ;
input \reg_frequency_count_d0[11] ;
input \reg_frequency_count_a0[10] ;
input \reg_frequency_count_b0[10] ;
input \reg_frequency_count_c0[10] ;
input \reg_frequency_count_d0[10] ;
input \reg_frequency_count_a0[9] ;
input \reg_frequency_count_b0[9] ;
input \reg_frequency_count_c0[9] ;
input \reg_frequency_count_d0[9] ;
input \reg_frequency_count_a0[8] ;
input \reg_frequency_count_b0[8] ;
input \reg_frequency_count_c0[8] ;
input \reg_frequency_count_d0[8] ;
input \reg_frequency_count_a0[7] ;
input \reg_frequency_count_b0[7] ;
input \reg_frequency_count_c0[7] ;
input \reg_frequency_count_d0[7] ;
input \reg_frequency_count_a0[6] ;
input \reg_frequency_count_b0[6] ;
input \reg_frequency_count_c0[6] ;
input \reg_frequency_count_d0[6] ;
input \reg_frequency_count_a0[5] ;
input \reg_frequency_count_b0[5] ;
input \reg_frequency_count_c0[5] ;
input \reg_frequency_count_d0[5] ;
input \reg_frequency_count_a0[4] ;
input \reg_frequency_count_b0[4] ;
input \reg_frequency_count_c0[4] ;
input \reg_frequency_count_d0[4] ;
input \reg_frequency_count_a0[3] ;
input \reg_frequency_count_b0[3] ;
input \reg_frequency_count_c0[3] ;
input \reg_frequency_count_d0[3] ;
input \reg_frequency_count_a0[2] ;
input \reg_frequency_count_b0[2] ;
input \reg_frequency_count_c0[2] ;
input \reg_frequency_count_d0[2] ;
input \reg_frequency_count_a0[1] ;
input \reg_frequency_count_b0[1] ;
input \reg_frequency_count_c0[1] ;
input \reg_frequency_count_d0[1] ;
input \reg_frequency_count_a0[0] ;
input \reg_frequency_count_b0[0] ;
input \reg_frequency_count_c0[0] ;
input \reg_frequency_count_d0[0] ;
input \w_sram_a0[5] ;
input \w_sram_a0[6] ;
input \w_sram_a0[3] ;
input \w_sram_a0[4] ;
input \w_sram_a0[1] ;
input \w_sram_a0[0] ;
input \w_sram_a0[2] ;
input \reg_frequency_count_e0[11] ;
input \ff_active[2] ;
input \reg_frequency_count_e0[10] ;
input \reg_frequency_count_e0[9] ;
input \reg_frequency_count_e0[7] ;
input \reg_frequency_count_e0[6] ;
input \reg_frequency_count_e0[5] ;
input \reg_frequency_count_e0[4] ;
input \reg_frequency_count_e0[3] ;
input \reg_frequency_count_e0[2] ;
input \reg_frequency_count_e0[1] ;
input \reg_frequency_count_e0[0] ;
input \reg_frequency_count_e0[8] ;
output \ff_wave_address_e[6] ;
output \ff_wave_address_e[5] ;
output \ff_wave_address_e[4] ;
output \ff_wave_address_e[3] ;
output \ff_wave_address_e[2] ;
output \ff_wave_address_e[1] ;
output \ff_wave_address_e[0] ;
output n3_7;
output n3_9_374;
output n3_17_375;
output n3_19_376;
output n3_21_377;
output n3_23_378;
output n3_25_379;
output n3_27_380;
output n3_29_381;
wire \ff_wave_address_a[5] ;
wire \ff_wave_address_a[4] ;
wire \ff_wave_address_a[3] ;
wire \ff_wave_address_a[2] ;
wire \ff_wave_address_a[1] ;
wire \ff_wave_address_a[0] ;
wire \ff_wave_address_b[6] ;
wire \ff_wave_address_b[5] ;
wire \ff_wave_address_b[4] ;
wire \ff_wave_address_b[3] ;
wire \ff_wave_address_b[2] ;
wire \ff_wave_address_b[1] ;
wire \ff_wave_address_b[0] ;
wire \ff_wave_address_c[6] ;
wire \ff_wave_address_c[5] ;
wire \ff_wave_address_c[4] ;
wire \ff_wave_address_c[3] ;
wire \ff_wave_address_c[2] ;
wire \ff_wave_address_c[1] ;
wire \ff_wave_address_c[0] ;
wire \ff_wave_address_d[6] ;
wire \ff_wave_address_d[5] ;
wire \ff_wave_address_d[4] ;
wire \ff_wave_address_d[3] ;
wire \ff_wave_address_d[2] ;
wire \ff_wave_address_d[1] ;
wire \ff_wave_address_d[0] ;
wire \ff_wave_address_e[6] ;
wire \ff_wave_address_e[5] ;
wire \ff_wave_address_e[4] ;
wire \ff_wave_address_e[3] ;
wire \ff_wave_address_e[2] ;
wire \ff_wave_address_e[1] ;
wire \ff_wave_address_e[0] ;
wire \ff_frequency_count_a[11] ;
wire \ff_frequency_count_a[10] ;
wire \ff_frequency_count_a[9] ;
wire \ff_frequency_count_a[8] ;
wire \ff_frequency_count_a[7] ;
wire \ff_frequency_count_a[6] ;
wire \ff_frequency_count_a[5] ;
wire \ff_frequency_count_a[4] ;
wire \ff_frequency_count_a[3] ;
wire \ff_frequency_count_a[2] ;
wire \ff_frequency_count_a[1] ;
wire \ff_frequency_count_a[0] ;
wire \ff_frequency_count_b[11] ;
wire \ff_frequency_count_b[10] ;
wire \ff_frequency_count_b[9] ;
wire \ff_frequency_count_b[8] ;
wire \ff_frequency_count_b[7] ;
wire \ff_frequency_count_b[6] ;
wire \ff_frequency_count_b[5] ;
wire \ff_frequency_count_b[4] ;
wire \ff_frequency_count_b[3] ;
wire \ff_frequency_count_b[2] ;
wire \ff_frequency_count_b[1] ;
wire \ff_frequency_count_b[0] ;
wire \ff_frequency_count_c[11] ;
wire \ff_frequency_count_c[10] ;
wire \ff_frequency_count_c[9] ;
wire \ff_frequency_count_c[8] ;
wire \ff_frequency_count_c[7] ;
wire \ff_frequency_count_c[6] ;
wire \ff_frequency_count_c[5] ;
wire \ff_frequency_count_c[4] ;
wire \ff_frequency_count_c[3] ;
wire \ff_frequency_count_c[2] ;
wire \ff_frequency_count_c[1] ;
wire \ff_frequency_count_c[0] ;
wire \ff_frequency_count_d[11] ;
wire \ff_frequency_count_d[10] ;
wire \ff_frequency_count_d[9] ;
wire \ff_frequency_count_d[8] ;
wire \ff_frequency_count_d[7] ;
wire \ff_frequency_count_d[6] ;
wire \ff_frequency_count_d[5] ;
wire \ff_frequency_count_d[4] ;
wire \ff_frequency_count_d[3] ;
wire \ff_frequency_count_d[2] ;
wire \ff_frequency_count_d[1] ;
wire \ff_frequency_count_d[0] ;
wire \ff_frequency_count_e[11] ;
wire \ff_frequency_count_e[10] ;
wire \ff_frequency_count_e[9] ;
wire \ff_frequency_count_e[8] ;
wire \ff_frequency_count_e[7] ;
wire \ff_frequency_count_e[6] ;
wire \ff_frequency_count_e[5] ;
wire \ff_frequency_count_e[4] ;
wire \ff_frequency_count_e[3] ;
wire \ff_frequency_count_e[2] ;
wire \ff_frequency_count_e[1] ;
wire \ff_frequency_count_e[0] ;
wire \ff_wave_address_a[6] ;
wire n3_7;
wire n3_9_374;
wire n3_27_384;
wire n3_29_385;
wire n3_31_386;
wire n3_33_387;
wire n3_35_388;
wire n3_37_389;
wire n3_39_390;
wire n3_41_391;
wire n3_43_392;
wire n3_45_393;
wire n3_47_394;
wire n3_49_395;
wire n3_17_375;
wire n3_19_376;
wire n3_21_377;
wire n3_23_378;
wire n3_25_379;
wire n3_27_380;
wire n3_29_381;
wire n3_27_434;
wire n3_29_435;
wire n3_31_436;
wire n3_33_437;
wire n3_35_438;
wire n3_37_439;
wire n3_39_440;
wire n3_41_441;
wire n3_43_442;
wire n3_45_443;
wire n3_47_444;
wire n3_49_445;
wire \frequency_count_out[11] ;
wire \frequency_count_out[10] ;
wire \frequency_count_out[9] ;
wire \frequency_count_out[8] ;
wire \frequency_count_out[7] ;
wire \frequency_count_out[6] ;
wire \frequency_count_out[5] ;
wire \frequency_count_out[4] ;
wire \frequency_count_out[3] ;
wire \frequency_count_out[2] ;
wire \frequency_count_out[1] ;
wire \frequency_count_out[0] ;
wire n40;
wire n41;
wire n42;
wire n43;
wire n44;
wire n45;
wire n46;
wire VCC;
wire GND;
DFFCE \ff_wave_address_a[5]_ins11319  (
.D(n41),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_wave_address_a[5] ) 
);
DFFCE \ff_wave_address_a[4]_ins11320  (
.D(n42),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_wave_address_a[4] ) 
);
DFFCE \ff_wave_address_a[3]_ins11321  (
.D(n43),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_wave_address_a[3] ) 
);
DFFCE \ff_wave_address_a[2]_ins11322  (
.D(n44),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_wave_address_a[2] ) 
);
DFFCE \ff_wave_address_a[1]_ins11323  (
.D(n45),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_wave_address_a[1] ) 
);
DFFCE \ff_wave_address_a[0]_ins11324  (
.D(n46),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_wave_address_a[0] ) 
);
DFFCE \ff_wave_address_b[6]_ins11325  (
.D(n40),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_wave_address_b[6] ) 
);
DFFCE \ff_wave_address_b[5]_ins11326  (
.D(n41),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_wave_address_b[5] ) 
);
DFFCE \ff_wave_address_b[4]_ins11327  (
.D(n42),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_wave_address_b[4] ) 
);
DFFCE \ff_wave_address_b[3]_ins11328  (
.D(n43),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_wave_address_b[3] ) 
);
DFFCE \ff_wave_address_b[2]_ins11329  (
.D(n44),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_wave_address_b[2] ) 
);
DFFCE \ff_wave_address_b[1]_ins11330  (
.D(n45),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_wave_address_b[1] ) 
);
DFFCE \ff_wave_address_b[0]_ins11331  (
.D(n46),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_wave_address_b[0] ) 
);
DFFCE \ff_wave_address_c[6]_ins11332  (
.D(n40),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_wave_address_c[6] ) 
);
DFFCE \ff_wave_address_c[5]_ins11333  (
.D(n41),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_wave_address_c[5] ) 
);
DFFCE \ff_wave_address_c[4]_ins11334  (
.D(n42),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_wave_address_c[4] ) 
);
DFFCE \ff_wave_address_c[3]_ins11335  (
.D(n43),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_wave_address_c[3] ) 
);
DFFCE \ff_wave_address_c[2]_ins11336  (
.D(n44),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_wave_address_c[2] ) 
);
DFFCE \ff_wave_address_c[1]_ins11337  (
.D(n45),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_wave_address_c[1] ) 
);
DFFCE \ff_wave_address_c[0]_ins11338  (
.D(n46),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_wave_address_c[0] ) 
);
DFFCE \ff_wave_address_d[6]_ins11339  (
.D(n40),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_d[6] ) 
);
DFFCE \ff_wave_address_d[5]_ins11340  (
.D(n41),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_d[5] ) 
);
DFFCE \ff_wave_address_d[4]_ins11341  (
.D(n42),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_d[4] ) 
);
DFFCE \ff_wave_address_d[3]_ins11342  (
.D(n43),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_d[3] ) 
);
DFFCE \ff_wave_address_d[2]_ins11343  (
.D(n44),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_d[2] ) 
);
DFFCE \ff_wave_address_d[1]_ins11344  (
.D(n45),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_d[1] ) 
);
DFFCE \ff_wave_address_d[0]_ins11345  (
.D(n46),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_d[0] ) 
);
DFFCE \ff_wave_address_e[6]_ins11346  (
.D(n40),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_wave_address_e[6] ) 
);
DFFCE \ff_wave_address_e[5]_ins11347  (
.D(n41),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_wave_address_e[5] ) 
);
DFFCE \ff_wave_address_e[4]_ins11348  (
.D(n42),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_wave_address_e[4] ) 
);
DFFCE \ff_wave_address_e[3]_ins11349  (
.D(n43),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_wave_address_e[3] ) 
);
DFFCE \ff_wave_address_e[2]_ins11350  (
.D(n44),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_wave_address_e[2] ) 
);
DFFCE \ff_wave_address_e[1]_ins11351  (
.D(n45),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_wave_address_e[1] ) 
);
DFFCE \ff_wave_address_e[0]_ins11352  (
.D(n46),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_wave_address_e[0] ) 
);
DFFCE \ff_frequency_count_a[11]_ins11353  (
.D(\frequency_count_out[11] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[11] ) 
);
DFFCE \ff_frequency_count_a[10]_ins11354  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[10] ) 
);
DFFCE \ff_frequency_count_a[9]_ins11355  (
.D(\frequency_count_out[9] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[9] ) 
);
DFFCE \ff_frequency_count_a[8]_ins11356  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[8] ) 
);
DFFCE \ff_frequency_count_a[7]_ins11357  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[7] ) 
);
DFFCE \ff_frequency_count_a[6]_ins11358  (
.D(\frequency_count_out[6] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[6] ) 
);
DFFCE \ff_frequency_count_a[5]_ins11359  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[5] ) 
);
DFFCE \ff_frequency_count_a[4]_ins11360  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[4] ) 
);
DFFCE \ff_frequency_count_a[3]_ins11361  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[3] ) 
);
DFFCE \ff_frequency_count_a[2]_ins11362  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[2] ) 
);
DFFCE \ff_frequency_count_a[1]_ins11363  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[1] ) 
);
DFFCE \ff_frequency_count_a[0]_ins11364  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[0] ) 
);
DFFCE \ff_frequency_count_b[11]_ins11365  (
.D(\frequency_count_out[11] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[11] ) 
);
DFFCE \ff_frequency_count_b[10]_ins11366  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[10] ) 
);
DFFCE \ff_frequency_count_b[9]_ins11367  (
.D(\frequency_count_out[9] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[9] ) 
);
DFFCE \ff_frequency_count_b[8]_ins11368  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[8] ) 
);
DFFCE \ff_frequency_count_b[7]_ins11369  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[7] ) 
);
DFFCE \ff_frequency_count_b[6]_ins11370  (
.D(\frequency_count_out[6] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[6] ) 
);
DFFCE \ff_frequency_count_b[5]_ins11371  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[5] ) 
);
DFFCE \ff_frequency_count_b[4]_ins11372  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[4] ) 
);
DFFCE \ff_frequency_count_b[3]_ins11373  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[3] ) 
);
DFFCE \ff_frequency_count_b[2]_ins11374  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[2] ) 
);
DFFCE \ff_frequency_count_b[1]_ins11375  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[1] ) 
);
DFFCE \ff_frequency_count_b[0]_ins11376  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[0] ) 
);
DFFCE \ff_frequency_count_c[11]_ins11377  (
.D(\frequency_count_out[11] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[11] ) 
);
DFFCE \ff_frequency_count_c[10]_ins11378  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[10] ) 
);
DFFCE \ff_frequency_count_c[9]_ins11379  (
.D(\frequency_count_out[9] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[9] ) 
);
DFFCE \ff_frequency_count_c[8]_ins11380  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[8] ) 
);
DFFCE \ff_frequency_count_c[7]_ins11381  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[7] ) 
);
DFFCE \ff_frequency_count_c[6]_ins11382  (
.D(\frequency_count_out[6] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[6] ) 
);
DFFCE \ff_frequency_count_c[5]_ins11383  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[5] ) 
);
DFFCE \ff_frequency_count_c[4]_ins11384  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[4] ) 
);
DFFCE \ff_frequency_count_c[3]_ins11385  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[3] ) 
);
DFFCE \ff_frequency_count_c[2]_ins11386  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[2] ) 
);
DFFCE \ff_frequency_count_c[1]_ins11387  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[1] ) 
);
DFFCE \ff_frequency_count_c[0]_ins11388  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[0] ) 
);
DFFCE \ff_frequency_count_d[11]_ins11389  (
.D(\frequency_count_out[11] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[11] ) 
);
DFFCE \ff_frequency_count_d[10]_ins11390  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[10] ) 
);
DFFCE \ff_frequency_count_d[9]_ins11391  (
.D(\frequency_count_out[9] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[9] ) 
);
DFFCE \ff_frequency_count_d[8]_ins11392  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[8] ) 
);
DFFCE \ff_frequency_count_d[7]_ins11393  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[7] ) 
);
DFFCE \ff_frequency_count_d[6]_ins11394  (
.D(\frequency_count_out[6] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[6] ) 
);
DFFCE \ff_frequency_count_d[5]_ins11395  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[5] ) 
);
DFFCE \ff_frequency_count_d[4]_ins11396  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[4] ) 
);
DFFCE \ff_frequency_count_d[3]_ins11397  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[3] ) 
);
DFFCE \ff_frequency_count_d[2]_ins11398  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[2] ) 
);
DFFCE \ff_frequency_count_d[1]_ins11399  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[1] ) 
);
DFFCE \ff_frequency_count_d[0]_ins11400  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[0] ) 
);
DFFCE \ff_frequency_count_e[11]_ins11401  (
.D(\frequency_count_out[11] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[11] ) 
);
DFFCE \ff_frequency_count_e[10]_ins11402  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[10] ) 
);
DFFCE \ff_frequency_count_e[9]_ins11403  (
.D(\frequency_count_out[9] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[9] ) 
);
DFFCE \ff_frequency_count_e[8]_ins11404  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[8] ) 
);
DFFCE \ff_frequency_count_e[7]_ins11405  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[7] ) 
);
DFFCE \ff_frequency_count_e[6]_ins11406  (
.D(\frequency_count_out[6] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[6] ) 
);
DFFCE \ff_frequency_count_e[5]_ins11407  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[5] ) 
);
DFFCE \ff_frequency_count_e[4]_ins11408  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[4] ) 
);
DFFCE \ff_frequency_count_e[3]_ins11409  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[3] ) 
);
DFFCE \ff_frequency_count_e[2]_ins11410  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[2] ) 
);
DFFCE \ff_frequency_count_e[1]_ins11411  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[1] ) 
);
DFFCE \ff_frequency_count_e[0]_ins11412  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[0] ) 
);
DFFCE \ff_wave_address_a[6]_ins11413  (
.D(n40),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_wave_address_a[6] ) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_length_selector  u_wave_length_selector (
.\ff_active[1] (\ff_active[1] ),
.\reg_wave_length_a0[1] (\reg_wave_length_a0[1] ),
.\reg_wave_length_b0[1] (\reg_wave_length_b0[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_wave_length_c0[1] (\reg_wave_length_c0[1] ),
.\reg_wave_length_d0[1] (\reg_wave_length_d0[1] ),
.\reg_wave_length_a0[0] (\reg_wave_length_a0[0] ),
.\reg_wave_length_b0[0] (\reg_wave_length_b0[0] ),
.\reg_wave_length_c0[0] (\reg_wave_length_c0[0] ),
.\reg_wave_length_d0[0] (\reg_wave_length_d0[0] ),
.n3_7(n3_7),
.n3_9_374(n3_9_374) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_counter_selector  u_wave_frequency_counter_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_frequency_count_a[11] (\ff_frequency_count_a[11] ),
.\ff_frequency_count_b[11] (\ff_frequency_count_b[11] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_frequency_count_c[11] (\ff_frequency_count_c[11] ),
.\ff_frequency_count_d[11] (\ff_frequency_count_d[11] ),
.\ff_frequency_count_a[10] (\ff_frequency_count_a[10] ),
.\ff_frequency_count_b[10] (\ff_frequency_count_b[10] ),
.\ff_frequency_count_c[10] (\ff_frequency_count_c[10] ),
.\ff_frequency_count_d[10] (\ff_frequency_count_d[10] ),
.\ff_frequency_count_a[9] (\ff_frequency_count_a[9] ),
.\ff_frequency_count_b[9] (\ff_frequency_count_b[9] ),
.\ff_frequency_count_c[9] (\ff_frequency_count_c[9] ),
.\ff_frequency_count_d[9] (\ff_frequency_count_d[9] ),
.\ff_frequency_count_a[8] (\ff_frequency_count_a[8] ),
.\ff_frequency_count_b[8] (\ff_frequency_count_b[8] ),
.\ff_frequency_count_c[8] (\ff_frequency_count_c[8] ),
.\ff_frequency_count_d[8] (\ff_frequency_count_d[8] ),
.\ff_frequency_count_a[7] (\ff_frequency_count_a[7] ),
.\ff_frequency_count_b[7] (\ff_frequency_count_b[7] ),
.\ff_frequency_count_c[7] (\ff_frequency_count_c[7] ),
.\ff_frequency_count_d[7] (\ff_frequency_count_d[7] ),
.\ff_frequency_count_a[6] (\ff_frequency_count_a[6] ),
.\ff_frequency_count_b[6] (\ff_frequency_count_b[6] ),
.\ff_frequency_count_c[6] (\ff_frequency_count_c[6] ),
.\ff_frequency_count_d[6] (\ff_frequency_count_d[6] ),
.\ff_frequency_count_a[5] (\ff_frequency_count_a[5] ),
.\ff_frequency_count_b[5] (\ff_frequency_count_b[5] ),
.\ff_frequency_count_c[5] (\ff_frequency_count_c[5] ),
.\ff_frequency_count_d[5] (\ff_frequency_count_d[5] ),
.\ff_frequency_count_a[4] (\ff_frequency_count_a[4] ),
.\ff_frequency_count_b[4] (\ff_frequency_count_b[4] ),
.\ff_frequency_count_c[4] (\ff_frequency_count_c[4] ),
.\ff_frequency_count_d[4] (\ff_frequency_count_d[4] ),
.\ff_frequency_count_a[3] (\ff_frequency_count_a[3] ),
.\ff_frequency_count_b[3] (\ff_frequency_count_b[3] ),
.\ff_frequency_count_c[3] (\ff_frequency_count_c[3] ),
.\ff_frequency_count_d[3] (\ff_frequency_count_d[3] ),
.\ff_frequency_count_a[2] (\ff_frequency_count_a[2] ),
.\ff_frequency_count_b[2] (\ff_frequency_count_b[2] ),
.\ff_frequency_count_c[2] (\ff_frequency_count_c[2] ),
.\ff_frequency_count_d[2] (\ff_frequency_count_d[2] ),
.\ff_frequency_count_a[1] (\ff_frequency_count_a[1] ),
.\ff_frequency_count_b[1] (\ff_frequency_count_b[1] ),
.\ff_frequency_count_c[1] (\ff_frequency_count_c[1] ),
.\ff_frequency_count_d[1] (\ff_frequency_count_d[1] ),
.\ff_frequency_count_a[0] (\ff_frequency_count_a[0] ),
.\ff_frequency_count_b[0] (\ff_frequency_count_b[0] ),
.\ff_frequency_count_c[0] (\ff_frequency_count_c[0] ),
.\ff_frequency_count_d[0] (\ff_frequency_count_d[0] ),
.n3_27_384(n3_27_384),
.n3_29_385(n3_29_385),
.n3_31_386(n3_31_386),
.n3_33_387(n3_33_387),
.n3_35_388(n3_35_388),
.n3_37_389(n3_37_389),
.n3_39_390(n3_39_390),
.n3_41_391(n3_41_391),
.n3_43_392(n3_43_392),
.n3_45_393(n3_45_393),
.n3_47_394(n3_47_394),
.n3_49_395(n3_49_395) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_address_selector  u_wave_address_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_wave_address_a[6] (\ff_wave_address_a[6] ),
.\ff_wave_address_b[6] (\ff_wave_address_b[6] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_wave_address_c[6] (\ff_wave_address_c[6] ),
.\ff_wave_address_d[6] (\ff_wave_address_d[6] ),
.\ff_wave_address_a[5] (\ff_wave_address_a[5] ),
.\ff_wave_address_b[5] (\ff_wave_address_b[5] ),
.\ff_wave_address_c[5] (\ff_wave_address_c[5] ),
.\ff_wave_address_d[5] (\ff_wave_address_d[5] ),
.\ff_wave_address_a[4] (\ff_wave_address_a[4] ),
.\ff_wave_address_b[4] (\ff_wave_address_b[4] ),
.\ff_wave_address_c[4] (\ff_wave_address_c[4] ),
.\ff_wave_address_d[4] (\ff_wave_address_d[4] ),
.\ff_wave_address_a[3] (\ff_wave_address_a[3] ),
.\ff_wave_address_b[3] (\ff_wave_address_b[3] ),
.\ff_wave_address_c[3] (\ff_wave_address_c[3] ),
.\ff_wave_address_d[3] (\ff_wave_address_d[3] ),
.\ff_wave_address_a[2] (\ff_wave_address_a[2] ),
.\ff_wave_address_b[2] (\ff_wave_address_b[2] ),
.\ff_wave_address_c[2] (\ff_wave_address_c[2] ),
.\ff_wave_address_d[2] (\ff_wave_address_d[2] ),
.\ff_wave_address_a[1] (\ff_wave_address_a[1] ),
.\ff_wave_address_b[1] (\ff_wave_address_b[1] ),
.\ff_wave_address_c[1] (\ff_wave_address_c[1] ),
.\ff_wave_address_d[1] (\ff_wave_address_d[1] ),
.\ff_wave_address_a[0] (\ff_wave_address_a[0] ),
.\ff_wave_address_b[0] (\ff_wave_address_b[0] ),
.\ff_wave_address_c[0] (\ff_wave_address_c[0] ),
.\ff_wave_address_d[0] (\ff_wave_address_d[0] ),
.n3_17_375(n3_17_375),
.n3_19_376(n3_19_376),
.n3_21_377(n3_21_377),
.n3_23_378(n3_23_378),
.n3_25_379(n3_25_379),
.n3_27_380(n3_27_380),
.n3_29_381(n3_29_381) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_count_selector  u_wave_frequency_count_selector (
.\ff_active[1] (\ff_active[1] ),
.\reg_frequency_count_a0[11] (\reg_frequency_count_a0[11] ),
.\reg_frequency_count_b0[11] (\reg_frequency_count_b0[11] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_frequency_count_c0[11] (\reg_frequency_count_c0[11] ),
.\reg_frequency_count_d0[11] (\reg_frequency_count_d0[11] ),
.\reg_frequency_count_a0[10] (\reg_frequency_count_a0[10] ),
.\reg_frequency_count_b0[10] (\reg_frequency_count_b0[10] ),
.\reg_frequency_count_c0[10] (\reg_frequency_count_c0[10] ),
.\reg_frequency_count_d0[10] (\reg_frequency_count_d0[10] ),
.\reg_frequency_count_a0[9] (\reg_frequency_count_a0[9] ),
.\reg_frequency_count_b0[9] (\reg_frequency_count_b0[9] ),
.\reg_frequency_count_c0[9] (\reg_frequency_count_c0[9] ),
.\reg_frequency_count_d0[9] (\reg_frequency_count_d0[9] ),
.\reg_frequency_count_a0[8] (\reg_frequency_count_a0[8] ),
.\reg_frequency_count_b0[8] (\reg_frequency_count_b0[8] ),
.\reg_frequency_count_c0[8] (\reg_frequency_count_c0[8] ),
.\reg_frequency_count_d0[8] (\reg_frequency_count_d0[8] ),
.\reg_frequency_count_a0[7] (\reg_frequency_count_a0[7] ),
.\reg_frequency_count_b0[7] (\reg_frequency_count_b0[7] ),
.\reg_frequency_count_c0[7] (\reg_frequency_count_c0[7] ),
.\reg_frequency_count_d0[7] (\reg_frequency_count_d0[7] ),
.\reg_frequency_count_a0[6] (\reg_frequency_count_a0[6] ),
.\reg_frequency_count_b0[6] (\reg_frequency_count_b0[6] ),
.\reg_frequency_count_c0[6] (\reg_frequency_count_c0[6] ),
.\reg_frequency_count_d0[6] (\reg_frequency_count_d0[6] ),
.\reg_frequency_count_a0[5] (\reg_frequency_count_a0[5] ),
.\reg_frequency_count_b0[5] (\reg_frequency_count_b0[5] ),
.\reg_frequency_count_c0[5] (\reg_frequency_count_c0[5] ),
.\reg_frequency_count_d0[5] (\reg_frequency_count_d0[5] ),
.\reg_frequency_count_a0[4] (\reg_frequency_count_a0[4] ),
.\reg_frequency_count_b0[4] (\reg_frequency_count_b0[4] ),
.\reg_frequency_count_c0[4] (\reg_frequency_count_c0[4] ),
.\reg_frequency_count_d0[4] (\reg_frequency_count_d0[4] ),
.\reg_frequency_count_a0[3] (\reg_frequency_count_a0[3] ),
.\reg_frequency_count_b0[3] (\reg_frequency_count_b0[3] ),
.\reg_frequency_count_c0[3] (\reg_frequency_count_c0[3] ),
.\reg_frequency_count_d0[3] (\reg_frequency_count_d0[3] ),
.\reg_frequency_count_a0[2] (\reg_frequency_count_a0[2] ),
.\reg_frequency_count_b0[2] (\reg_frequency_count_b0[2] ),
.\reg_frequency_count_c0[2] (\reg_frequency_count_c0[2] ),
.\reg_frequency_count_d0[2] (\reg_frequency_count_d0[2] ),
.\reg_frequency_count_a0[1] (\reg_frequency_count_a0[1] ),
.\reg_frequency_count_b0[1] (\reg_frequency_count_b0[1] ),
.\reg_frequency_count_c0[1] (\reg_frequency_count_c0[1] ),
.\reg_frequency_count_d0[1] (\reg_frequency_count_d0[1] ),
.\reg_frequency_count_a0[0] (\reg_frequency_count_a0[0] ),
.\reg_frequency_count_b0[0] (\reg_frequency_count_b0[0] ),
.\reg_frequency_count_c0[0] (\reg_frequency_count_c0[0] ),
.\reg_frequency_count_d0[0] (\reg_frequency_count_d0[0] ),
.n3_27_434(n3_27_434),
.n3_29_435(n3_29_435),
.n3_31_436(n3_31_436),
.n3_33_437(n3_33_437),
.n3_35_438(n3_35_438),
.n3_37_439(n3_37_439),
.n3_39_440(n3_39_440),
.n3_41_441(n3_41_441),
.n3_43_442(n3_43_442),
.n3_45_443(n3_45_443),
.n3_47_444(n3_47_444),
.n3_49_445(n3_49_445) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_tone_generator  u_tone_generator (
.\w_sram_a0[5] (\w_sram_a0[5] ),
.\w_sram_a0[6] (\w_sram_a0[6] ),
.\w_sram_a0[3] (\w_sram_a0[3] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\w_sram_a0[1] (\w_sram_a0[1] ),
.\w_sram_a0[0] (\w_sram_a0[0] ),
.\w_sram_a0[2] (\w_sram_a0[2] ),
.\ff_active[1] (\ff_active[1] ),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.n3_27_434(n3_27_434),
.\ff_active[2] (\ff_active[2] ),
.\ff_frequency_count_e[10] (\ff_frequency_count_e[10] ),
.n3_29_385(n3_29_385),
.\ff_frequency_count_e[11] (\ff_frequency_count_e[11] ),
.n3_27_384(n3_27_384),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.n3_29_435(n3_29_435),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.n3_31_436(n3_31_436),
.\ff_frequency_count_e[9] (\ff_frequency_count_e[9] ),
.n3_31_386(n3_31_386),
.\ff_frequency_count_e[7] (\ff_frequency_count_e[7] ),
.n3_35_388(n3_35_388),
.\ff_frequency_count_e[8] (\ff_frequency_count_e[8] ),
.n3_33_387(n3_33_387),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.n3_35_438(n3_35_438),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.n3_37_439(n3_37_439),
.\ff_frequency_count_e[6] (\ff_frequency_count_e[6] ),
.n3_37_389(n3_37_389),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.n3_39_440(n3_39_440),
.\ff_frequency_count_e[5] (\ff_frequency_count_e[5] ),
.n3_39_390(n3_39_390),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.n3_41_441(n3_41_441),
.\ff_frequency_count_e[4] (\ff_frequency_count_e[4] ),
.n3_41_391(n3_41_391),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.n3_43_442(n3_43_442),
.\ff_frequency_count_e[3] (\ff_frequency_count_e[3] ),
.n3_43_392(n3_43_392),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.n3_45_443(n3_45_443),
.\ff_frequency_count_e[2] (\ff_frequency_count_e[2] ),
.n3_45_393(n3_45_393),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.n3_47_444(n3_47_444),
.\ff_frequency_count_e[1] (\ff_frequency_count_e[1] ),
.n3_47_394(n3_47_394),
.\ff_frequency_count_e[0] (\ff_frequency_count_e[0] ),
.n3_49_395(n3_49_395),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.n3_49_445(n3_49_445),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.n3_33_437(n3_33_437),
.\frequency_count_out[11] (\frequency_count_out[11] ),
.\frequency_count_out[10] (\frequency_count_out[10] ),
.\frequency_count_out[9] (\frequency_count_out[9] ),
.\frequency_count_out[8] (\frequency_count_out[8] ),
.\frequency_count_out[7] (\frequency_count_out[7] ),
.\frequency_count_out[6] (\frequency_count_out[6] ),
.\frequency_count_out[5] (\frequency_count_out[5] ),
.\frequency_count_out[4] (\frequency_count_out[4] ),
.\frequency_count_out[3] (\frequency_count_out[3] ),
.\frequency_count_out[2] (\frequency_count_out[2] ),
.\frequency_count_out[1] (\frequency_count_out[1] ),
.\frequency_count_out[0] (\frequency_count_out[0] ),
.n40(n40),
.n41(n41),
.n42(n42),
.n43(n43),
.n44(n44),
.n45(n45),
.n46(n46) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_length_selector  (\reg_wave_length_a1[1] ,\reg_wave_length_b1[1] ,\ff_active[0] ,\reg_wave_length_c1[1] ,\reg_wave_length_d1[1] ,\reg_wave_length_a1[0] ,\reg_wave_length_b1[0] ,\reg_wave_length_c1[0] ,\reg_wave_length_d1[0] ,\ff_active[1] ,n3_11_470,n3_13_471);
input \reg_wave_length_a1[1] ;
input \reg_wave_length_b1[1] ;
input \ff_active[0] ;
input \reg_wave_length_c1[1] ;
input \reg_wave_length_d1[1] ;
input \reg_wave_length_a1[0] ;
input \reg_wave_length_b1[0] ;
input \reg_wave_length_c1[0] ;
input \reg_wave_length_d1[0] ;
input \ff_active[1] ;
output n3_11_470;
output n3_13_471;
wire n1_5_479;
wire n2_5_480;
wire n1_7_481;
wire n2_7_482;
wire n3_11_470;
wire n3_13_471;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins14506 (
.I0(\reg_wave_length_a1[1] ),
.I1(\reg_wave_length_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_5_479) 
);
MUX2_LUT5 n2_ins14507 (
.I0(\reg_wave_length_c1[1] ),
.I1(\reg_wave_length_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_5_480) 
);
MUX2_LUT5 n1_ins14509 (
.I0(\reg_wave_length_a1[0] ),
.I1(\reg_wave_length_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_7_481) 
);
MUX2_LUT5 n2_ins14510 (
.I0(\reg_wave_length_c1[0] ),
.I1(\reg_wave_length_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_7_482) 
);
MUX2_LUT6 n3_ins14653 (
.I0(n1_5_479),
.I1(n2_5_480),
.S0(\ff_active[1] ),
.O(n3_11_470) 
);
MUX2_LUT6 n3_ins14654 (
.I0(n1_7_481),
.I1(n2_7_482),
.S0(\ff_active[1] ),
.O(n3_13_471) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector  (\ff_active[1] ,\ff_frequency_count_a[11]_3 ,\ff_frequency_count_b[11]_3 ,\ff_active[0] ,\ff_frequency_count_c[11]_3 ,\ff_frequency_count_d[11]_3 ,\ff_frequency_count_a[10]_3 ,\ff_frequency_count_b[10]_3 ,\ff_frequency_count_c[10]_3 ,\ff_frequency_count_d[10]_3 ,\ff_frequency_count_a[9]_3 ,\ff_frequency_count_b[9]_3 ,\ff_frequency_count_c[9]_3 ,\ff_frequency_count_d[9]_3 ,\ff_frequency_count_a[8]_3 ,\ff_frequency_count_b[8]_3 ,\ff_frequency_count_c[8]_3 ,\ff_frequency_count_d[8]_3 ,\ff_frequency_count_a[7]_3 ,\ff_frequency_count_b[7]_3 ,\ff_frequency_count_c[7]_3 ,\ff_frequency_count_d[7]_3 ,\ff_frequency_count_a[6]_3 ,\ff_frequency_count_b[6]_3 ,\ff_frequency_count_c[6]_3 ,\ff_frequency_count_d[6]_3 ,\ff_frequency_count_a[5]_3 ,\ff_frequency_count_b[5]_3 ,\ff_frequency_count_c[5]_3 ,\ff_frequency_count_d[5]_3 ,\ff_frequency_count_a[4]_3 ,\ff_frequency_count_b[4]_3 ,\ff_frequency_count_c[4]_3 ,\ff_frequency_count_d[4]_3 ,\ff_frequency_count_a[3]_3 ,\ff_frequency_count_b[3]_3 ,\ff_frequency_count_c[3]_3 ,\ff_frequency_count_d[3]_3 ,\ff_frequency_count_a[2]_3 ,\ff_frequency_count_b[2]_3 ,\ff_frequency_count_c[2]_3 ,\ff_frequency_count_d[2]_3 ,\ff_frequency_count_a[1]_3 ,\ff_frequency_count_b[1]_3 ,\ff_frequency_count_c[1]_3 ,\ff_frequency_count_d[1]_3 ,\ff_frequency_count_a[0]_3 ,\ff_frequency_count_b[0]_3 ,\ff_frequency_count_c[0]_3 ,\ff_frequency_count_d[0]_3 ,n3_27_483,n3_29_484,n3_31_485,n3_33_486,n3_35_487,n3_37_488,n3_39_489,n3_41_490,n3_43_491,n3_45_492,n3_47_493,n3_49_494);
input \ff_active[1] ;
input \ff_frequency_count_a[11]_3 ;
input \ff_frequency_count_b[11]_3 ;
input \ff_active[0] ;
input \ff_frequency_count_c[11]_3 ;
input \ff_frequency_count_d[11]_3 ;
input \ff_frequency_count_a[10]_3 ;
input \ff_frequency_count_b[10]_3 ;
input \ff_frequency_count_c[10]_3 ;
input \ff_frequency_count_d[10]_3 ;
input \ff_frequency_count_a[9]_3 ;
input \ff_frequency_count_b[9]_3 ;
input \ff_frequency_count_c[9]_3 ;
input \ff_frequency_count_d[9]_3 ;
input \ff_frequency_count_a[8]_3 ;
input \ff_frequency_count_b[8]_3 ;
input \ff_frequency_count_c[8]_3 ;
input \ff_frequency_count_d[8]_3 ;
input \ff_frequency_count_a[7]_3 ;
input \ff_frequency_count_b[7]_3 ;
input \ff_frequency_count_c[7]_3 ;
input \ff_frequency_count_d[7]_3 ;
input \ff_frequency_count_a[6]_3 ;
input \ff_frequency_count_b[6]_3 ;
input \ff_frequency_count_c[6]_3 ;
input \ff_frequency_count_d[6]_3 ;
input \ff_frequency_count_a[5]_3 ;
input \ff_frequency_count_b[5]_3 ;
input \ff_frequency_count_c[5]_3 ;
input \ff_frequency_count_d[5]_3 ;
input \ff_frequency_count_a[4]_3 ;
input \ff_frequency_count_b[4]_3 ;
input \ff_frequency_count_c[4]_3 ;
input \ff_frequency_count_d[4]_3 ;
input \ff_frequency_count_a[3]_3 ;
input \ff_frequency_count_b[3]_3 ;
input \ff_frequency_count_c[3]_3 ;
input \ff_frequency_count_d[3]_3 ;
input \ff_frequency_count_a[2]_3 ;
input \ff_frequency_count_b[2]_3 ;
input \ff_frequency_count_c[2]_3 ;
input \ff_frequency_count_d[2]_3 ;
input \ff_frequency_count_a[1]_3 ;
input \ff_frequency_count_b[1]_3 ;
input \ff_frequency_count_c[1]_3 ;
input \ff_frequency_count_d[1]_3 ;
input \ff_frequency_count_a[0]_3 ;
input \ff_frequency_count_b[0]_3 ;
input \ff_frequency_count_c[0]_3 ;
input \ff_frequency_count_d[0]_3 ;
output n3_27_483;
output n3_29_484;
output n3_31_485;
output n3_33_486;
output n3_35_487;
output n3_37_488;
output n3_39_489;
output n3_41_490;
output n3_43_491;
output n3_45_492;
output n3_47_493;
output n3_49_494;
wire n3_27_483;
wire n3_29_484;
wire n3_31_485;
wire n3_33_486;
wire n3_35_487;
wire n3_37_488;
wire n3_39_489;
wire n3_41_490;
wire n3_43_491;
wire n3_45_492;
wire n3_47_493;
wire n3_49_494;
wire n1_25_495;
wire n2_25_496;
wire n1_27_497;
wire n2_27_498;
wire n1_29_499;
wire n2_29_500;
wire n1_31_501;
wire n2_31_502;
wire n1_33_503;
wire n2_33_504;
wire n1_35_505;
wire n2_35_506;
wire n1_37_507;
wire n2_37_508;
wire n1_39_509;
wire n2_39_510;
wire n1_41_511;
wire n2_41_512;
wire n1_43_513;
wire n2_43_514;
wire n1_45_515;
wire n2_45_516;
wire n1_47_517;
wire n2_47_518;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14511 (
.I0(n1_25_495),
.I1(n2_25_496),
.S0(\ff_active[1] ),
.O(n3_27_483) 
);
MUX2_LUT5 n3_ins14512 (
.I0(n1_27_497),
.I1(n2_27_498),
.S0(\ff_active[1] ),
.O(n3_29_484) 
);
MUX2_LUT5 n3_ins14513 (
.I0(n1_29_499),
.I1(n2_29_500),
.S0(\ff_active[1] ),
.O(n3_31_485) 
);
MUX2_LUT5 n3_ins14514 (
.I0(n1_31_501),
.I1(n2_31_502),
.S0(\ff_active[1] ),
.O(n3_33_486) 
);
MUX2_LUT5 n3_ins14515 (
.I0(n1_33_503),
.I1(n2_33_504),
.S0(\ff_active[1] ),
.O(n3_35_487) 
);
MUX2_LUT5 n3_ins14516 (
.I0(n1_35_505),
.I1(n2_35_506),
.S0(\ff_active[1] ),
.O(n3_37_488) 
);
MUX2_LUT5 n3_ins14517 (
.I0(n1_37_507),
.I1(n2_37_508),
.S0(\ff_active[1] ),
.O(n3_39_489) 
);
MUX2_LUT5 n3_ins14518 (
.I0(n1_39_509),
.I1(n2_39_510),
.S0(\ff_active[1] ),
.O(n3_41_490) 
);
MUX2_LUT5 n3_ins14519 (
.I0(n1_41_511),
.I1(n2_41_512),
.S0(\ff_active[1] ),
.O(n3_43_491) 
);
MUX2_LUT5 n3_ins14520 (
.I0(n1_43_513),
.I1(n2_43_514),
.S0(\ff_active[1] ),
.O(n3_45_492) 
);
MUX2_LUT5 n3_ins14521 (
.I0(n1_45_515),
.I1(n2_45_516),
.S0(\ff_active[1] ),
.O(n3_47_493) 
);
MUX2_LUT5 n3_ins14613 (
.I0(n1_47_517),
.I1(n2_47_518),
.S0(\ff_active[1] ),
.O(n3_49_494) 
);
LUT3 n1_ins15063 (
.I0(\ff_frequency_count_a[11]_3 ),
.I1(\ff_frequency_count_b[11]_3 ),
.I2(\ff_active[0] ),
.F(n1_25_495) 
);
defparam n1_ins15063.INIT=8'hCA;
LUT3 n2_ins15064 (
.I0(\ff_frequency_count_c[11]_3 ),
.I1(\ff_frequency_count_d[11]_3 ),
.I2(\ff_active[0] ),
.F(n2_25_496) 
);
defparam n2_ins15064.INIT=8'hCA;
LUT3 n1_ins15065 (
.I0(\ff_frequency_count_a[10]_3 ),
.I1(\ff_frequency_count_b[10]_3 ),
.I2(\ff_active[0] ),
.F(n1_27_497) 
);
defparam n1_ins15065.INIT=8'hCA;
LUT3 n2_ins15066 (
.I0(\ff_frequency_count_c[10]_3 ),
.I1(\ff_frequency_count_d[10]_3 ),
.I2(\ff_active[0] ),
.F(n2_27_498) 
);
defparam n2_ins15066.INIT=8'hCA;
LUT3 n1_ins15067 (
.I0(\ff_frequency_count_a[9]_3 ),
.I1(\ff_frequency_count_b[9]_3 ),
.I2(\ff_active[0] ),
.F(n1_29_499) 
);
defparam n1_ins15067.INIT=8'hCA;
LUT3 n2_ins15068 (
.I0(\ff_frequency_count_c[9]_3 ),
.I1(\ff_frequency_count_d[9]_3 ),
.I2(\ff_active[0] ),
.F(n2_29_500) 
);
defparam n2_ins15068.INIT=8'hCA;
LUT3 n1_ins15069 (
.I0(\ff_frequency_count_a[8]_3 ),
.I1(\ff_frequency_count_b[8]_3 ),
.I2(\ff_active[0] ),
.F(n1_31_501) 
);
defparam n1_ins15069.INIT=8'hCA;
LUT3 n2_ins15070 (
.I0(\ff_frequency_count_c[8]_3 ),
.I1(\ff_frequency_count_d[8]_3 ),
.I2(\ff_active[0] ),
.F(n2_31_502) 
);
defparam n2_ins15070.INIT=8'hCA;
LUT3 n1_ins15071 (
.I0(\ff_frequency_count_a[7]_3 ),
.I1(\ff_frequency_count_b[7]_3 ),
.I2(\ff_active[0] ),
.F(n1_33_503) 
);
defparam n1_ins15071.INIT=8'hCA;
LUT3 n2_ins15072 (
.I0(\ff_frequency_count_c[7]_3 ),
.I1(\ff_frequency_count_d[7]_3 ),
.I2(\ff_active[0] ),
.F(n2_33_504) 
);
defparam n2_ins15072.INIT=8'hCA;
LUT3 n1_ins15073 (
.I0(\ff_frequency_count_a[6]_3 ),
.I1(\ff_frequency_count_b[6]_3 ),
.I2(\ff_active[0] ),
.F(n1_35_505) 
);
defparam n1_ins15073.INIT=8'hCA;
LUT3 n2_ins15074 (
.I0(\ff_frequency_count_c[6]_3 ),
.I1(\ff_frequency_count_d[6]_3 ),
.I2(\ff_active[0] ),
.F(n2_35_506) 
);
defparam n2_ins15074.INIT=8'hCA;
LUT3 n1_ins15075 (
.I0(\ff_frequency_count_a[5]_3 ),
.I1(\ff_frequency_count_b[5]_3 ),
.I2(\ff_active[0] ),
.F(n1_37_507) 
);
defparam n1_ins15075.INIT=8'hCA;
LUT3 n2_ins15076 (
.I0(\ff_frequency_count_c[5]_3 ),
.I1(\ff_frequency_count_d[5]_3 ),
.I2(\ff_active[0] ),
.F(n2_37_508) 
);
defparam n2_ins15076.INIT=8'hCA;
LUT3 n1_ins15077 (
.I0(\ff_frequency_count_a[4]_3 ),
.I1(\ff_frequency_count_b[4]_3 ),
.I2(\ff_active[0] ),
.F(n1_39_509) 
);
defparam n1_ins15077.INIT=8'hCA;
LUT3 n2_ins15078 (
.I0(\ff_frequency_count_c[4]_3 ),
.I1(\ff_frequency_count_d[4]_3 ),
.I2(\ff_active[0] ),
.F(n2_39_510) 
);
defparam n2_ins15078.INIT=8'hCA;
LUT3 n1_ins15079 (
.I0(\ff_frequency_count_a[3]_3 ),
.I1(\ff_frequency_count_b[3]_3 ),
.I2(\ff_active[0] ),
.F(n1_41_511) 
);
defparam n1_ins15079.INIT=8'hCA;
LUT3 n2_ins15080 (
.I0(\ff_frequency_count_c[3]_3 ),
.I1(\ff_frequency_count_d[3]_3 ),
.I2(\ff_active[0] ),
.F(n2_41_512) 
);
defparam n2_ins15080.INIT=8'hCA;
LUT3 n1_ins15081 (
.I0(\ff_frequency_count_a[2]_3 ),
.I1(\ff_frequency_count_b[2]_3 ),
.I2(\ff_active[0] ),
.F(n1_43_513) 
);
defparam n1_ins15081.INIT=8'hCA;
LUT3 n2_ins15082 (
.I0(\ff_frequency_count_c[2]_3 ),
.I1(\ff_frequency_count_d[2]_3 ),
.I2(\ff_active[0] ),
.F(n2_43_514) 
);
defparam n2_ins15082.INIT=8'hCA;
LUT3 n1_ins15083 (
.I0(\ff_frequency_count_a[1]_3 ),
.I1(\ff_frequency_count_b[1]_3 ),
.I2(\ff_active[0] ),
.F(n1_45_515) 
);
defparam n1_ins15083.INIT=8'hCA;
LUT3 n2_ins15084 (
.I0(\ff_frequency_count_c[1]_3 ),
.I1(\ff_frequency_count_d[1]_3 ),
.I2(\ff_active[0] ),
.F(n2_45_516) 
);
defparam n2_ins15084.INIT=8'hCA;
LUT3 n1_ins15085 (
.I0(\ff_frequency_count_a[0]_3 ),
.I1(\ff_frequency_count_b[0]_3 ),
.I2(\ff_active[0] ),
.F(n1_47_517) 
);
defparam n1_ins15085.INIT=8'hCA;
LUT3 n2_ins15086 (
.I0(\ff_frequency_count_c[0]_3 ),
.I1(\ff_frequency_count_d[0]_3 ),
.I2(\ff_active[0] ),
.F(n2_47_518) 
);
defparam n2_ins15086.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_address_selector  (\ff_active[1] ,\ff_wave_address_a[6]_3 ,\ff_wave_address_b[6]_3 ,\ff_active[0] ,\ff_wave_address_c[6]_3 ,\ff_wave_address_d[6]_3 ,\ff_wave_address_a[5]_3 ,\ff_wave_address_b[5]_3 ,\ff_wave_address_c[5]_3 ,\ff_wave_address_d[5]_3 ,\ff_wave_address_a[4]_3 ,\ff_wave_address_b[4]_3 ,\ff_wave_address_c[4]_3 ,\ff_wave_address_d[4]_3 ,\ff_wave_address_a[3]_3 ,\ff_wave_address_b[3]_3 ,\ff_wave_address_c[3]_3 ,\ff_wave_address_d[3]_3 ,\ff_wave_address_a[2]_3 ,\ff_wave_address_b[2]_3 ,\ff_wave_address_c[2]_3 ,\ff_wave_address_d[2]_3 ,\ff_wave_address_a[1]_3 ,\ff_wave_address_b[1]_3 ,\ff_wave_address_c[1]_3 ,\ff_wave_address_d[1]_3 ,\ff_wave_address_a[0]_3 ,\ff_wave_address_b[0]_3 ,\ff_wave_address_c[0]_3 ,\ff_wave_address_d[0]_3 ,n3_17_472,n3_19_473,n3_21_474,n3_23_475,n3_25_476,n3_27_477,n3_29_478);
input \ff_active[1] ;
input \ff_wave_address_a[6]_3 ;
input \ff_wave_address_b[6]_3 ;
input \ff_active[0] ;
input \ff_wave_address_c[6]_3 ;
input \ff_wave_address_d[6]_3 ;
input \ff_wave_address_a[5]_3 ;
input \ff_wave_address_b[5]_3 ;
input \ff_wave_address_c[5]_3 ;
input \ff_wave_address_d[5]_3 ;
input \ff_wave_address_a[4]_3 ;
input \ff_wave_address_b[4]_3 ;
input \ff_wave_address_c[4]_3 ;
input \ff_wave_address_d[4]_3 ;
input \ff_wave_address_a[3]_3 ;
input \ff_wave_address_b[3]_3 ;
input \ff_wave_address_c[3]_3 ;
input \ff_wave_address_d[3]_3 ;
input \ff_wave_address_a[2]_3 ;
input \ff_wave_address_b[2]_3 ;
input \ff_wave_address_c[2]_3 ;
input \ff_wave_address_d[2]_3 ;
input \ff_wave_address_a[1]_3 ;
input \ff_wave_address_b[1]_3 ;
input \ff_wave_address_c[1]_3 ;
input \ff_wave_address_d[1]_3 ;
input \ff_wave_address_a[0]_3 ;
input \ff_wave_address_b[0]_3 ;
input \ff_wave_address_c[0]_3 ;
input \ff_wave_address_d[0]_3 ;
output n3_17_472;
output n3_19_473;
output n3_21_474;
output n3_23_475;
output n3_25_476;
output n3_27_477;
output n3_29_478;
wire n3_17_472;
wire n3_19_473;
wire n3_21_474;
wire n3_23_475;
wire n3_25_476;
wire n3_27_477;
wire n3_29_478;
wire n1_15_519;
wire n2_15_520;
wire n1_17_521;
wire n2_17_522;
wire n1_19_523;
wire n2_19_524;
wire n1_21_525;
wire n2_21_526;
wire n1_23_527;
wire n2_23_528;
wire n1_25_529;
wire n2_25_530;
wire n1_27_531;
wire n2_27_532;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14570 (
.I0(n1_15_519),
.I1(n2_15_520),
.S0(\ff_active[1] ),
.O(n3_17_472) 
);
MUX2_LUT5 n3_ins14571 (
.I0(n1_17_521),
.I1(n2_17_522),
.S0(\ff_active[1] ),
.O(n3_19_473) 
);
MUX2_LUT5 n3_ins14572 (
.I0(n1_19_523),
.I1(n2_19_524),
.S0(\ff_active[1] ),
.O(n3_21_474) 
);
MUX2_LUT5 n3_ins14573 (
.I0(n1_21_525),
.I1(n2_21_526),
.S0(\ff_active[1] ),
.O(n3_23_475) 
);
MUX2_LUT5 n3_ins14574 (
.I0(n1_23_527),
.I1(n2_23_528),
.S0(\ff_active[1] ),
.O(n3_25_476) 
);
MUX2_LUT5 n3_ins14575 (
.I0(n1_25_529),
.I1(n2_25_530),
.S0(\ff_active[1] ),
.O(n3_27_477) 
);
MUX2_LUT5 n3_ins14576 (
.I0(n1_27_531),
.I1(n2_27_532),
.S0(\ff_active[1] ),
.O(n3_29_478) 
);
LUT3 n1_ins15049 (
.I0(\ff_wave_address_a[6]_3 ),
.I1(\ff_wave_address_b[6]_3 ),
.I2(\ff_active[0] ),
.F(n1_15_519) 
);
defparam n1_ins15049.INIT=8'hCA;
LUT3 n2_ins15050 (
.I0(\ff_wave_address_c[6]_3 ),
.I1(\ff_wave_address_d[6]_3 ),
.I2(\ff_active[0] ),
.F(n2_15_520) 
);
defparam n2_ins15050.INIT=8'hCA;
LUT3 n1_ins15051 (
.I0(\ff_wave_address_a[5]_3 ),
.I1(\ff_wave_address_b[5]_3 ),
.I2(\ff_active[0] ),
.F(n1_17_521) 
);
defparam n1_ins15051.INIT=8'hCA;
LUT3 n2_ins15052 (
.I0(\ff_wave_address_c[5]_3 ),
.I1(\ff_wave_address_d[5]_3 ),
.I2(\ff_active[0] ),
.F(n2_17_522) 
);
defparam n2_ins15052.INIT=8'hCA;
LUT3 n1_ins15053 (
.I0(\ff_wave_address_a[4]_3 ),
.I1(\ff_wave_address_b[4]_3 ),
.I2(\ff_active[0] ),
.F(n1_19_523) 
);
defparam n1_ins15053.INIT=8'hCA;
LUT3 n2_ins15054 (
.I0(\ff_wave_address_c[4]_3 ),
.I1(\ff_wave_address_d[4]_3 ),
.I2(\ff_active[0] ),
.F(n2_19_524) 
);
defparam n2_ins15054.INIT=8'hCA;
LUT3 n1_ins15055 (
.I0(\ff_wave_address_a[3]_3 ),
.I1(\ff_wave_address_b[3]_3 ),
.I2(\ff_active[0] ),
.F(n1_21_525) 
);
defparam n1_ins15055.INIT=8'hCA;
LUT3 n2_ins15056 (
.I0(\ff_wave_address_c[3]_3 ),
.I1(\ff_wave_address_d[3]_3 ),
.I2(\ff_active[0] ),
.F(n2_21_526) 
);
defparam n2_ins15056.INIT=8'hCA;
LUT3 n1_ins15057 (
.I0(\ff_wave_address_a[2]_3 ),
.I1(\ff_wave_address_b[2]_3 ),
.I2(\ff_active[0] ),
.F(n1_23_527) 
);
defparam n1_ins15057.INIT=8'hCA;
LUT3 n2_ins15058 (
.I0(\ff_wave_address_c[2]_3 ),
.I1(\ff_wave_address_d[2]_3 ),
.I2(\ff_active[0] ),
.F(n2_23_528) 
);
defparam n2_ins15058.INIT=8'hCA;
LUT3 n1_ins15059 (
.I0(\ff_wave_address_a[1]_3 ),
.I1(\ff_wave_address_b[1]_3 ),
.I2(\ff_active[0] ),
.F(n1_25_529) 
);
defparam n1_ins15059.INIT=8'hCA;
LUT3 n2_ins15060 (
.I0(\ff_wave_address_c[1]_3 ),
.I1(\ff_wave_address_d[1]_3 ),
.I2(\ff_active[0] ),
.F(n2_25_530) 
);
defparam n2_ins15060.INIT=8'hCA;
LUT3 n1_ins15061 (
.I0(\ff_wave_address_a[0]_3 ),
.I1(\ff_wave_address_b[0]_3 ),
.I2(\ff_active[0] ),
.F(n1_27_531) 
);
defparam n1_ins15061.INIT=8'hCA;
LUT3 n2_ins15062 (
.I0(\ff_wave_address_c[0]_3 ),
.I1(\ff_wave_address_d[0]_3 ),
.I2(\ff_active[0] ),
.F(n2_27_532) 
);
defparam n2_ins15062.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_count_selector  (\reg_frequency_count_a1[11] ,\reg_frequency_count_b1[11] ,\ff_active[0] ,\reg_frequency_count_c1[11] ,\reg_frequency_count_d1[11] ,\reg_frequency_count_a1[10] ,\reg_frequency_count_b1[10] ,\reg_frequency_count_c1[10] ,\reg_frequency_count_d1[10] ,\reg_frequency_count_a1[9] ,\reg_frequency_count_b1[9] ,\reg_frequency_count_c1[9] ,\reg_frequency_count_d1[9] ,\reg_frequency_count_a1[8] ,\reg_frequency_count_b1[8] ,\reg_frequency_count_c1[8] ,\reg_frequency_count_d1[8] ,\reg_frequency_count_a1[7] ,\reg_frequency_count_b1[7] ,\reg_frequency_count_c1[7] ,\reg_frequency_count_d1[7] ,\reg_frequency_count_a1[6] ,\reg_frequency_count_b1[6] ,\reg_frequency_count_c1[6] ,\reg_frequency_count_d1[6] ,\reg_frequency_count_a1[5] ,\reg_frequency_count_b1[5] ,\reg_frequency_count_c1[5] ,\reg_frequency_count_d1[5] ,\reg_frequency_count_a1[4] ,\reg_frequency_count_b1[4] ,\reg_frequency_count_c1[4] ,\reg_frequency_count_d1[4] ,\reg_frequency_count_a1[3] ,\reg_frequency_count_b1[3] ,\reg_frequency_count_c1[3] ,\reg_frequency_count_d1[3] ,\reg_frequency_count_a1[2] ,\reg_frequency_count_b1[2] ,\reg_frequency_count_c1[2] ,\reg_frequency_count_d1[2] ,\reg_frequency_count_a1[1] ,\reg_frequency_count_b1[1] ,\reg_frequency_count_c1[1] ,\reg_frequency_count_d1[1] ,\reg_frequency_count_a1[0] ,\reg_frequency_count_b1[0] ,\reg_frequency_count_c1[0] ,\reg_frequency_count_d1[0] ,\ff_active[1] ,n3_51_533,n3_53_534,n3_55_535,n3_57_536,n3_59_537,n3_61_538,n3_63_539,n3_65_540,n3_67,n3_69,n3_71,n3_73);
input \reg_frequency_count_a1[11] ;
input \reg_frequency_count_b1[11] ;
input \ff_active[0] ;
input \reg_frequency_count_c1[11] ;
input \reg_frequency_count_d1[11] ;
input \reg_frequency_count_a1[10] ;
input \reg_frequency_count_b1[10] ;
input \reg_frequency_count_c1[10] ;
input \reg_frequency_count_d1[10] ;
input \reg_frequency_count_a1[9] ;
input \reg_frequency_count_b1[9] ;
input \reg_frequency_count_c1[9] ;
input \reg_frequency_count_d1[9] ;
input \reg_frequency_count_a1[8] ;
input \reg_frequency_count_b1[8] ;
input \reg_frequency_count_c1[8] ;
input \reg_frequency_count_d1[8] ;
input \reg_frequency_count_a1[7] ;
input \reg_frequency_count_b1[7] ;
input \reg_frequency_count_c1[7] ;
input \reg_frequency_count_d1[7] ;
input \reg_frequency_count_a1[6] ;
input \reg_frequency_count_b1[6] ;
input \reg_frequency_count_c1[6] ;
input \reg_frequency_count_d1[6] ;
input \reg_frequency_count_a1[5] ;
input \reg_frequency_count_b1[5] ;
input \reg_frequency_count_c1[5] ;
input \reg_frequency_count_d1[5] ;
input \reg_frequency_count_a1[4] ;
input \reg_frequency_count_b1[4] ;
input \reg_frequency_count_c1[4] ;
input \reg_frequency_count_d1[4] ;
input \reg_frequency_count_a1[3] ;
input \reg_frequency_count_b1[3] ;
input \reg_frequency_count_c1[3] ;
input \reg_frequency_count_d1[3] ;
input \reg_frequency_count_a1[2] ;
input \reg_frequency_count_b1[2] ;
input \reg_frequency_count_c1[2] ;
input \reg_frequency_count_d1[2] ;
input \reg_frequency_count_a1[1] ;
input \reg_frequency_count_b1[1] ;
input \reg_frequency_count_c1[1] ;
input \reg_frequency_count_d1[1] ;
input \reg_frequency_count_a1[0] ;
input \reg_frequency_count_b1[0] ;
input \reg_frequency_count_c1[0] ;
input \reg_frequency_count_d1[0] ;
input \ff_active[1] ;
output n3_51_533;
output n3_53_534;
output n3_55_535;
output n3_57_536;
output n3_59_537;
output n3_61_538;
output n3_63_539;
output n3_65_540;
output n3_67;
output n3_69;
output n3_71;
output n3_73;
wire n1_25_541;
wire n2_25_542;
wire n1_27_543;
wire n2_27_544;
wire n1_29_545;
wire n2_29_546;
wire n1_31_547;
wire n2_31_548;
wire n1_33_549;
wire n2_33_550;
wire n1_35_551;
wire n2_35_552;
wire n1_37_553;
wire n2_37_554;
wire n1_39_555;
wire n2_39_556;
wire n1_41_557;
wire n2_41_558;
wire n1_43_559;
wire n2_43_560;
wire n1_45_561;
wire n2_45_562;
wire n1_47_563;
wire n2_47_564;
wire n3_51_533;
wire n3_53_534;
wire n3_55_535;
wire n3_57_536;
wire n3_59_537;
wire n3_61_538;
wire n3_63_539;
wire n3_65_540;
wire n3_67;
wire n3_69;
wire n3_71;
wire n3_73;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins14578 (
.I0(\reg_frequency_count_a1[11] ),
.I1(\reg_frequency_count_b1[11] ),
.S0(\ff_active[0] ),
.O(n1_25_541) 
);
MUX2_LUT5 n2_ins14579 (
.I0(\reg_frequency_count_c1[11] ),
.I1(\reg_frequency_count_d1[11] ),
.S0(\ff_active[0] ),
.O(n2_25_542) 
);
MUX2_LUT5 n1_ins14581 (
.I0(\reg_frequency_count_a1[10] ),
.I1(\reg_frequency_count_b1[10] ),
.S0(\ff_active[0] ),
.O(n1_27_543) 
);
MUX2_LUT5 n2_ins14582 (
.I0(\reg_frequency_count_c1[10] ),
.I1(\reg_frequency_count_d1[10] ),
.S0(\ff_active[0] ),
.O(n2_27_544) 
);
MUX2_LUT5 n1_ins14584 (
.I0(\reg_frequency_count_a1[9] ),
.I1(\reg_frequency_count_b1[9] ),
.S0(\ff_active[0] ),
.O(n1_29_545) 
);
MUX2_LUT5 n2_ins14585 (
.I0(\reg_frequency_count_c1[9] ),
.I1(\reg_frequency_count_d1[9] ),
.S0(\ff_active[0] ),
.O(n2_29_546) 
);
MUX2_LUT5 n1_ins14587 (
.I0(\reg_frequency_count_a1[8] ),
.I1(\reg_frequency_count_b1[8] ),
.S0(\ff_active[0] ),
.O(n1_31_547) 
);
MUX2_LUT5 n2_ins14588 (
.I0(\reg_frequency_count_c1[8] ),
.I1(\reg_frequency_count_d1[8] ),
.S0(\ff_active[0] ),
.O(n2_31_548) 
);
MUX2_LUT5 n1_ins14590 (
.I0(\reg_frequency_count_a1[7] ),
.I1(\reg_frequency_count_b1[7] ),
.S0(\ff_active[0] ),
.O(n1_33_549) 
);
MUX2_LUT5 n2_ins14591 (
.I0(\reg_frequency_count_c1[7] ),
.I1(\reg_frequency_count_d1[7] ),
.S0(\ff_active[0] ),
.O(n2_33_550) 
);
MUX2_LUT5 n1_ins14593 (
.I0(\reg_frequency_count_a1[6] ),
.I1(\reg_frequency_count_b1[6] ),
.S0(\ff_active[0] ),
.O(n1_35_551) 
);
MUX2_LUT5 n2_ins14594 (
.I0(\reg_frequency_count_c1[6] ),
.I1(\reg_frequency_count_d1[6] ),
.S0(\ff_active[0] ),
.O(n2_35_552) 
);
MUX2_LUT5 n1_ins14596 (
.I0(\reg_frequency_count_a1[5] ),
.I1(\reg_frequency_count_b1[5] ),
.S0(\ff_active[0] ),
.O(n1_37_553) 
);
MUX2_LUT5 n2_ins14597 (
.I0(\reg_frequency_count_c1[5] ),
.I1(\reg_frequency_count_d1[5] ),
.S0(\ff_active[0] ),
.O(n2_37_554) 
);
MUX2_LUT5 n1_ins14599 (
.I0(\reg_frequency_count_a1[4] ),
.I1(\reg_frequency_count_b1[4] ),
.S0(\ff_active[0] ),
.O(n1_39_555) 
);
MUX2_LUT5 n2_ins14600 (
.I0(\reg_frequency_count_c1[4] ),
.I1(\reg_frequency_count_d1[4] ),
.S0(\ff_active[0] ),
.O(n2_39_556) 
);
MUX2_LUT5 n1_ins14602 (
.I0(\reg_frequency_count_a1[3] ),
.I1(\reg_frequency_count_b1[3] ),
.S0(\ff_active[0] ),
.O(n1_41_557) 
);
MUX2_LUT5 n2_ins14603 (
.I0(\reg_frequency_count_c1[3] ),
.I1(\reg_frequency_count_d1[3] ),
.S0(\ff_active[0] ),
.O(n2_41_558) 
);
MUX2_LUT5 n1_ins14605 (
.I0(\reg_frequency_count_a1[2] ),
.I1(\reg_frequency_count_b1[2] ),
.S0(\ff_active[0] ),
.O(n1_43_559) 
);
MUX2_LUT5 n2_ins14606 (
.I0(\reg_frequency_count_c1[2] ),
.I1(\reg_frequency_count_d1[2] ),
.S0(\ff_active[0] ),
.O(n2_43_560) 
);
MUX2_LUT5 n1_ins14608 (
.I0(\reg_frequency_count_a1[1] ),
.I1(\reg_frequency_count_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_45_561) 
);
MUX2_LUT5 n2_ins14609 (
.I0(\reg_frequency_count_c1[1] ),
.I1(\reg_frequency_count_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_45_562) 
);
MUX2_LUT5 n1_ins14611 (
.I0(\reg_frequency_count_a1[0] ),
.I1(\reg_frequency_count_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_47_563) 
);
MUX2_LUT5 n2_ins14612 (
.I0(\reg_frequency_count_c1[0] ),
.I1(\reg_frequency_count_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_47_564) 
);
MUX2_LUT6 n3_ins14655 (
.I0(n1_25_541),
.I1(n2_25_542),
.S0(\ff_active[1] ),
.O(n3_51_533) 
);
MUX2_LUT6 n3_ins14656 (
.I0(n1_27_543),
.I1(n2_27_544),
.S0(\ff_active[1] ),
.O(n3_53_534) 
);
MUX2_LUT6 n3_ins14657 (
.I0(n1_29_545),
.I1(n2_29_546),
.S0(\ff_active[1] ),
.O(n3_55_535) 
);
MUX2_LUT6 n3_ins14658 (
.I0(n1_31_547),
.I1(n2_31_548),
.S0(\ff_active[1] ),
.O(n3_57_536) 
);
MUX2_LUT6 n3_ins14659 (
.I0(n1_33_549),
.I1(n2_33_550),
.S0(\ff_active[1] ),
.O(n3_59_537) 
);
MUX2_LUT6 n3_ins14660 (
.I0(n1_35_551),
.I1(n2_35_552),
.S0(\ff_active[1] ),
.O(n3_61_538) 
);
MUX2_LUT6 n3_ins14661 (
.I0(n1_37_553),
.I1(n2_37_554),
.S0(\ff_active[1] ),
.O(n3_63_539) 
);
MUX2_LUT6 n3_ins14662 (
.I0(n1_39_555),
.I1(n2_39_556),
.S0(\ff_active[1] ),
.O(n3_65_540) 
);
MUX2_LUT6 n3_ins14663 (
.I0(n1_41_557),
.I1(n2_41_558),
.S0(\ff_active[1] ),
.O(n3_67) 
);
MUX2_LUT6 n3_ins14664 (
.I0(n1_43_559),
.I1(n2_43_560),
.S0(\ff_active[1] ),
.O(n3_69) 
);
MUX2_LUT6 n3_ins14665 (
.I0(n1_45_561),
.I1(n2_45_562),
.S0(\ff_active[1] ),
.O(n3_71) 
);
MUX2_LUT6 n3_ins14666 (
.I0(n1_47_563),
.I1(n2_47_564),
.S0(\ff_active[1] ),
.O(n3_73) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator  (\w_sram_a1[6] ,\w_sram_a1[4] ,\w_sram_a1[5] ,\w_sram_a1[3] ,\w_sram_a1[2] ,\w_sram_a1[0] ,\w_sram_a1[1] ,\ff_active[1] ,n3_51_533,\ff_active[2] ,\ff_frequency_count_e[11]_3 ,n3_27_483,n3_53_534,\ff_frequency_count_e[9]_3 ,n3_31_485,\ff_frequency_count_e[10]_3 ,n3_29_484,n3_55_535,n3_57_536,\ff_frequency_count_e[8]_3 ,n3_33_486,n3_59_537,\ff_frequency_count_e[7]_3 ,n3_35_487,n3_61_538,\ff_frequency_count_e[6]_3 ,n3_37_488,\ff_frequency_count_e[4]_3 ,n3_41_490,n3_63_539,\ff_frequency_count_e[5]_3 ,n3_39_489,n3_65_540,n3_67,\ff_frequency_count_e[3]_3 ,n3_43_491,\ff_frequency_count_e[1]_3 ,n3_47_493,\ff_frequency_count_e[0]_3 ,n3_49_494,n3_69,\ff_frequency_count_e[2]_3 ,n3_45_492,n3_71,n3_73,\reg_frequency_count_e0[11] ,\ff_reg_frequency_count_e1[11] ,ff_reg_clone_frequency_e1,\ff_reg_frequency_count_e1[10] ,\reg_frequency_count_e0[10] ,\ff_reg_frequency_count_e1[9] ,\reg_frequency_count_e0[9] ,\ff_reg_frequency_count_e1[8] ,\reg_frequency_count_e0[8] ,\ff_reg_frequency_count_e1[7] ,\reg_frequency_count_e0[7] ,\ff_reg_frequency_count_e1[6] ,\reg_frequency_count_e0[6] ,\ff_reg_frequency_count_e1[5] ,\reg_frequency_count_e0[5] ,\ff_reg_frequency_count_e1[4] ,\reg_frequency_count_e0[4] ,\ff_reg_frequency_count_e1[3] ,\reg_frequency_count_e0[3] ,\ff_reg_frequency_count_e1[2] ,\reg_frequency_count_e0[2] ,\ff_reg_frequency_count_e1[1] ,\reg_frequency_count_e0[1] ,\ff_reg_frequency_count_e1[0] ,\reg_frequency_count_e0[0] ,\frequency_count_out[11]_3 ,\frequency_count_out[10]_3 ,\frequency_count_out[9]_3 ,\frequency_count_out[8]_3 ,\frequency_count_out[7]_3 ,\frequency_count_out[6]_3 ,\frequency_count_out[5]_3 ,\frequency_count_out[4]_3 ,\frequency_count_out[3]_3 ,\frequency_count_out[2]_3 ,\frequency_count_out[1]_3 ,\frequency_count_out[0]_3 ,n40_3,n41_3,n42_3,n43_3,n44_3,n45_3,n46_3);
input \w_sram_a1[6] ;
input \w_sram_a1[4] ;
input \w_sram_a1[5] ;
input \w_sram_a1[3] ;
input \w_sram_a1[2] ;
input \w_sram_a1[0] ;
input \w_sram_a1[1] ;
input \ff_active[1] ;
input n3_51_533;
input \ff_active[2] ;
input \ff_frequency_count_e[11]_3 ;
input n3_27_483;
input n3_53_534;
input \ff_frequency_count_e[9]_3 ;
input n3_31_485;
input \ff_frequency_count_e[10]_3 ;
input n3_29_484;
input n3_55_535;
input n3_57_536;
input \ff_frequency_count_e[8]_3 ;
input n3_33_486;
input n3_59_537;
input \ff_frequency_count_e[7]_3 ;
input n3_35_487;
input n3_61_538;
input \ff_frequency_count_e[6]_3 ;
input n3_37_488;
input \ff_frequency_count_e[4]_3 ;
input n3_41_490;
input n3_63_539;
input \ff_frequency_count_e[5]_3 ;
input n3_39_489;
input n3_65_540;
input n3_67;
input \ff_frequency_count_e[3]_3 ;
input n3_43_491;
input \ff_frequency_count_e[1]_3 ;
input n3_47_493;
input \ff_frequency_count_e[0]_3 ;
input n3_49_494;
input n3_69;
input \ff_frequency_count_e[2]_3 ;
input n3_45_492;
input n3_71;
input n3_73;
input \reg_frequency_count_e0[11] ;
input \ff_reg_frequency_count_e1[11] ;
input ff_reg_clone_frequency_e1;
input \ff_reg_frequency_count_e1[10] ;
input \reg_frequency_count_e0[10] ;
input \ff_reg_frequency_count_e1[9] ;
input \reg_frequency_count_e0[9] ;
input \ff_reg_frequency_count_e1[8] ;
input \reg_frequency_count_e0[8] ;
input \ff_reg_frequency_count_e1[7] ;
input \reg_frequency_count_e0[7] ;
input \ff_reg_frequency_count_e1[6] ;
input \reg_frequency_count_e0[6] ;
input \ff_reg_frequency_count_e1[5] ;
input \reg_frequency_count_e0[5] ;
input \ff_reg_frequency_count_e1[4] ;
input \reg_frequency_count_e0[4] ;
input \ff_reg_frequency_count_e1[3] ;
input \reg_frequency_count_e0[3] ;
input \ff_reg_frequency_count_e1[2] ;
input \reg_frequency_count_e0[2] ;
input \ff_reg_frequency_count_e1[1] ;
input \reg_frequency_count_e0[1] ;
input \ff_reg_frequency_count_e1[0] ;
input \reg_frequency_count_e0[0] ;
output \frequency_count_out[11]_3 ;
output \frequency_count_out[10]_3 ;
output \frequency_count_out[9]_3 ;
output \frequency_count_out[8]_3 ;
output \frequency_count_out[7]_3 ;
output \frequency_count_out[6]_3 ;
output \frequency_count_out[5]_3 ;
output \frequency_count_out[4]_3 ;
output \frequency_count_out[3]_3 ;
output \frequency_count_out[2]_3 ;
output \frequency_count_out[1]_3 ;
output \frequency_count_out[0]_3 ;
output n40_3;
output n41_3;
output n42_3;
output n43_3;
output n44_3;
output n45_3;
output n46_3;
wire \frequency_count_out[11]_3 ;
wire \frequency_count_out[10]_3 ;
wire \frequency_count_out[9]_3 ;
wire \frequency_count_out[8]_3 ;
wire \frequency_count_out[7]_3 ;
wire \frequency_count_out[6]_3 ;
wire \frequency_count_out[5]_3 ;
wire \frequency_count_out[4]_3 ;
wire \frequency_count_out[3]_3 ;
wire \frequency_count_out[2]_3 ;
wire \frequency_count_out[1]_3 ;
wire \frequency_count_out[0]_3 ;
wire n40_3;
wire n41_3;
wire n42_3;
wire n43_3;
wire n44_3;
wire n45_3;
wire n46_3;
wire \frequency_count_out[11]_5_565 ;
wire \frequency_count_out[11]_7_566 ;
wire \frequency_count_out[11]_11_568 ;
wire \frequency_count_out[10]_5_569 ;
wire \frequency_count_out[10]_7 ;
wire \frequency_count_out[10]_9 ;
wire \frequency_count_out[10]_11 ;
wire \frequency_count_out[9]_5_570 ;
wire \frequency_count_out[8]_5_571 ;
wire \frequency_count_out[8]_7_572 ;
wire \frequency_count_out[8]_9_573 ;
wire \frequency_count_out[7]_5_574 ;
wire \frequency_count_out[7]_7 ;
wire \frequency_count_out[7]_9 ;
wire \frequency_count_out[6]_5_575 ;
wire \frequency_count_out[6]_7_576 ;
wire \frequency_count_out[6]_9_577 ;
wire \frequency_count_out[5]_5_578 ;
wire \frequency_count_out[5]_7_579 ;
wire \frequency_count_out[5]_9_580 ;
wire \frequency_count_out[4]_5_581 ;
wire \frequency_count_out[3]_5_582 ;
wire \frequency_count_out[3]_7_583 ;
wire \frequency_count_out[3]_9 ;
wire \frequency_count_out[2]_5_584 ;
wire \frequency_count_out[2]_7_585 ;
wire \frequency_count_out[2]_9_586 ;
wire \frequency_count_out[2]_11 ;
wire \frequency_count_out[1]_5_587 ;
wire \frequency_count_out[0]_5_588 ;
wire n40_5_589;
wire n41_5;
wire n43_5;
wire n44_5;
wire n44_7;
wire n46_5;
wire \frequency_count_out[11]_13_590 ;
wire \frequency_count_out[10]_13 ;
wire \frequency_count_out[9]_7_591 ;
wire \frequency_count_out[8]_11_592 ;
wire \frequency_count_out[7]_11 ;
wire \frequency_count_out[6]_11 ;
wire \frequency_count_out[5]_11 ;
wire \frequency_count_out[4]_7 ;
wire \frequency_count_out[3]_11_593 ;
wire \frequency_count_out[2]_13 ;
wire \frequency_count_out[1]_7_594 ;
wire \frequency_count_out[0]_7 ;
wire \frequency_count_out[11]_15_567 ;
wire VCC;
wire GND;
LUT4 \frequency_count_out[11]_ins15087  (
.I0(\frequency_count_out[11]_5_565 ),
.I1(\frequency_count_out[11]_7_566 ),
.I2(\frequency_count_out[11]_15_567 ),
.I3(\frequency_count_out[11]_11_568 ),
.F(\frequency_count_out[11]_3 ) 
);
defparam \frequency_count_out[11]_ins15087 .INIT=16'h403F;
LUT4 \frequency_count_out[10]_ins15088  (
.I0(\frequency_count_out[10]_5_569 ),
.I1(\frequency_count_out[10]_7 ),
.I2(\frequency_count_out[10]_9 ),
.I3(\frequency_count_out[10]_11 ),
.F(\frequency_count_out[10]_3 ) 
);
defparam \frequency_count_out[10]_ins15088 .INIT=16'h403F;
LUT3 \frequency_count_out[9]_ins15089  (
.I0(\frequency_count_out[9]_5_570 ),
.I1(\frequency_count_out[10]_9 ),
.I2(\frequency_count_out[10]_7 ),
.F(\frequency_count_out[9]_3 ) 
);
defparam \frequency_count_out[9]_ins15089 .INIT=8'h43;
LUT4 \frequency_count_out[8]_ins15090  (
.I0(\frequency_count_out[8]_5_571 ),
.I1(\frequency_count_out[11]_15_567 ),
.I2(\frequency_count_out[8]_7_572 ),
.I3(\frequency_count_out[8]_9_573 ),
.F(\frequency_count_out[8]_3 ) 
);
defparam \frequency_count_out[8]_ins15090 .INIT=16'h403F;
LUT3 \frequency_count_out[7]_ins15091  (
.I0(\frequency_count_out[7]_5_574 ),
.I1(\frequency_count_out[7]_7 ),
.I2(\frequency_count_out[7]_9 ),
.F(\frequency_count_out[7]_3 ) 
);
defparam \frequency_count_out[7]_ins15091 .INIT=8'h41;
LUT3 \frequency_count_out[6]_ins15092  (
.I0(\frequency_count_out[6]_5_575 ),
.I1(\frequency_count_out[6]_7_576 ),
.I2(\frequency_count_out[6]_9_577 ),
.F(\frequency_count_out[6]_3 ) 
);
defparam \frequency_count_out[6]_ins15092 .INIT=8'h41;
LUT4 \frequency_count_out[5]_ins15093  (
.I0(\frequency_count_out[11]_15_567 ),
.I1(\frequency_count_out[5]_5_578 ),
.I2(\frequency_count_out[5]_7_579 ),
.I3(\frequency_count_out[5]_9_580 ),
.F(\frequency_count_out[5]_3 ) 
);
defparam \frequency_count_out[5]_ins15093 .INIT=16'h0807;
LUT3 \frequency_count_out[4]_ins15094  (
.I0(\frequency_count_out[4]_5_581 ),
.I1(\frequency_count_out[5]_5_578 ),
.I2(\frequency_count_out[11]_15_567 ),
.F(\frequency_count_out[4]_3 ) 
);
defparam \frequency_count_out[4]_ins15094 .INIT=8'h41;
LUT3 \frequency_count_out[3]_ins15095  (
.I0(\frequency_count_out[3]_5_582 ),
.I1(\frequency_count_out[3]_7_583 ),
.I2(\frequency_count_out[3]_9 ),
.F(\frequency_count_out[3]_3 ) 
);
defparam \frequency_count_out[3]_ins15095 .INIT=8'h41;
LUT4 \frequency_count_out[2]_ins15096  (
.I0(\frequency_count_out[2]_5_584 ),
.I1(\frequency_count_out[2]_7_585 ),
.I2(\frequency_count_out[2]_9_586 ),
.I3(\frequency_count_out[2]_11 ),
.F(\frequency_count_out[2]_3 ) 
);
defparam \frequency_count_out[2]_ins15096 .INIT=16'h0807;
LUT3 \frequency_count_out[1]_ins15097  (
.I0(\frequency_count_out[1]_5_587 ),
.I1(\frequency_count_out[2]_7_585 ),
.I2(\frequency_count_out[2]_5_584 ),
.F(\frequency_count_out[1]_3 ) 
);
defparam \frequency_count_out[1]_ins15097 .INIT=8'h41;
LUT2 \frequency_count_out[0]_ins15098  (
.I0(\frequency_count_out[0]_5_588 ),
.I1(\frequency_count_out[2]_7_585 ),
.F(\frequency_count_out[0]_3 ) 
);
defparam \frequency_count_out[0]_ins15098 .INIT=4'h4;
LUT2 n40_ins15099 (
.I0(n40_5_589),
.I1(\w_sram_a1[6] ),
.F(n40_3) 
);
defparam n40_ins15099.INIT=4'h9;
LUT4 n41_ins15100 (
.I0(\w_sram_a1[4] ),
.I1(\frequency_count_out[10]_7 ),
.I2(n41_5),
.I3(\w_sram_a1[5] ),
.F(n41_3) 
);
defparam n41_ins15100.INIT=16'h40BF;
LUT3 n42_ins15101 (
.I0(\frequency_count_out[10]_7 ),
.I1(n41_5),
.I2(\w_sram_a1[4] ),
.F(n42_3) 
);
defparam n42_ins15101.INIT=8'h87;
LUT2 n43_ins15102 (
.I0(n43_5),
.I1(\w_sram_a1[3] ),
.F(n43_3) 
);
defparam n43_ins15102.INIT=4'h9;
LUT4 n44_ins15103 (
.I0(\frequency_count_out[10]_7 ),
.I1(n44_5),
.I2(n44_7),
.I3(\w_sram_a1[2] ),
.F(n44_3) 
);
defparam n44_ins15103.INIT=16'h807F;
LUT4 n45_ins15104 (
.I0(\w_sram_a1[0] ),
.I1(\frequency_count_out[10]_7 ),
.I2(n44_5),
.I3(\w_sram_a1[1] ),
.F(n45_3) 
);
defparam n45_ins15104.INIT=16'h40BF;
LUT2 n46_ins15105 (
.I0(\w_sram_a1[0] ),
.I1(n46_5),
.F(n46_3) 
);
defparam n46_ins15105.INIT=4'h9;
LUT4 \frequency_count_out[11]_ins15704  (
.I0(\ff_active[1] ),
.I1(\frequency_count_out[11]_13_590 ),
.I2(n3_51_533),
.I3(\ff_active[2] ),
.F(\frequency_count_out[11]_5_565 ) 
);
defparam \frequency_count_out[11]_ins15704 .INIT=16'hBB0F;
LUT4 \frequency_count_out[11]_ins15705  (
.I0(\frequency_count_out[10]_11 ),
.I1(\frequency_count_out[8]_9_573 ),
.I2(\frequency_count_out[8]_7_572 ),
.I3(\frequency_count_out[10]_9 ),
.F(\frequency_count_out[11]_7_566 ) 
);
defparam \frequency_count_out[11]_ins15705 .INIT=16'h8000;
LUT4 \frequency_count_out[11]_ins15707  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[11]_3 ),
.I2(n3_27_483),
.I3(\ff_active[2] ),
.F(\frequency_count_out[11]_11_568 ) 
);
defparam \frequency_count_out[11]_ins15707 .INIT=16'hBB0F;
LUT4 \frequency_count_out[10]_ins15708  (
.I0(n3_53_534),
.I1(\frequency_count_out[10]_13 ),
.I2(\ff_active[2] ),
.I3(\frequency_count_out[11]_11_568 ),
.F(\frequency_count_out[10]_5_569 ) 
);
defparam \frequency_count_out[10]_ins15708 .INIT=16'h3500;
LUT3 \frequency_count_out[10]_ins15709  (
.I0(\frequency_count_out[8]_9_573 ),
.I1(\frequency_count_out[11]_15_567 ),
.I2(\frequency_count_out[8]_7_572 ),
.F(\frequency_count_out[10]_7 ) 
);
defparam \frequency_count_out[10]_ins15709 .INIT=8'h80;
LUT4 \frequency_count_out[10]_ins15710  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[9]_3 ),
.I2(n3_31_485),
.I3(\ff_active[2] ),
.F(\frequency_count_out[10]_9 ) 
);
defparam \frequency_count_out[10]_ins15710 .INIT=16'hBB0F;
LUT4 \frequency_count_out[10]_ins15711  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[10]_3 ),
.I2(n3_29_484),
.I3(\ff_active[2] ),
.F(\frequency_count_out[10]_11 ) 
);
defparam \frequency_count_out[10]_ins15711 .INIT=16'hBB0F;
LUT4 \frequency_count_out[9]_ins15712  (
.I0(n3_55_535),
.I1(\frequency_count_out[9]_7_591 ),
.I2(\ff_active[2] ),
.I3(n44_5),
.F(\frequency_count_out[9]_5_570 ) 
);
defparam \frequency_count_out[9]_ins15712 .INIT=16'h3500;
LUT4 \frequency_count_out[8]_ins15713  (
.I0(n3_57_536),
.I1(\frequency_count_out[8]_11_592 ),
.I2(\ff_active[2] ),
.I3(n44_5),
.F(\frequency_count_out[8]_5_571 ) 
);
defparam \frequency_count_out[8]_ins15713 .INIT=16'h3500;
LUT4 \frequency_count_out[8]_ins15714  (
.I0(\frequency_count_out[5]_9_580 ),
.I1(\frequency_count_out[6]_7_576 ),
.I2(\frequency_count_out[7]_7 ),
.I3(\frequency_count_out[5]_5_578 ),
.F(\frequency_count_out[8]_7_572 ) 
);
defparam \frequency_count_out[8]_ins15714 .INIT=16'h8000;
LUT4 \frequency_count_out[8]_ins15715  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[8]_3 ),
.I2(n3_33_486),
.I3(\ff_active[2] ),
.F(\frequency_count_out[8]_9_573 ) 
);
defparam \frequency_count_out[8]_ins15715 .INIT=16'hBB0F;
LUT4 \frequency_count_out[7]_ins15716  (
.I0(n3_59_537),
.I1(\frequency_count_out[7]_11 ),
.I2(\ff_active[2] ),
.I3(n46_5),
.F(\frequency_count_out[7]_5_574 ) 
);
defparam \frequency_count_out[7]_ins15716 .INIT=16'h3500;
LUT4 \frequency_count_out[7]_ins15717  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[7]_3 ),
.I2(n3_35_487),
.I3(\ff_active[2] ),
.F(\frequency_count_out[7]_7 ) 
);
defparam \frequency_count_out[7]_ins15717 .INIT=16'hBB0F;
LUT4 \frequency_count_out[7]_ins15718  (
.I0(\frequency_count_out[11]_15_567 ),
.I1(\frequency_count_out[5]_9_580 ),
.I2(\frequency_count_out[6]_7_576 ),
.I3(\frequency_count_out[5]_5_578 ),
.F(\frequency_count_out[7]_9 ) 
);
defparam \frequency_count_out[7]_ins15718 .INIT=16'h8000;
LUT4 \frequency_count_out[6]_ins15719  (
.I0(n3_61_538),
.I1(\frequency_count_out[6]_11 ),
.I2(\ff_active[2] ),
.I3(n46_5),
.F(\frequency_count_out[6]_5_575 ) 
);
defparam \frequency_count_out[6]_ins15719 .INIT=16'h3500;
LUT4 \frequency_count_out[6]_ins15720  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[6]_3 ),
.I2(n3_37_488),
.I3(\ff_active[2] ),
.F(\frequency_count_out[6]_7_576 ) 
);
defparam \frequency_count_out[6]_ins15720 .INIT=16'hBB0F;
LUT3 \frequency_count_out[6]_ins15721  (
.I0(\frequency_count_out[11]_15_567 ),
.I1(\frequency_count_out[5]_9_580 ),
.I2(\frequency_count_out[5]_5_578 ),
.F(\frequency_count_out[6]_9_577 ) 
);
defparam \frequency_count_out[6]_ins15721 .INIT=8'h80;
LUT4 \frequency_count_out[5]_ins15722  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[4]_3 ),
.I2(n3_41_490),
.I3(\ff_active[2] ),
.F(\frequency_count_out[5]_5_578 ) 
);
defparam \frequency_count_out[5]_ins15722 .INIT=16'hBB0F;
LUT4 \frequency_count_out[5]_ins15723  (
.I0(n3_63_539),
.I1(\frequency_count_out[5]_11 ),
.I2(\ff_active[2] ),
.I3(n46_5),
.F(\frequency_count_out[5]_7_579 ) 
);
defparam \frequency_count_out[5]_ins15723 .INIT=16'h3500;
LUT4 \frequency_count_out[5]_ins15724  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[5]_3 ),
.I2(n3_39_489),
.I3(\ff_active[2] ),
.F(\frequency_count_out[5]_9_580 ) 
);
defparam \frequency_count_out[5]_ins15724 .INIT=16'hBB0F;
LUT4 \frequency_count_out[4]_ins15725  (
.I0(n3_65_540),
.I1(\frequency_count_out[4]_7 ),
.I2(\ff_active[2] ),
.I3(n46_5),
.F(\frequency_count_out[4]_5_581 ) 
);
defparam \frequency_count_out[4]_ins15725 .INIT=16'h3500;
LUT4 \frequency_count_out[3]_ins15726  (
.I0(n3_67),
.I1(\frequency_count_out[3]_11_593 ),
.I2(\ff_active[2] ),
.I3(n46_5),
.F(\frequency_count_out[3]_5_582 ) 
);
defparam \frequency_count_out[3]_ins15726 .INIT=16'h3500;
LUT3 \frequency_count_out[3]_ins15727  (
.I0(\frequency_count_out[2]_11 ),
.I1(\frequency_count_out[2]_5_584 ),
.I2(\frequency_count_out[2]_7_585 ),
.F(\frequency_count_out[3]_7_583 ) 
);
defparam \frequency_count_out[3]_ins15727 .INIT=8'h80;
LUT4 \frequency_count_out[3]_ins15728  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[3]_3 ),
.I2(n3_43_491),
.I3(\ff_active[2] ),
.F(\frequency_count_out[3]_9 ) 
);
defparam \frequency_count_out[3]_ins15728 .INIT=16'hBB0F;
LUT4 \frequency_count_out[2]_ins15729  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[1]_3 ),
.I2(n3_47_493),
.I3(\ff_active[2] ),
.F(\frequency_count_out[2]_5_584 ) 
);
defparam \frequency_count_out[2]_ins15729 .INIT=16'hBB0F;
LUT4 \frequency_count_out[2]_ins15730  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[0]_3 ),
.I2(n3_49_494),
.I3(\ff_active[2] ),
.F(\frequency_count_out[2]_7_585 ) 
);
defparam \frequency_count_out[2]_ins15730 .INIT=16'hBB0F;
LUT4 \frequency_count_out[2]_ins15731  (
.I0(n3_69),
.I1(\frequency_count_out[2]_13 ),
.I2(\ff_active[2] ),
.I3(n46_5),
.F(\frequency_count_out[2]_9_586 ) 
);
defparam \frequency_count_out[2]_ins15731 .INIT=16'h3500;
LUT4 \frequency_count_out[2]_ins15732  (
.I0(\ff_active[1] ),
.I1(\ff_frequency_count_e[2]_3 ),
.I2(n3_45_492),
.I3(\ff_active[2] ),
.F(\frequency_count_out[2]_11 ) 
);
defparam \frequency_count_out[2]_ins15732 .INIT=16'hBB0F;
LUT4 \frequency_count_out[1]_ins15733  (
.I0(n3_71),
.I1(\frequency_count_out[1]_7_594 ),
.I2(\ff_active[2] ),
.I3(n46_5),
.F(\frequency_count_out[1]_5_587 ) 
);
defparam \frequency_count_out[1]_ins15733 .INIT=16'h3500;
LUT4 \frequency_count_out[0]_ins15734  (
.I0(n3_73),
.I1(\frequency_count_out[0]_7 ),
.I2(\ff_active[2] ),
.I3(n46_5),
.F(\frequency_count_out[0]_5_588 ) 
);
defparam \frequency_count_out[0]_ins15734 .INIT=16'h3500;
LUT4 n40_ins15735 (
.I0(\w_sram_a1[5] ),
.I1(\w_sram_a1[4] ),
.I2(\frequency_count_out[10]_7 ),
.I3(n41_5),
.F(n40_5_589) 
);
defparam n40_ins15735.INIT=16'h1000;
LUT4 n41_ins15736 (
.I0(\w_sram_a1[3] ),
.I1(\w_sram_a1[2] ),
.I2(n44_5),
.I3(n44_7),
.F(n41_5) 
);
defparam n41_ins15736.INIT=16'h1000;
LUT4 n43_ins15737 (
.I0(\w_sram_a1[2] ),
.I1(\frequency_count_out[10]_7 ),
.I2(n44_5),
.I3(n44_7),
.F(n43_5) 
);
defparam n43_ins15737.INIT=16'h4000;
LUT3 n44_ins15738 (
.I0(\frequency_count_out[10]_11 ),
.I1(\frequency_count_out[10]_9 ),
.I2(\frequency_count_out[11]_11_568 ),
.F(n44_5) 
);
defparam n44_ins15738.INIT=8'h80;
LUT2 n44_ins15739 (
.I0(\w_sram_a1[1] ),
.I1(\w_sram_a1[0] ),
.F(n44_7) 
);
defparam n44_ins15739.INIT=4'h1;
LUT4 n46_ins15740 (
.I0(\frequency_count_out[8]_9_573 ),
.I1(\frequency_count_out[11]_15_567 ),
.I2(\frequency_count_out[8]_7_572 ),
.I3(n44_5),
.F(n46_5) 
);
defparam n46_ins15740.INIT=16'h8000;
LUT3 \frequency_count_out[11]_ins15948  (
.I0(\reg_frequency_count_e0[11] ),
.I1(\ff_reg_frequency_count_e1[11] ),
.I2(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[11]_13_590 ) 
);
defparam \frequency_count_out[11]_ins15948 .INIT=8'hAC;
LUT4 \frequency_count_out[10]_ins15949  (
.I0(\ff_reg_frequency_count_e1[10] ),
.I1(\reg_frequency_count_e0[10] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[10]_13 ) 
);
defparam \frequency_count_out[10]_ins15949 .INIT=16'h0C0A;
LUT4 \frequency_count_out[9]_ins15950  (
.I0(\ff_reg_frequency_count_e1[9] ),
.I1(\reg_frequency_count_e0[9] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[9]_7_591 ) 
);
defparam \frequency_count_out[9]_ins15950 .INIT=16'h0C0A;
LUT4 \frequency_count_out[8]_ins15951  (
.I0(\ff_reg_frequency_count_e1[8] ),
.I1(\reg_frequency_count_e0[8] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[8]_11_592 ) 
);
defparam \frequency_count_out[8]_ins15951 .INIT=16'h0C0A;
LUT4 \frequency_count_out[7]_ins15952  (
.I0(\ff_reg_frequency_count_e1[7] ),
.I1(\reg_frequency_count_e0[7] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[7]_11 ) 
);
defparam \frequency_count_out[7]_ins15952 .INIT=16'h0C0A;
LUT4 \frequency_count_out[6]_ins15953  (
.I0(\ff_reg_frequency_count_e1[6] ),
.I1(\reg_frequency_count_e0[6] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[6]_11 ) 
);
defparam \frequency_count_out[6]_ins15953 .INIT=16'h0C0A;
LUT4 \frequency_count_out[5]_ins15954  (
.I0(\ff_reg_frequency_count_e1[5] ),
.I1(\reg_frequency_count_e0[5] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[5]_11 ) 
);
defparam \frequency_count_out[5]_ins15954 .INIT=16'h0C0A;
LUT4 \frequency_count_out[4]_ins15955  (
.I0(\ff_reg_frequency_count_e1[4] ),
.I1(\reg_frequency_count_e0[4] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[4]_7 ) 
);
defparam \frequency_count_out[4]_ins15955 .INIT=16'h0C0A;
LUT4 \frequency_count_out[3]_ins15956  (
.I0(\ff_reg_frequency_count_e1[3] ),
.I1(\reg_frequency_count_e0[3] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[3]_11_593 ) 
);
defparam \frequency_count_out[3]_ins15956 .INIT=16'h0C0A;
LUT4 \frequency_count_out[2]_ins15957  (
.I0(\ff_reg_frequency_count_e1[2] ),
.I1(\reg_frequency_count_e0[2] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[2]_13 ) 
);
defparam \frequency_count_out[2]_ins15957 .INIT=16'h0C0A;
LUT4 \frequency_count_out[1]_ins15958  (
.I0(\ff_reg_frequency_count_e1[1] ),
.I1(\reg_frequency_count_e0[1] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[1]_7_594 ) 
);
defparam \frequency_count_out[1]_ins15958 .INIT=16'h0C0A;
LUT4 \frequency_count_out[0]_ins15959  (
.I0(\ff_reg_frequency_count_e1[0] ),
.I1(\reg_frequency_count_e0[0] ),
.I2(\ff_active[1] ),
.I3(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[0]_7 ) 
);
defparam \frequency_count_out[0]_ins15959 .INIT=16'h0C0A;
LUT4 \frequency_count_out[11]_ins16159  (
.I0(\frequency_count_out[3]_9 ),
.I1(\frequency_count_out[2]_11 ),
.I2(\frequency_count_out[2]_5_584 ),
.I3(\frequency_count_out[2]_7_585 ),
.F(\frequency_count_out[11]_15_567 ) 
);
defparam \frequency_count_out[11]_ins16159 .INIT=16'h8000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1  (clk_3,o_555,n84,o_547,o_545,o,o_553,\reg_wave_length_a1[1] ,\reg_wave_length_b1[1] ,\ff_active[0] ,\reg_wave_length_c1[1] ,\reg_wave_length_d1[1] ,\reg_wave_length_a1[0] ,\reg_wave_length_b1[0] ,\reg_wave_length_c1[0] ,\reg_wave_length_d1[0] ,\ff_active[1] ,\reg_frequency_count_a1[11] ,\reg_frequency_count_b1[11] ,\reg_frequency_count_c1[11] ,\reg_frequency_count_d1[11] ,\reg_frequency_count_a1[10] ,\reg_frequency_count_b1[10] ,\reg_frequency_count_c1[10] ,\reg_frequency_count_d1[10] ,\reg_frequency_count_a1[9] ,\reg_frequency_count_b1[9] ,\reg_frequency_count_c1[9] ,\reg_frequency_count_d1[9] ,\reg_frequency_count_a1[8] ,\reg_frequency_count_b1[8] ,\reg_frequency_count_c1[8] ,\reg_frequency_count_d1[8] ,\reg_frequency_count_a1[7] ,\reg_frequency_count_b1[7] ,\reg_frequency_count_c1[7] ,\reg_frequency_count_d1[7] ,\reg_frequency_count_a1[6] ,\reg_frequency_count_b1[6] ,\reg_frequency_count_c1[6] ,\reg_frequency_count_d1[6] ,\reg_frequency_count_a1[5] ,\reg_frequency_count_b1[5] ,\reg_frequency_count_c1[5] ,\reg_frequency_count_d1[5] ,\reg_frequency_count_a1[4] ,\reg_frequency_count_b1[4] ,\reg_frequency_count_c1[4] ,\reg_frequency_count_d1[4] ,\reg_frequency_count_a1[3] ,\reg_frequency_count_b1[3] ,\reg_frequency_count_c1[3] ,\reg_frequency_count_d1[3] ,\reg_frequency_count_a1[2] ,\reg_frequency_count_b1[2] ,\reg_frequency_count_c1[2] ,\reg_frequency_count_d1[2] ,\reg_frequency_count_a1[1] ,\reg_frequency_count_b1[1] ,\reg_frequency_count_c1[1] ,\reg_frequency_count_d1[1] ,\reg_frequency_count_a1[0] ,\reg_frequency_count_b1[0] ,\reg_frequency_count_c1[0] ,\reg_frequency_count_d1[0] ,\w_sram_a1[6] ,\w_sram_a1[4] ,\w_sram_a1[5] ,\w_sram_a1[3] ,\w_sram_a1[2] ,\w_sram_a1[0] ,\w_sram_a1[1] ,\ff_active[2] ,\reg_frequency_count_e0[11] ,\ff_reg_frequency_count_e1[11] ,ff_reg_clone_frequency_e1,\ff_reg_frequency_count_e1[10] ,\reg_frequency_count_e0[10] ,\ff_reg_frequency_count_e1[9] ,\reg_frequency_count_e0[9] ,\ff_reg_frequency_count_e1[8] ,\reg_frequency_count_e0[8] ,\ff_reg_frequency_count_e1[7] ,\reg_frequency_count_e0[7] ,\ff_reg_frequency_count_e1[6] ,\reg_frequency_count_e0[6] ,\ff_reg_frequency_count_e1[5] ,\reg_frequency_count_e0[5] ,\ff_reg_frequency_count_e1[4] ,\reg_frequency_count_e0[4] ,\ff_reg_frequency_count_e1[3] ,\reg_frequency_count_e0[3] ,\ff_reg_frequency_count_e1[2] ,\reg_frequency_count_e0[2] ,\ff_reg_frequency_count_e1[1] ,\reg_frequency_count_e0[1] ,\ff_reg_frequency_count_e1[0] ,\reg_frequency_count_e0[0] ,\ff_wave_address_e[6]_3 ,\ff_wave_address_e[5]_3 ,\ff_wave_address_e[4]_3 ,\ff_wave_address_e[3]_3 ,\ff_wave_address_e[2]_3 ,\ff_wave_address_e[1]_3 ,\ff_wave_address_e[0]_3 ,n3_11_470,n3_13_471,n3_17_472,n3_19_473,n3_21_474,n3_23_475,n3_25_476,n3_27_477,n3_29_478);
input clk_3;
input o_555;
input n84;
input o_547;
input o_545;
input o;
input o_553;
input \reg_wave_length_a1[1] ;
input \reg_wave_length_b1[1] ;
input \ff_active[0] ;
input \reg_wave_length_c1[1] ;
input \reg_wave_length_d1[1] ;
input \reg_wave_length_a1[0] ;
input \reg_wave_length_b1[0] ;
input \reg_wave_length_c1[0] ;
input \reg_wave_length_d1[0] ;
input \ff_active[1] ;
input \reg_frequency_count_a1[11] ;
input \reg_frequency_count_b1[11] ;
input \reg_frequency_count_c1[11] ;
input \reg_frequency_count_d1[11] ;
input \reg_frequency_count_a1[10] ;
input \reg_frequency_count_b1[10] ;
input \reg_frequency_count_c1[10] ;
input \reg_frequency_count_d1[10] ;
input \reg_frequency_count_a1[9] ;
input \reg_frequency_count_b1[9] ;
input \reg_frequency_count_c1[9] ;
input \reg_frequency_count_d1[9] ;
input \reg_frequency_count_a1[8] ;
input \reg_frequency_count_b1[8] ;
input \reg_frequency_count_c1[8] ;
input \reg_frequency_count_d1[8] ;
input \reg_frequency_count_a1[7] ;
input \reg_frequency_count_b1[7] ;
input \reg_frequency_count_c1[7] ;
input \reg_frequency_count_d1[7] ;
input \reg_frequency_count_a1[6] ;
input \reg_frequency_count_b1[6] ;
input \reg_frequency_count_c1[6] ;
input \reg_frequency_count_d1[6] ;
input \reg_frequency_count_a1[5] ;
input \reg_frequency_count_b1[5] ;
input \reg_frequency_count_c1[5] ;
input \reg_frequency_count_d1[5] ;
input \reg_frequency_count_a1[4] ;
input \reg_frequency_count_b1[4] ;
input \reg_frequency_count_c1[4] ;
input \reg_frequency_count_d1[4] ;
input \reg_frequency_count_a1[3] ;
input \reg_frequency_count_b1[3] ;
input \reg_frequency_count_c1[3] ;
input \reg_frequency_count_d1[3] ;
input \reg_frequency_count_a1[2] ;
input \reg_frequency_count_b1[2] ;
input \reg_frequency_count_c1[2] ;
input \reg_frequency_count_d1[2] ;
input \reg_frequency_count_a1[1] ;
input \reg_frequency_count_b1[1] ;
input \reg_frequency_count_c1[1] ;
input \reg_frequency_count_d1[1] ;
input \reg_frequency_count_a1[0] ;
input \reg_frequency_count_b1[0] ;
input \reg_frequency_count_c1[0] ;
input \reg_frequency_count_d1[0] ;
input \w_sram_a1[6] ;
input \w_sram_a1[4] ;
input \w_sram_a1[5] ;
input \w_sram_a1[3] ;
input \w_sram_a1[2] ;
input \w_sram_a1[0] ;
input \w_sram_a1[1] ;
input \ff_active[2] ;
input \reg_frequency_count_e0[11] ;
input \ff_reg_frequency_count_e1[11] ;
input ff_reg_clone_frequency_e1;
input \ff_reg_frequency_count_e1[10] ;
input \reg_frequency_count_e0[10] ;
input \ff_reg_frequency_count_e1[9] ;
input \reg_frequency_count_e0[9] ;
input \ff_reg_frequency_count_e1[8] ;
input \reg_frequency_count_e0[8] ;
input \ff_reg_frequency_count_e1[7] ;
input \reg_frequency_count_e0[7] ;
input \ff_reg_frequency_count_e1[6] ;
input \reg_frequency_count_e0[6] ;
input \ff_reg_frequency_count_e1[5] ;
input \reg_frequency_count_e0[5] ;
input \ff_reg_frequency_count_e1[4] ;
input \reg_frequency_count_e0[4] ;
input \ff_reg_frequency_count_e1[3] ;
input \reg_frequency_count_e0[3] ;
input \ff_reg_frequency_count_e1[2] ;
input \reg_frequency_count_e0[2] ;
input \ff_reg_frequency_count_e1[1] ;
input \reg_frequency_count_e0[1] ;
input \ff_reg_frequency_count_e1[0] ;
input \reg_frequency_count_e0[0] ;
output \ff_wave_address_e[6]_3 ;
output \ff_wave_address_e[5]_3 ;
output \ff_wave_address_e[4]_3 ;
output \ff_wave_address_e[3]_3 ;
output \ff_wave_address_e[2]_3 ;
output \ff_wave_address_e[1]_3 ;
output \ff_wave_address_e[0]_3 ;
output n3_11_470;
output n3_13_471;
output n3_17_472;
output n3_19_473;
output n3_21_474;
output n3_23_475;
output n3_25_476;
output n3_27_477;
output n3_29_478;
wire \ff_wave_address_a[5]_3 ;
wire \ff_wave_address_a[4]_3 ;
wire \ff_wave_address_a[3]_3 ;
wire \ff_wave_address_a[2]_3 ;
wire \ff_wave_address_a[1]_3 ;
wire \ff_wave_address_a[0]_3 ;
wire \ff_wave_address_b[6]_3 ;
wire \ff_wave_address_b[5]_3 ;
wire \ff_wave_address_b[4]_3 ;
wire \ff_wave_address_b[3]_3 ;
wire \ff_wave_address_b[2]_3 ;
wire \ff_wave_address_b[1]_3 ;
wire \ff_wave_address_b[0]_3 ;
wire \ff_wave_address_c[6]_3 ;
wire \ff_wave_address_c[5]_3 ;
wire \ff_wave_address_c[4]_3 ;
wire \ff_wave_address_c[3]_3 ;
wire \ff_wave_address_c[2]_3 ;
wire \ff_wave_address_c[1]_3 ;
wire \ff_wave_address_c[0]_3 ;
wire \ff_wave_address_d[6]_3 ;
wire \ff_wave_address_d[5]_3 ;
wire \ff_wave_address_d[4]_3 ;
wire \ff_wave_address_d[3]_3 ;
wire \ff_wave_address_d[2]_3 ;
wire \ff_wave_address_d[1]_3 ;
wire \ff_wave_address_d[0]_3 ;
wire \ff_wave_address_e[6]_3 ;
wire \ff_wave_address_e[5]_3 ;
wire \ff_wave_address_e[4]_3 ;
wire \ff_wave_address_e[3]_3 ;
wire \ff_wave_address_e[2]_3 ;
wire \ff_wave_address_e[1]_3 ;
wire \ff_wave_address_e[0]_3 ;
wire \ff_frequency_count_a[11]_3 ;
wire \ff_frequency_count_a[10]_3 ;
wire \ff_frequency_count_a[9]_3 ;
wire \ff_frequency_count_a[8]_3 ;
wire \ff_frequency_count_a[7]_3 ;
wire \ff_frequency_count_a[6]_3 ;
wire \ff_frequency_count_a[5]_3 ;
wire \ff_frequency_count_a[4]_3 ;
wire \ff_frequency_count_a[3]_3 ;
wire \ff_frequency_count_a[2]_3 ;
wire \ff_frequency_count_a[1]_3 ;
wire \ff_frequency_count_a[0]_3 ;
wire \ff_frequency_count_b[11]_3 ;
wire \ff_frequency_count_b[10]_3 ;
wire \ff_frequency_count_b[9]_3 ;
wire \ff_frequency_count_b[8]_3 ;
wire \ff_frequency_count_b[7]_3 ;
wire \ff_frequency_count_b[6]_3 ;
wire \ff_frequency_count_b[5]_3 ;
wire \ff_frequency_count_b[4]_3 ;
wire \ff_frequency_count_b[3]_3 ;
wire \ff_frequency_count_b[2]_3 ;
wire \ff_frequency_count_b[1]_3 ;
wire \ff_frequency_count_b[0]_3 ;
wire \ff_frequency_count_c[11]_3 ;
wire \ff_frequency_count_c[10]_3 ;
wire \ff_frequency_count_c[9]_3 ;
wire \ff_frequency_count_c[8]_3 ;
wire \ff_frequency_count_c[7]_3 ;
wire \ff_frequency_count_c[6]_3 ;
wire \ff_frequency_count_c[5]_3 ;
wire \ff_frequency_count_c[4]_3 ;
wire \ff_frequency_count_c[3]_3 ;
wire \ff_frequency_count_c[2]_3 ;
wire \ff_frequency_count_c[1]_3 ;
wire \ff_frequency_count_c[0]_3 ;
wire \ff_frequency_count_d[11]_3 ;
wire \ff_frequency_count_d[10]_3 ;
wire \ff_frequency_count_d[9]_3 ;
wire \ff_frequency_count_d[8]_3 ;
wire \ff_frequency_count_d[7]_3 ;
wire \ff_frequency_count_d[6]_3 ;
wire \ff_frequency_count_d[5]_3 ;
wire \ff_frequency_count_d[4]_3 ;
wire \ff_frequency_count_d[3]_3 ;
wire \ff_frequency_count_d[2]_3 ;
wire \ff_frequency_count_d[1]_3 ;
wire \ff_frequency_count_d[0]_3 ;
wire \ff_frequency_count_e[11]_3 ;
wire \ff_frequency_count_e[10]_3 ;
wire \ff_frequency_count_e[9]_3 ;
wire \ff_frequency_count_e[8]_3 ;
wire \ff_frequency_count_e[7]_3 ;
wire \ff_frequency_count_e[6]_3 ;
wire \ff_frequency_count_e[5]_3 ;
wire \ff_frequency_count_e[4]_3 ;
wire \ff_frequency_count_e[3]_3 ;
wire \ff_frequency_count_e[2]_3 ;
wire \ff_frequency_count_e[1]_3 ;
wire \ff_frequency_count_e[0]_3 ;
wire \ff_wave_address_a[6]_3 ;
wire n3_11_470;
wire n3_13_471;
wire n3_27_483;
wire n3_29_484;
wire n3_31_485;
wire n3_33_486;
wire n3_35_487;
wire n3_37_488;
wire n3_39_489;
wire n3_41_490;
wire n3_43_491;
wire n3_45_492;
wire n3_47_493;
wire n3_49_494;
wire n3_17_472;
wire n3_19_473;
wire n3_21_474;
wire n3_23_475;
wire n3_25_476;
wire n3_27_477;
wire n3_29_478;
wire n3_51_533;
wire n3_53_534;
wire n3_55_535;
wire n3_57_536;
wire n3_59_537;
wire n3_61_538;
wire n3_63_539;
wire n3_65_540;
wire n3_67;
wire n3_69;
wire n3_71;
wire n3_73;
wire \frequency_count_out[11]_3 ;
wire \frequency_count_out[10]_3 ;
wire \frequency_count_out[9]_3 ;
wire \frequency_count_out[8]_3 ;
wire \frequency_count_out[7]_3 ;
wire \frequency_count_out[6]_3 ;
wire \frequency_count_out[5]_3 ;
wire \frequency_count_out[4]_3 ;
wire \frequency_count_out[3]_3 ;
wire \frequency_count_out[2]_3 ;
wire \frequency_count_out[1]_3 ;
wire \frequency_count_out[0]_3 ;
wire n40_3;
wire n41_3;
wire n42_3;
wire n43_3;
wire n44_3;
wire n45_3;
wire n46_3;
wire VCC;
wire GND;
DFFCE \ff_wave_address_a[5]_ins11414  (
.D(n41_3),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_wave_address_a[5]_3 ) 
);
DFFCE \ff_wave_address_a[4]_ins11415  (
.D(n42_3),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_wave_address_a[4]_3 ) 
);
DFFCE \ff_wave_address_a[3]_ins11416  (
.D(n43_3),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_wave_address_a[3]_3 ) 
);
DFFCE \ff_wave_address_a[2]_ins11417  (
.D(n44_3),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_wave_address_a[2]_3 ) 
);
DFFCE \ff_wave_address_a[1]_ins11418  (
.D(n45_3),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_wave_address_a[1]_3 ) 
);
DFFCE \ff_wave_address_a[0]_ins11419  (
.D(n46_3),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_wave_address_a[0]_3 ) 
);
DFFCE \ff_wave_address_b[6]_ins11420  (
.D(n40_3),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_wave_address_b[6]_3 ) 
);
DFFCE \ff_wave_address_b[5]_ins11421  (
.D(n41_3),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_wave_address_b[5]_3 ) 
);
DFFCE \ff_wave_address_b[4]_ins11422  (
.D(n42_3),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_wave_address_b[4]_3 ) 
);
DFFCE \ff_wave_address_b[3]_ins11423  (
.D(n43_3),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_wave_address_b[3]_3 ) 
);
DFFCE \ff_wave_address_b[2]_ins11424  (
.D(n44_3),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_wave_address_b[2]_3 ) 
);
DFFCE \ff_wave_address_b[1]_ins11425  (
.D(n45_3),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_wave_address_b[1]_3 ) 
);
DFFCE \ff_wave_address_b[0]_ins11426  (
.D(n46_3),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_wave_address_b[0]_3 ) 
);
DFFCE \ff_wave_address_c[6]_ins11427  (
.D(n40_3),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_wave_address_c[6]_3 ) 
);
DFFCE \ff_wave_address_c[5]_ins11428  (
.D(n41_3),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_wave_address_c[5]_3 ) 
);
DFFCE \ff_wave_address_c[4]_ins11429  (
.D(n42_3),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_wave_address_c[4]_3 ) 
);
DFFCE \ff_wave_address_c[3]_ins11430  (
.D(n43_3),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_wave_address_c[3]_3 ) 
);
DFFCE \ff_wave_address_c[2]_ins11431  (
.D(n44_3),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_wave_address_c[2]_3 ) 
);
DFFCE \ff_wave_address_c[1]_ins11432  (
.D(n45_3),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_wave_address_c[1]_3 ) 
);
DFFCE \ff_wave_address_c[0]_ins11433  (
.D(n46_3),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_wave_address_c[0]_3 ) 
);
DFFCE \ff_wave_address_d[6]_ins11434  (
.D(n40_3),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_d[6]_3 ) 
);
DFFCE \ff_wave_address_d[5]_ins11435  (
.D(n41_3),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_d[5]_3 ) 
);
DFFCE \ff_wave_address_d[4]_ins11436  (
.D(n42_3),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_d[4]_3 ) 
);
DFFCE \ff_wave_address_d[3]_ins11437  (
.D(n43_3),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_d[3]_3 ) 
);
DFFCE \ff_wave_address_d[2]_ins11438  (
.D(n44_3),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_d[2]_3 ) 
);
DFFCE \ff_wave_address_d[1]_ins11439  (
.D(n45_3),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_d[1]_3 ) 
);
DFFCE \ff_wave_address_d[0]_ins11440  (
.D(n46_3),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_d[0]_3 ) 
);
DFFCE \ff_wave_address_e[6]_ins11441  (
.D(n40_3),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_wave_address_e[6]_3 ) 
);
DFFCE \ff_wave_address_e[5]_ins11442  (
.D(n41_3),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_wave_address_e[5]_3 ) 
);
DFFCE \ff_wave_address_e[4]_ins11443  (
.D(n42_3),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_wave_address_e[4]_3 ) 
);
DFFCE \ff_wave_address_e[3]_ins11444  (
.D(n43_3),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_wave_address_e[3]_3 ) 
);
DFFCE \ff_wave_address_e[2]_ins11445  (
.D(n44_3),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_wave_address_e[2]_3 ) 
);
DFFCE \ff_wave_address_e[1]_ins11446  (
.D(n45_3),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_wave_address_e[1]_3 ) 
);
DFFCE \ff_wave_address_e[0]_ins11447  (
.D(n46_3),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_wave_address_e[0]_3 ) 
);
DFFCE \ff_frequency_count_a[11]_ins11448  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[11]_3 ) 
);
DFFCE \ff_frequency_count_a[10]_ins11449  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[10]_3 ) 
);
DFFCE \ff_frequency_count_a[9]_ins11450  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[9]_3 ) 
);
DFFCE \ff_frequency_count_a[8]_ins11451  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[8]_3 ) 
);
DFFCE \ff_frequency_count_a[7]_ins11452  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[7]_3 ) 
);
DFFCE \ff_frequency_count_a[6]_ins11453  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[6]_3 ) 
);
DFFCE \ff_frequency_count_a[5]_ins11454  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[5]_3 ) 
);
DFFCE \ff_frequency_count_a[4]_ins11455  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[4]_3 ) 
);
DFFCE \ff_frequency_count_a[3]_ins11456  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[3]_3 ) 
);
DFFCE \ff_frequency_count_a[2]_ins11457  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[2]_3 ) 
);
DFFCE \ff_frequency_count_a[1]_ins11458  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[1]_3 ) 
);
DFFCE \ff_frequency_count_a[0]_ins11459  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_frequency_count_a[0]_3 ) 
);
DFFCE \ff_frequency_count_b[11]_ins11460  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[11]_3 ) 
);
DFFCE \ff_frequency_count_b[10]_ins11461  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[10]_3 ) 
);
DFFCE \ff_frequency_count_b[9]_ins11462  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[9]_3 ) 
);
DFFCE \ff_frequency_count_b[8]_ins11463  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[8]_3 ) 
);
DFFCE \ff_frequency_count_b[7]_ins11464  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[7]_3 ) 
);
DFFCE \ff_frequency_count_b[6]_ins11465  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[6]_3 ) 
);
DFFCE \ff_frequency_count_b[5]_ins11466  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[5]_3 ) 
);
DFFCE \ff_frequency_count_b[4]_ins11467  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[4]_3 ) 
);
DFFCE \ff_frequency_count_b[3]_ins11468  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[3]_3 ) 
);
DFFCE \ff_frequency_count_b[2]_ins11469  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[2]_3 ) 
);
DFFCE \ff_frequency_count_b[1]_ins11470  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[1]_3 ) 
);
DFFCE \ff_frequency_count_b[0]_ins11471  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(o_547),
.CLEAR(n84),
.Q(\ff_frequency_count_b[0]_3 ) 
);
DFFCE \ff_frequency_count_c[11]_ins11472  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[11]_3 ) 
);
DFFCE \ff_frequency_count_c[10]_ins11473  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[10]_3 ) 
);
DFFCE \ff_frequency_count_c[9]_ins11474  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[9]_3 ) 
);
DFFCE \ff_frequency_count_c[8]_ins11475  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[8]_3 ) 
);
DFFCE \ff_frequency_count_c[7]_ins11476  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[7]_3 ) 
);
DFFCE \ff_frequency_count_c[6]_ins11477  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[6]_3 ) 
);
DFFCE \ff_frequency_count_c[5]_ins11478  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[5]_3 ) 
);
DFFCE \ff_frequency_count_c[4]_ins11479  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[4]_3 ) 
);
DFFCE \ff_frequency_count_c[3]_ins11480  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[3]_3 ) 
);
DFFCE \ff_frequency_count_c[2]_ins11481  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[2]_3 ) 
);
DFFCE \ff_frequency_count_c[1]_ins11482  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[1]_3 ) 
);
DFFCE \ff_frequency_count_c[0]_ins11483  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(o_545),
.CLEAR(n84),
.Q(\ff_frequency_count_c[0]_3 ) 
);
DFFCE \ff_frequency_count_d[11]_ins11484  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[11]_3 ) 
);
DFFCE \ff_frequency_count_d[10]_ins11485  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[10]_3 ) 
);
DFFCE \ff_frequency_count_d[9]_ins11486  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[9]_3 ) 
);
DFFCE \ff_frequency_count_d[8]_ins11487  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[8]_3 ) 
);
DFFCE \ff_frequency_count_d[7]_ins11488  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[7]_3 ) 
);
DFFCE \ff_frequency_count_d[6]_ins11489  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[6]_3 ) 
);
DFFCE \ff_frequency_count_d[5]_ins11490  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[5]_3 ) 
);
DFFCE \ff_frequency_count_d[4]_ins11491  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[4]_3 ) 
);
DFFCE \ff_frequency_count_d[3]_ins11492  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[3]_3 ) 
);
DFFCE \ff_frequency_count_d[2]_ins11493  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[2]_3 ) 
);
DFFCE \ff_frequency_count_d[1]_ins11494  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[1]_3 ) 
);
DFFCE \ff_frequency_count_d[0]_ins11495  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_d[0]_3 ) 
);
DFFCE \ff_frequency_count_e[11]_ins11496  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[11]_3 ) 
);
DFFCE \ff_frequency_count_e[10]_ins11497  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[10]_3 ) 
);
DFFCE \ff_frequency_count_e[9]_ins11498  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[9]_3 ) 
);
DFFCE \ff_frequency_count_e[8]_ins11499  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[8]_3 ) 
);
DFFCE \ff_frequency_count_e[7]_ins11500  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[7]_3 ) 
);
DFFCE \ff_frequency_count_e[6]_ins11501  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[6]_3 ) 
);
DFFCE \ff_frequency_count_e[5]_ins11502  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[5]_3 ) 
);
DFFCE \ff_frequency_count_e[4]_ins11503  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[4]_3 ) 
);
DFFCE \ff_frequency_count_e[3]_ins11504  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[3]_3 ) 
);
DFFCE \ff_frequency_count_e[2]_ins11505  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[2]_3 ) 
);
DFFCE \ff_frequency_count_e[1]_ins11506  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[1]_3 ) 
);
DFFCE \ff_frequency_count_e[0]_ins11507  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(o_553),
.CLEAR(n84),
.Q(\ff_frequency_count_e[0]_3 ) 
);
DFFCE \ff_wave_address_a[6]_ins11508  (
.D(n40_3),
.CLK(clk_3),
.CE(o_555),
.CLEAR(n84),
.Q(\ff_wave_address_a[6]_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_length_selector  u_wave_length_selector (
.\reg_wave_length_a1[1] (\reg_wave_length_a1[1] ),
.\reg_wave_length_b1[1] (\reg_wave_length_b1[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_wave_length_c1[1] (\reg_wave_length_c1[1] ),
.\reg_wave_length_d1[1] (\reg_wave_length_d1[1] ),
.\reg_wave_length_a1[0] (\reg_wave_length_a1[0] ),
.\reg_wave_length_b1[0] (\reg_wave_length_b1[0] ),
.\reg_wave_length_c1[0] (\reg_wave_length_c1[0] ),
.\reg_wave_length_d1[0] (\reg_wave_length_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_11_470(n3_11_470),
.n3_13_471(n3_13_471) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector  u_wave_frequency_counter_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_frequency_count_a[11]_3 (\ff_frequency_count_a[11]_3 ),
.\ff_frequency_count_b[11]_3 (\ff_frequency_count_b[11]_3 ),
.\ff_active[0] (\ff_active[0] ),
.\ff_frequency_count_c[11]_3 (\ff_frequency_count_c[11]_3 ),
.\ff_frequency_count_d[11]_3 (\ff_frequency_count_d[11]_3 ),
.\ff_frequency_count_a[10]_3 (\ff_frequency_count_a[10]_3 ),
.\ff_frequency_count_b[10]_3 (\ff_frequency_count_b[10]_3 ),
.\ff_frequency_count_c[10]_3 (\ff_frequency_count_c[10]_3 ),
.\ff_frequency_count_d[10]_3 (\ff_frequency_count_d[10]_3 ),
.\ff_frequency_count_a[9]_3 (\ff_frequency_count_a[9]_3 ),
.\ff_frequency_count_b[9]_3 (\ff_frequency_count_b[9]_3 ),
.\ff_frequency_count_c[9]_3 (\ff_frequency_count_c[9]_3 ),
.\ff_frequency_count_d[9]_3 (\ff_frequency_count_d[9]_3 ),
.\ff_frequency_count_a[8]_3 (\ff_frequency_count_a[8]_3 ),
.\ff_frequency_count_b[8]_3 (\ff_frequency_count_b[8]_3 ),
.\ff_frequency_count_c[8]_3 (\ff_frequency_count_c[8]_3 ),
.\ff_frequency_count_d[8]_3 (\ff_frequency_count_d[8]_3 ),
.\ff_frequency_count_a[7]_3 (\ff_frequency_count_a[7]_3 ),
.\ff_frequency_count_b[7]_3 (\ff_frequency_count_b[7]_3 ),
.\ff_frequency_count_c[7]_3 (\ff_frequency_count_c[7]_3 ),
.\ff_frequency_count_d[7]_3 (\ff_frequency_count_d[7]_3 ),
.\ff_frequency_count_a[6]_3 (\ff_frequency_count_a[6]_3 ),
.\ff_frequency_count_b[6]_3 (\ff_frequency_count_b[6]_3 ),
.\ff_frequency_count_c[6]_3 (\ff_frequency_count_c[6]_3 ),
.\ff_frequency_count_d[6]_3 (\ff_frequency_count_d[6]_3 ),
.\ff_frequency_count_a[5]_3 (\ff_frequency_count_a[5]_3 ),
.\ff_frequency_count_b[5]_3 (\ff_frequency_count_b[5]_3 ),
.\ff_frequency_count_c[5]_3 (\ff_frequency_count_c[5]_3 ),
.\ff_frequency_count_d[5]_3 (\ff_frequency_count_d[5]_3 ),
.\ff_frequency_count_a[4]_3 (\ff_frequency_count_a[4]_3 ),
.\ff_frequency_count_b[4]_3 (\ff_frequency_count_b[4]_3 ),
.\ff_frequency_count_c[4]_3 (\ff_frequency_count_c[4]_3 ),
.\ff_frequency_count_d[4]_3 (\ff_frequency_count_d[4]_3 ),
.\ff_frequency_count_a[3]_3 (\ff_frequency_count_a[3]_3 ),
.\ff_frequency_count_b[3]_3 (\ff_frequency_count_b[3]_3 ),
.\ff_frequency_count_c[3]_3 (\ff_frequency_count_c[3]_3 ),
.\ff_frequency_count_d[3]_3 (\ff_frequency_count_d[3]_3 ),
.\ff_frequency_count_a[2]_3 (\ff_frequency_count_a[2]_3 ),
.\ff_frequency_count_b[2]_3 (\ff_frequency_count_b[2]_3 ),
.\ff_frequency_count_c[2]_3 (\ff_frequency_count_c[2]_3 ),
.\ff_frequency_count_d[2]_3 (\ff_frequency_count_d[2]_3 ),
.\ff_frequency_count_a[1]_3 (\ff_frequency_count_a[1]_3 ),
.\ff_frequency_count_b[1]_3 (\ff_frequency_count_b[1]_3 ),
.\ff_frequency_count_c[1]_3 (\ff_frequency_count_c[1]_3 ),
.\ff_frequency_count_d[1]_3 (\ff_frequency_count_d[1]_3 ),
.\ff_frequency_count_a[0]_3 (\ff_frequency_count_a[0]_3 ),
.\ff_frequency_count_b[0]_3 (\ff_frequency_count_b[0]_3 ),
.\ff_frequency_count_c[0]_3 (\ff_frequency_count_c[0]_3 ),
.\ff_frequency_count_d[0]_3 (\ff_frequency_count_d[0]_3 ),
.n3_27_483(n3_27_483),
.n3_29_484(n3_29_484),
.n3_31_485(n3_31_485),
.n3_33_486(n3_33_486),
.n3_35_487(n3_35_487),
.n3_37_488(n3_37_488),
.n3_39_489(n3_39_489),
.n3_41_490(n3_41_490),
.n3_43_491(n3_43_491),
.n3_45_492(n3_45_492),
.n3_47_493(n3_47_493),
.n3_49_494(n3_49_494) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_address_selector  u_wave_address_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_wave_address_a[6]_3 (\ff_wave_address_a[6]_3 ),
.\ff_wave_address_b[6]_3 (\ff_wave_address_b[6]_3 ),
.\ff_active[0] (\ff_active[0] ),
.\ff_wave_address_c[6]_3 (\ff_wave_address_c[6]_3 ),
.\ff_wave_address_d[6]_3 (\ff_wave_address_d[6]_3 ),
.\ff_wave_address_a[5]_3 (\ff_wave_address_a[5]_3 ),
.\ff_wave_address_b[5]_3 (\ff_wave_address_b[5]_3 ),
.\ff_wave_address_c[5]_3 (\ff_wave_address_c[5]_3 ),
.\ff_wave_address_d[5]_3 (\ff_wave_address_d[5]_3 ),
.\ff_wave_address_a[4]_3 (\ff_wave_address_a[4]_3 ),
.\ff_wave_address_b[4]_3 (\ff_wave_address_b[4]_3 ),
.\ff_wave_address_c[4]_3 (\ff_wave_address_c[4]_3 ),
.\ff_wave_address_d[4]_3 (\ff_wave_address_d[4]_3 ),
.\ff_wave_address_a[3]_3 (\ff_wave_address_a[3]_3 ),
.\ff_wave_address_b[3]_3 (\ff_wave_address_b[3]_3 ),
.\ff_wave_address_c[3]_3 (\ff_wave_address_c[3]_3 ),
.\ff_wave_address_d[3]_3 (\ff_wave_address_d[3]_3 ),
.\ff_wave_address_a[2]_3 (\ff_wave_address_a[2]_3 ),
.\ff_wave_address_b[2]_3 (\ff_wave_address_b[2]_3 ),
.\ff_wave_address_c[2]_3 (\ff_wave_address_c[2]_3 ),
.\ff_wave_address_d[2]_3 (\ff_wave_address_d[2]_3 ),
.\ff_wave_address_a[1]_3 (\ff_wave_address_a[1]_3 ),
.\ff_wave_address_b[1]_3 (\ff_wave_address_b[1]_3 ),
.\ff_wave_address_c[1]_3 (\ff_wave_address_c[1]_3 ),
.\ff_wave_address_d[1]_3 (\ff_wave_address_d[1]_3 ),
.\ff_wave_address_a[0]_3 (\ff_wave_address_a[0]_3 ),
.\ff_wave_address_b[0]_3 (\ff_wave_address_b[0]_3 ),
.\ff_wave_address_c[0]_3 (\ff_wave_address_c[0]_3 ),
.\ff_wave_address_d[0]_3 (\ff_wave_address_d[0]_3 ),
.n3_17_472(n3_17_472),
.n3_19_473(n3_19_473),
.n3_21_474(n3_21_474),
.n3_23_475(n3_23_475),
.n3_25_476(n3_25_476),
.n3_27_477(n3_27_477),
.n3_29_478(n3_29_478) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_count_selector  u_wave_frequency_count_selector (
.\reg_frequency_count_a1[11] (\reg_frequency_count_a1[11] ),
.\reg_frequency_count_b1[11] (\reg_frequency_count_b1[11] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_frequency_count_c1[11] (\reg_frequency_count_c1[11] ),
.\reg_frequency_count_d1[11] (\reg_frequency_count_d1[11] ),
.\reg_frequency_count_a1[10] (\reg_frequency_count_a1[10] ),
.\reg_frequency_count_b1[10] (\reg_frequency_count_b1[10] ),
.\reg_frequency_count_c1[10] (\reg_frequency_count_c1[10] ),
.\reg_frequency_count_d1[10] (\reg_frequency_count_d1[10] ),
.\reg_frequency_count_a1[9] (\reg_frequency_count_a1[9] ),
.\reg_frequency_count_b1[9] (\reg_frequency_count_b1[9] ),
.\reg_frequency_count_c1[9] (\reg_frequency_count_c1[9] ),
.\reg_frequency_count_d1[9] (\reg_frequency_count_d1[9] ),
.\reg_frequency_count_a1[8] (\reg_frequency_count_a1[8] ),
.\reg_frequency_count_b1[8] (\reg_frequency_count_b1[8] ),
.\reg_frequency_count_c1[8] (\reg_frequency_count_c1[8] ),
.\reg_frequency_count_d1[8] (\reg_frequency_count_d1[8] ),
.\reg_frequency_count_a1[7] (\reg_frequency_count_a1[7] ),
.\reg_frequency_count_b1[7] (\reg_frequency_count_b1[7] ),
.\reg_frequency_count_c1[7] (\reg_frequency_count_c1[7] ),
.\reg_frequency_count_d1[7] (\reg_frequency_count_d1[7] ),
.\reg_frequency_count_a1[6] (\reg_frequency_count_a1[6] ),
.\reg_frequency_count_b1[6] (\reg_frequency_count_b1[6] ),
.\reg_frequency_count_c1[6] (\reg_frequency_count_c1[6] ),
.\reg_frequency_count_d1[6] (\reg_frequency_count_d1[6] ),
.\reg_frequency_count_a1[5] (\reg_frequency_count_a1[5] ),
.\reg_frequency_count_b1[5] (\reg_frequency_count_b1[5] ),
.\reg_frequency_count_c1[5] (\reg_frequency_count_c1[5] ),
.\reg_frequency_count_d1[5] (\reg_frequency_count_d1[5] ),
.\reg_frequency_count_a1[4] (\reg_frequency_count_a1[4] ),
.\reg_frequency_count_b1[4] (\reg_frequency_count_b1[4] ),
.\reg_frequency_count_c1[4] (\reg_frequency_count_c1[4] ),
.\reg_frequency_count_d1[4] (\reg_frequency_count_d1[4] ),
.\reg_frequency_count_a1[3] (\reg_frequency_count_a1[3] ),
.\reg_frequency_count_b1[3] (\reg_frequency_count_b1[3] ),
.\reg_frequency_count_c1[3] (\reg_frequency_count_c1[3] ),
.\reg_frequency_count_d1[3] (\reg_frequency_count_d1[3] ),
.\reg_frequency_count_a1[2] (\reg_frequency_count_a1[2] ),
.\reg_frequency_count_b1[2] (\reg_frequency_count_b1[2] ),
.\reg_frequency_count_c1[2] (\reg_frequency_count_c1[2] ),
.\reg_frequency_count_d1[2] (\reg_frequency_count_d1[2] ),
.\reg_frequency_count_a1[1] (\reg_frequency_count_a1[1] ),
.\reg_frequency_count_b1[1] (\reg_frequency_count_b1[1] ),
.\reg_frequency_count_c1[1] (\reg_frequency_count_c1[1] ),
.\reg_frequency_count_d1[1] (\reg_frequency_count_d1[1] ),
.\reg_frequency_count_a1[0] (\reg_frequency_count_a1[0] ),
.\reg_frequency_count_b1[0] (\reg_frequency_count_b1[0] ),
.\reg_frequency_count_c1[0] (\reg_frequency_count_c1[0] ),
.\reg_frequency_count_d1[0] (\reg_frequency_count_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_51_533(n3_51_533),
.n3_53_534(n3_53_534),
.n3_55_535(n3_55_535),
.n3_57_536(n3_57_536),
.n3_59_537(n3_59_537),
.n3_61_538(n3_61_538),
.n3_63_539(n3_63_539),
.n3_65_540(n3_65_540),
.n3_67(n3_67),
.n3_69(n3_69),
.n3_71(n3_71),
.n3_73(n3_73) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator  u_tone_generator (
.\w_sram_a1[6] (\w_sram_a1[6] ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.\w_sram_a1[5] (\w_sram_a1[5] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\w_sram_a1[0] (\w_sram_a1[0] ),
.\w_sram_a1[1] (\w_sram_a1[1] ),
.\ff_active[1] (\ff_active[1] ),
.n3_51_533(n3_51_533),
.\ff_active[2] (\ff_active[2] ),
.\ff_frequency_count_e[11]_3 (\ff_frequency_count_e[11]_3 ),
.n3_27_483(n3_27_483),
.n3_53_534(n3_53_534),
.\ff_frequency_count_e[9]_3 (\ff_frequency_count_e[9]_3 ),
.n3_31_485(n3_31_485),
.\ff_frequency_count_e[10]_3 (\ff_frequency_count_e[10]_3 ),
.n3_29_484(n3_29_484),
.n3_55_535(n3_55_535),
.n3_57_536(n3_57_536),
.\ff_frequency_count_e[8]_3 (\ff_frequency_count_e[8]_3 ),
.n3_33_486(n3_33_486),
.n3_59_537(n3_59_537),
.\ff_frequency_count_e[7]_3 (\ff_frequency_count_e[7]_3 ),
.n3_35_487(n3_35_487),
.n3_61_538(n3_61_538),
.\ff_frequency_count_e[6]_3 (\ff_frequency_count_e[6]_3 ),
.n3_37_488(n3_37_488),
.\ff_frequency_count_e[4]_3 (\ff_frequency_count_e[4]_3 ),
.n3_41_490(n3_41_490),
.n3_63_539(n3_63_539),
.\ff_frequency_count_e[5]_3 (\ff_frequency_count_e[5]_3 ),
.n3_39_489(n3_39_489),
.n3_65_540(n3_65_540),
.n3_67(n3_67),
.\ff_frequency_count_e[3]_3 (\ff_frequency_count_e[3]_3 ),
.n3_43_491(n3_43_491),
.\ff_frequency_count_e[1]_3 (\ff_frequency_count_e[1]_3 ),
.n3_47_493(n3_47_493),
.\ff_frequency_count_e[0]_3 (\ff_frequency_count_e[0]_3 ),
.n3_49_494(n3_49_494),
.n3_69(n3_69),
.\ff_frequency_count_e[2]_3 (\ff_frequency_count_e[2]_3 ),
.n3_45_492(n3_45_492),
.n3_71(n3_71),
.n3_73(n3_73),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.\frequency_count_out[11]_3 (\frequency_count_out[11]_3 ),
.\frequency_count_out[10]_3 (\frequency_count_out[10]_3 ),
.\frequency_count_out[9]_3 (\frequency_count_out[9]_3 ),
.\frequency_count_out[8]_3 (\frequency_count_out[8]_3 ),
.\frequency_count_out[7]_3 (\frequency_count_out[7]_3 ),
.\frequency_count_out[6]_3 (\frequency_count_out[6]_3 ),
.\frequency_count_out[5]_3 (\frequency_count_out[5]_3 ),
.\frequency_count_out[4]_3 (\frequency_count_out[4]_3 ),
.\frequency_count_out[3]_3 (\frequency_count_out[3]_3 ),
.\frequency_count_out[2]_3 (\frequency_count_out[2]_3 ),
.\frequency_count_out[1]_3 (\frequency_count_out[1]_3 ),
.\frequency_count_out[0]_3 (\frequency_count_out[0]_3 ),
.n40_3(n40_3),
.n41_3(n41_3),
.n42_3(n42_3),
.n43_3(n43_3),
.n44_3(n44_3),
.n45_3(n45_3),
.n46_3(n46_3) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_channel_volume0  (ram_array_4_DO6,clk_3,n84,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array,o_17,ram_array_4_DO7,o_31,o_29,o_27,o_25,o_23,o_21,o_19,o_15,o_13,o_11,o_9,\ff_channel[7] ,\ff_channel[6] ,\ff_channel[5] ,\ff_channel[4] ,\ff_channel[3] ,\ff_channel[2] ,\ff_channel[1] ,\ff_channel[0] );
input ram_array_4_DO6;
input clk_3;
input n84;
input ram_array_4_DO5;
input ram_array_4_DO4;
input ram_array_4_DO3;
input ram_array_4_DO2;
input ram_array_4_DO1;
input ram_array;
input o_17;
input ram_array_4_DO7;
input o_31;
input o_29;
input o_27;
input o_25;
input o_23;
input o_21;
input o_19;
input o_15;
input o_13;
input o_11;
input o_9;
output \ff_channel[7] ;
output \ff_channel[6] ;
output \ff_channel[5] ;
output \ff_channel[4] ;
output \ff_channel[3] ;
output \ff_channel[2] ;
output \ff_channel[1] ;
output \ff_channel[0] ;
wire \ff_wave[6] ;
wire \ff_wave[5] ;
wire \ff_wave[4] ;
wire \ff_wave[3] ;
wire \ff_wave[2] ;
wire \ff_wave[1] ;
wire \ff_wave[0] ;
wire \ff_envelope[7] ;
wire \ff_channel[7] ;
wire \ff_channel[6] ;
wire \ff_channel[5] ;
wire \ff_channel[4] ;
wire \ff_channel[3] ;
wire \ff_channel[2] ;
wire \ff_channel[1] ;
wire \ff_channel[0] ;
wire \ff_wave[7] ;
wire \w_wave_mul[0]_6_DOUT17 ;
wire \w_wave_mul[0]_6_DOUT16 ;
wire \w_wave_mul[0]_6_DOUT15 ;
wire \w_wave_mul[0]_6_DOUT14 ;
wire \w_wave_mul[0]_6_DOUT13 ;
wire \w_wave_mul[0]_6_DOUT12 ;
wire \w_wave_mul[0]_6_DOUT11 ;
wire \w_wave_mul[0]_6_DOUT10 ;
wire \w_wave_mul[0]_6_DOUT9 ;
wire \w_wave_mul[0]_6_DOUT8 ;
wire \w_wave_mul[0]_6_DOUT7 ;
wire \w_wave_mul[0]_6_DOUT6 ;
wire \w_wave_mul[0]_6_DOUT5 ;
wire \w_wave_mul[0]_6_DOUT4 ;
wire \w_wave_mul[0]_6_DOUT3 ;
wire \w_wave_mul[0]_6_DOUT2 ;
wire \w_wave_mul[0]_6_DOUT1 ;
wire \w_wave_mul[0] ;
wire \w_wave_mul[0]_6_SOA8 ;
wire \w_wave_mul[0]_6_SOA7 ;
wire \w_wave_mul[0]_6_SOA6 ;
wire \w_wave_mul[0]_6_SOA5 ;
wire \w_wave_mul[0]_6_SOA4 ;
wire \w_wave_mul[0]_6_SOA3 ;
wire \w_wave_mul[0]_6_SOA2 ;
wire \w_wave_mul[0]_6_SOA1 ;
wire \w_wave_mul[0]_6_SOA0 ;
wire \w_wave_mul[0]_6_SOB8 ;
wire \w_wave_mul[0]_6_SOB7 ;
wire \w_wave_mul[0]_6_SOB6 ;
wire \w_wave_mul[0]_6_SOB5 ;
wire \w_wave_mul[0]_6_SOB4 ;
wire \w_wave_mul[0]_6_SOB3 ;
wire \w_wave_mul[0]_6_SOB2 ;
wire \w_wave_mul[0]_6_SOB1 ;
wire \w_wave_mul[0]_6_SOB0 ;
wire \w_channel_mul[0]_6_DOUT17 ;
wire \w_channel_mul[0]_6_DOUT16 ;
wire \w_channel_mul[0]_6_DOUT15 ;
wire \w_channel_mul[0]_6_DOUT14 ;
wire \w_channel_mul[0]_6_DOUT13 ;
wire \w_channel_mul[0]_6_DOUT12 ;
wire \w_channel_mul[0]_6_DOUT11 ;
wire \w_channel_mul[0]_6_DOUT10 ;
wire \w_channel_mul[0]_6_DOUT9 ;
wire \w_channel_mul[0]_6_DOUT8 ;
wire \w_channel_mul[0]_6_DOUT7 ;
wire \w_channel_mul[0]_6_DOUT6 ;
wire \w_channel_mul[0]_6_DOUT5 ;
wire \w_channel_mul[0]_6_DOUT4 ;
wire \w_channel_mul[0]_6_DOUT3 ;
wire \w_channel_mul[0]_6_DOUT2 ;
wire \w_channel_mul[0]_6_DOUT1 ;
wire \w_channel_mul[0] ;
wire \w_channel_mul[0]_6_SOA8 ;
wire \w_channel_mul[0]_6_SOA7 ;
wire \w_channel_mul[0]_6_SOA6 ;
wire \w_channel_mul[0]_6_SOA5 ;
wire \w_channel_mul[0]_6_SOA4 ;
wire \w_channel_mul[0]_6_SOA3 ;
wire \w_channel_mul[0]_6_SOA2 ;
wire \w_channel_mul[0]_6_SOA1 ;
wire \w_channel_mul[0]_6_SOA0 ;
wire \w_channel_mul[0]_6_SOB8 ;
wire \w_channel_mul[0]_6_SOB7 ;
wire \w_channel_mul[0]_6_SOB6 ;
wire \w_channel_mul[0]_6_SOB5 ;
wire \w_channel_mul[0]_6_SOB4 ;
wire \w_channel_mul[0]_6_SOB3 ;
wire \w_channel_mul[0]_6_SOB2 ;
wire \w_channel_mul[0]_6_SOB1 ;
wire \w_channel_mul[0]_6_SOB0 ;
wire \w_channel_round[7] ;
wire \w_channel_round[6] ;
wire \w_channel_round[5] ;
wire \w_channel_round[4] ;
wire \w_channel_round[3] ;
wire \w_channel_round[2] ;
wire n74;
wire n75;
wire n76;
wire n77;
wire n78;
wire n79;
wire n80;
wire n81;
wire \w_channel_round[7]_5 ;
wire \w_channel_round[7]_7 ;
wire n74_5;
wire n75_5;
wire n76_5;
wire n78_5;
wire n81_5;
wire \w_channel_round[0]_7 ;
wire n75_7;
wire n81_7;
wire n81_9;
wire \w_channel_round[0] ;
wire n80_7;
wire n77_7;
wire \w_channel_round[1] ;
wire \w_channel_round[2]_7 ;
wire n79_7;
wire VCC;
wire GND;
DFFC \ff_wave[6]_ins11541  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[6] ) 
);
DFFC \ff_wave[5]_ins11542  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[5] ) 
);
DFFC \ff_wave[4]_ins11543  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[4] ) 
);
DFFC \ff_wave[3]_ins11544  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[3] ) 
);
DFFC \ff_wave[2]_ins11545  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[2] ) 
);
DFFC \ff_wave[1]_ins11546  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[1] ) 
);
DFFC \ff_wave[0]_ins11547  (
.D(ram_array),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[0] ) 
);
DFFC \ff_envelope[7]_ins11548  (
.D(o_17),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_envelope[7] ) 
);
DFFC \ff_channel[7]_ins11564  (
.D(\w_channel_round[7] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[7] ) 
);
DFFC \ff_channel[6]_ins11565  (
.D(\w_channel_round[6] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[6] ) 
);
DFFC \ff_channel[5]_ins11566  (
.D(\w_channel_round[5] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[5] ) 
);
DFFC \ff_channel[4]_ins11567  (
.D(\w_channel_round[4] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[4] ) 
);
DFFC \ff_channel[3]_ins11568  (
.D(\w_channel_round[3] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[3] ) 
);
DFFC \ff_channel[2]_ins11569  (
.D(\w_channel_round[2] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[2] ) 
);
DFFC \ff_channel[1]_ins11570  (
.D(\w_channel_round[1] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[1] ) 
);
DFFC \ff_channel[0]_ins11571  (
.D(\w_channel_round[0] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[0] ) 
);
DFFC \ff_wave[7]_ins11572  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[7] ) 
);
MULT9X9 \w_wave_mul[0]_ins13184  (
.A({ram_array_4_DO7,ram_array_4_DO7,ram_array_4_DO6,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array}),
.B({GND,GND,o_19,o_21,o_23,o_25,o_27,o_29,o_31}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_wave_mul[0]_6_DOUT17 ,\w_wave_mul[0]_6_DOUT16 ,\w_wave_mul[0]_6_DOUT15 ,\w_wave_mul[0]_6_DOUT14 ,\w_wave_mul[0]_6_DOUT13 ,\w_wave_mul[0]_6_DOUT12 ,\w_wave_mul[0]_6_DOUT11 ,\w_wave_mul[0]_6_DOUT10 ,\w_wave_mul[0]_6_DOUT9 ,\w_wave_mul[0]_6_DOUT8 ,\w_wave_mul[0]_6_DOUT7 ,\w_wave_mul[0]_6_DOUT6 ,\w_wave_mul[0]_6_DOUT5 ,\w_wave_mul[0]_6_DOUT4 ,\w_wave_mul[0]_6_DOUT3 ,\w_wave_mul[0]_6_DOUT2 ,\w_wave_mul[0]_6_DOUT1 ,\w_wave_mul[0] }),
.SOA({\w_wave_mul[0]_6_SOA8 ,\w_wave_mul[0]_6_SOA7 ,\w_wave_mul[0]_6_SOA6 ,\w_wave_mul[0]_6_SOA5 ,\w_wave_mul[0]_6_SOA4 ,\w_wave_mul[0]_6_SOA3 ,\w_wave_mul[0]_6_SOA2 ,\w_wave_mul[0]_6_SOA1 ,\w_wave_mul[0]_6_SOA0 }),
.SOB({\w_wave_mul[0]_6_SOB8 ,\w_wave_mul[0]_6_SOB7 ,\w_wave_mul[0]_6_SOB6 ,\w_wave_mul[0]_6_SOB5 ,\w_wave_mul[0]_6_SOB4 ,\w_wave_mul[0]_6_SOB3 ,\w_wave_mul[0]_6_SOB2 ,\w_wave_mul[0]_6_SOB1 ,\w_wave_mul[0]_6_SOB0 }) 
);
defparam \w_wave_mul[0]_ins13184 .AREG=1'b1;
defparam \w_wave_mul[0]_ins13184 .ASIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins13184 .BREG=1'b1;
defparam \w_wave_mul[0]_ins13184 .BSIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins13184 .MULT_RESET_MODE="ASYNC";
defparam \w_wave_mul[0]_ins13184 .OUT_REG=1'b0;
defparam \w_wave_mul[0]_ins13184 .PIPE_REG=1'b0;
defparam \w_wave_mul[0]_ins13184 .SOA_REG=1'b0;
MULT9X9 \w_channel_mul[0]_ins13185  (
.A({GND,GND,GND,GND,GND,o_9,o_11,o_13,o_15}),
.B({n74,n74,n75,n76,n77,n78,n79,n80,n81}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_channel_mul[0]_6_DOUT17 ,\w_channel_mul[0]_6_DOUT16 ,\w_channel_mul[0]_6_DOUT15 ,\w_channel_mul[0]_6_DOUT14 ,\w_channel_mul[0]_6_DOUT13 ,\w_channel_mul[0]_6_DOUT12 ,\w_channel_mul[0]_6_DOUT11 ,\w_channel_mul[0]_6_DOUT10 ,\w_channel_mul[0]_6_DOUT9 ,\w_channel_mul[0]_6_DOUT8 ,\w_channel_mul[0]_6_DOUT7 ,\w_channel_mul[0]_6_DOUT6 ,\w_channel_mul[0]_6_DOUT5 ,\w_channel_mul[0]_6_DOUT4 ,\w_channel_mul[0]_6_DOUT3 ,\w_channel_mul[0]_6_DOUT2 ,\w_channel_mul[0]_6_DOUT1 ,\w_channel_mul[0] }),
.SOA({\w_channel_mul[0]_6_SOA8 ,\w_channel_mul[0]_6_SOA7 ,\w_channel_mul[0]_6_SOA6 ,\w_channel_mul[0]_6_SOA5 ,\w_channel_mul[0]_6_SOA4 ,\w_channel_mul[0]_6_SOA3 ,\w_channel_mul[0]_6_SOA2 ,\w_channel_mul[0]_6_SOA1 ,\w_channel_mul[0]_6_SOA0 }),
.SOB({\w_channel_mul[0]_6_SOB8 ,\w_channel_mul[0]_6_SOB7 ,\w_channel_mul[0]_6_SOB6 ,\w_channel_mul[0]_6_SOB5 ,\w_channel_mul[0]_6_SOB4 ,\w_channel_mul[0]_6_SOB3 ,\w_channel_mul[0]_6_SOB2 ,\w_channel_mul[0]_6_SOB1 ,\w_channel_mul[0]_6_SOB0 }) 
);
defparam \w_channel_mul[0]_ins13185 .AREG=1'b0;
defparam \w_channel_mul[0]_ins13185 .ASIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins13185 .BREG=1'b1;
defparam \w_channel_mul[0]_ins13185 .BSIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins13185 .MULT_RESET_MODE="ASYNC";
defparam \w_channel_mul[0]_ins13185 .OUT_REG=1'b0;
defparam \w_channel_mul[0]_ins13185 .PIPE_REG=1'b0;
defparam \w_channel_mul[0]_ins13185 .SOA_REG=1'b0;
LUT4 \w_channel_round[7]_ins15138  (
.I0(\w_channel_mul[0]_6_DOUT10 ),
.I1(\w_channel_round[7]_5 ),
.I2(\w_channel_round[7]_7 ),
.I3(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[7] ) 
);
defparam \w_channel_round[7]_ins15138 .INIT=16'h7F00;
LUT3 \w_channel_round[6]_ins15139  (
.I0(\w_channel_round[7]_5 ),
.I1(\w_channel_round[7]_7 ),
.I2(\w_channel_mul[0]_6_DOUT10 ),
.F(\w_channel_round[6] ) 
);
defparam \w_channel_round[6]_ins15139 .INIT=8'h78;
LUT4 \w_channel_round[5]_ins15140  (
.I0(\w_channel_mul[0]_6_DOUT8 ),
.I1(\w_channel_mul[0]_6_DOUT7 ),
.I2(\w_channel_round[7]_5 ),
.I3(\w_channel_mul[0]_6_DOUT9 ),
.F(\w_channel_round[5] ) 
);
defparam \w_channel_round[5]_ins15140 .INIT=16'h7F80;
LUT3 \w_channel_round[4]_ins15141  (
.I0(\w_channel_mul[0]_6_DOUT7 ),
.I1(\w_channel_round[7]_5 ),
.I2(\w_channel_mul[0]_6_DOUT8 ),
.F(\w_channel_round[4] ) 
);
defparam \w_channel_round[4]_ins15141 .INIT=8'h78;
LUT2 \w_channel_round[3]_ins15142  (
.I0(\w_channel_mul[0]_6_DOUT7 ),
.I1(\w_channel_round[7]_5 ),
.F(\w_channel_round[3] ) 
);
defparam \w_channel_round[3]_ins15142 .INIT=4'h6;
LUT2 \w_channel_round[2]_ins15143  (
.I0(\w_channel_mul[0]_6_DOUT6 ),
.I1(\w_channel_round[2]_7 ),
.F(\w_channel_round[2] ) 
);
defparam \w_channel_round[2]_ins15143 .INIT=4'h6;
LUT4 n74_ins15146 (
.I0(n74_5),
.I1(\w_wave_mul[0]_6_DOUT14 ),
.I2(\ff_wave[7] ),
.I3(\ff_envelope[7] ),
.F(n74) 
);
defparam n74_ins15146.INIT=16'hF044;
LUT4 n75_ins15147 (
.I0(\ff_wave[6] ),
.I1(n75_5),
.I2(\w_wave_mul[0]_6_DOUT13 ),
.I3(\ff_envelope[7] ),
.F(n75) 
);
defparam n75_ins15147.INIT=16'hAA3C;
LUT4 n76_ins15148 (
.I0(\ff_wave[5] ),
.I1(n76_5),
.I2(\w_wave_mul[0]_6_DOUT12 ),
.I3(\ff_envelope[7] ),
.F(n76) 
);
defparam n76_ins15148.INIT=16'hAA3C;
LUT4 n77_ins15149 (
.I0(\ff_wave[4] ),
.I1(n77_7),
.I2(\w_wave_mul[0]_6_DOUT11 ),
.I3(\ff_envelope[7] ),
.F(n77) 
);
defparam n77_ins15149.INIT=16'hAA3C;
LUT4 n78_ins15150 (
.I0(\ff_wave[3] ),
.I1(n78_5),
.I2(\w_wave_mul[0]_6_DOUT10 ),
.I3(\ff_envelope[7] ),
.F(n78) 
);
defparam n78_ins15150.INIT=16'hAA3C;
LUT4 n79_ins15151 (
.I0(\ff_wave[2] ),
.I1(n79_7),
.I2(\w_wave_mul[0]_6_DOUT9 ),
.I3(\ff_envelope[7] ),
.F(n79) 
);
defparam n79_ins15151.INIT=16'hAA3C;
LUT4 n80_ins15152 (
.I0(\ff_wave[1] ),
.I1(\w_wave_mul[0]_6_DOUT8 ),
.I2(n80_7),
.I3(\ff_envelope[7] ),
.F(n80) 
);
defparam n80_ins15152.INIT=16'hAA3C;
LUT4 n81_ins15153 (
.I0(\ff_wave[0] ),
.I1(\w_wave_mul[0]_6_DOUT7 ),
.I2(n81_5),
.I3(\ff_envelope[7] ),
.F(n81) 
);
defparam n81_ins15153.INIT=16'hAA3C;
LUT2 \w_channel_round[7]_ins15741  (
.I0(\w_channel_mul[0]_6_DOUT6 ),
.I1(\w_channel_round[2]_7 ),
.F(\w_channel_round[7]_5 ) 
);
defparam \w_channel_round[7]_ins15741 .INIT=4'h8;
LUT3 \w_channel_round[7]_ins15742  (
.I0(\w_channel_mul[0]_6_DOUT9 ),
.I1(\w_channel_mul[0]_6_DOUT8 ),
.I2(\w_channel_mul[0]_6_DOUT7 ),
.F(\w_channel_round[7]_7 ) 
);
defparam \w_channel_round[7]_ins15742 .INIT=8'h80;
LUT2 n74_ins15746 (
.I0(\w_wave_mul[0]_6_DOUT13 ),
.I1(n75_5),
.F(n74_5) 
);
defparam n74_ins15746.INIT=4'h8;
LUT4 n75_ins15747 (
.I0(\w_wave_mul[0]_6_DOUT12 ),
.I1(\w_wave_mul[0]_6_DOUT11 ),
.I2(n80_7),
.I3(n75_7),
.F(n75_5) 
);
defparam n75_ins15747.INIT=16'h8000;
LUT3 n76_ins15748 (
.I0(\w_wave_mul[0]_6_DOUT11 ),
.I1(n80_7),
.I2(n75_7),
.F(n76_5) 
);
defparam n76_ins15748.INIT=8'h80;
LUT3 n78_ins15750 (
.I0(\w_wave_mul[0]_6_DOUT9 ),
.I1(\w_wave_mul[0]_6_DOUT8 ),
.I2(n80_7),
.F(n78_5) 
);
defparam n78_ins15750.INIT=8'h80;
LUT2 n81_ins15753 (
.I0(n81_7),
.I1(\w_wave_mul[0]_6_DOUT14 ),
.F(n81_5) 
);
defparam n81_ins15753.INIT=4'h4;
LUT4 \w_channel_round[0]_ins15960  (
.I0(\w_channel_mul[0] ),
.I1(\w_channel_mul[0]_6_DOUT1 ),
.I2(\w_channel_mul[0]_6_DOUT2 ),
.I3(\w_channel_mul[0]_6_DOUT3 ),
.F(\w_channel_round[0]_7 ) 
);
defparam \w_channel_round[0]_ins15960 .INIT=16'h0001;
LUT3 n75_ins15961 (
.I0(\w_wave_mul[0]_6_DOUT10 ),
.I1(\w_wave_mul[0]_6_DOUT9 ),
.I2(\w_wave_mul[0]_6_DOUT8 ),
.F(n75_7) 
);
defparam n75_ins15961.INIT=8'h80;
LUT4 n81_ins15962 (
.I0(\w_wave_mul[0] ),
.I1(\w_wave_mul[0]_6_DOUT1 ),
.I2(\w_wave_mul[0]_6_DOUT2 ),
.I3(n81_9),
.F(n81_7) 
);
defparam n81_ins15962.INIT=16'h0100;
LUT4 n81_ins16066 (
.I0(\w_wave_mul[0]_6_DOUT3 ),
.I1(\w_wave_mul[0]_6_DOUT4 ),
.I2(\w_wave_mul[0]_6_DOUT5 ),
.I3(\w_wave_mul[0]_6_DOUT6 ),
.F(n81_9) 
);
defparam n81_ins16066.INIT=16'h0001;
LUT3 \w_channel_round[0]_ins16161  (
.I0(\w_channel_mul[0]_6_DOUT4 ),
.I1(\w_channel_round[0]_7 ),
.I2(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[0] ) 
);
defparam \w_channel_round[0]_ins16161 .INIT=8'h9A;
LUT3 n80_ins16162 (
.I0(\w_wave_mul[0]_6_DOUT7 ),
.I1(n81_7),
.I2(\w_wave_mul[0]_6_DOUT14 ),
.F(n80_7) 
);
defparam n80_ins16162.INIT=8'h20;
LUT4 n77_ins16207 (
.I0(n80_7),
.I1(\w_wave_mul[0]_6_DOUT10 ),
.I2(\w_wave_mul[0]_6_DOUT9 ),
.I3(\w_wave_mul[0]_6_DOUT8 ),
.F(n77_7) 
);
defparam n77_ins16207.INIT=16'h8000;
LUT4 \w_channel_round[1]_ins16222  (
.I0(\w_channel_mul[0]_6_DOUT5 ),
.I1(\w_channel_mul[0]_6_DOUT4 ),
.I2(\w_channel_round[0]_7 ),
.I3(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[1] ) 
);
defparam \w_channel_round[1]_ins16222 .INIT=16'hA6AA;
LUT4 \w_channel_round[2]_ins16223  (
.I0(\w_channel_mul[0]_6_DOUT5 ),
.I1(\w_channel_mul[0]_6_DOUT4 ),
.I2(\w_channel_round[0]_7 ),
.I3(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[2]_7 ) 
);
defparam \w_channel_round[2]_ins16223 .INIT=16'h0800;
LUT4 n79_ins16224 (
.I0(\w_wave_mul[0]_6_DOUT8 ),
.I1(\w_wave_mul[0]_6_DOUT7 ),
.I2(n81_7),
.I3(\w_wave_mul[0]_6_DOUT14 ),
.F(n79_7) 
);
defparam n79_ins16224.INIT=16'h0800;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_channel_volume1  (ram_array_4_DO6_0,clk_3,n84,ram_array_4_DO5_0,ram_array_4_DO4_0,ram_array_4_DO3_0,ram_array_4_DO2_0,ram_array_4_DO1_0,ram_array_5,o_17_0,ram_array_4_DO7_0,o_31_7,o_29_6,o_27_5,o_25_4,o_23_3,o_21_2,o_19_1,o_15_595,o_13_596,o_11_597,o_9_598,\ff_channel[7]_3 ,\ff_channel[6]_3 ,\ff_channel[5]_3 ,\ff_channel[4]_3 ,\ff_channel[3]_3 ,\ff_channel[2]_3 ,\ff_channel[1]_3 ,\ff_channel[0]_3 );
input ram_array_4_DO6_0;
input clk_3;
input n84;
input ram_array_4_DO5_0;
input ram_array_4_DO4_0;
input ram_array_4_DO3_0;
input ram_array_4_DO2_0;
input ram_array_4_DO1_0;
input ram_array_5;
input o_17_0;
input ram_array_4_DO7_0;
input o_31_7;
input o_29_6;
input o_27_5;
input o_25_4;
input o_23_3;
input o_21_2;
input o_19_1;
input o_15_595;
input o_13_596;
input o_11_597;
input o_9_598;
output \ff_channel[7]_3 ;
output \ff_channel[6]_3 ;
output \ff_channel[5]_3 ;
output \ff_channel[4]_3 ;
output \ff_channel[3]_3 ;
output \ff_channel[2]_3 ;
output \ff_channel[1]_3 ;
output \ff_channel[0]_3 ;
wire \ff_wave[6]_3 ;
wire \ff_wave[5]_3 ;
wire \ff_wave[4]_3 ;
wire \ff_wave[3]_3 ;
wire \ff_wave[2]_3 ;
wire \ff_wave[1]_3 ;
wire \ff_wave[0]_3 ;
wire \ff_envelope[7]_3 ;
wire \ff_channel[7]_3 ;
wire \ff_channel[6]_3 ;
wire \ff_channel[5]_3 ;
wire \ff_channel[4]_3 ;
wire \ff_channel[3]_3 ;
wire \ff_channel[2]_3 ;
wire \ff_channel[1]_3 ;
wire \ff_channel[0]_3 ;
wire \ff_wave[7]_3 ;
wire \w_wave_mul[0]_6_DOUT17_0 ;
wire \w_wave_mul[0]_6_DOUT16_0 ;
wire \w_wave_mul[0]_6_DOUT15_0 ;
wire \w_wave_mul[0]_6_DOUT14_0 ;
wire \w_wave_mul[0]_6_DOUT13_0 ;
wire \w_wave_mul[0]_6_DOUT12_0 ;
wire \w_wave_mul[0]_6_DOUT11_0 ;
wire \w_wave_mul[0]_6_DOUT10_0 ;
wire \w_wave_mul[0]_6_DOUT9_0 ;
wire \w_wave_mul[0]_6_DOUT8_0 ;
wire \w_wave_mul[0]_6_DOUT7_0 ;
wire \w_wave_mul[0]_6_DOUT6_0 ;
wire \w_wave_mul[0]_6_DOUT5_0 ;
wire \w_wave_mul[0]_6_DOUT4_0 ;
wire \w_wave_mul[0]_6_DOUT3_0 ;
wire \w_wave_mul[0]_6_DOUT2_0 ;
wire \w_wave_mul[0]_6_DOUT1_0 ;
wire \w_wave_mul[0]_7 ;
wire \w_wave_mul[0]_6_SOA8_0 ;
wire \w_wave_mul[0]_6_SOA7_0 ;
wire \w_wave_mul[0]_6_SOA6_0 ;
wire \w_wave_mul[0]_6_SOA5_0 ;
wire \w_wave_mul[0]_6_SOA4_0 ;
wire \w_wave_mul[0]_6_SOA3_0 ;
wire \w_wave_mul[0]_6_SOA2_0 ;
wire \w_wave_mul[0]_6_SOA1_0 ;
wire \w_wave_mul[0]_6_SOA0_0 ;
wire \w_wave_mul[0]_6_SOB8_0 ;
wire \w_wave_mul[0]_6_SOB7_0 ;
wire \w_wave_mul[0]_6_SOB6_0 ;
wire \w_wave_mul[0]_6_SOB5_0 ;
wire \w_wave_mul[0]_6_SOB4_0 ;
wire \w_wave_mul[0]_6_SOB3_0 ;
wire \w_wave_mul[0]_6_SOB2_0 ;
wire \w_wave_mul[0]_6_SOB1_0 ;
wire \w_wave_mul[0]_6_SOB0_0 ;
wire \w_channel_mul[0]_6_DOUT17_0 ;
wire \w_channel_mul[0]_6_DOUT16_0 ;
wire \w_channel_mul[0]_6_DOUT15_0 ;
wire \w_channel_mul[0]_6_DOUT14_0 ;
wire \w_channel_mul[0]_6_DOUT13_0 ;
wire \w_channel_mul[0]_6_DOUT12_0 ;
wire \w_channel_mul[0]_6_DOUT11_0 ;
wire \w_channel_mul[0]_6_DOUT10_0 ;
wire \w_channel_mul[0]_6_DOUT9_0 ;
wire \w_channel_mul[0]_6_DOUT8_0 ;
wire \w_channel_mul[0]_6_DOUT7_0 ;
wire \w_channel_mul[0]_6_DOUT6_0 ;
wire \w_channel_mul[0]_6_DOUT5_0 ;
wire \w_channel_mul[0]_6_DOUT4_0 ;
wire \w_channel_mul[0]_6_DOUT3_0 ;
wire \w_channel_mul[0]_6_DOUT2_0 ;
wire \w_channel_mul[0]_6_DOUT1_0 ;
wire \w_channel_mul[0]_7 ;
wire \w_channel_mul[0]_6_SOA8_0 ;
wire \w_channel_mul[0]_6_SOA7_0 ;
wire \w_channel_mul[0]_6_SOA6_0 ;
wire \w_channel_mul[0]_6_SOA5_0 ;
wire \w_channel_mul[0]_6_SOA4_0 ;
wire \w_channel_mul[0]_6_SOA3_0 ;
wire \w_channel_mul[0]_6_SOA2_0 ;
wire \w_channel_mul[0]_6_SOA1_0 ;
wire \w_channel_mul[0]_6_SOA0_0 ;
wire \w_channel_mul[0]_6_SOB8_0 ;
wire \w_channel_mul[0]_6_SOB7_0 ;
wire \w_channel_mul[0]_6_SOB6_0 ;
wire \w_channel_mul[0]_6_SOB5_0 ;
wire \w_channel_mul[0]_6_SOB4_0 ;
wire \w_channel_mul[0]_6_SOB3_0 ;
wire \w_channel_mul[0]_6_SOB2_0 ;
wire \w_channel_mul[0]_6_SOB1_0 ;
wire \w_channel_mul[0]_6_SOB0_0 ;
wire \w_channel_round[7]_3 ;
wire \w_channel_round[6]_3 ;
wire \w_channel_round[5]_3 ;
wire \w_channel_round[4]_3 ;
wire \w_channel_round[3]_3 ;
wire \w_channel_round[2]_3 ;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire \w_channel_round[7]_5_599 ;
wire n74_5_600;
wire n75_5_601;
wire n76_5_602;
wire n78_5_604;
wire n81_5_607;
wire \w_channel_round[0]_7_610 ;
wire n75_7_608;
wire n81_7_609;
wire n81_9_611;
wire \w_channel_round[0]_9 ;
wire n80_7_606;
wire n77_7_603;
wire \w_channel_round[1]_9 ;
wire \w_channel_round[4]_7 ;
wire n79_7_605;
wire VCC;
wire GND;
DFFC \ff_wave[6]_ins11573  (
.D(ram_array_4_DO6_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[6]_3 ) 
);
DFFC \ff_wave[5]_ins11574  (
.D(ram_array_4_DO5_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[5]_3 ) 
);
DFFC \ff_wave[4]_ins11575  (
.D(ram_array_4_DO4_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[4]_3 ) 
);
DFFC \ff_wave[3]_ins11576  (
.D(ram_array_4_DO3_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[3]_3 ) 
);
DFFC \ff_wave[2]_ins11577  (
.D(ram_array_4_DO2_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[2]_3 ) 
);
DFFC \ff_wave[1]_ins11578  (
.D(ram_array_4_DO1_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[1]_3 ) 
);
DFFC \ff_wave[0]_ins11579  (
.D(ram_array_5),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[0]_3 ) 
);
DFFC \ff_envelope[7]_ins11580  (
.D(o_17_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_envelope[7]_3 ) 
);
DFFC \ff_channel[7]_ins11596  (
.D(\w_channel_round[7]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[7]_3 ) 
);
DFFC \ff_channel[6]_ins11597  (
.D(\w_channel_round[6]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[6]_3 ) 
);
DFFC \ff_channel[5]_ins11598  (
.D(\w_channel_round[5]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[5]_3 ) 
);
DFFC \ff_channel[4]_ins11599  (
.D(\w_channel_round[4]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[4]_3 ) 
);
DFFC \ff_channel[3]_ins11600  (
.D(\w_channel_round[3]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[3]_3 ) 
);
DFFC \ff_channel[2]_ins11601  (
.D(\w_channel_round[2]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[2]_3 ) 
);
DFFC \ff_channel[1]_ins11602  (
.D(\w_channel_round[1]_9 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[1]_3 ) 
);
DFFC \ff_channel[0]_ins11603  (
.D(\w_channel_round[0]_9 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[0]_3 ) 
);
DFFC \ff_wave[7]_ins11604  (
.D(ram_array_4_DO7_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[7]_3 ) 
);
MULT9X9 \w_wave_mul[0]_ins13186  (
.A({ram_array_4_DO7_0,ram_array_4_DO7_0,ram_array_4_DO6_0,ram_array_4_DO5_0,ram_array_4_DO4_0,ram_array_4_DO3_0,ram_array_4_DO2_0,ram_array_4_DO1_0,ram_array_5}),
.B({GND,GND,o_19_1,o_21_2,o_23_3,o_25_4,o_27_5,o_29_6,o_31_7}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_wave_mul[0]_6_DOUT17_0 ,\w_wave_mul[0]_6_DOUT16_0 ,\w_wave_mul[0]_6_DOUT15_0 ,\w_wave_mul[0]_6_DOUT14_0 ,\w_wave_mul[0]_6_DOUT13_0 ,\w_wave_mul[0]_6_DOUT12_0 ,\w_wave_mul[0]_6_DOUT11_0 ,\w_wave_mul[0]_6_DOUT10_0 ,\w_wave_mul[0]_6_DOUT9_0 ,\w_wave_mul[0]_6_DOUT8_0 ,\w_wave_mul[0]_6_DOUT7_0 ,\w_wave_mul[0]_6_DOUT6_0 ,\w_wave_mul[0]_6_DOUT5_0 ,\w_wave_mul[0]_6_DOUT4_0 ,\w_wave_mul[0]_6_DOUT3_0 ,\w_wave_mul[0]_6_DOUT2_0 ,\w_wave_mul[0]_6_DOUT1_0 ,\w_wave_mul[0]_7 }),
.SOA({\w_wave_mul[0]_6_SOA8_0 ,\w_wave_mul[0]_6_SOA7_0 ,\w_wave_mul[0]_6_SOA6_0 ,\w_wave_mul[0]_6_SOA5_0 ,\w_wave_mul[0]_6_SOA4_0 ,\w_wave_mul[0]_6_SOA3_0 ,\w_wave_mul[0]_6_SOA2_0 ,\w_wave_mul[0]_6_SOA1_0 ,\w_wave_mul[0]_6_SOA0_0 }),
.SOB({\w_wave_mul[0]_6_SOB8_0 ,\w_wave_mul[0]_6_SOB7_0 ,\w_wave_mul[0]_6_SOB6_0 ,\w_wave_mul[0]_6_SOB5_0 ,\w_wave_mul[0]_6_SOB4_0 ,\w_wave_mul[0]_6_SOB3_0 ,\w_wave_mul[0]_6_SOB2_0 ,\w_wave_mul[0]_6_SOB1_0 ,\w_wave_mul[0]_6_SOB0_0 }) 
);
defparam \w_wave_mul[0]_ins13186 .AREG=1'b1;
defparam \w_wave_mul[0]_ins13186 .ASIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins13186 .BREG=1'b1;
defparam \w_wave_mul[0]_ins13186 .BSIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins13186 .MULT_RESET_MODE="ASYNC";
defparam \w_wave_mul[0]_ins13186 .OUT_REG=1'b0;
defparam \w_wave_mul[0]_ins13186 .PIPE_REG=1'b0;
defparam \w_wave_mul[0]_ins13186 .SOA_REG=1'b0;
MULT9X9 \w_channel_mul[0]_ins13187  (
.A({GND,GND,GND,GND,GND,o_9_598,o_11_597,o_13_596,o_15_595}),
.B({n74_3,n74_3,n75_3,n76_3,n77_3,n78_3,n79_3,n80_3,n81_3}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_channel_mul[0]_6_DOUT17_0 ,\w_channel_mul[0]_6_DOUT16_0 ,\w_channel_mul[0]_6_DOUT15_0 ,\w_channel_mul[0]_6_DOUT14_0 ,\w_channel_mul[0]_6_DOUT13_0 ,\w_channel_mul[0]_6_DOUT12_0 ,\w_channel_mul[0]_6_DOUT11_0 ,\w_channel_mul[0]_6_DOUT10_0 ,\w_channel_mul[0]_6_DOUT9_0 ,\w_channel_mul[0]_6_DOUT8_0 ,\w_channel_mul[0]_6_DOUT7_0 ,\w_channel_mul[0]_6_DOUT6_0 ,\w_channel_mul[0]_6_DOUT5_0 ,\w_channel_mul[0]_6_DOUT4_0 ,\w_channel_mul[0]_6_DOUT3_0 ,\w_channel_mul[0]_6_DOUT2_0 ,\w_channel_mul[0]_6_DOUT1_0 ,\w_channel_mul[0]_7 }),
.SOA({\w_channel_mul[0]_6_SOA8_0 ,\w_channel_mul[0]_6_SOA7_0 ,\w_channel_mul[0]_6_SOA6_0 ,\w_channel_mul[0]_6_SOA5_0 ,\w_channel_mul[0]_6_SOA4_0 ,\w_channel_mul[0]_6_SOA3_0 ,\w_channel_mul[0]_6_SOA2_0 ,\w_channel_mul[0]_6_SOA1_0 ,\w_channel_mul[0]_6_SOA0_0 }),
.SOB({\w_channel_mul[0]_6_SOB8_0 ,\w_channel_mul[0]_6_SOB7_0 ,\w_channel_mul[0]_6_SOB6_0 ,\w_channel_mul[0]_6_SOB5_0 ,\w_channel_mul[0]_6_SOB4_0 ,\w_channel_mul[0]_6_SOB3_0 ,\w_channel_mul[0]_6_SOB2_0 ,\w_channel_mul[0]_6_SOB1_0 ,\w_channel_mul[0]_6_SOB0_0 }) 
);
defparam \w_channel_mul[0]_ins13187 .AREG=1'b0;
defparam \w_channel_mul[0]_ins13187 .ASIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins13187 .BREG=1'b1;
defparam \w_channel_mul[0]_ins13187 .BSIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins13187 .MULT_RESET_MODE="ASYNC";
defparam \w_channel_mul[0]_ins13187 .OUT_REG=1'b0;
defparam \w_channel_mul[0]_ins13187 .PIPE_REG=1'b0;
defparam \w_channel_mul[0]_ins13187 .SOA_REG=1'b0;
LUT4 \w_channel_round[7]_ins15154  (
.I0(\w_channel_mul[0]_6_DOUT10_0 ),
.I1(\w_channel_mul[0]_6_DOUT9_0 ),
.I2(\w_channel_round[7]_5_599 ),
.I3(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[7]_3 ) 
);
defparam \w_channel_round[7]_ins15154 .INIT=16'h7F00;
LUT3 \w_channel_round[6]_ins15155  (
.I0(\w_channel_mul[0]_6_DOUT9_0 ),
.I1(\w_channel_round[7]_5_599 ),
.I2(\w_channel_mul[0]_6_DOUT10_0 ),
.F(\w_channel_round[6]_3 ) 
);
defparam \w_channel_round[6]_ins15155 .INIT=8'h78;
LUT2 \w_channel_round[5]_ins15156  (
.I0(\w_channel_mul[0]_6_DOUT9_0 ),
.I1(\w_channel_round[7]_5_599 ),
.F(\w_channel_round[5]_3 ) 
);
defparam \w_channel_round[5]_ins15156 .INIT=4'h6;
LUT4 \w_channel_round[4]_ins15157  (
.I0(\w_channel_mul[0]_6_DOUT7_0 ),
.I1(\w_channel_mul[0]_6_DOUT6_0 ),
.I2(\w_channel_round[4]_7 ),
.I3(\w_channel_mul[0]_6_DOUT8_0 ),
.F(\w_channel_round[4]_3 ) 
);
defparam \w_channel_round[4]_ins15157 .INIT=16'h7F80;
LUT3 \w_channel_round[3]_ins15158  (
.I0(\w_channel_mul[0]_6_DOUT6_0 ),
.I1(\w_channel_round[4]_7 ),
.I2(\w_channel_mul[0]_6_DOUT7_0 ),
.F(\w_channel_round[3]_3 ) 
);
defparam \w_channel_round[3]_ins15158 .INIT=8'h78;
LUT2 \w_channel_round[2]_ins15159  (
.I0(\w_channel_mul[0]_6_DOUT6_0 ),
.I1(\w_channel_round[4]_7 ),
.F(\w_channel_round[2]_3 ) 
);
defparam \w_channel_round[2]_ins15159 .INIT=4'h6;
LUT4 n74_ins15162 (
.I0(n74_5_600),
.I1(\w_wave_mul[0]_6_DOUT14_0 ),
.I2(\ff_wave[7]_3 ),
.I3(\ff_envelope[7]_3 ),
.F(n74_3) 
);
defparam n74_ins15162.INIT=16'hF044;
LUT4 n75_ins15163 (
.I0(\ff_wave[6]_3 ),
.I1(n75_5_601),
.I2(\w_wave_mul[0]_6_DOUT13_0 ),
.I3(\ff_envelope[7]_3 ),
.F(n75_3) 
);
defparam n75_ins15163.INIT=16'hAA3C;
LUT4 n76_ins15164 (
.I0(\ff_wave[5]_3 ),
.I1(n76_5_602),
.I2(\w_wave_mul[0]_6_DOUT12_0 ),
.I3(\ff_envelope[7]_3 ),
.F(n76_3) 
);
defparam n76_ins15164.INIT=16'hAA3C;
LUT4 n77_ins15165 (
.I0(\ff_wave[4]_3 ),
.I1(n77_7_603),
.I2(\w_wave_mul[0]_6_DOUT11_0 ),
.I3(\ff_envelope[7]_3 ),
.F(n77_3) 
);
defparam n77_ins15165.INIT=16'hAA3C;
LUT4 n78_ins15166 (
.I0(\ff_wave[3]_3 ),
.I1(n78_5_604),
.I2(\w_wave_mul[0]_6_DOUT10_0 ),
.I3(\ff_envelope[7]_3 ),
.F(n78_3) 
);
defparam n78_ins15166.INIT=16'hAA3C;
LUT4 n79_ins15167 (
.I0(\ff_wave[2]_3 ),
.I1(n79_7_605),
.I2(\w_wave_mul[0]_6_DOUT9_0 ),
.I3(\ff_envelope[7]_3 ),
.F(n79_3) 
);
defparam n79_ins15167.INIT=16'hAA3C;
LUT4 n80_ins15168 (
.I0(\ff_wave[1]_3 ),
.I1(\w_wave_mul[0]_6_DOUT8_0 ),
.I2(n80_7_606),
.I3(\ff_envelope[7]_3 ),
.F(n80_3) 
);
defparam n80_ins15168.INIT=16'hAA3C;
LUT4 n81_ins15169 (
.I0(\ff_wave[0]_3 ),
.I1(\w_wave_mul[0]_6_DOUT7_0 ),
.I2(n81_5_607),
.I3(\ff_envelope[7]_3 ),
.F(n81_3) 
);
defparam n81_ins15169.INIT=16'hAA3C;
LUT4 \w_channel_round[7]_ins15754  (
.I0(\w_channel_mul[0]_6_DOUT8_0 ),
.I1(\w_channel_mul[0]_6_DOUT7_0 ),
.I2(\w_channel_mul[0]_6_DOUT6_0 ),
.I3(\w_channel_round[4]_7 ),
.F(\w_channel_round[7]_5_599 ) 
);
defparam \w_channel_round[7]_ins15754 .INIT=16'h8000;
LUT2 n74_ins15758 (
.I0(\w_wave_mul[0]_6_DOUT13_0 ),
.I1(n75_5_601),
.F(n74_5_600) 
);
defparam n74_ins15758.INIT=4'h8;
LUT4 n75_ins15759 (
.I0(\w_wave_mul[0]_6_DOUT12_0 ),
.I1(\w_wave_mul[0]_6_DOUT11_0 ),
.I2(n80_7_606),
.I3(n75_7_608),
.F(n75_5_601) 
);
defparam n75_ins15759.INIT=16'h8000;
LUT3 n76_ins15760 (
.I0(\w_wave_mul[0]_6_DOUT11_0 ),
.I1(n80_7_606),
.I2(n75_7_608),
.F(n76_5_602) 
);
defparam n76_ins15760.INIT=8'h80;
LUT3 n78_ins15762 (
.I0(\w_wave_mul[0]_6_DOUT9_0 ),
.I1(\w_wave_mul[0]_6_DOUT8_0 ),
.I2(n80_7_606),
.F(n78_5_604) 
);
defparam n78_ins15762.INIT=8'h80;
LUT2 n81_ins15765 (
.I0(n81_7_609),
.I1(\w_wave_mul[0]_6_DOUT14_0 ),
.F(n81_5_607) 
);
defparam n81_ins15765.INIT=4'h4;
LUT4 \w_channel_round[0]_ins15963  (
.I0(\w_channel_mul[0]_7 ),
.I1(\w_channel_mul[0]_6_DOUT1_0 ),
.I2(\w_channel_mul[0]_6_DOUT2_0 ),
.I3(\w_channel_mul[0]_6_DOUT3_0 ),
.F(\w_channel_round[0]_7_610 ) 
);
defparam \w_channel_round[0]_ins15963 .INIT=16'h0001;
LUT3 n75_ins15964 (
.I0(\w_wave_mul[0]_6_DOUT10_0 ),
.I1(\w_wave_mul[0]_6_DOUT9_0 ),
.I2(\w_wave_mul[0]_6_DOUT8_0 ),
.F(n75_7_608) 
);
defparam n75_ins15964.INIT=8'h80;
LUT4 n81_ins15965 (
.I0(\w_wave_mul[0]_7 ),
.I1(\w_wave_mul[0]_6_DOUT1_0 ),
.I2(\w_wave_mul[0]_6_DOUT2_0 ),
.I3(n81_9_611),
.F(n81_7_609) 
);
defparam n81_ins15965.INIT=16'h0100;
LUT4 n81_ins16067 (
.I0(\w_wave_mul[0]_6_DOUT3_0 ),
.I1(\w_wave_mul[0]_6_DOUT4_0 ),
.I2(\w_wave_mul[0]_6_DOUT5_0 ),
.I3(\w_wave_mul[0]_6_DOUT6_0 ),
.F(n81_9_611) 
);
defparam n81_ins16067.INIT=16'h0001;
LUT3 \w_channel_round[0]_ins16164  (
.I0(\w_channel_mul[0]_6_DOUT4_0 ),
.I1(\w_channel_round[0]_7_610 ),
.I2(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[0]_9 ) 
);
defparam \w_channel_round[0]_ins16164 .INIT=8'h9A;
LUT3 n80_ins16165 (
.I0(\w_wave_mul[0]_6_DOUT7_0 ),
.I1(n81_7_609),
.I2(\w_wave_mul[0]_6_DOUT14_0 ),
.F(n80_7_606) 
);
defparam n80_ins16165.INIT=8'h20;
LUT4 n77_ins16208 (
.I0(n80_7_606),
.I1(\w_wave_mul[0]_6_DOUT10_0 ),
.I2(\w_wave_mul[0]_6_DOUT9_0 ),
.I3(\w_wave_mul[0]_6_DOUT8_0 ),
.F(n77_7_603) 
);
defparam n77_ins16208.INIT=16'h8000;
LUT4 \w_channel_round[1]_ins16225  (
.I0(\w_channel_mul[0]_6_DOUT5_0 ),
.I1(\w_channel_mul[0]_6_DOUT4_0 ),
.I2(\w_channel_round[0]_7_610 ),
.I3(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[1]_9 ) 
);
defparam \w_channel_round[1]_ins16225 .INIT=16'hA6AA;
LUT4 \w_channel_round[4]_ins16226  (
.I0(\w_channel_mul[0]_6_DOUT5_0 ),
.I1(\w_channel_mul[0]_6_DOUT4_0 ),
.I2(\w_channel_round[0]_7_610 ),
.I3(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[4]_7 ) 
);
defparam \w_channel_round[4]_ins16226 .INIT=16'h0800;
LUT4 n79_ins16227 (
.I0(\w_wave_mul[0]_6_DOUT8_0 ),
.I1(\w_wave_mul[0]_6_DOUT7_0 ),
.I2(n81_7_609),
.I3(\w_wave_mul[0]_6_DOUT14_0 ),
.F(n79_7_605) 
);
defparam n79_ins16227.INIT=16'h0800;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_ram00  (\ff_sram_d[0] ,\ff_sram_d[1] ,\ff_sram_d[2] ,\ff_sram_d[3] ,\ff_sram_d[4] ,\ff_sram_d[5] ,\ff_sram_d[6] ,\ff_sram_d[7] ,\w_sram_a0[0]_3 ,\w_sram_a0[1]_3 ,\w_sram_a0[2]_3 ,\w_sram_a0[3]_3 ,\w_sram_a0[4]_3 ,\w_sram_a0[5]_3 ,\w_sram_a0[6]_3 ,\w_sram_a0[7] ,\w_sram_a0[8] ,\w_sram_a0[9] ,w_sram_we0,clk_3,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7);
input \ff_sram_d[0] ;
input \ff_sram_d[1] ;
input \ff_sram_d[2] ;
input \ff_sram_d[3] ;
input \ff_sram_d[4] ;
input \ff_sram_d[5] ;
input \ff_sram_d[6] ;
input \ff_sram_d[7] ;
input \w_sram_a0[0]_3 ;
input \w_sram_a0[1]_3 ;
input \w_sram_a0[2]_3 ;
input \w_sram_a0[3]_3 ;
input \w_sram_a0[4]_3 ;
input \w_sram_a0[5]_3 ;
input \w_sram_a0[6]_3 ;
input \w_sram_a0[7] ;
input \w_sram_a0[8] ;
input \w_sram_a0[9] ;
input w_sram_we0;
input clk_3;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
wire ram_array_4_DO31;
wire ram_array_4_DO30;
wire ram_array_4_DO29;
wire ram_array_4_DO28;
wire ram_array_4_DO27;
wire ram_array_4_DO26;
wire ram_array_4_DO25;
wire ram_array_4_DO24;
wire ram_array_4_DO23;
wire ram_array_4_DO22;
wire ram_array_4_DO21;
wire ram_array_4_DO20;
wire ram_array_4_DO19;
wire ram_array_4_DO18;
wire ram_array_4_DO17;
wire ram_array_4_DO16;
wire ram_array_4_DO15;
wire ram_array_4_DO14;
wire ram_array_4_DO13;
wire ram_array_4_DO12;
wire ram_array_4_DO11;
wire ram_array_4_DO10;
wire ram_array_4_DO9;
wire ram_array_4_DO8;
wire ram_array_4_DO7;
wire ram_array_4_DO6;
wire ram_array_4_DO5;
wire ram_array_4_DO4;
wire ram_array_4_DO3;
wire ram_array_4_DO2;
wire ram_array_4_DO1;
wire ram_array;
wire VCC;
wire GND;
SP ram_array_ins13453 (
.DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\ff_sram_d[7] ,\ff_sram_d[6] ,\ff_sram_d[5] ,\ff_sram_d[4] ,\ff_sram_d[3] ,\ff_sram_d[2] ,\ff_sram_d[1] ,\ff_sram_d[0] }),
.BLKSEL({GND,GND,GND}),
.AD({GND,\w_sram_a0[9] ,\w_sram_a0[8] ,\w_sram_a0[7] ,\w_sram_a0[6]_3 ,\w_sram_a0[5]_3 ,\w_sram_a0[4]_3 ,\w_sram_a0[3]_3 ,\w_sram_a0[2]_3 ,\w_sram_a0[1]_3 ,\w_sram_a0[0]_3 ,GND,GND,GND}),
.WRE(w_sram_we0),
.CLK(clk_3),
.CE(VCC),
.OCE(GND),
.RESET(GND),
.DO({ram_array_4_DO31,ram_array_4_DO30,ram_array_4_DO29,ram_array_4_DO28,ram_array_4_DO27,ram_array_4_DO26,ram_array_4_DO25,ram_array_4_DO24,ram_array_4_DO23,ram_array_4_DO22,ram_array_4_DO21,ram_array_4_DO20,ram_array_4_DO19,ram_array_4_DO18,ram_array_4_DO17,ram_array_4_DO16,ram_array_4_DO15,ram_array_4_DO14,ram_array_4_DO13,ram_array_4_DO12,ram_array_4_DO11,ram_array_4_DO10,ram_array_4_DO9,ram_array_4_DO8,ram_array_4_DO7,ram_array_4_DO6,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array}) 
);
defparam ram_array_ins13453.BIT_WIDTH=8;
defparam ram_array_ins13453.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_array_ins13453.READ_MODE=1'b0;
defparam ram_array_ins13453.RESET_MODE="SYNC";
defparam ram_array_ins13453.WRITE_MODE=2'b00;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_ram10  (\ff_sram_d[0] ,\ff_sram_d[1] ,\ff_sram_d[2] ,\ff_sram_d[3] ,\ff_sram_d[4] ,\ff_sram_d[5] ,\ff_sram_d[6] ,\ff_sram_d[7] ,\w_sram_a1[0]_3 ,\w_sram_a1[1]_3 ,\w_sram_a1[2]_3 ,\w_sram_a1[3]_3 ,\w_sram_a1[4]_3 ,\w_sram_a1[5]_3 ,\w_sram_a1[6]_3 ,\w_sram_a0[7] ,\w_sram_a0[8] ,\w_sram_a0[9] ,w_sram_we1,clk_3,ram_array_5,ram_array_4_DO1_0,ram_array_4_DO2_0,ram_array_4_DO3_0,ram_array_4_DO4_0,ram_array_4_DO5_0,ram_array_4_DO6_0,ram_array_4_DO7_0);
input \ff_sram_d[0] ;
input \ff_sram_d[1] ;
input \ff_sram_d[2] ;
input \ff_sram_d[3] ;
input \ff_sram_d[4] ;
input \ff_sram_d[5] ;
input \ff_sram_d[6] ;
input \ff_sram_d[7] ;
input \w_sram_a1[0]_3 ;
input \w_sram_a1[1]_3 ;
input \w_sram_a1[2]_3 ;
input \w_sram_a1[3]_3 ;
input \w_sram_a1[4]_3 ;
input \w_sram_a1[5]_3 ;
input \w_sram_a1[6]_3 ;
input \w_sram_a0[7] ;
input \w_sram_a0[8] ;
input \w_sram_a0[9] ;
input w_sram_we1;
input clk_3;
output ram_array_5;
output ram_array_4_DO1_0;
output ram_array_4_DO2_0;
output ram_array_4_DO3_0;
output ram_array_4_DO4_0;
output ram_array_4_DO5_0;
output ram_array_4_DO6_0;
output ram_array_4_DO7_0;
wire ram_array_4_DO31_0;
wire ram_array_4_DO30_0;
wire ram_array_4_DO29_0;
wire ram_array_4_DO28_0;
wire ram_array_4_DO27_0;
wire ram_array_4_DO26_0;
wire ram_array_4_DO25_0;
wire ram_array_4_DO24_0;
wire ram_array_4_DO23_0;
wire ram_array_4_DO22_0;
wire ram_array_4_DO21_0;
wire ram_array_4_DO20_0;
wire ram_array_4_DO19_0;
wire ram_array_4_DO18_0;
wire ram_array_4_DO17_0;
wire ram_array_4_DO16_0;
wire ram_array_4_DO15_0;
wire ram_array_4_DO14_0;
wire ram_array_4_DO13_0;
wire ram_array_4_DO12_0;
wire ram_array_4_DO11_0;
wire ram_array_4_DO10_0;
wire ram_array_4_DO9_0;
wire ram_array_4_DO8_0;
wire ram_array_4_DO7_0;
wire ram_array_4_DO6_0;
wire ram_array_4_DO5_0;
wire ram_array_4_DO4_0;
wire ram_array_4_DO3_0;
wire ram_array_4_DO2_0;
wire ram_array_4_DO1_0;
wire ram_array_5;
wire VCC;
wire GND;
SP ram_array_ins13457 (
.DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\ff_sram_d[7] ,\ff_sram_d[6] ,\ff_sram_d[5] ,\ff_sram_d[4] ,\ff_sram_d[3] ,\ff_sram_d[2] ,\ff_sram_d[1] ,\ff_sram_d[0] }),
.BLKSEL({GND,GND,GND}),
.AD({GND,\w_sram_a0[9] ,\w_sram_a0[8] ,\w_sram_a0[7] ,\w_sram_a1[6]_3 ,\w_sram_a1[5]_3 ,\w_sram_a1[4]_3 ,\w_sram_a1[3]_3 ,\w_sram_a1[2]_3 ,\w_sram_a1[1]_3 ,\w_sram_a1[0]_3 ,GND,GND,GND}),
.WRE(w_sram_we1),
.CLK(clk_3),
.CE(VCC),
.OCE(GND),
.RESET(GND),
.DO({ram_array_4_DO31_0,ram_array_4_DO30_0,ram_array_4_DO29_0,ram_array_4_DO28_0,ram_array_4_DO27_0,ram_array_4_DO26_0,ram_array_4_DO25_0,ram_array_4_DO24_0,ram_array_4_DO23_0,ram_array_4_DO22_0,ram_array_4_DO21_0,ram_array_4_DO20_0,ram_array_4_DO19_0,ram_array_4_DO18_0,ram_array_4_DO17_0,ram_array_4_DO16_0,ram_array_4_DO15_0,ram_array_4_DO14_0,ram_array_4_DO13_0,ram_array_4_DO12_0,ram_array_4_DO11_0,ram_array_4_DO10_0,ram_array_4_DO9_0,ram_array_4_DO8_0,ram_array_4_DO7_0,ram_array_4_DO6_0,ram_array_4_DO5_0,ram_array_4_DO4_0,ram_array_4_DO3_0,ram_array_4_DO2_0,ram_array_4_DO1_0,ram_array_5}) 
);
defparam ram_array_ins13457.BIT_WIDTH=8;
defparam ram_array_ins13457.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_array_ins13457.READ_MODE=1'b0;
defparam ram_array_ins13457.RESET_MODE="SYNC";
defparam ram_array_ins13457.WRITE_MODE=2'b00;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_volume_selector0  (\ff_active[1] ,\reg_volume_a0[3] ,\reg_volume_b0[3] ,\ff_active[0] ,\reg_volume_c0[3] ,\reg_volume_d0[3] ,\reg_volume_e0[3] ,\ff_active[2] ,\reg_volume_a0[2] ,\reg_volume_b0[2] ,\reg_volume_c0[2] ,\reg_volume_d0[2] ,\reg_volume_e0[2] ,\reg_volume_a0[1] ,\reg_volume_b0[1] ,\reg_volume_c0[1] ,\reg_volume_d0[1] ,\reg_volume_e0[1] ,\reg_volume_a0[0] ,\reg_volume_b0[0] ,\reg_volume_c0[0] ,\reg_volume_d0[0] ,\reg_volume_e0[0] ,o_9,o_11,o_13,o_15);
input \ff_active[1] ;
input \reg_volume_a0[3] ;
input \reg_volume_b0[3] ;
input \ff_active[0] ;
input \reg_volume_c0[3] ;
input \reg_volume_d0[3] ;
input \reg_volume_e0[3] ;
input \ff_active[2] ;
input \reg_volume_a0[2] ;
input \reg_volume_b0[2] ;
input \reg_volume_c0[2] ;
input \reg_volume_d0[2] ;
input \reg_volume_e0[2] ;
input \reg_volume_a0[1] ;
input \reg_volume_b0[1] ;
input \reg_volume_c0[1] ;
input \reg_volume_d0[1] ;
input \reg_volume_e0[1] ;
input \reg_volume_a0[0] ;
input \reg_volume_b0[0] ;
input \reg_volume_c0[0] ;
input \reg_volume_d0[0] ;
input \reg_volume_e0[0] ;
output o_9;
output o_11;
output o_13;
output o_15;
wire n3_11_614;
wire n3_13_617;
wire n3_15;
wire n3_17_620;
wire n1_9_612;
wire n2_9_613;
wire o_9;
wire n1_11_615;
wire n2_11_616;
wire o_11;
wire n1_13;
wire n2_13;
wire o_13;
wire n1_15_618;
wire n2_15_619;
wire o_15;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14522 (
.I0(n1_9_612),
.I1(n2_9_613),
.S0(\ff_active[1] ),
.O(n3_11_614) 
);
MUX2_LUT5 n3_ins14523 (
.I0(n1_11_615),
.I1(n2_11_616),
.S0(\ff_active[1] ),
.O(n3_13_617) 
);
MUX2_LUT5 n3_ins14524 (
.I0(n1_13),
.I1(n2_13),
.S0(\ff_active[1] ),
.O(n3_15) 
);
MUX2_LUT5 n3_ins14525 (
.I0(n1_15_618),
.I1(n2_15_619),
.S0(\ff_active[1] ),
.O(n3_17_620) 
);
LUT3 n1_ins15106 (
.I0(\reg_volume_a0[3] ),
.I1(\reg_volume_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_9_612) 
);
defparam n1_ins15106.INIT=8'hCA;
LUT3 n2_ins15107 (
.I0(\reg_volume_c0[3] ),
.I1(\reg_volume_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_9_613) 
);
defparam n2_ins15107.INIT=8'hCA;
LUT4 o_ins15108 (
.I0(\ff_active[1] ),
.I1(\reg_volume_e0[3] ),
.I2(n3_11_614),
.I3(\ff_active[2] ),
.F(o_9) 
);
defparam o_ins15108.INIT=16'h44F0;
LUT3 n1_ins15109 (
.I0(\reg_volume_a0[2] ),
.I1(\reg_volume_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_11_615) 
);
defparam n1_ins15109.INIT=8'hCA;
LUT3 n2_ins15110 (
.I0(\reg_volume_c0[2] ),
.I1(\reg_volume_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_11_616) 
);
defparam n2_ins15110.INIT=8'hCA;
LUT4 o_ins15111 (
.I0(\ff_active[1] ),
.I1(\reg_volume_e0[2] ),
.I2(n3_13_617),
.I3(\ff_active[2] ),
.F(o_11) 
);
defparam o_ins15111.INIT=16'h44F0;
LUT3 n1_ins15112 (
.I0(\reg_volume_a0[1] ),
.I1(\reg_volume_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_13) 
);
defparam n1_ins15112.INIT=8'hCA;
LUT3 n2_ins15113 (
.I0(\reg_volume_c0[1] ),
.I1(\reg_volume_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_13) 
);
defparam n2_ins15113.INIT=8'hCA;
LUT4 o_ins15114 (
.I0(\ff_active[1] ),
.I1(\reg_volume_e0[1] ),
.I2(n3_15),
.I3(\ff_active[2] ),
.F(o_13) 
);
defparam o_ins15114.INIT=16'h44F0;
LUT3 n1_ins15115 (
.I0(\reg_volume_a0[0] ),
.I1(\reg_volume_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_15_618) 
);
defparam n1_ins15115.INIT=8'hCA;
LUT3 n2_ins15116 (
.I0(\reg_volume_c0[0] ),
.I1(\reg_volume_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_15_619) 
);
defparam n2_ins15116.INIT=8'hCA;
LUT4 o_ins15117 (
.I0(\ff_active[1] ),
.I1(\reg_volume_e0[0] ),
.I2(n3_17_620),
.I3(\ff_active[2] ),
.F(o_15) 
);
defparam o_ins15117.INIT=16'h44F0;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_volume_selector1  (\ff_active[1] ,\ff_reg_volume_a1[3] ,\ff_reg_volume_b1[3] ,\ff_active[0] ,\ff_reg_volume_c1[3] ,\ff_reg_volume_d1[3] ,\ff_reg_volume_e1[3] ,\ff_active[2] ,\ff_reg_volume_a1[2] ,\ff_reg_volume_b1[2] ,\ff_reg_volume_c1[2] ,\ff_reg_volume_d1[2] ,\ff_reg_volume_e1[2] ,\ff_reg_volume_a1[1] ,\ff_reg_volume_b1[1] ,\ff_reg_volume_c1[1] ,\ff_reg_volume_d1[1] ,\ff_reg_volume_e1[1] ,\ff_reg_volume_a1[0] ,\ff_reg_volume_b1[0] ,\ff_reg_volume_c1[0] ,\ff_reg_volume_d1[0] ,\ff_reg_volume_e1[0] ,o_9_598,o_11_597,o_13_596,o_15_595);
input \ff_active[1] ;
input \ff_reg_volume_a1[3] ;
input \ff_reg_volume_b1[3] ;
input \ff_active[0] ;
input \ff_reg_volume_c1[3] ;
input \ff_reg_volume_d1[3] ;
input \ff_reg_volume_e1[3] ;
input \ff_active[2] ;
input \ff_reg_volume_a1[2] ;
input \ff_reg_volume_b1[2] ;
input \ff_reg_volume_c1[2] ;
input \ff_reg_volume_d1[2] ;
input \ff_reg_volume_e1[2] ;
input \ff_reg_volume_a1[1] ;
input \ff_reg_volume_b1[1] ;
input \ff_reg_volume_c1[1] ;
input \ff_reg_volume_d1[1] ;
input \ff_reg_volume_e1[1] ;
input \ff_reg_volume_a1[0] ;
input \ff_reg_volume_b1[0] ;
input \ff_reg_volume_c1[0] ;
input \ff_reg_volume_d1[0] ;
input \ff_reg_volume_e1[0] ;
output o_9_598;
output o_11_597;
output o_13_596;
output o_15_595;
wire n3_11_623;
wire n3_13_626;
wire n3_15_629;
wire n3_17_632;
wire n1_9_621;
wire n2_9_622;
wire o_9_598;
wire n1_11_624;
wire n2_11_625;
wire o_11_597;
wire n1_13_627;
wire n2_13_628;
wire o_13_596;
wire n1_15_630;
wire n2_15_631;
wire o_15_595;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14526 (
.I0(n1_9_621),
.I1(n2_9_622),
.S0(\ff_active[1] ),
.O(n3_11_623) 
);
MUX2_LUT5 n3_ins14527 (
.I0(n1_11_624),
.I1(n2_11_625),
.S0(\ff_active[1] ),
.O(n3_13_626) 
);
MUX2_LUT5 n3_ins14528 (
.I0(n1_13_627),
.I1(n2_13_628),
.S0(\ff_active[1] ),
.O(n3_15_629) 
);
MUX2_LUT5 n3_ins14529 (
.I0(n1_15_630),
.I1(n2_15_631),
.S0(\ff_active[1] ),
.O(n3_17_632) 
);
LUT3 n1_ins15118 (
.I0(\ff_reg_volume_a1[3] ),
.I1(\ff_reg_volume_b1[3] ),
.I2(\ff_active[0] ),
.F(n1_9_621) 
);
defparam n1_ins15118.INIT=8'hCA;
LUT3 n2_ins15119 (
.I0(\ff_reg_volume_c1[3] ),
.I1(\ff_reg_volume_d1[3] ),
.I2(\ff_active[0] ),
.F(n2_9_622) 
);
defparam n2_ins15119.INIT=8'hCA;
LUT4 o_ins15120 (
.I0(\ff_active[1] ),
.I1(\ff_reg_volume_e1[3] ),
.I2(n3_11_623),
.I3(\ff_active[2] ),
.F(o_9_598) 
);
defparam o_ins15120.INIT=16'h44F0;
LUT3 n1_ins15121 (
.I0(\ff_reg_volume_a1[2] ),
.I1(\ff_reg_volume_b1[2] ),
.I2(\ff_active[0] ),
.F(n1_11_624) 
);
defparam n1_ins15121.INIT=8'hCA;
LUT3 n2_ins15122 (
.I0(\ff_reg_volume_c1[2] ),
.I1(\ff_reg_volume_d1[2] ),
.I2(\ff_active[0] ),
.F(n2_11_625) 
);
defparam n2_ins15122.INIT=8'hCA;
LUT4 o_ins15123 (
.I0(\ff_active[1] ),
.I1(\ff_reg_volume_e1[2] ),
.I2(n3_13_626),
.I3(\ff_active[2] ),
.F(o_11_597) 
);
defparam o_ins15123.INIT=16'h44F0;
LUT3 n1_ins15124 (
.I0(\ff_reg_volume_a1[1] ),
.I1(\ff_reg_volume_b1[1] ),
.I2(\ff_active[0] ),
.F(n1_13_627) 
);
defparam n1_ins15124.INIT=8'hCA;
LUT3 n2_ins15125 (
.I0(\ff_reg_volume_c1[1] ),
.I1(\ff_reg_volume_d1[1] ),
.I2(\ff_active[0] ),
.F(n2_13_628) 
);
defparam n2_ins15125.INIT=8'hCA;
LUT4 o_ins15126 (
.I0(\ff_active[1] ),
.I1(\ff_reg_volume_e1[1] ),
.I2(n3_15_629),
.I3(\ff_active[2] ),
.F(o_13_596) 
);
defparam o_ins15126.INIT=16'h44F0;
LUT3 n1_ins15127 (
.I0(\ff_reg_volume_a1[0] ),
.I1(\ff_reg_volume_b1[0] ),
.I2(\ff_active[0] ),
.F(n1_15_630) 
);
defparam n1_ins15127.INIT=8'hCA;
LUT3 n2_ins15128 (
.I0(\ff_reg_volume_c1[0] ),
.I1(\ff_reg_volume_d1[0] ),
.I2(\ff_active[0] ),
.F(n2_15_631) 
);
defparam n2_ins15128.INIT=8'hCA;
LUT4 o_ins15129 (
.I0(\ff_active[1] ),
.I1(\ff_reg_volume_e1[0] ),
.I2(n3_17_632),
.I3(\ff_active[2] ),
.F(o_15_595) 
);
defparam o_ins15129.INIT=16'h44F0;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_enable_selector0  (\ff_active[1] ,\reg_enable_a0[1] ,\reg_enable_b0[1] ,\ff_active[0] ,\reg_enable_c0[1] ,\reg_enable_d0[1] ,\reg_enable_a0[0] ,\reg_enable_b0[0] ,\reg_enable_c0[0] ,\reg_enable_d0[0] ,n3_7_633,n3_9_634);
input \ff_active[1] ;
input \reg_enable_a0[1] ;
input \reg_enable_b0[1] ;
input \ff_active[0] ;
input \reg_enable_c0[1] ;
input \reg_enable_d0[1] ;
input \reg_enable_a0[0] ;
input \reg_enable_b0[0] ;
input \reg_enable_c0[0] ;
input \reg_enable_d0[0] ;
output n3_7_633;
output n3_9_634;
wire n3_7_633;
wire n3_9_634;
wire n1_5_635;
wire n2_5_636;
wire n1_7_637;
wire n2_7_638;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14530 (
.I0(n1_5_635),
.I1(n2_5_636),
.S0(\ff_active[1] ),
.O(n3_7_633) 
);
MUX2_LUT5 n3_ins14531 (
.I0(n1_7_637),
.I1(n2_7_638),
.S0(\ff_active[1] ),
.O(n3_9_634) 
);
LUT3 n1_ins15130 (
.I0(\reg_enable_a0[1] ),
.I1(\reg_enable_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_5_635) 
);
defparam n1_ins15130.INIT=8'hCA;
LUT3 n2_ins15131 (
.I0(\reg_enable_c0[1] ),
.I1(\reg_enable_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_5_636) 
);
defparam n2_ins15131.INIT=8'hCA;
LUT3 n1_ins15132 (
.I0(\reg_enable_a0[0] ),
.I1(\reg_enable_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_7_637) 
);
defparam n1_ins15132.INIT=8'hCA;
LUT3 n2_ins15133 (
.I0(\reg_enable_c0[0] ),
.I1(\reg_enable_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_7_638) 
);
defparam n2_ins15133.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_enable_selector1  (\ff_active[1] ,\ff_reg_enable_a1[1] ,\ff_reg_enable_b1[1] ,\ff_active[0] ,\ff_reg_enable_c1[1] ,\ff_reg_enable_d1[1] ,\ff_reg_enable_a1[0] ,\ff_reg_enable_b1[0] ,\ff_reg_enable_c1[0] ,\ff_reg_enable_d1[0] ,n3_7_639,n3_9_640);
input \ff_active[1] ;
input \ff_reg_enable_a1[1] ;
input \ff_reg_enable_b1[1] ;
input \ff_active[0] ;
input \ff_reg_enable_c1[1] ;
input \ff_reg_enable_d1[1] ;
input \ff_reg_enable_a1[0] ;
input \ff_reg_enable_b1[0] ;
input \ff_reg_enable_c1[0] ;
input \ff_reg_enable_d1[0] ;
output n3_7_639;
output n3_9_640;
wire n3_7_639;
wire n3_9_640;
wire n1_5_641;
wire n2_5_642;
wire n1_7_643;
wire n2_7_644;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins14532 (
.I0(n1_5_641),
.I1(n2_5_642),
.S0(\ff_active[1] ),
.O(n3_7_639) 
);
MUX2_LUT5 n3_ins14533 (
.I0(n1_7_643),
.I1(n2_7_644),
.S0(\ff_active[1] ),
.O(n3_9_640) 
);
LUT3 n1_ins15134 (
.I0(\ff_reg_enable_a1[1] ),
.I1(\ff_reg_enable_b1[1] ),
.I2(\ff_active[0] ),
.F(n1_5_641) 
);
defparam n1_ins15134.INIT=8'hCA;
LUT3 n2_ins15135 (
.I0(\ff_reg_enable_c1[1] ),
.I1(\ff_reg_enable_d1[1] ),
.I2(\ff_active[0] ),
.F(n2_5_642) 
);
defparam n2_ins15135.INIT=8'hCA;
LUT3 n1_ins15136 (
.I0(\ff_reg_enable_a1[0] ),
.I1(\ff_reg_enable_b1[0] ),
.I2(\ff_active[0] ),
.F(n1_7_643) 
);
defparam n1_ins15136.INIT=8'hCA;
LUT3 n2_ins15137 (
.I0(\ff_reg_enable_c1[0] ),
.I1(\ff_reg_enable_d1[0] ),
.I2(\ff_active[0] ),
.F(n2_7_644) 
);
defparam n2_ins15137.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer  (\sram_id[3] ,clk_3,n84,\sram_id[2] ,\sram_id[1] ,\sram_id[0] ,\sram_a[6] ,\sram_a[5] ,\sram_a[4] ,\sram_a[3] ,\sram_a[2] ,\sram_a[1] ,\sram_a[0] ,\sram_d[7] ,\sram_d[6] ,\sram_d[5] ,\sram_d[4] ,\sram_d[3] ,\sram_d[2] ,\sram_d[1] ,\sram_d[0] ,sram_we,sram_oe,\reg_wave_length_e0[1] ,\ff_reg_enable_e1[0] ,\ff_reg_enable_e1[1] ,\reg_enable_e0[0] ,\reg_enable_e0[1] ,\reg_wave_length_e0[0] ,\ff_reg_wave_length_e1[1] ,ff_reg_clone_wave_e1,\ff_reg_wave_length_e1[0] ,\reg_rr_e0[1] ,\reg_rr_e0[3] ,\reg_ar_e0[5] ,\reg_ar_e0[4] ,\reg_ar_e0[2] ,\reg_ar_e0[0] ,\reg_rr_e0[0] ,\reg_sl_e0[3] ,\reg_sl_e0[6] ,\reg_sl_e0[1] ,\reg_sl_e0[5] ,\reg_sl_e0[0] ,\reg_rr_e0[5] ,\reg_rr_e0[7] ,\reg_rr_e0[4] ,\reg_sr_e0[1] ,\reg_dr_e0[1] ,\reg_ar_e0[1] ,\reg_ar_b0[1] ,\reg_sr_e0[3] ,\reg_dr_e0[3] ,\reg_ar_e0[3] ,\reg_ar_b0[3] ,\reg_rr_e0[2] ,\reg_rr_e0[6] ,\reg_ar_a0[7] ,\reg_ar_c0[7] ,\reg_ar_b0[7] ,\reg_ar_e0[7] ,\reg_ar_a0[6] ,\reg_ar_c0[6] ,\reg_ar_b0[6] ,\reg_ar_e0[6] ,\reg_ar_a0[5] ,\reg_ar_b0[5] ,\reg_ar_c0[5] ,\reg_ar_a0[4] ,\reg_ar_b0[4] ,\reg_ar_c0[4] ,\reg_ar_a0[2] ,\reg_ar_b0[2] ,\reg_ar_c0[2] ,\reg_ar_a0[0] ,\reg_ar_b0[0] ,\reg_ar_c0[0] ,\reg_sr_e0[0] ,\reg_dr_e0[0] ,\reg_sl_e0[4] ,\reg_sr_e0[5] ,\reg_dr_e0[5] ,\reg_sr_e0[7] ,\reg_dr_e0[7] ,\reg_sr_e0[4] ,\reg_dr_e0[4] ,\reg_sr_e0[2] ,\reg_dr_e0[2] ,\reg_sr_e0[6] ,\reg_dr_e0[6] ,\reg_ar_a0[1] ,\reg_ar_c0[1] ,\reg_ar_a0[3] ,\reg_ar_c0[3] ,\reg_sl_e0[2] ,\reg_dr_a0[7] ,\reg_dr_b0[7] ,\reg_dr_c0[7] ,\reg_dr_d0[7] ,\reg_dr_a0[6] ,\reg_dr_b0[6] ,\reg_dr_c0[6] ,\reg_dr_d0[6] ,\reg_dr_a0[5] ,\reg_dr_b0[5] ,\reg_dr_c0[5] ,\reg_dr_d0[5] ,\reg_dr_a0[4] ,\reg_dr_b0[4] ,\reg_dr_c0[4] ,\reg_dr_d0[4] ,\reg_dr_a0[3] ,\reg_dr_b0[3] ,\reg_dr_c0[3] ,\reg_dr_d0[3] ,\reg_dr_a0[2] ,\reg_dr_b0[2] ,\reg_dr_c0[2] ,\reg_dr_d0[2] ,\reg_dr_a0[1] ,\reg_dr_b0[1] ,\reg_dr_c0[1] ,\reg_dr_d0[1] ,\reg_dr_a0[0] ,\reg_dr_b0[0] ,\reg_dr_c0[0] ,\reg_dr_d0[0] ,\reg_sr_a0[7] ,\reg_sr_b0[7] ,\reg_sr_c0[7] ,\reg_sr_d0[7] ,\reg_sr_a0[6] ,\reg_sr_b0[6] ,\reg_sr_c0[6] ,\reg_sr_d0[6] ,\reg_sr_a0[5] ,\reg_sr_b0[5] ,\reg_sr_c0[5] ,\reg_sr_d0[5] ,\reg_sr_a0[4] ,\reg_sr_b0[4] ,\reg_sr_c0[4] ,\reg_sr_d0[4] ,\reg_sr_a0[3] ,\reg_sr_b0[3] ,\reg_sr_c0[3] ,\reg_sr_d0[3] ,\reg_sr_a0[2] ,\reg_sr_b0[2] ,\reg_sr_c0[2] ,\reg_sr_d0[2] ,\reg_sr_a0[1] ,\reg_sr_b0[1] ,\reg_sr_c0[1] ,\reg_sr_d0[1] ,\reg_sr_a0[0] ,\reg_sr_b0[0] ,\reg_sr_c0[0] ,\reg_sr_d0[0] ,\reg_rr_a0[7] ,\reg_rr_b0[7] ,\reg_rr_c0[7] ,\reg_rr_d0[7] ,\reg_rr_a0[6] ,\reg_rr_b0[6] ,\reg_rr_c0[6] ,\reg_rr_d0[6] ,\reg_rr_a0[5] ,\reg_rr_b0[5] ,\reg_rr_c0[5] ,\reg_rr_d0[5] ,\reg_rr_a0[4] ,\reg_rr_b0[4] ,\reg_rr_c0[4] ,\reg_rr_d0[4] ,\reg_rr_a0[3] ,\reg_rr_b0[3] ,\reg_rr_c0[3] ,\reg_rr_d0[3] ,\reg_rr_a0[2] ,\reg_rr_b0[2] ,\reg_rr_c0[2] ,\reg_rr_d0[2] ,\reg_rr_a0[1] ,\reg_rr_b0[1] ,\reg_rr_c0[1] ,\reg_rr_d0[1] ,\reg_rr_a0[0] ,\reg_rr_b0[0] ,\reg_rr_c0[0] ,\reg_rr_d0[0] ,\reg_sl_a0[6] ,\reg_sl_b0[6] ,\reg_sl_c0[6] ,\reg_sl_d0[6] ,\reg_sl_a0[5] ,\reg_sl_b0[5] ,\reg_sl_c0[5] ,\reg_sl_d0[5] ,\reg_sl_a0[4] ,\reg_sl_b0[4] ,\reg_sl_c0[4] ,\reg_sl_d0[4] ,\reg_sl_a0[3] ,\reg_sl_b0[3] ,\reg_sl_c0[3] ,\reg_sl_d0[3] ,\reg_sl_a0[2] ,\reg_sl_b0[2] ,\reg_sl_c0[2] ,\reg_sl_d0[2] ,\reg_sl_a0[1] ,\reg_sl_b0[1] ,\reg_sl_c0[1] ,\reg_sl_d0[1] ,\reg_sl_a0[0] ,\reg_sl_b0[0] ,\reg_sl_c0[0] ,\reg_sl_d0[0] ,\ff_reg_dr_e1[7] ,ff_reg_clone_adsr_e1,\ff_reg_rr_e1[7] ,\ff_reg_sr_e1[7] ,\ff_reg_ar_e1[7] ,\ff_reg_sr_e1[6] ,\ff_reg_rr_e1[6] ,\ff_reg_dr_e1[6] ,\ff_reg_ar_e1[6] ,\ff_reg_dr_e1[5] ,\ff_reg_rr_e1[5] ,\ff_reg_sr_e1[5] ,\ff_reg_ar_e1[5] ,\ff_reg_dr_e1[4] ,\ff_reg_rr_e1[4] ,\ff_reg_sr_e1[4] ,\ff_reg_ar_e1[4] ,\ff_reg_sr_e1[3] ,\ff_reg_rr_e1[3] ,\ff_reg_dr_e1[3] ,\ff_reg_ar_e1[3] ,\ff_reg_sr_e1[2] ,\ff_reg_rr_e1[2] ,\ff_reg_dr_e1[2] ,\ff_reg_ar_e1[2] ,\ff_reg_dr_e1[1] ,\ff_reg_rr_e1[1] ,\ff_reg_sr_e1[1] ,\ff_reg_ar_e1[1] ,\ff_reg_sr_e1[0] ,\ff_reg_rr_e1[0] ,\ff_reg_dr_e1[0] ,\ff_reg_ar_e1[0] ,\ff_reg_sl_e1[5] ,\ff_reg_sl_e1[1] ,\ff_reg_sl_e1[2] ,\ff_reg_sl_e1[4] ,\ff_reg_sl_e1[3] ,\ff_reg_sl_e1[6] ,\ff_reg_sl_e1[0] ,\reg_ar_a1[7] ,\reg_ar_b1[7] ,\reg_ar_c1[7] ,\reg_ar_d1[7] ,\reg_ar_a1[6] ,\reg_ar_b1[6] ,\reg_ar_c1[6] ,\reg_ar_d1[6] ,\reg_ar_a1[5] ,\reg_ar_b1[5] ,\reg_ar_c1[5] ,\reg_ar_d1[5] ,\reg_ar_a1[4] ,\reg_ar_b1[4] ,\reg_ar_c1[4] ,\reg_ar_d1[4] ,\reg_ar_a1[3] ,\reg_ar_b1[3] ,\reg_ar_c1[3] ,\reg_ar_d1[3] ,\reg_ar_a1[2] ,\reg_ar_b1[2] ,\reg_ar_c1[2] ,\reg_ar_d1[2] ,\reg_ar_a1[1] ,\reg_ar_b1[1] ,\reg_ar_c1[1] ,\reg_ar_d1[1] ,\reg_ar_a1[0] ,\reg_ar_b1[0] ,\reg_ar_c1[0] ,\reg_ar_d1[0] ,\reg_dr_a1[7] ,\reg_dr_b1[7] ,\reg_dr_c1[7] ,\reg_dr_d1[7] ,\reg_dr_a1[6] ,\reg_dr_b1[6] ,\reg_dr_c1[6] ,\reg_dr_d1[6] ,\reg_dr_a1[5] ,\reg_dr_b1[5] ,\reg_dr_c1[5] ,\reg_dr_d1[5] ,\reg_dr_a1[4] ,\reg_dr_b1[4] ,\reg_dr_c1[4] ,\reg_dr_d1[4] ,\reg_dr_a1[3] ,\reg_dr_b1[3] ,\reg_dr_c1[3] ,\reg_dr_d1[3] ,\reg_dr_a1[2] ,\reg_dr_b1[2] ,\reg_dr_c1[2] ,\reg_dr_d1[2] ,\reg_dr_a1[1] ,\reg_dr_b1[1] ,\reg_dr_c1[1] ,\reg_dr_d1[1] ,\reg_dr_a1[0] ,\reg_dr_b1[0] ,\reg_dr_c1[0] ,\reg_dr_d1[0] ,\reg_sr_a1[7] ,\reg_sr_b1[7] ,\reg_sr_c1[7] ,\reg_sr_d1[7] ,\reg_sr_a1[6] ,\reg_sr_b1[6] ,\reg_sr_c1[6] ,\reg_sr_d1[6] ,\reg_sr_a1[5] ,\reg_sr_b1[5] ,\reg_sr_c1[5] ,\reg_sr_d1[5] ,\reg_sr_a1[4] ,\reg_sr_b1[4] ,\reg_sr_c1[4] ,\reg_sr_d1[4] ,\reg_sr_a1[3] ,\reg_sr_b1[3] ,\reg_sr_c1[3] ,\reg_sr_d1[3] ,\reg_sr_a1[2] ,\reg_sr_b1[2] ,\reg_sr_c1[2] ,\reg_sr_d1[2] ,\reg_sr_a1[1] ,\reg_sr_b1[1] ,\reg_sr_c1[1] ,\reg_sr_d1[1] ,\reg_sr_a1[0] ,\reg_sr_b1[0] ,\reg_sr_c1[0] ,\reg_sr_d1[0] ,\reg_rr_a1[7] ,\reg_rr_b1[7] ,\reg_rr_c1[7] ,\reg_rr_d1[7] ,\reg_rr_a1[6] ,\reg_rr_b1[6] ,\reg_rr_c1[6] ,\reg_rr_d1[6] ,\reg_rr_a1[5] ,\reg_rr_b1[5] ,\reg_rr_c1[5] ,\reg_rr_d1[5] ,\reg_rr_a1[4] ,\reg_rr_b1[4] ,\reg_rr_c1[4] ,\reg_rr_d1[4] ,\reg_rr_a1[3] ,\reg_rr_b1[3] ,\reg_rr_c1[3] ,\reg_rr_d1[3] ,\reg_rr_a1[2] ,\reg_rr_b1[2] ,\reg_rr_c1[2] ,\reg_rr_d1[2] ,\reg_rr_a1[1] ,\reg_rr_b1[1] ,\reg_rr_c1[1] ,\reg_rr_d1[1] ,\reg_rr_a1[0] ,\reg_rr_b1[0] ,\reg_rr_c1[0] ,\reg_rr_d1[0] ,\reg_sl_a1[6] ,\reg_sl_b1[6] ,\reg_sl_c1[6] ,\reg_sl_d1[6] ,\reg_sl_a1[5] ,\reg_sl_b1[5] ,\reg_sl_c1[5] ,\reg_sl_d1[5] ,\reg_sl_a1[4] ,\reg_sl_b1[4] ,\reg_sl_c1[4] ,\reg_sl_d1[4] ,\reg_sl_a1[3] ,\reg_sl_b1[3] ,\reg_sl_c1[3] ,\reg_sl_d1[3] ,\reg_sl_a1[2] ,\reg_sl_b1[2] ,\reg_sl_c1[2] ,\reg_sl_d1[2] ,\reg_sl_a1[1] ,\reg_sl_b1[1] ,\reg_sl_c1[1] ,\reg_sl_d1[1] ,\reg_sl_a1[0] ,\reg_sl_b1[0] ,\reg_sl_c1[0] ,\reg_sl_d1[0] ,\reg_wave_length_a0[1] ,\reg_wave_length_b0[1] ,\reg_wave_length_c0[1] ,\reg_wave_length_d0[1] ,\reg_wave_length_a0[0] ,\reg_wave_length_b0[0] ,\reg_wave_length_c0[0] ,\reg_wave_length_d0[0] ,\reg_frequency_count_a0[11] ,\reg_frequency_count_b0[11] ,\reg_frequency_count_c0[11] ,\reg_frequency_count_d0[11] ,\reg_frequency_count_a0[10] ,\reg_frequency_count_b0[10] ,\reg_frequency_count_c0[10] ,\reg_frequency_count_d0[10] ,\reg_frequency_count_a0[9] ,\reg_frequency_count_b0[9] ,\reg_frequency_count_c0[9] ,\reg_frequency_count_d0[9] ,\reg_frequency_count_a0[8] ,\reg_frequency_count_b0[8] ,\reg_frequency_count_c0[8] ,\reg_frequency_count_d0[8] ,\reg_frequency_count_a0[7] ,\reg_frequency_count_b0[7] ,\reg_frequency_count_c0[7] ,\reg_frequency_count_d0[7] ,\reg_frequency_count_a0[6] ,\reg_frequency_count_b0[6] ,\reg_frequency_count_c0[6] ,\reg_frequency_count_d0[6] ,\reg_frequency_count_a0[5] ,\reg_frequency_count_b0[5] ,\reg_frequency_count_c0[5] ,\reg_frequency_count_d0[5] ,\reg_frequency_count_a0[4] ,\reg_frequency_count_b0[4] ,\reg_frequency_count_c0[4] ,\reg_frequency_count_d0[4] ,\reg_frequency_count_a0[3] ,\reg_frequency_count_b0[3] ,\reg_frequency_count_c0[3] ,\reg_frequency_count_d0[3] ,\reg_frequency_count_a0[2] ,\reg_frequency_count_b0[2] ,\reg_frequency_count_c0[2] ,\reg_frequency_count_d0[2] ,\reg_frequency_count_a0[1] ,\reg_frequency_count_b0[1] ,\reg_frequency_count_c0[1] ,\reg_frequency_count_d0[1] ,\reg_frequency_count_a0[0] ,\reg_frequency_count_b0[0] ,\reg_frequency_count_c0[0] ,\reg_frequency_count_d0[0] ,\reg_frequency_count_e0[11] ,\reg_frequency_count_e0[10] ,\reg_frequency_count_e0[9] ,\reg_frequency_count_e0[7] ,\reg_frequency_count_e0[6] ,\reg_frequency_count_e0[5] ,\reg_frequency_count_e0[4] ,\reg_frequency_count_e0[3] ,\reg_frequency_count_e0[2] ,\reg_frequency_count_e0[1] ,\reg_frequency_count_e0[0] ,\reg_frequency_count_e0[8] ,\reg_wave_length_a1[1] ,\reg_wave_length_b1[1] ,\reg_wave_length_c1[1] ,\reg_wave_length_d1[1] ,\reg_wave_length_a1[0] ,\reg_wave_length_b1[0] ,\reg_wave_length_c1[0] ,\reg_wave_length_d1[0] ,\reg_frequency_count_a1[11] ,\reg_frequency_count_b1[11] ,\reg_frequency_count_c1[11] ,\reg_frequency_count_d1[11] ,\reg_frequency_count_a1[10] ,\reg_frequency_count_b1[10] ,\reg_frequency_count_c1[10] ,\reg_frequency_count_d1[10] ,\reg_frequency_count_a1[9] ,\reg_frequency_count_b1[9] ,\reg_frequency_count_c1[9] ,\reg_frequency_count_d1[9] ,\reg_frequency_count_a1[8] ,\reg_frequency_count_b1[8] ,\reg_frequency_count_c1[8] ,\reg_frequency_count_d1[8] ,\reg_frequency_count_a1[7] ,\reg_frequency_count_b1[7] ,\reg_frequency_count_c1[7] ,\reg_frequency_count_d1[7] ,\reg_frequency_count_a1[6] ,\reg_frequency_count_b1[6] ,\reg_frequency_count_c1[6] ,\reg_frequency_count_d1[6] ,\reg_frequency_count_a1[5] ,\reg_frequency_count_b1[5] ,\reg_frequency_count_c1[5] ,\reg_frequency_count_d1[5] ,\reg_frequency_count_a1[4] ,\reg_frequency_count_b1[4] ,\reg_frequency_count_c1[4] ,\reg_frequency_count_d1[4] ,\reg_frequency_count_a1[3] ,\reg_frequency_count_b1[3] ,\reg_frequency_count_c1[3] ,\reg_frequency_count_d1[3] ,\reg_frequency_count_a1[2] ,\reg_frequency_count_b1[2] ,\reg_frequency_count_c1[2] ,\reg_frequency_count_d1[2] ,\reg_frequency_count_a1[1] ,\reg_frequency_count_b1[1] ,\reg_frequency_count_c1[1] ,\reg_frequency_count_d1[1] ,\reg_frequency_count_a1[0] ,\reg_frequency_count_b1[0] ,\reg_frequency_count_c1[0] ,\reg_frequency_count_d1[0] ,\ff_reg_frequency_count_e1[11] ,ff_reg_clone_frequency_e1,\ff_reg_frequency_count_e1[10] ,\ff_reg_frequency_count_e1[9] ,\ff_reg_frequency_count_e1[8] ,\ff_reg_frequency_count_e1[7] ,\ff_reg_frequency_count_e1[6] ,\ff_reg_frequency_count_e1[5] ,\ff_reg_frequency_count_e1[4] ,\ff_reg_frequency_count_e1[3] ,\ff_reg_frequency_count_e1[2] ,\ff_reg_frequency_count_e1[1] ,\ff_reg_frequency_count_e1[0] ,\reg_volume_a0[3] ,\reg_volume_b0[3] ,\reg_volume_c0[3] ,\reg_volume_d0[3] ,\reg_volume_e0[3] ,\reg_volume_a0[2] ,\reg_volume_b0[2] ,\reg_volume_c0[2] ,\reg_volume_d0[2] ,\reg_volume_e0[2] ,\reg_volume_a0[1] ,\reg_volume_b0[1] ,\reg_volume_c0[1] ,\reg_volume_d0[1] ,\reg_volume_e0[1] ,\reg_volume_a0[0] ,\reg_volume_b0[0] ,\reg_volume_c0[0] ,\reg_volume_d0[0] ,\reg_volume_e0[0] ,\ff_reg_volume_a1[3] ,\ff_reg_volume_b1[3] ,\ff_reg_volume_c1[3] ,\ff_reg_volume_d1[3] ,\ff_reg_volume_e1[3] ,\ff_reg_volume_a1[2] ,\ff_reg_volume_b1[2] ,\ff_reg_volume_c1[2] ,\ff_reg_volume_d1[2] ,\ff_reg_volume_e1[2] ,\ff_reg_volume_a1[1] ,\ff_reg_volume_b1[1] ,\ff_reg_volume_c1[1] ,\ff_reg_volume_d1[1] ,\ff_reg_volume_e1[1] ,\ff_reg_volume_a1[0] ,\ff_reg_volume_b1[0] ,\ff_reg_volume_c1[0] ,\ff_reg_volume_d1[0] ,\ff_reg_volume_e1[0] ,\reg_enable_a0[1] ,\reg_enable_b0[1] ,\reg_enable_c0[1] ,\reg_enable_d0[1] ,\reg_enable_a0[0] ,\reg_enable_b0[0] ,\reg_enable_c0[0] ,\reg_enable_d0[0] ,\ff_reg_enable_a1[1] ,\ff_reg_enable_b1[1] ,\ff_reg_enable_c1[1] ,\ff_reg_enable_d1[1] ,\ff_reg_enable_a1[0] ,\ff_reg_enable_b1[0] ,\ff_reg_enable_c1[0] ,\ff_reg_enable_d1[0] ,ff_sram_q_en,\ff_left_out[10] ,\ff_left_out[9] ,\ff_left_out[8] ,\ff_left_out[7] ,\ff_left_out[6] ,\ff_left_out[5] ,\ff_left_out[4] ,\ff_left_out[3] ,\ff_left_out[2] ,\ff_left_out[1] ,\ff_left_out[0] ,\ff_right_out[11] ,\ff_right_out[10] ,\ff_right_out[9] ,\ff_right_out[8] ,\ff_right_out[7] ,\ff_right_out[6] ,\ff_right_out[5] ,\ff_right_out[4] ,\ff_right_out[3] ,\ff_right_out[2] ,\ff_right_out[1] ,\ff_right_out[0] ,\ff_left_out[11] ,\sram_q[7] ,\sram_q[6] ,\sram_q[5] ,\sram_q[4] ,\sram_q[3] ,\sram_q[2] ,\sram_q[1] ,\sram_q[0] ,o,o_545,o_547,o_553,o_555,\counter_out[0] ,o_17,o_19,o_21,o_23,o_25,o_27,o_29,o_31,\counter_out[0]_5 ,o_17_0,o_19_1,o_21_2,o_23_3,o_25_4,o_27_5,o_29_6,o_31_7);
input \sram_id[3] ;
input clk_3;
input n84;
input \sram_id[2] ;
input \sram_id[1] ;
input \sram_id[0] ;
input \sram_a[6] ;
input \sram_a[5] ;
input \sram_a[4] ;
input \sram_a[3] ;
input \sram_a[2] ;
input \sram_a[1] ;
input \sram_a[0] ;
input \sram_d[7] ;
input \sram_d[6] ;
input \sram_d[5] ;
input \sram_d[4] ;
input \sram_d[3] ;
input \sram_d[2] ;
input \sram_d[1] ;
input \sram_d[0] ;
input sram_we;
input sram_oe;
input \reg_wave_length_e0[1] ;
input \ff_reg_enable_e1[0] ;
input \ff_reg_enable_e1[1] ;
input \reg_enable_e0[0] ;
input \reg_enable_e0[1] ;
input \reg_wave_length_e0[0] ;
input \ff_reg_wave_length_e1[1] ;
input ff_reg_clone_wave_e1;
input \ff_reg_wave_length_e1[0] ;
input \reg_rr_e0[1] ;
input \reg_rr_e0[3] ;
input \reg_ar_e0[5] ;
input \reg_ar_e0[4] ;
input \reg_ar_e0[2] ;
input \reg_ar_e0[0] ;
input \reg_rr_e0[0] ;
input \reg_sl_e0[3] ;
input \reg_sl_e0[6] ;
input \reg_sl_e0[1] ;
input \reg_sl_e0[5] ;
input \reg_sl_e0[0] ;
input \reg_rr_e0[5] ;
input \reg_rr_e0[7] ;
input \reg_rr_e0[4] ;
input \reg_sr_e0[1] ;
input \reg_dr_e0[1] ;
input \reg_ar_e0[1] ;
input \reg_ar_b0[1] ;
input \reg_sr_e0[3] ;
input \reg_dr_e0[3] ;
input \reg_ar_e0[3] ;
input \reg_ar_b0[3] ;
input \reg_rr_e0[2] ;
input \reg_rr_e0[6] ;
input \reg_ar_a0[7] ;
input \reg_ar_c0[7] ;
input \reg_ar_b0[7] ;
input \reg_ar_e0[7] ;
input \reg_ar_a0[6] ;
input \reg_ar_c0[6] ;
input \reg_ar_b0[6] ;
input \reg_ar_e0[6] ;
input \reg_ar_a0[5] ;
input \reg_ar_b0[5] ;
input \reg_ar_c0[5] ;
input \reg_ar_a0[4] ;
input \reg_ar_b0[4] ;
input \reg_ar_c0[4] ;
input \reg_ar_a0[2] ;
input \reg_ar_b0[2] ;
input \reg_ar_c0[2] ;
input \reg_ar_a0[0] ;
input \reg_ar_b0[0] ;
input \reg_ar_c0[0] ;
input \reg_sr_e0[0] ;
input \reg_dr_e0[0] ;
input \reg_sl_e0[4] ;
input \reg_sr_e0[5] ;
input \reg_dr_e0[5] ;
input \reg_sr_e0[7] ;
input \reg_dr_e0[7] ;
input \reg_sr_e0[4] ;
input \reg_dr_e0[4] ;
input \reg_sr_e0[2] ;
input \reg_dr_e0[2] ;
input \reg_sr_e0[6] ;
input \reg_dr_e0[6] ;
input \reg_ar_a0[1] ;
input \reg_ar_c0[1] ;
input \reg_ar_a0[3] ;
input \reg_ar_c0[3] ;
input \reg_sl_e0[2] ;
input \reg_dr_a0[7] ;
input \reg_dr_b0[7] ;
input \reg_dr_c0[7] ;
input \reg_dr_d0[7] ;
input \reg_dr_a0[6] ;
input \reg_dr_b0[6] ;
input \reg_dr_c0[6] ;
input \reg_dr_d0[6] ;
input \reg_dr_a0[5] ;
input \reg_dr_b0[5] ;
input \reg_dr_c0[5] ;
input \reg_dr_d0[5] ;
input \reg_dr_a0[4] ;
input \reg_dr_b0[4] ;
input \reg_dr_c0[4] ;
input \reg_dr_d0[4] ;
input \reg_dr_a0[3] ;
input \reg_dr_b0[3] ;
input \reg_dr_c0[3] ;
input \reg_dr_d0[3] ;
input \reg_dr_a0[2] ;
input \reg_dr_b0[2] ;
input \reg_dr_c0[2] ;
input \reg_dr_d0[2] ;
input \reg_dr_a0[1] ;
input \reg_dr_b0[1] ;
input \reg_dr_c0[1] ;
input \reg_dr_d0[1] ;
input \reg_dr_a0[0] ;
input \reg_dr_b0[0] ;
input \reg_dr_c0[0] ;
input \reg_dr_d0[0] ;
input \reg_sr_a0[7] ;
input \reg_sr_b0[7] ;
input \reg_sr_c0[7] ;
input \reg_sr_d0[7] ;
input \reg_sr_a0[6] ;
input \reg_sr_b0[6] ;
input \reg_sr_c0[6] ;
input \reg_sr_d0[6] ;
input \reg_sr_a0[5] ;
input \reg_sr_b0[5] ;
input \reg_sr_c0[5] ;
input \reg_sr_d0[5] ;
input \reg_sr_a0[4] ;
input \reg_sr_b0[4] ;
input \reg_sr_c0[4] ;
input \reg_sr_d0[4] ;
input \reg_sr_a0[3] ;
input \reg_sr_b0[3] ;
input \reg_sr_c0[3] ;
input \reg_sr_d0[3] ;
input \reg_sr_a0[2] ;
input \reg_sr_b0[2] ;
input \reg_sr_c0[2] ;
input \reg_sr_d0[2] ;
input \reg_sr_a0[1] ;
input \reg_sr_b0[1] ;
input \reg_sr_c0[1] ;
input \reg_sr_d0[1] ;
input \reg_sr_a0[0] ;
input \reg_sr_b0[0] ;
input \reg_sr_c0[0] ;
input \reg_sr_d0[0] ;
input \reg_rr_a0[7] ;
input \reg_rr_b0[7] ;
input \reg_rr_c0[7] ;
input \reg_rr_d0[7] ;
input \reg_rr_a0[6] ;
input \reg_rr_b0[6] ;
input \reg_rr_c0[6] ;
input \reg_rr_d0[6] ;
input \reg_rr_a0[5] ;
input \reg_rr_b0[5] ;
input \reg_rr_c0[5] ;
input \reg_rr_d0[5] ;
input \reg_rr_a0[4] ;
input \reg_rr_b0[4] ;
input \reg_rr_c0[4] ;
input \reg_rr_d0[4] ;
input \reg_rr_a0[3] ;
input \reg_rr_b0[3] ;
input \reg_rr_c0[3] ;
input \reg_rr_d0[3] ;
input \reg_rr_a0[2] ;
input \reg_rr_b0[2] ;
input \reg_rr_c0[2] ;
input \reg_rr_d0[2] ;
input \reg_rr_a0[1] ;
input \reg_rr_b0[1] ;
input \reg_rr_c0[1] ;
input \reg_rr_d0[1] ;
input \reg_rr_a0[0] ;
input \reg_rr_b0[0] ;
input \reg_rr_c0[0] ;
input \reg_rr_d0[0] ;
input \reg_sl_a0[6] ;
input \reg_sl_b0[6] ;
input \reg_sl_c0[6] ;
input \reg_sl_d0[6] ;
input \reg_sl_a0[5] ;
input \reg_sl_b0[5] ;
input \reg_sl_c0[5] ;
input \reg_sl_d0[5] ;
input \reg_sl_a0[4] ;
input \reg_sl_b0[4] ;
input \reg_sl_c0[4] ;
input \reg_sl_d0[4] ;
input \reg_sl_a0[3] ;
input \reg_sl_b0[3] ;
input \reg_sl_c0[3] ;
input \reg_sl_d0[3] ;
input \reg_sl_a0[2] ;
input \reg_sl_b0[2] ;
input \reg_sl_c0[2] ;
input \reg_sl_d0[2] ;
input \reg_sl_a0[1] ;
input \reg_sl_b0[1] ;
input \reg_sl_c0[1] ;
input \reg_sl_d0[1] ;
input \reg_sl_a0[0] ;
input \reg_sl_b0[0] ;
input \reg_sl_c0[0] ;
input \reg_sl_d0[0] ;
input \ff_reg_dr_e1[7] ;
input ff_reg_clone_adsr_e1;
input \ff_reg_rr_e1[7] ;
input \ff_reg_sr_e1[7] ;
input \ff_reg_ar_e1[7] ;
input \ff_reg_sr_e1[6] ;
input \ff_reg_rr_e1[6] ;
input \ff_reg_dr_e1[6] ;
input \ff_reg_ar_e1[6] ;
input \ff_reg_dr_e1[5] ;
input \ff_reg_rr_e1[5] ;
input \ff_reg_sr_e1[5] ;
input \ff_reg_ar_e1[5] ;
input \ff_reg_dr_e1[4] ;
input \ff_reg_rr_e1[4] ;
input \ff_reg_sr_e1[4] ;
input \ff_reg_ar_e1[4] ;
input \ff_reg_sr_e1[3] ;
input \ff_reg_rr_e1[3] ;
input \ff_reg_dr_e1[3] ;
input \ff_reg_ar_e1[3] ;
input \ff_reg_sr_e1[2] ;
input \ff_reg_rr_e1[2] ;
input \ff_reg_dr_e1[2] ;
input \ff_reg_ar_e1[2] ;
input \ff_reg_dr_e1[1] ;
input \ff_reg_rr_e1[1] ;
input \ff_reg_sr_e1[1] ;
input \ff_reg_ar_e1[1] ;
input \ff_reg_sr_e1[0] ;
input \ff_reg_rr_e1[0] ;
input \ff_reg_dr_e1[0] ;
input \ff_reg_ar_e1[0] ;
input \ff_reg_sl_e1[5] ;
input \ff_reg_sl_e1[1] ;
input \ff_reg_sl_e1[2] ;
input \ff_reg_sl_e1[4] ;
input \ff_reg_sl_e1[3] ;
input \ff_reg_sl_e1[6] ;
input \ff_reg_sl_e1[0] ;
input \reg_ar_a1[7] ;
input \reg_ar_b1[7] ;
input \reg_ar_c1[7] ;
input \reg_ar_d1[7] ;
input \reg_ar_a1[6] ;
input \reg_ar_b1[6] ;
input \reg_ar_c1[6] ;
input \reg_ar_d1[6] ;
input \reg_ar_a1[5] ;
input \reg_ar_b1[5] ;
input \reg_ar_c1[5] ;
input \reg_ar_d1[5] ;
input \reg_ar_a1[4] ;
input \reg_ar_b1[4] ;
input \reg_ar_c1[4] ;
input \reg_ar_d1[4] ;
input \reg_ar_a1[3] ;
input \reg_ar_b1[3] ;
input \reg_ar_c1[3] ;
input \reg_ar_d1[3] ;
input \reg_ar_a1[2] ;
input \reg_ar_b1[2] ;
input \reg_ar_c1[2] ;
input \reg_ar_d1[2] ;
input \reg_ar_a1[1] ;
input \reg_ar_b1[1] ;
input \reg_ar_c1[1] ;
input \reg_ar_d1[1] ;
input \reg_ar_a1[0] ;
input \reg_ar_b1[0] ;
input \reg_ar_c1[0] ;
input \reg_ar_d1[0] ;
input \reg_dr_a1[7] ;
input \reg_dr_b1[7] ;
input \reg_dr_c1[7] ;
input \reg_dr_d1[7] ;
input \reg_dr_a1[6] ;
input \reg_dr_b1[6] ;
input \reg_dr_c1[6] ;
input \reg_dr_d1[6] ;
input \reg_dr_a1[5] ;
input \reg_dr_b1[5] ;
input \reg_dr_c1[5] ;
input \reg_dr_d1[5] ;
input \reg_dr_a1[4] ;
input \reg_dr_b1[4] ;
input \reg_dr_c1[4] ;
input \reg_dr_d1[4] ;
input \reg_dr_a1[3] ;
input \reg_dr_b1[3] ;
input \reg_dr_c1[3] ;
input \reg_dr_d1[3] ;
input \reg_dr_a1[2] ;
input \reg_dr_b1[2] ;
input \reg_dr_c1[2] ;
input \reg_dr_d1[2] ;
input \reg_dr_a1[1] ;
input \reg_dr_b1[1] ;
input \reg_dr_c1[1] ;
input \reg_dr_d1[1] ;
input \reg_dr_a1[0] ;
input \reg_dr_b1[0] ;
input \reg_dr_c1[0] ;
input \reg_dr_d1[0] ;
input \reg_sr_a1[7] ;
input \reg_sr_b1[7] ;
input \reg_sr_c1[7] ;
input \reg_sr_d1[7] ;
input \reg_sr_a1[6] ;
input \reg_sr_b1[6] ;
input \reg_sr_c1[6] ;
input \reg_sr_d1[6] ;
input \reg_sr_a1[5] ;
input \reg_sr_b1[5] ;
input \reg_sr_c1[5] ;
input \reg_sr_d1[5] ;
input \reg_sr_a1[4] ;
input \reg_sr_b1[4] ;
input \reg_sr_c1[4] ;
input \reg_sr_d1[4] ;
input \reg_sr_a1[3] ;
input \reg_sr_b1[3] ;
input \reg_sr_c1[3] ;
input \reg_sr_d1[3] ;
input \reg_sr_a1[2] ;
input \reg_sr_b1[2] ;
input \reg_sr_c1[2] ;
input \reg_sr_d1[2] ;
input \reg_sr_a1[1] ;
input \reg_sr_b1[1] ;
input \reg_sr_c1[1] ;
input \reg_sr_d1[1] ;
input \reg_sr_a1[0] ;
input \reg_sr_b1[0] ;
input \reg_sr_c1[0] ;
input \reg_sr_d1[0] ;
input \reg_rr_a1[7] ;
input \reg_rr_b1[7] ;
input \reg_rr_c1[7] ;
input \reg_rr_d1[7] ;
input \reg_rr_a1[6] ;
input \reg_rr_b1[6] ;
input \reg_rr_c1[6] ;
input \reg_rr_d1[6] ;
input \reg_rr_a1[5] ;
input \reg_rr_b1[5] ;
input \reg_rr_c1[5] ;
input \reg_rr_d1[5] ;
input \reg_rr_a1[4] ;
input \reg_rr_b1[4] ;
input \reg_rr_c1[4] ;
input \reg_rr_d1[4] ;
input \reg_rr_a1[3] ;
input \reg_rr_b1[3] ;
input \reg_rr_c1[3] ;
input \reg_rr_d1[3] ;
input \reg_rr_a1[2] ;
input \reg_rr_b1[2] ;
input \reg_rr_c1[2] ;
input \reg_rr_d1[2] ;
input \reg_rr_a1[1] ;
input \reg_rr_b1[1] ;
input \reg_rr_c1[1] ;
input \reg_rr_d1[1] ;
input \reg_rr_a1[0] ;
input \reg_rr_b1[0] ;
input \reg_rr_c1[0] ;
input \reg_rr_d1[0] ;
input \reg_sl_a1[6] ;
input \reg_sl_b1[6] ;
input \reg_sl_c1[6] ;
input \reg_sl_d1[6] ;
input \reg_sl_a1[5] ;
input \reg_sl_b1[5] ;
input \reg_sl_c1[5] ;
input \reg_sl_d1[5] ;
input \reg_sl_a1[4] ;
input \reg_sl_b1[4] ;
input \reg_sl_c1[4] ;
input \reg_sl_d1[4] ;
input \reg_sl_a1[3] ;
input \reg_sl_b1[3] ;
input \reg_sl_c1[3] ;
input \reg_sl_d1[3] ;
input \reg_sl_a1[2] ;
input \reg_sl_b1[2] ;
input \reg_sl_c1[2] ;
input \reg_sl_d1[2] ;
input \reg_sl_a1[1] ;
input \reg_sl_b1[1] ;
input \reg_sl_c1[1] ;
input \reg_sl_d1[1] ;
input \reg_sl_a1[0] ;
input \reg_sl_b1[0] ;
input \reg_sl_c1[0] ;
input \reg_sl_d1[0] ;
input \reg_wave_length_a0[1] ;
input \reg_wave_length_b0[1] ;
input \reg_wave_length_c0[1] ;
input \reg_wave_length_d0[1] ;
input \reg_wave_length_a0[0] ;
input \reg_wave_length_b0[0] ;
input \reg_wave_length_c0[0] ;
input \reg_wave_length_d0[0] ;
input \reg_frequency_count_a0[11] ;
input \reg_frequency_count_b0[11] ;
input \reg_frequency_count_c0[11] ;
input \reg_frequency_count_d0[11] ;
input \reg_frequency_count_a0[10] ;
input \reg_frequency_count_b0[10] ;
input \reg_frequency_count_c0[10] ;
input \reg_frequency_count_d0[10] ;
input \reg_frequency_count_a0[9] ;
input \reg_frequency_count_b0[9] ;
input \reg_frequency_count_c0[9] ;
input \reg_frequency_count_d0[9] ;
input \reg_frequency_count_a0[8] ;
input \reg_frequency_count_b0[8] ;
input \reg_frequency_count_c0[8] ;
input \reg_frequency_count_d0[8] ;
input \reg_frequency_count_a0[7] ;
input \reg_frequency_count_b0[7] ;
input \reg_frequency_count_c0[7] ;
input \reg_frequency_count_d0[7] ;
input \reg_frequency_count_a0[6] ;
input \reg_frequency_count_b0[6] ;
input \reg_frequency_count_c0[6] ;
input \reg_frequency_count_d0[6] ;
input \reg_frequency_count_a0[5] ;
input \reg_frequency_count_b0[5] ;
input \reg_frequency_count_c0[5] ;
input \reg_frequency_count_d0[5] ;
input \reg_frequency_count_a0[4] ;
input \reg_frequency_count_b0[4] ;
input \reg_frequency_count_c0[4] ;
input \reg_frequency_count_d0[4] ;
input \reg_frequency_count_a0[3] ;
input \reg_frequency_count_b0[3] ;
input \reg_frequency_count_c0[3] ;
input \reg_frequency_count_d0[3] ;
input \reg_frequency_count_a0[2] ;
input \reg_frequency_count_b0[2] ;
input \reg_frequency_count_c0[2] ;
input \reg_frequency_count_d0[2] ;
input \reg_frequency_count_a0[1] ;
input \reg_frequency_count_b0[1] ;
input \reg_frequency_count_c0[1] ;
input \reg_frequency_count_d0[1] ;
input \reg_frequency_count_a0[0] ;
input \reg_frequency_count_b0[0] ;
input \reg_frequency_count_c0[0] ;
input \reg_frequency_count_d0[0] ;
input \reg_frequency_count_e0[11] ;
input \reg_frequency_count_e0[10] ;
input \reg_frequency_count_e0[9] ;
input \reg_frequency_count_e0[7] ;
input \reg_frequency_count_e0[6] ;
input \reg_frequency_count_e0[5] ;
input \reg_frequency_count_e0[4] ;
input \reg_frequency_count_e0[3] ;
input \reg_frequency_count_e0[2] ;
input \reg_frequency_count_e0[1] ;
input \reg_frequency_count_e0[0] ;
input \reg_frequency_count_e0[8] ;
input \reg_wave_length_a1[1] ;
input \reg_wave_length_b1[1] ;
input \reg_wave_length_c1[1] ;
input \reg_wave_length_d1[1] ;
input \reg_wave_length_a1[0] ;
input \reg_wave_length_b1[0] ;
input \reg_wave_length_c1[0] ;
input \reg_wave_length_d1[0] ;
input \reg_frequency_count_a1[11] ;
input \reg_frequency_count_b1[11] ;
input \reg_frequency_count_c1[11] ;
input \reg_frequency_count_d1[11] ;
input \reg_frequency_count_a1[10] ;
input \reg_frequency_count_b1[10] ;
input \reg_frequency_count_c1[10] ;
input \reg_frequency_count_d1[10] ;
input \reg_frequency_count_a1[9] ;
input \reg_frequency_count_b1[9] ;
input \reg_frequency_count_c1[9] ;
input \reg_frequency_count_d1[9] ;
input \reg_frequency_count_a1[8] ;
input \reg_frequency_count_b1[8] ;
input \reg_frequency_count_c1[8] ;
input \reg_frequency_count_d1[8] ;
input \reg_frequency_count_a1[7] ;
input \reg_frequency_count_b1[7] ;
input \reg_frequency_count_c1[7] ;
input \reg_frequency_count_d1[7] ;
input \reg_frequency_count_a1[6] ;
input \reg_frequency_count_b1[6] ;
input \reg_frequency_count_c1[6] ;
input \reg_frequency_count_d1[6] ;
input \reg_frequency_count_a1[5] ;
input \reg_frequency_count_b1[5] ;
input \reg_frequency_count_c1[5] ;
input \reg_frequency_count_d1[5] ;
input \reg_frequency_count_a1[4] ;
input \reg_frequency_count_b1[4] ;
input \reg_frequency_count_c1[4] ;
input \reg_frequency_count_d1[4] ;
input \reg_frequency_count_a1[3] ;
input \reg_frequency_count_b1[3] ;
input \reg_frequency_count_c1[3] ;
input \reg_frequency_count_d1[3] ;
input \reg_frequency_count_a1[2] ;
input \reg_frequency_count_b1[2] ;
input \reg_frequency_count_c1[2] ;
input \reg_frequency_count_d1[2] ;
input \reg_frequency_count_a1[1] ;
input \reg_frequency_count_b1[1] ;
input \reg_frequency_count_c1[1] ;
input \reg_frequency_count_d1[1] ;
input \reg_frequency_count_a1[0] ;
input \reg_frequency_count_b1[0] ;
input \reg_frequency_count_c1[0] ;
input \reg_frequency_count_d1[0] ;
input \ff_reg_frequency_count_e1[11] ;
input ff_reg_clone_frequency_e1;
input \ff_reg_frequency_count_e1[10] ;
input \ff_reg_frequency_count_e1[9] ;
input \ff_reg_frequency_count_e1[8] ;
input \ff_reg_frequency_count_e1[7] ;
input \ff_reg_frequency_count_e1[6] ;
input \ff_reg_frequency_count_e1[5] ;
input \ff_reg_frequency_count_e1[4] ;
input \ff_reg_frequency_count_e1[3] ;
input \ff_reg_frequency_count_e1[2] ;
input \ff_reg_frequency_count_e1[1] ;
input \ff_reg_frequency_count_e1[0] ;
input \reg_volume_a0[3] ;
input \reg_volume_b0[3] ;
input \reg_volume_c0[3] ;
input \reg_volume_d0[3] ;
input \reg_volume_e0[3] ;
input \reg_volume_a0[2] ;
input \reg_volume_b0[2] ;
input \reg_volume_c0[2] ;
input \reg_volume_d0[2] ;
input \reg_volume_e0[2] ;
input \reg_volume_a0[1] ;
input \reg_volume_b0[1] ;
input \reg_volume_c0[1] ;
input \reg_volume_d0[1] ;
input \reg_volume_e0[1] ;
input \reg_volume_a0[0] ;
input \reg_volume_b0[0] ;
input \reg_volume_c0[0] ;
input \reg_volume_d0[0] ;
input \reg_volume_e0[0] ;
input \ff_reg_volume_a1[3] ;
input \ff_reg_volume_b1[3] ;
input \ff_reg_volume_c1[3] ;
input \ff_reg_volume_d1[3] ;
input \ff_reg_volume_e1[3] ;
input \ff_reg_volume_a1[2] ;
input \ff_reg_volume_b1[2] ;
input \ff_reg_volume_c1[2] ;
input \ff_reg_volume_d1[2] ;
input \ff_reg_volume_e1[2] ;
input \ff_reg_volume_a1[1] ;
input \ff_reg_volume_b1[1] ;
input \ff_reg_volume_c1[1] ;
input \ff_reg_volume_d1[1] ;
input \ff_reg_volume_e1[1] ;
input \ff_reg_volume_a1[0] ;
input \ff_reg_volume_b1[0] ;
input \ff_reg_volume_c1[0] ;
input \ff_reg_volume_d1[0] ;
input \ff_reg_volume_e1[0] ;
input \reg_enable_a0[1] ;
input \reg_enable_b0[1] ;
input \reg_enable_c0[1] ;
input \reg_enable_d0[1] ;
input \reg_enable_a0[0] ;
input \reg_enable_b0[0] ;
input \reg_enable_c0[0] ;
input \reg_enable_d0[0] ;
input \ff_reg_enable_a1[1] ;
input \ff_reg_enable_b1[1] ;
input \ff_reg_enable_c1[1] ;
input \ff_reg_enable_d1[1] ;
input \ff_reg_enable_a1[0] ;
input \ff_reg_enable_b1[0] ;
input \ff_reg_enable_c1[0] ;
input \ff_reg_enable_d1[0] ;
output ff_sram_q_en;
output \ff_left_out[10] ;
output \ff_left_out[9] ;
output \ff_left_out[8] ;
output \ff_left_out[7] ;
output \ff_left_out[6] ;
output \ff_left_out[5] ;
output \ff_left_out[4] ;
output \ff_left_out[3] ;
output \ff_left_out[2] ;
output \ff_left_out[1] ;
output \ff_left_out[0] ;
output \ff_right_out[11] ;
output \ff_right_out[10] ;
output \ff_right_out[9] ;
output \ff_right_out[8] ;
output \ff_right_out[7] ;
output \ff_right_out[6] ;
output \ff_right_out[5] ;
output \ff_right_out[4] ;
output \ff_right_out[3] ;
output \ff_right_out[2] ;
output \ff_right_out[1] ;
output \ff_right_out[0] ;
output \ff_left_out[11] ;
output \sram_q[7] ;
output \sram_q[6] ;
output \sram_q[5] ;
output \sram_q[4] ;
output \sram_q[3] ;
output \sram_q[2] ;
output \sram_q[1] ;
output \sram_q[0] ;
output o;
output o_545;
output o_547;
output o_553;
output o_555;
output \counter_out[0] ;
output o_17;
output o_19;
output o_21;
output o_23;
output o_25;
output o_27;
output o_29;
output o_31;
output \counter_out[0]_5 ;
output o_17_0;
output o_19_1;
output o_21_2;
output o_23_3;
output o_25_4;
output o_27_5;
output o_29_6;
output o_31_7;
wire VCC;
wire \ff_sram_id[3] ;
wire \ff_sram_id[2] ;
wire \ff_sram_id[1] ;
wire \ff_sram_id[0] ;
wire ff_sram_q_en;
wire \ff_sram_a[6] ;
wire \ff_sram_a[5] ;
wire \ff_sram_a[4] ;
wire \ff_sram_a[3] ;
wire \ff_sram_a[2] ;
wire \ff_sram_a[1] ;
wire \ff_sram_a[0] ;
wire \ff_sram_d[7] ;
wire \ff_sram_d[6] ;
wire \ff_sram_d[5] ;
wire \ff_sram_d[4] ;
wire \ff_sram_d[3] ;
wire \ff_sram_d[2] ;
wire \ff_sram_d[1] ;
wire \ff_sram_d[0] ;
wire \ff_active[2] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire \ff_left_integ[11] ;
wire \ff_left_integ[10] ;
wire \ff_left_integ[9] ;
wire \ff_left_integ[8] ;
wire \ff_left_integ[7] ;
wire \ff_left_integ[6] ;
wire \ff_left_integ[5] ;
wire \ff_left_integ[4] ;
wire \ff_left_integ[3] ;
wire \ff_left_integ[2] ;
wire \ff_left_integ[1] ;
wire \ff_left_integ[0] ;
wire \ff_right_integ[11] ;
wire \ff_right_integ[10] ;
wire \ff_right_integ[9] ;
wire \ff_right_integ[8] ;
wire \ff_right_integ[7] ;
wire \ff_right_integ[6] ;
wire \ff_right_integ[5] ;
wire \ff_right_integ[4] ;
wire \ff_right_integ[3] ;
wire \ff_right_integ[2] ;
wire \ff_right_integ[1] ;
wire \ff_right_integ[0] ;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire \ff_right_out[11] ;
wire \ff_right_out[10] ;
wire \ff_right_out[9] ;
wire \ff_right_out[8] ;
wire \ff_right_out[7] ;
wire \ff_right_out[6] ;
wire \ff_right_out[5] ;
wire \ff_right_out[4] ;
wire \ff_right_out[3] ;
wire \ff_right_out[2] ;
wire \ff_right_out[1] ;
wire \ff_right_out[0] ;
wire \ff_left_out[11] ;
wire ff_sram_we_5;
wire ff_sram_oe_5;
wire \w_left_channel[0] ;
wire \w_left_channel[0]_1_COUT ;
wire \w_left_channel[1] ;
wire \w_left_channel[1]_1_COUT ;
wire \w_left_channel[2] ;
wire \w_left_channel[2]_1_COUT ;
wire \w_left_channel[3] ;
wire \w_left_channel[3]_1_COUT ;
wire \w_left_channel[4] ;
wire \w_left_channel[4]_1_COUT ;
wire \w_left_channel[5] ;
wire \w_left_channel[5]_1_COUT ;
wire \w_left_channel[6] ;
wire \w_left_channel[6]_1_COUT ;
wire \w_left_channel[7] ;
wire \w_left_channel[7]_1_COUT ;
wire \w_left_channel[8] ;
wire \w_left_channel[8]_1_COUT ;
wire n310;
wire n310_1_COUT;
wire n309;
wire n309_1_COUT;
wire n308;
wire n308_1_COUT;
wire n307;
wire n307_1_COUT;
wire n306;
wire n306_1_COUT;
wire n305;
wire n305_1_COUT;
wire n304;
wire n304_1_COUT;
wire n303;
wire n303_1_COUT;
wire n302;
wire n302_1_COUT;
wire n301;
wire n301_1_COUT;
wire n300;
wire n300_1_COUT;
wire n299;
wire n299_1_COUT;
wire \w_right_channel[0] ;
wire \w_right_channel[0]_1_COUT ;
wire \w_right_channel[1] ;
wire \w_right_channel[1]_1_COUT ;
wire \w_right_channel[2] ;
wire \w_right_channel[2]_1_COUT ;
wire \w_right_channel[3] ;
wire \w_right_channel[3]_1_COUT ;
wire \w_right_channel[4] ;
wire \w_right_channel[4]_1_COUT ;
wire \w_right_channel[5] ;
wire \w_right_channel[5]_1_COUT ;
wire \w_right_channel[6] ;
wire \w_right_channel[6]_1_COUT ;
wire \w_right_channel[7] ;
wire \w_right_channel[7]_1_COUT ;
wire \w_right_channel[8] ;
wire \w_right_channel[8]_1_COUT ;
wire n323;
wire n323_1_COUT;
wire n322;
wire n322_1_COUT;
wire n321;
wire n321_1_COUT;
wire n320;
wire n320_1_COUT;
wire n319;
wire n319_1_COUT;
wire n318;
wire n318_1_COUT;
wire n317;
wire n317_1_COUT;
wire n316;
wire n316_1_COUT;
wire n315;
wire n315_1_COUT;
wire n314;
wire n314_1_COUT;
wire n313;
wire n313_1_COUT;
wire n312;
wire n312_1_COUT;
wire n83;
wire \sram_q[7] ;
wire \sram_q[6] ;
wire \sram_q[5] ;
wire \sram_q[4] ;
wire \sram_q[3] ;
wire \sram_q[2] ;
wire \sram_q[1] ;
wire \sram_q[0] ;
wire \w_sram_a0[9] ;
wire \w_sram_a0[8] ;
wire \w_sram_a0[6]_3 ;
wire \w_sram_a0[5]_3 ;
wire \w_sram_a0[4]_3 ;
wire \w_sram_a0[3]_3 ;
wire \w_sram_a0[2]_3 ;
wire \w_sram_a0[1]_3 ;
wire \w_sram_a0[0]_3 ;
wire \w_sram_a1[6]_3 ;
wire \w_sram_a1[5]_3 ;
wire \w_sram_a1[4]_3 ;
wire \w_sram_a1[3]_3 ;
wire \w_sram_a1[2]_3 ;
wire \w_sram_a1[1]_3 ;
wire \w_sram_a1[0]_3 ;
wire n324;
wire n325;
wire n326;
wire n327;
wire n328;
wire n329;
wire n330;
wire n331;
wire n332;
wire n333;
wire n334;
wire n335;
wire n336;
wire n337;
wire n338;
wire n339;
wire n340;
wire n341;
wire n342;
wire n343;
wire n344;
wire n345;
wire n346;
wire n347;
wire n119;
wire n118;
wire \w_right_channel1[0] ;
wire \w_right_channel1[1] ;
wire \w_right_channel1[2] ;
wire \w_right_channel1[3] ;
wire \w_right_channel1[4] ;
wire \w_right_channel1[5] ;
wire \w_right_channel1[6] ;
wire \w_right_channel1[7] ;
wire \w_left_channel1[0] ;
wire \w_left_channel1[1] ;
wire \w_left_channel1[2] ;
wire \w_left_channel1[3] ;
wire \w_left_channel1[4] ;
wire \w_left_channel1[5] ;
wire \w_left_channel1[6] ;
wire \w_left_channel1[7] ;
wire \w_right_channel0[0] ;
wire \w_right_channel0[1] ;
wire \w_right_channel0[2] ;
wire \w_right_channel0[3] ;
wire \w_right_channel0[4] ;
wire \w_right_channel0[5] ;
wire \w_right_channel0[6] ;
wire \w_right_channel0[7] ;
wire \w_left_channel0[0] ;
wire \w_left_channel0[1] ;
wire \w_left_channel0[2] ;
wire \w_left_channel0[3] ;
wire \w_left_channel0[4] ;
wire \w_left_channel0[5] ;
wire \w_left_channel0[6] ;
wire \w_left_channel0[7] ;
wire w_sram_we1;
wire w_sram_we0;
wire n172;
wire \w_sram_a0[6]_5 ;
wire \w_sram_a0[6] ;
wire \w_sram_a0[5] ;
wire \w_sram_a0[5]_7 ;
wire \w_sram_a0[4] ;
wire \w_sram_a0[3] ;
wire \w_sram_a0[2] ;
wire \w_sram_a0[1] ;
wire \w_sram_a0[0] ;
wire \w_sram_a1[6] ;
wire \w_sram_a1[6]_7 ;
wire \w_sram_a1[5]_5 ;
wire \w_sram_a1[5] ;
wire \w_sram_a1[4] ;
wire \w_sram_a1[3] ;
wire \w_sram_a1[2] ;
wire \w_sram_a1[1] ;
wire \w_sram_a1[0] ;
wire \w_right_channel1[0]_7 ;
wire \w_left_channel1[0]_7 ;
wire \w_right_channel0[0]_7 ;
wire \w_left_channel0[0]_7 ;
wire \w_sram_a0[5]_9 ;
wire \w_sram_a1[6]_9 ;
wire \w_sram_a1[5]_9 ;
wire \w_sram_a0[7] ;
wire n172_7;
wire ff_sram_we;
wire ff_sram_oe;
wire n59;
wire n392;
wire n380;
wire n120;
wire o;
wire o_545;
wire o_547;
wire o_553;
wire o_555;
wire \counter_out[0] ;
wire o_17;
wire o_19;
wire o_21;
wire o_23;
wire o_25;
wire o_27;
wire o_29;
wire o_31;
wire \counter_out[0]_5 ;
wire o_17_0;
wire o_19_1;
wire o_21_2;
wire o_23_3;
wire o_25_4;
wire o_27_5;
wire o_29_6;
wire o_31_7;
wire \ff_wave_address_e[6] ;
wire \ff_wave_address_e[5] ;
wire \ff_wave_address_e[4] ;
wire \ff_wave_address_e[3] ;
wire \ff_wave_address_e[2] ;
wire \ff_wave_address_e[1] ;
wire \ff_wave_address_e[0] ;
wire n3_7;
wire n3_9_374;
wire n3_17_375;
wire n3_19_376;
wire n3_21_377;
wire n3_23_378;
wire n3_25_379;
wire n3_27_380;
wire n3_29_381;
wire \ff_wave_address_e[6]_3 ;
wire \ff_wave_address_e[5]_3 ;
wire \ff_wave_address_e[4]_3 ;
wire \ff_wave_address_e[3]_3 ;
wire \ff_wave_address_e[2]_3 ;
wire \ff_wave_address_e[1]_3 ;
wire \ff_wave_address_e[0]_3 ;
wire n3_11_470;
wire n3_13_471;
wire n3_17_472;
wire n3_19_473;
wire n3_21_474;
wire n3_23_475;
wire n3_25_476;
wire n3_27_477;
wire n3_29_478;
wire \ff_channel[7] ;
wire \ff_channel[6] ;
wire \ff_channel[5] ;
wire \ff_channel[4] ;
wire \ff_channel[3] ;
wire \ff_channel[2] ;
wire \ff_channel[1] ;
wire \ff_channel[0] ;
wire \ff_channel[7]_3 ;
wire \ff_channel[6]_3 ;
wire \ff_channel[5]_3 ;
wire \ff_channel[4]_3 ;
wire \ff_channel[3]_3 ;
wire \ff_channel[2]_3 ;
wire \ff_channel[1]_3 ;
wire \ff_channel[0]_3 ;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire ram_array_5;
wire ram_array_4_DO1_0;
wire ram_array_4_DO2_0;
wire ram_array_4_DO3_0;
wire ram_array_4_DO4_0;
wire ram_array_4_DO5_0;
wire ram_array_4_DO6_0;
wire ram_array_4_DO7_0;
wire o_9;
wire o_11;
wire o_13;
wire o_15;
wire o_9_598;
wire o_11_597;
wire o_13_596;
wire o_15_595;
wire n3_7_633;
wire n3_9_634;
wire n3_7_639;
wire n3_9_640;
wire GND;
VCC VCC_ins9838 (
.V(VCC) 
);
GSR VCC_ins9896 (
.GSRI(VCC) 
);
DFFCE \ff_sram_id[3]_ins10975  (
.D(\sram_id[3] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_id[3] ) 
);
DFFCE \ff_sram_id[2]_ins10976  (
.D(\sram_id[2] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_id[2] ) 
);
DFFCE \ff_sram_id[1]_ins10977  (
.D(\sram_id[1] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_id[1] ) 
);
DFFCE \ff_sram_id[0]_ins10978  (
.D(\sram_id[0] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_id[0] ) 
);
DFFC ff_sram_q_en_ins10979 (
.D(n59),
.CLK(clk_3),
.CLEAR(n84),
.Q(ff_sram_q_en) 
);
DFFCE \ff_sram_a[6]_ins10980  (
.D(\sram_a[6] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_a[6] ) 
);
DFFCE \ff_sram_a[5]_ins10981  (
.D(\sram_a[5] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_a[5] ) 
);
DFFCE \ff_sram_a[4]_ins10982  (
.D(\sram_a[4] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_a[4] ) 
);
DFFCE \ff_sram_a[3]_ins10983  (
.D(\sram_a[3] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_a[3] ) 
);
DFFCE \ff_sram_a[2]_ins10984  (
.D(\sram_a[2] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_a[2] ) 
);
DFFCE \ff_sram_a[1]_ins10985  (
.D(\sram_a[1] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_a[1] ) 
);
DFFCE \ff_sram_a[0]_ins10986  (
.D(\sram_a[0] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_a[0] ) 
);
DFFCE \ff_sram_d[7]_ins10987  (
.D(\sram_d[7] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_d[7] ) 
);
DFFCE \ff_sram_d[6]_ins10988  (
.D(\sram_d[6] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_d[6] ) 
);
DFFCE \ff_sram_d[5]_ins10989  (
.D(\sram_d[5] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_d[5] ) 
);
DFFCE \ff_sram_d[4]_ins10990  (
.D(\sram_d[4] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_d[4] ) 
);
DFFCE \ff_sram_d[3]_ins10991  (
.D(\sram_d[3] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_d[3] ) 
);
DFFCE \ff_sram_d[2]_ins10992  (
.D(\sram_d[2] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_d[2] ) 
);
DFFCE \ff_sram_d[1]_ins10993  (
.D(\sram_d[1] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_d[1] ) 
);
DFFCE \ff_sram_d[0]_ins10994  (
.D(\sram_d[0] ),
.CLK(clk_3),
.CE(n83),
.CLEAR(n84),
.Q(\ff_sram_d[0] ) 
);
DFFC \ff_active[2]_ins10995  (
.D(n118),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_active[2] ) 
);
DFFC \ff_active[1]_ins10996  (
.D(n119),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_active[1] ) 
);
DFFC \ff_active[0]_ins10997  (
.D(n120),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_active[0] ) 
);
DFFC \ff_left_integ[11]_ins10998  (
.D(n324),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[11] ) 
);
DFFC \ff_left_integ[10]_ins10999  (
.D(n325),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[10] ) 
);
DFFC \ff_left_integ[9]_ins11000  (
.D(n326),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[9] ) 
);
DFFC \ff_left_integ[8]_ins11001  (
.D(n327),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[8] ) 
);
DFFC \ff_left_integ[7]_ins11002  (
.D(n328),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[7] ) 
);
DFFC \ff_left_integ[6]_ins11003  (
.D(n329),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[6] ) 
);
DFFC \ff_left_integ[5]_ins11004  (
.D(n330),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[5] ) 
);
DFFC \ff_left_integ[4]_ins11005  (
.D(n331),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[4] ) 
);
DFFC \ff_left_integ[3]_ins11006  (
.D(n332),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[3] ) 
);
DFFC \ff_left_integ[2]_ins11007  (
.D(n333),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[2] ) 
);
DFFC \ff_left_integ[1]_ins11008  (
.D(n334),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[1] ) 
);
DFFC \ff_left_integ[0]_ins11009  (
.D(n335),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[0] ) 
);
DFFC \ff_right_integ[11]_ins11010  (
.D(n336),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[11] ) 
);
DFFC \ff_right_integ[10]_ins11011  (
.D(n337),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[10] ) 
);
DFFC \ff_right_integ[9]_ins11012  (
.D(n338),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[9] ) 
);
DFFC \ff_right_integ[8]_ins11013  (
.D(n339),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[8] ) 
);
DFFC \ff_right_integ[7]_ins11014  (
.D(n340),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[7] ) 
);
DFFC \ff_right_integ[6]_ins11015  (
.D(n341),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[6] ) 
);
DFFC \ff_right_integ[5]_ins11016  (
.D(n342),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[5] ) 
);
DFFC \ff_right_integ[4]_ins11017  (
.D(n343),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[4] ) 
);
DFFC \ff_right_integ[3]_ins11018  (
.D(n344),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[3] ) 
);
DFFC \ff_right_integ[2]_ins11019  (
.D(n345),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[2] ) 
);
DFFC \ff_right_integ[1]_ins11020  (
.D(n346),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[1] ) 
);
DFFC \ff_right_integ[0]_ins11021  (
.D(n347),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[0] ) 
);
DFFCE \ff_left_out[10]_ins11022  (
.D(\ff_left_integ[10] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_left_out[10] ) 
);
DFFCE \ff_left_out[9]_ins11023  (
.D(\ff_left_integ[9] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_left_out[9] ) 
);
DFFCE \ff_left_out[8]_ins11024  (
.D(\ff_left_integ[8] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_left_out[8] ) 
);
DFFCE \ff_left_out[7]_ins11025  (
.D(\ff_left_integ[7] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_left_out[7] ) 
);
DFFCE \ff_left_out[6]_ins11026  (
.D(\ff_left_integ[6] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_left_out[6] ) 
);
DFFCE \ff_left_out[5]_ins11027  (
.D(\ff_left_integ[5] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_left_out[5] ) 
);
DFFCE \ff_left_out[4]_ins11028  (
.D(\ff_left_integ[4] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_left_out[4] ) 
);
DFFCE \ff_left_out[3]_ins11029  (
.D(\ff_left_integ[3] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_left_out[3] ) 
);
DFFCE \ff_left_out[2]_ins11030  (
.D(\ff_left_integ[2] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_left_out[2] ) 
);
DFFCE \ff_left_out[1]_ins11031  (
.D(\ff_left_integ[1] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_left_out[1] ) 
);
DFFCE \ff_left_out[0]_ins11032  (
.D(\ff_left_integ[0] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_left_out[0] ) 
);
DFFPE \ff_right_out[11]_ins11033  (
.D(n392),
.CLK(clk_3),
.CE(n172_7),
.PRESET(n84),
.Q(\ff_right_out[11] ) 
);
DFFCE \ff_right_out[10]_ins11035  (
.D(\ff_right_integ[10] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_right_out[10] ) 
);
DFFCE \ff_right_out[9]_ins11036  (
.D(\ff_right_integ[9] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_right_out[9] ) 
);
DFFCE \ff_right_out[8]_ins11037  (
.D(\ff_right_integ[8] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_right_out[8] ) 
);
DFFCE \ff_right_out[7]_ins11038  (
.D(\ff_right_integ[7] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_right_out[7] ) 
);
DFFCE \ff_right_out[6]_ins11039  (
.D(\ff_right_integ[6] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_right_out[6] ) 
);
DFFCE \ff_right_out[5]_ins11040  (
.D(\ff_right_integ[5] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_right_out[5] ) 
);
DFFCE \ff_right_out[4]_ins11041  (
.D(\ff_right_integ[4] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_right_out[4] ) 
);
DFFCE \ff_right_out[3]_ins11042  (
.D(\ff_right_integ[3] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_right_out[3] ) 
);
DFFCE \ff_right_out[2]_ins11043  (
.D(\ff_right_integ[2] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_right_out[2] ) 
);
DFFCE \ff_right_out[1]_ins11044  (
.D(\ff_right_integ[1] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_right_out[1] ) 
);
DFFCE \ff_right_out[0]_ins11045  (
.D(\ff_right_integ[0] ),
.CLK(clk_3),
.CE(n172_7),
.CLEAR(n84),
.Q(\ff_right_out[0] ) 
);
DFFPE \ff_left_out[11]_ins11047  (
.D(n380),
.CLK(clk_3),
.CE(n172_7),
.PRESET(n84),
.Q(\ff_left_out[11] ) 
);
DFFCE ff_sram_we_ins12292 (
.D(sram_we),
.CLK(clk_3),
.CE(ff_sram_we),
.CLEAR(n84),
.Q(ff_sram_we_5) 
);
defparam ff_sram_we_ins12292.INIT=1'b0;
DFFCE ff_sram_oe_ins12295 (
.D(sram_oe),
.CLK(clk_3),
.CE(ff_sram_oe),
.CLEAR(n84),
.Q(ff_sram_oe_5) 
);
defparam ff_sram_oe_ins12295.INIT=1'b0;
ALU \w_left_channel[0]_ins13467  (
.I0(\w_left_channel0[0] ),
.I1(\w_left_channel1[0] ),
.I3(GND),
.CIN(GND),
.SUM(\w_left_channel[0] ),
.COUT(\w_left_channel[0]_1_COUT ) 
);
defparam \w_left_channel[0]_ins13467 .ALU_MODE=0;
ALU \w_left_channel[1]_ins13468  (
.I0(\w_left_channel0[1] ),
.I1(\w_left_channel1[1] ),
.I3(GND),
.CIN(\w_left_channel[0]_1_COUT ),
.SUM(\w_left_channel[1] ),
.COUT(\w_left_channel[1]_1_COUT ) 
);
defparam \w_left_channel[1]_ins13468 .ALU_MODE=0;
ALU \w_left_channel[2]_ins13469  (
.I0(\w_left_channel0[2] ),
.I1(\w_left_channel1[2] ),
.I3(GND),
.CIN(\w_left_channel[1]_1_COUT ),
.SUM(\w_left_channel[2] ),
.COUT(\w_left_channel[2]_1_COUT ) 
);
defparam \w_left_channel[2]_ins13469 .ALU_MODE=0;
ALU \w_left_channel[3]_ins13470  (
.I0(\w_left_channel0[3] ),
.I1(\w_left_channel1[3] ),
.I3(GND),
.CIN(\w_left_channel[2]_1_COUT ),
.SUM(\w_left_channel[3] ),
.COUT(\w_left_channel[3]_1_COUT ) 
);
defparam \w_left_channel[3]_ins13470 .ALU_MODE=0;
ALU \w_left_channel[4]_ins13471  (
.I0(\w_left_channel0[4] ),
.I1(\w_left_channel1[4] ),
.I3(GND),
.CIN(\w_left_channel[3]_1_COUT ),
.SUM(\w_left_channel[4] ),
.COUT(\w_left_channel[4]_1_COUT ) 
);
defparam \w_left_channel[4]_ins13471 .ALU_MODE=0;
ALU \w_left_channel[5]_ins13472  (
.I0(\w_left_channel0[5] ),
.I1(\w_left_channel1[5] ),
.I3(GND),
.CIN(\w_left_channel[4]_1_COUT ),
.SUM(\w_left_channel[5] ),
.COUT(\w_left_channel[5]_1_COUT ) 
);
defparam \w_left_channel[5]_ins13472 .ALU_MODE=0;
ALU \w_left_channel[6]_ins13473  (
.I0(\w_left_channel0[6] ),
.I1(\w_left_channel1[6] ),
.I3(GND),
.CIN(\w_left_channel[5]_1_COUT ),
.SUM(\w_left_channel[6] ),
.COUT(\w_left_channel[6]_1_COUT ) 
);
defparam \w_left_channel[6]_ins13473 .ALU_MODE=0;
ALU \w_left_channel[7]_ins13474  (
.I0(\w_left_channel0[7] ),
.I1(\w_left_channel1[7] ),
.I3(GND),
.CIN(\w_left_channel[6]_1_COUT ),
.SUM(\w_left_channel[7] ),
.COUT(\w_left_channel[7]_1_COUT ) 
);
defparam \w_left_channel[7]_ins13474 .ALU_MODE=0;
ALU \w_left_channel[8]_ins13475  (
.I0(\w_left_channel0[7] ),
.I1(\w_left_channel1[7] ),
.I3(GND),
.CIN(\w_left_channel[7]_1_COUT ),
.SUM(\w_left_channel[8] ),
.COUT(\w_left_channel[8]_1_COUT ) 
);
defparam \w_left_channel[8]_ins13475 .ALU_MODE=0;
ALU n310_ins13476 (
.I0(\ff_left_integ[0] ),
.I1(\w_left_channel[0] ),
.I3(GND),
.CIN(GND),
.SUM(n310),
.COUT(n310_1_COUT) 
);
defparam n310_ins13476.ALU_MODE=0;
ALU n309_ins13477 (
.I0(\ff_left_integ[1] ),
.I1(\w_left_channel[1] ),
.I3(GND),
.CIN(n310_1_COUT),
.SUM(n309),
.COUT(n309_1_COUT) 
);
defparam n309_ins13477.ALU_MODE=0;
ALU n308_ins13478 (
.I0(\ff_left_integ[2] ),
.I1(\w_left_channel[2] ),
.I3(GND),
.CIN(n309_1_COUT),
.SUM(n308),
.COUT(n308_1_COUT) 
);
defparam n308_ins13478.ALU_MODE=0;
ALU n307_ins13479 (
.I0(\ff_left_integ[3] ),
.I1(\w_left_channel[3] ),
.I3(GND),
.CIN(n308_1_COUT),
.SUM(n307),
.COUT(n307_1_COUT) 
);
defparam n307_ins13479.ALU_MODE=0;
ALU n306_ins13480 (
.I0(\ff_left_integ[4] ),
.I1(\w_left_channel[4] ),
.I3(GND),
.CIN(n307_1_COUT),
.SUM(n306),
.COUT(n306_1_COUT) 
);
defparam n306_ins13480.ALU_MODE=0;
ALU n305_ins13481 (
.I0(\ff_left_integ[5] ),
.I1(\w_left_channel[5] ),
.I3(GND),
.CIN(n306_1_COUT),
.SUM(n305),
.COUT(n305_1_COUT) 
);
defparam n305_ins13481.ALU_MODE=0;
ALU n304_ins13482 (
.I0(\ff_left_integ[6] ),
.I1(\w_left_channel[6] ),
.I3(GND),
.CIN(n305_1_COUT),
.SUM(n304),
.COUT(n304_1_COUT) 
);
defparam n304_ins13482.ALU_MODE=0;
ALU n303_ins13483 (
.I0(\ff_left_integ[7] ),
.I1(\w_left_channel[7] ),
.I3(GND),
.CIN(n304_1_COUT),
.SUM(n303),
.COUT(n303_1_COUT) 
);
defparam n303_ins13483.ALU_MODE=0;
ALU n302_ins13484 (
.I0(\ff_left_integ[8] ),
.I1(\w_left_channel[8] ),
.I3(GND),
.CIN(n303_1_COUT),
.SUM(n302),
.COUT(n302_1_COUT) 
);
defparam n302_ins13484.ALU_MODE=0;
ALU n301_ins13485 (
.I0(\ff_left_integ[9] ),
.I1(\w_left_channel[8] ),
.I3(GND),
.CIN(n302_1_COUT),
.SUM(n301),
.COUT(n301_1_COUT) 
);
defparam n301_ins13485.ALU_MODE=0;
ALU n300_ins13486 (
.I0(\ff_left_integ[10] ),
.I1(\w_left_channel[8] ),
.I3(GND),
.CIN(n301_1_COUT),
.SUM(n300),
.COUT(n300_1_COUT) 
);
defparam n300_ins13486.ALU_MODE=0;
ALU n299_ins13487 (
.I0(\ff_left_integ[11] ),
.I1(\w_left_channel[8] ),
.I3(GND),
.CIN(n300_1_COUT),
.SUM(n299),
.COUT(n299_1_COUT) 
);
defparam n299_ins13487.ALU_MODE=0;
ALU \w_right_channel[0]_ins13488  (
.I0(\w_right_channel0[0] ),
.I1(\w_right_channel1[0] ),
.I3(GND),
.CIN(GND),
.SUM(\w_right_channel[0] ),
.COUT(\w_right_channel[0]_1_COUT ) 
);
defparam \w_right_channel[0]_ins13488 .ALU_MODE=0;
ALU \w_right_channel[1]_ins13489  (
.I0(\w_right_channel0[1] ),
.I1(\w_right_channel1[1] ),
.I3(GND),
.CIN(\w_right_channel[0]_1_COUT ),
.SUM(\w_right_channel[1] ),
.COUT(\w_right_channel[1]_1_COUT ) 
);
defparam \w_right_channel[1]_ins13489 .ALU_MODE=0;
ALU \w_right_channel[2]_ins13490  (
.I0(\w_right_channel0[2] ),
.I1(\w_right_channel1[2] ),
.I3(GND),
.CIN(\w_right_channel[1]_1_COUT ),
.SUM(\w_right_channel[2] ),
.COUT(\w_right_channel[2]_1_COUT ) 
);
defparam \w_right_channel[2]_ins13490 .ALU_MODE=0;
ALU \w_right_channel[3]_ins13491  (
.I0(\w_right_channel0[3] ),
.I1(\w_right_channel1[3] ),
.I3(GND),
.CIN(\w_right_channel[2]_1_COUT ),
.SUM(\w_right_channel[3] ),
.COUT(\w_right_channel[3]_1_COUT ) 
);
defparam \w_right_channel[3]_ins13491 .ALU_MODE=0;
ALU \w_right_channel[4]_ins13492  (
.I0(\w_right_channel0[4] ),
.I1(\w_right_channel1[4] ),
.I3(GND),
.CIN(\w_right_channel[3]_1_COUT ),
.SUM(\w_right_channel[4] ),
.COUT(\w_right_channel[4]_1_COUT ) 
);
defparam \w_right_channel[4]_ins13492 .ALU_MODE=0;
ALU \w_right_channel[5]_ins13493  (
.I0(\w_right_channel0[5] ),
.I1(\w_right_channel1[5] ),
.I3(GND),
.CIN(\w_right_channel[4]_1_COUT ),
.SUM(\w_right_channel[5] ),
.COUT(\w_right_channel[5]_1_COUT ) 
);
defparam \w_right_channel[5]_ins13493 .ALU_MODE=0;
ALU \w_right_channel[6]_ins13494  (
.I0(\w_right_channel0[6] ),
.I1(\w_right_channel1[6] ),
.I3(GND),
.CIN(\w_right_channel[5]_1_COUT ),
.SUM(\w_right_channel[6] ),
.COUT(\w_right_channel[6]_1_COUT ) 
);
defparam \w_right_channel[6]_ins13494 .ALU_MODE=0;
ALU \w_right_channel[7]_ins13495  (
.I0(\w_right_channel0[7] ),
.I1(\w_right_channel1[7] ),
.I3(GND),
.CIN(\w_right_channel[6]_1_COUT ),
.SUM(\w_right_channel[7] ),
.COUT(\w_right_channel[7]_1_COUT ) 
);
defparam \w_right_channel[7]_ins13495 .ALU_MODE=0;
ALU \w_right_channel[8]_ins13496  (
.I0(\w_right_channel0[7] ),
.I1(\w_right_channel1[7] ),
.I3(GND),
.CIN(\w_right_channel[7]_1_COUT ),
.SUM(\w_right_channel[8] ),
.COUT(\w_right_channel[8]_1_COUT ) 
);
defparam \w_right_channel[8]_ins13496 .ALU_MODE=0;
ALU n323_ins13497 (
.I0(\ff_right_integ[0] ),
.I1(\w_right_channel[0] ),
.I3(GND),
.CIN(GND),
.SUM(n323),
.COUT(n323_1_COUT) 
);
defparam n323_ins13497.ALU_MODE=0;
ALU n322_ins13498 (
.I0(\ff_right_integ[1] ),
.I1(\w_right_channel[1] ),
.I3(GND),
.CIN(n323_1_COUT),
.SUM(n322),
.COUT(n322_1_COUT) 
);
defparam n322_ins13498.ALU_MODE=0;
ALU n321_ins13499 (
.I0(\ff_right_integ[2] ),
.I1(\w_right_channel[2] ),
.I3(GND),
.CIN(n322_1_COUT),
.SUM(n321),
.COUT(n321_1_COUT) 
);
defparam n321_ins13499.ALU_MODE=0;
ALU n320_ins13500 (
.I0(\ff_right_integ[3] ),
.I1(\w_right_channel[3] ),
.I3(GND),
.CIN(n321_1_COUT),
.SUM(n320),
.COUT(n320_1_COUT) 
);
defparam n320_ins13500.ALU_MODE=0;
ALU n319_ins13501 (
.I0(\ff_right_integ[4] ),
.I1(\w_right_channel[4] ),
.I3(GND),
.CIN(n320_1_COUT),
.SUM(n319),
.COUT(n319_1_COUT) 
);
defparam n319_ins13501.ALU_MODE=0;
ALU n318_ins13502 (
.I0(\ff_right_integ[5] ),
.I1(\w_right_channel[5] ),
.I3(GND),
.CIN(n319_1_COUT),
.SUM(n318),
.COUT(n318_1_COUT) 
);
defparam n318_ins13502.ALU_MODE=0;
ALU n317_ins13503 (
.I0(\ff_right_integ[6] ),
.I1(\w_right_channel[6] ),
.I3(GND),
.CIN(n318_1_COUT),
.SUM(n317),
.COUT(n317_1_COUT) 
);
defparam n317_ins13503.ALU_MODE=0;
ALU n316_ins13504 (
.I0(\ff_right_integ[7] ),
.I1(\w_right_channel[7] ),
.I3(GND),
.CIN(n317_1_COUT),
.SUM(n316),
.COUT(n316_1_COUT) 
);
defparam n316_ins13504.ALU_MODE=0;
ALU n315_ins13505 (
.I0(\ff_right_integ[8] ),
.I1(\w_right_channel[8] ),
.I3(GND),
.CIN(n316_1_COUT),
.SUM(n315),
.COUT(n315_1_COUT) 
);
defparam n315_ins13505.ALU_MODE=0;
ALU n314_ins13506 (
.I0(\ff_right_integ[9] ),
.I1(\w_right_channel[8] ),
.I3(GND),
.CIN(n315_1_COUT),
.SUM(n314),
.COUT(n314_1_COUT) 
);
defparam n314_ins13506.ALU_MODE=0;
ALU n313_ins13507 (
.I0(\ff_right_integ[10] ),
.I1(\w_right_channel[8] ),
.I3(GND),
.CIN(n314_1_COUT),
.SUM(n313),
.COUT(n313_1_COUT) 
);
defparam n313_ins13507.ALU_MODE=0;
ALU n312_ins13508 (
.I0(\ff_right_integ[11] ),
.I1(\w_right_channel[8] ),
.I3(GND),
.CIN(n313_1_COUT),
.SUM(n312),
.COUT(n312_1_COUT) 
);
defparam n312_ins13508.ALU_MODE=0;
LUT2 n83_ins14693 (
.I0(sram_oe),
.I1(sram_we),
.F(n83) 
);
defparam n83_ins14693.INIT=4'hE;
LUT3 \sram_q[7]_ins14695  (
.I0(ram_array_4_DO7_0),
.I1(ram_array_4_DO7),
.I2(\ff_sram_id[3] ),
.F(\sram_q[7] ) 
);
defparam \sram_q[7]_ins14695 .INIT=8'hAC;
LUT3 \sram_q[6]_ins14696  (
.I0(ram_array_4_DO6),
.I1(ram_array_4_DO6_0),
.I2(\ff_sram_id[3] ),
.F(\sram_q[6] ) 
);
defparam \sram_q[6]_ins14696 .INIT=8'hCA;
LUT3 \sram_q[5]_ins14697  (
.I0(ram_array_4_DO5),
.I1(ram_array_4_DO5_0),
.I2(\ff_sram_id[3] ),
.F(\sram_q[5] ) 
);
defparam \sram_q[5]_ins14697 .INIT=8'hCA;
LUT3 \sram_q[4]_ins14698  (
.I0(ram_array_4_DO4),
.I1(ram_array_4_DO4_0),
.I2(\ff_sram_id[3] ),
.F(\sram_q[4] ) 
);
defparam \sram_q[4]_ins14698 .INIT=8'hCA;
LUT3 \sram_q[3]_ins14699  (
.I0(ram_array_4_DO3),
.I1(ram_array_4_DO3_0),
.I2(\ff_sram_id[3] ),
.F(\sram_q[3] ) 
);
defparam \sram_q[3]_ins14699 .INIT=8'hCA;
LUT3 \sram_q[2]_ins14700  (
.I0(ram_array_4_DO2),
.I1(ram_array_4_DO2_0),
.I2(\ff_sram_id[3] ),
.F(\sram_q[2] ) 
);
defparam \sram_q[2]_ins14700 .INIT=8'hCA;
LUT3 \sram_q[1]_ins14701  (
.I0(ram_array_4_DO1),
.I1(ram_array_4_DO1_0),
.I2(\ff_sram_id[3] ),
.F(\sram_q[1] ) 
);
defparam \sram_q[1]_ins14701 .INIT=8'hCA;
LUT3 \sram_q[0]_ins14702  (
.I0(ram_array),
.I1(ram_array_5),
.I2(\ff_sram_id[3] ),
.F(\sram_q[0] ) 
);
defparam \sram_q[0]_ins14702 .INIT=8'hCA;
LUT4 \w_sram_a0[9]_ins14703  (
.I0(\ff_active[1] ),
.I1(\ff_sram_id[2] ),
.I2(\ff_active[0] ),
.I3(\ff_active[2] ),
.F(\w_sram_a0[9] ) 
);
defparam \w_sram_a0[9]_ins14703 .INIT=16'hEF00;
LUT3 \w_sram_a0[8]_ins14704  (
.I0(\ff_sram_id[1] ),
.I1(n172_7),
.I2(\ff_active[1] ),
.F(\w_sram_a0[8] ) 
);
defparam \w_sram_a0[8]_ins14704 .INIT=8'hF8;
LUT4 \w_sram_a0[6]_ins14706  (
.I0(n172_7),
.I1(\ff_sram_a[6] ),
.I2(\w_sram_a0[6]_5 ),
.I3(\w_sram_a0[6] ),
.F(\w_sram_a0[6]_3 ) 
);
defparam \w_sram_a0[6]_ins14706 .INIT=16'h888F;
LUT4 \w_sram_a0[5]_ins14707  (
.I0(\w_sram_a0[5] ),
.I1(\w_sram_a0[5]_7 ),
.I2(\ff_sram_a[5] ),
.I3(n172_7),
.F(\w_sram_a0[5]_3 ) 
);
defparam \w_sram_a0[5]_ins14707 .INIT=16'hF044;
LUT3 \w_sram_a0[4]_ins14708  (
.I0(\w_sram_a0[4] ),
.I1(\ff_sram_a[4] ),
.I2(n172_7),
.F(\w_sram_a0[4]_3 ) 
);
defparam \w_sram_a0[4]_ins14708 .INIT=8'hC5;
LUT3 \w_sram_a0[3]_ins14709  (
.I0(\w_sram_a0[3] ),
.I1(\ff_sram_a[3] ),
.I2(n172_7),
.F(\w_sram_a0[3]_3 ) 
);
defparam \w_sram_a0[3]_ins14709 .INIT=8'hC5;
LUT3 \w_sram_a0[2]_ins14710  (
.I0(\w_sram_a0[2] ),
.I1(\ff_sram_a[2] ),
.I2(n172_7),
.F(\w_sram_a0[2]_3 ) 
);
defparam \w_sram_a0[2]_ins14710 .INIT=8'hC5;
LUT3 \w_sram_a0[1]_ins14711  (
.I0(\w_sram_a0[1] ),
.I1(\ff_sram_a[1] ),
.I2(n172_7),
.F(\w_sram_a0[1]_3 ) 
);
defparam \w_sram_a0[1]_ins14711 .INIT=8'hC5;
LUT3 \w_sram_a0[0]_ins14712  (
.I0(\w_sram_a0[0] ),
.I1(\ff_sram_a[0] ),
.I2(n172_7),
.F(\w_sram_a0[0]_3 ) 
);
defparam \w_sram_a0[0]_ins14712 .INIT=8'hC5;
LUT4 \w_sram_a1[6]_ins14713  (
.I0(\w_sram_a1[6] ),
.I1(\w_sram_a1[6]_7 ),
.I2(\ff_sram_a[6] ),
.I3(n172_7),
.F(\w_sram_a1[6]_3 ) 
);
defparam \w_sram_a1[6]_ins14713 .INIT=16'hF011;
LUT4 \w_sram_a1[5]_ins14714  (
.I0(\w_sram_a1[5]_5 ),
.I1(\w_sram_a1[5] ),
.I2(\ff_sram_a[5] ),
.I3(n172_7),
.F(\w_sram_a1[5]_3 ) 
);
defparam \w_sram_a1[5]_ins14714 .INIT=16'hF011;
LUT3 \w_sram_a1[4]_ins14715  (
.I0(\w_sram_a1[4] ),
.I1(\ff_sram_a[4] ),
.I2(n172_7),
.F(\w_sram_a1[4]_3 ) 
);
defparam \w_sram_a1[4]_ins14715 .INIT=8'hC5;
LUT3 \w_sram_a1[3]_ins14716  (
.I0(\w_sram_a1[3] ),
.I1(\ff_sram_a[3] ),
.I2(n172_7),
.F(\w_sram_a1[3]_3 ) 
);
defparam \w_sram_a1[3]_ins14716 .INIT=8'hC5;
LUT3 \w_sram_a1[2]_ins14717  (
.I0(\w_sram_a1[2] ),
.I1(\ff_sram_a[2] ),
.I2(n172_7),
.F(\w_sram_a1[2]_3 ) 
);
defparam \w_sram_a1[2]_ins14717 .INIT=8'hC5;
LUT3 \w_sram_a1[1]_ins14718  (
.I0(\w_sram_a1[1] ),
.I1(\ff_sram_a[1] ),
.I2(n172_7),
.F(\w_sram_a1[1]_3 ) 
);
defparam \w_sram_a1[1]_ins14718 .INIT=8'hC5;
LUT3 \w_sram_a1[0]_ins14719  (
.I0(\w_sram_a1[0] ),
.I1(\ff_sram_a[0] ),
.I2(n172_7),
.F(\w_sram_a1[0]_3 ) 
);
defparam \w_sram_a1[0]_ins14719 .INIT=8'hC5;
LUT3 n324_ins14720 (
.I0(\w_left_channel[8] ),
.I1(n299),
.I2(n172_7),
.F(n324) 
);
defparam n324_ins14720.INIT=8'hAC;
LUT3 n325_ins14721 (
.I0(n300),
.I1(\w_left_channel[8] ),
.I2(n172_7),
.F(n325) 
);
defparam n325_ins14721.INIT=8'hCA;
LUT3 n326_ins14722 (
.I0(n301),
.I1(\w_left_channel[8] ),
.I2(n172_7),
.F(n326) 
);
defparam n326_ins14722.INIT=8'hCA;
LUT3 n327_ins14723 (
.I0(n302),
.I1(\w_left_channel[8] ),
.I2(n172_7),
.F(n327) 
);
defparam n327_ins14723.INIT=8'hCA;
LUT3 n328_ins14724 (
.I0(\w_left_channel[7] ),
.I1(n303),
.I2(n172_7),
.F(n328) 
);
defparam n328_ins14724.INIT=8'hAC;
LUT3 n329_ins14725 (
.I0(\w_left_channel[6] ),
.I1(n304),
.I2(n172_7),
.F(n329) 
);
defparam n329_ins14725.INIT=8'hAC;
LUT3 n330_ins14726 (
.I0(\w_left_channel[5] ),
.I1(n305),
.I2(n172_7),
.F(n330) 
);
defparam n330_ins14726.INIT=8'hAC;
LUT3 n331_ins14727 (
.I0(\w_left_channel[4] ),
.I1(n306),
.I2(n172_7),
.F(n331) 
);
defparam n331_ins14727.INIT=8'hAC;
LUT3 n332_ins14728 (
.I0(\w_left_channel[3] ),
.I1(n307),
.I2(n172_7),
.F(n332) 
);
defparam n332_ins14728.INIT=8'hAC;
LUT3 n333_ins14729 (
.I0(\w_left_channel[2] ),
.I1(n308),
.I2(n172_7),
.F(n333) 
);
defparam n333_ins14729.INIT=8'hAC;
LUT3 n334_ins14730 (
.I0(\w_left_channel[1] ),
.I1(n309),
.I2(n172_7),
.F(n334) 
);
defparam n334_ins14730.INIT=8'hAC;
LUT3 n335_ins14731 (
.I0(\w_left_channel[0] ),
.I1(n310),
.I2(n172_7),
.F(n335) 
);
defparam n335_ins14731.INIT=8'hAC;
LUT3 n336_ins14732 (
.I0(\w_right_channel[8] ),
.I1(n312),
.I2(n172_7),
.F(n336) 
);
defparam n336_ins14732.INIT=8'hAC;
LUT3 n337_ins14733 (
.I0(n313),
.I1(\w_right_channel[8] ),
.I2(n172_7),
.F(n337) 
);
defparam n337_ins14733.INIT=8'hCA;
LUT3 n338_ins14734 (
.I0(n314),
.I1(\w_right_channel[8] ),
.I2(n172_7),
.F(n338) 
);
defparam n338_ins14734.INIT=8'hCA;
LUT3 n339_ins14735 (
.I0(n315),
.I1(\w_right_channel[8] ),
.I2(n172_7),
.F(n339) 
);
defparam n339_ins14735.INIT=8'hCA;
LUT3 n340_ins14736 (
.I0(\w_right_channel[7] ),
.I1(n316),
.I2(n172_7),
.F(n340) 
);
defparam n340_ins14736.INIT=8'hAC;
LUT3 n341_ins14737 (
.I0(\w_right_channel[6] ),
.I1(n317),
.I2(n172_7),
.F(n341) 
);
defparam n341_ins14737.INIT=8'hAC;
LUT3 n342_ins14738 (
.I0(\w_right_channel[5] ),
.I1(n318),
.I2(n172_7),
.F(n342) 
);
defparam n342_ins14738.INIT=8'hAC;
LUT3 n343_ins14739 (
.I0(\w_right_channel[4] ),
.I1(n319),
.I2(n172_7),
.F(n343) 
);
defparam n343_ins14739.INIT=8'hAC;
LUT3 n344_ins14740 (
.I0(\w_right_channel[3] ),
.I1(n320),
.I2(n172_7),
.F(n344) 
);
defparam n344_ins14740.INIT=8'hAC;
LUT3 n345_ins14741 (
.I0(\w_right_channel[2] ),
.I1(n321),
.I2(n172_7),
.F(n345) 
);
defparam n345_ins14741.INIT=8'hAC;
LUT3 n346_ins14742 (
.I0(\w_right_channel[1] ),
.I1(n322),
.I2(n172_7),
.F(n346) 
);
defparam n346_ins14742.INIT=8'hAC;
LUT3 n347_ins14743 (
.I0(\w_right_channel[0] ),
.I1(n323),
.I2(n172_7),
.F(n347) 
);
defparam n347_ins14743.INIT=8'hAC;
LUT2 n119_ins15514 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.F(n119) 
);
defparam n119_ins15514.INIT=4'h6;
LUT3 n118_ins15515 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(n118) 
);
defparam n118_ins15515.INIT=8'h78;
LUT2 \w_right_channel1[0]_ins15544  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[0]_3 ),
.F(\w_right_channel1[0] ) 
);
defparam \w_right_channel1[0]_ins15544 .INIT=4'h4;
LUT2 \w_right_channel1[1]_ins15545  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[1]_3 ),
.F(\w_right_channel1[1] ) 
);
defparam \w_right_channel1[1]_ins15545 .INIT=4'h4;
LUT2 \w_right_channel1[2]_ins15546  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[2]_3 ),
.F(\w_right_channel1[2] ) 
);
defparam \w_right_channel1[2]_ins15546 .INIT=4'h4;
LUT2 \w_right_channel1[3]_ins15547  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[3]_3 ),
.F(\w_right_channel1[3] ) 
);
defparam \w_right_channel1[3]_ins15547 .INIT=4'h4;
LUT2 \w_right_channel1[4]_ins15548  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[4]_3 ),
.F(\w_right_channel1[4] ) 
);
defparam \w_right_channel1[4]_ins15548 .INIT=4'h4;
LUT2 \w_right_channel1[5]_ins15549  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[5]_3 ),
.F(\w_right_channel1[5] ) 
);
defparam \w_right_channel1[5]_ins15549 .INIT=4'h4;
LUT2 \w_right_channel1[6]_ins15550  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[6]_3 ),
.F(\w_right_channel1[6] ) 
);
defparam \w_right_channel1[6]_ins15550 .INIT=4'h4;
LUT2 \w_right_channel1[7]_ins15551  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[7]_3 ),
.F(\w_right_channel1[7] ) 
);
defparam \w_right_channel1[7]_ins15551 .INIT=4'h4;
LUT2 \w_left_channel1[0]_ins15552  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[0]_3 ),
.F(\w_left_channel1[0] ) 
);
defparam \w_left_channel1[0]_ins15552 .INIT=4'h4;
LUT2 \w_left_channel1[1]_ins15553  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[1]_3 ),
.F(\w_left_channel1[1] ) 
);
defparam \w_left_channel1[1]_ins15553 .INIT=4'h4;
LUT2 \w_left_channel1[2]_ins15554  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[2]_3 ),
.F(\w_left_channel1[2] ) 
);
defparam \w_left_channel1[2]_ins15554 .INIT=4'h4;
LUT2 \w_left_channel1[3]_ins15555  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[3]_3 ),
.F(\w_left_channel1[3] ) 
);
defparam \w_left_channel1[3]_ins15555 .INIT=4'h4;
LUT2 \w_left_channel1[4]_ins15556  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[4]_3 ),
.F(\w_left_channel1[4] ) 
);
defparam \w_left_channel1[4]_ins15556 .INIT=4'h4;
LUT2 \w_left_channel1[5]_ins15557  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[5]_3 ),
.F(\w_left_channel1[5] ) 
);
defparam \w_left_channel1[5]_ins15557 .INIT=4'h4;
LUT2 \w_left_channel1[6]_ins15558  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[6]_3 ),
.F(\w_left_channel1[6] ) 
);
defparam \w_left_channel1[6]_ins15558 .INIT=4'h4;
LUT2 \w_left_channel1[7]_ins15559  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[7]_3 ),
.F(\w_left_channel1[7] ) 
);
defparam \w_left_channel1[7]_ins15559 .INIT=4'h4;
LUT2 \w_right_channel0[0]_ins15560  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[0] ),
.F(\w_right_channel0[0] ) 
);
defparam \w_right_channel0[0]_ins15560 .INIT=4'h4;
LUT2 \w_right_channel0[1]_ins15561  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[1] ),
.F(\w_right_channel0[1] ) 
);
defparam \w_right_channel0[1]_ins15561 .INIT=4'h4;
LUT2 \w_right_channel0[2]_ins15562  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[2] ),
.F(\w_right_channel0[2] ) 
);
defparam \w_right_channel0[2]_ins15562 .INIT=4'h4;
LUT2 \w_right_channel0[3]_ins15563  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[3] ),
.F(\w_right_channel0[3] ) 
);
defparam \w_right_channel0[3]_ins15563 .INIT=4'h4;
LUT2 \w_right_channel0[4]_ins15564  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[4] ),
.F(\w_right_channel0[4] ) 
);
defparam \w_right_channel0[4]_ins15564 .INIT=4'h4;
LUT2 \w_right_channel0[5]_ins15565  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[5] ),
.F(\w_right_channel0[5] ) 
);
defparam \w_right_channel0[5]_ins15565 .INIT=4'h4;
LUT2 \w_right_channel0[6]_ins15566  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[6] ),
.F(\w_right_channel0[6] ) 
);
defparam \w_right_channel0[6]_ins15566 .INIT=4'h4;
LUT2 \w_right_channel0[7]_ins15567  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[7] ),
.F(\w_right_channel0[7] ) 
);
defparam \w_right_channel0[7]_ins15567 .INIT=4'h4;
LUT2 \w_left_channel0[0]_ins15568  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[0] ),
.F(\w_left_channel0[0] ) 
);
defparam \w_left_channel0[0]_ins15568 .INIT=4'h4;
LUT2 \w_left_channel0[1]_ins15569  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[1] ),
.F(\w_left_channel0[1] ) 
);
defparam \w_left_channel0[1]_ins15569 .INIT=4'h4;
LUT2 \w_left_channel0[2]_ins15570  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[2] ),
.F(\w_left_channel0[2] ) 
);
defparam \w_left_channel0[2]_ins15570 .INIT=4'h4;
LUT2 \w_left_channel0[3]_ins15571  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[3] ),
.F(\w_left_channel0[3] ) 
);
defparam \w_left_channel0[3]_ins15571 .INIT=4'h4;
LUT2 \w_left_channel0[4]_ins15572  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[4] ),
.F(\w_left_channel0[4] ) 
);
defparam \w_left_channel0[4]_ins15572 .INIT=4'h4;
LUT2 \w_left_channel0[5]_ins15573  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[5] ),
.F(\w_left_channel0[5] ) 
);
defparam \w_left_channel0[5]_ins15573 .INIT=4'h4;
LUT2 \w_left_channel0[6]_ins15574  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[6] ),
.F(\w_left_channel0[6] ) 
);
defparam \w_left_channel0[6]_ins15574 .INIT=4'h4;
LUT2 \w_left_channel0[7]_ins15575  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[7] ),
.F(\w_left_channel0[7] ) 
);
defparam \w_left_channel0[7]_ins15575 .INIT=4'h4;
LUT3 w_sram_we1_ins15576 (
.I0(\ff_sram_id[3] ),
.I1(ff_sram_we_5),
.I2(n172_7),
.F(w_sram_we1) 
);
defparam w_sram_we1_ins15576.INIT=8'h80;
LUT3 w_sram_we0_ins15577 (
.I0(\ff_sram_id[3] ),
.I1(ff_sram_we_5),
.I2(n172_7),
.F(w_sram_we0) 
);
defparam w_sram_we0_ins15577.INIT=8'h40;
LUT2 n172_ins15598 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.F(n172) 
);
defparam n172_ins15598.INIT=4'h4;
LUT4 \w_sram_a0[6]_ins15599  (
.I0(\reg_wave_length_e0[1] ),
.I1(o_553),
.I2(\ff_active[2] ),
.I3(n3_7),
.F(\w_sram_a0[6]_5 ) 
);
defparam \w_sram_a0[6]_ins15599 .INIT=16'h7077;
LUT4 \w_sram_a0[6]_ins15600  (
.I0(\ff_active[1] ),
.I1(\ff_wave_address_e[6] ),
.I2(n3_17_375),
.I3(\ff_active[2] ),
.F(\w_sram_a0[6] ) 
);
defparam \w_sram_a0[6]_ins15600 .INIT=16'hBB0F;
LUT4 \w_sram_a0[5]_ins15601  (
.I0(\ff_active[1] ),
.I1(\ff_wave_address_e[5] ),
.I2(n3_19_376),
.I3(\ff_active[2] ),
.F(\w_sram_a0[5] ) 
);
defparam \w_sram_a0[5]_ins15601 .INIT=16'hBB0F;
LUT4 \w_sram_a0[5]_ins15602  (
.I0(n3_7),
.I1(n3_9_374),
.I2(\w_sram_a0[5]_9 ),
.I3(\ff_active[2] ),
.F(\w_sram_a0[5]_7 ) 
);
defparam \w_sram_a0[5]_ins15602 .INIT=16'h0FEE;
LUT4 \w_sram_a0[4]_ins15603  (
.I0(\ff_active[1] ),
.I1(\ff_wave_address_e[4] ),
.I2(n3_21_377),
.I3(\ff_active[2] ),
.F(\w_sram_a0[4] ) 
);
defparam \w_sram_a0[4]_ins15603 .INIT=16'hBB0F;
LUT4 \w_sram_a0[3]_ins15604  (
.I0(\ff_active[1] ),
.I1(\ff_wave_address_e[3] ),
.I2(n3_23_378),
.I3(\ff_active[2] ),
.F(\w_sram_a0[3] ) 
);
defparam \w_sram_a0[3]_ins15604 .INIT=16'hBB0F;
LUT4 \w_sram_a0[2]_ins15605  (
.I0(\ff_active[1] ),
.I1(\ff_wave_address_e[2] ),
.I2(n3_25_379),
.I3(\ff_active[2] ),
.F(\w_sram_a0[2] ) 
);
defparam \w_sram_a0[2]_ins15605 .INIT=16'hBB0F;
LUT4 \w_sram_a0[1]_ins15606  (
.I0(\ff_active[1] ),
.I1(\ff_wave_address_e[1] ),
.I2(n3_27_380),
.I3(\ff_active[2] ),
.F(\w_sram_a0[1] ) 
);
defparam \w_sram_a0[1]_ins15606 .INIT=16'hBB0F;
LUT4 \w_sram_a0[0]_ins15607  (
.I0(\ff_active[1] ),
.I1(\ff_wave_address_e[0] ),
.I2(n3_29_381),
.I3(\ff_active[2] ),
.F(\w_sram_a0[0] ) 
);
defparam \w_sram_a0[0]_ins15607 .INIT=16'hBB0F;
LUT4 \w_sram_a1[6]_ins15608  (
.I0(\ff_active[1] ),
.I1(\ff_wave_address_e[6]_3 ),
.I2(n3_17_472),
.I3(\ff_active[2] ),
.F(\w_sram_a1[6] ) 
);
defparam \w_sram_a1[6]_ins15608 .INIT=16'hBB0F;
LUT3 \w_sram_a1[6]_ins15609  (
.I0(n3_11_470),
.I1(\w_sram_a1[6]_9 ),
.I2(\ff_active[2] ),
.F(\w_sram_a1[6]_7 ) 
);
defparam \w_sram_a1[6]_ins15609 .INIT=8'hC5;
LUT4 \w_sram_a1[5]_ins15610  (
.I0(n3_13_471),
.I1(\w_sram_a1[5]_9 ),
.I2(\w_sram_a1[6]_7 ),
.I3(\ff_active[2] ),
.F(\w_sram_a1[5]_5 ) 
);
defparam \w_sram_a1[5]_ins15610 .INIT=16'hC050;
LUT4 \w_sram_a1[5]_ins15611  (
.I0(\ff_active[1] ),
.I1(\ff_wave_address_e[5]_3 ),
.I2(n3_19_473),
.I3(\ff_active[2] ),
.F(\w_sram_a1[5] ) 
);
defparam \w_sram_a1[5]_ins15611 .INIT=16'hBB0F;
LUT4 \w_sram_a1[4]_ins15612  (
.I0(\ff_active[1] ),
.I1(\ff_wave_address_e[4]_3 ),
.I2(n3_21_474),
.I3(\ff_active[2] ),
.F(\w_sram_a1[4] ) 
);
defparam \w_sram_a1[4]_ins15612 .INIT=16'hBB0F;
LUT4 \w_sram_a1[3]_ins15613  (
.I0(\ff_active[1] ),
.I1(\ff_wave_address_e[3]_3 ),
.I2(n3_23_475),
.I3(\ff_active[2] ),
.F(\w_sram_a1[3] ) 
);
defparam \w_sram_a1[3]_ins15613 .INIT=16'hBB0F;
LUT4 \w_sram_a1[2]_ins15614  (
.I0(\ff_active[1] ),
.I1(\ff_wave_address_e[2]_3 ),
.I2(n3_25_476),
.I3(\ff_active[2] ),
.F(\w_sram_a1[2] ) 
);
defparam \w_sram_a1[2]_ins15614 .INIT=16'hBB0F;
LUT4 \w_sram_a1[1]_ins15615  (
.I0(\ff_active[1] ),
.I1(\ff_wave_address_e[1]_3 ),
.I2(n3_27_477),
.I3(\ff_active[2] ),
.F(\w_sram_a1[1] ) 
);
defparam \w_sram_a1[1]_ins15615 .INIT=16'hBB0F;
LUT4 \w_sram_a1[0]_ins15616  (
.I0(\ff_active[1] ),
.I1(\ff_wave_address_e[0]_3 ),
.I2(n3_29_478),
.I3(\ff_active[2] ),
.F(\w_sram_a1[0] ) 
);
defparam \w_sram_a1[0]_ins15616 .INIT=16'hBB0F;
LUT4 \w_right_channel1[0]_ins15855  (
.I0(\ff_active[1] ),
.I1(\ff_reg_enable_e1[0] ),
.I2(n3_9_640),
.I3(\ff_active[2] ),
.F(\w_right_channel1[0]_7 ) 
);
defparam \w_right_channel1[0]_ins15855 .INIT=16'hBB0F;
LUT4 \w_left_channel1[0]_ins15856  (
.I0(\ff_active[1] ),
.I1(\ff_reg_enable_e1[1] ),
.I2(n3_7_639),
.I3(\ff_active[2] ),
.F(\w_left_channel1[0]_7 ) 
);
defparam \w_left_channel1[0]_ins15856 .INIT=16'hBB0F;
LUT4 \w_right_channel0[0]_ins15857  (
.I0(\ff_active[1] ),
.I1(\reg_enable_e0[0] ),
.I2(n3_9_634),
.I3(\ff_active[2] ),
.F(\w_right_channel0[0]_7 ) 
);
defparam \w_right_channel0[0]_ins15857 .INIT=16'hBB0F;
LUT4 \w_left_channel0[0]_ins15858  (
.I0(\ff_active[1] ),
.I1(\reg_enable_e0[1] ),
.I2(n3_7_633),
.I3(\ff_active[2] ),
.F(\w_left_channel0[0]_7 ) 
);
defparam \w_left_channel0[0]_ins15858 .INIT=16'hBB0F;
LUT2 \w_sram_a0[5]_ins15881  (
.I0(\reg_wave_length_e0[1] ),
.I1(\reg_wave_length_e0[0] ),
.F(\w_sram_a0[5]_9 ) 
);
defparam \w_sram_a0[5]_ins15881 .INIT=4'h1;
LUT3 \w_sram_a1[6]_ins15882  (
.I0(\reg_wave_length_e0[1] ),
.I1(\ff_reg_wave_length_e1[1] ),
.I2(ff_reg_clone_wave_e1),
.F(\w_sram_a1[6]_9 ) 
);
defparam \w_sram_a1[6]_ins15882 .INIT=8'h53;
LUT3 \w_sram_a1[5]_ins15883  (
.I0(\ff_reg_wave_length_e1[0] ),
.I1(\reg_wave_length_e0[0] ),
.I2(ff_reg_clone_wave_e1),
.F(\w_sram_a1[5]_9 ) 
);
defparam \w_sram_a1[5]_ins15883 .INIT=8'h35;
LUT4 \w_sram_a0[7]_ins16156  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_sram_id[0] ),
.I3(\ff_active[0] ),
.F(\w_sram_a0[7] ) 
);
defparam \w_sram_a0[7]_ins16156 .INIT=16'hFB00;
LUT3 n172_ins16157 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(n172_7) 
);
defparam n172_ins16157.INIT=8'h20;
LUT4 ff_sram_we_ins16218 (
.I0(sram_we),
.I1(\ff_active[0] ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(ff_sram_we) 
);
defparam ff_sram_we_ins16218.INIT=16'hAEAA;
LUT4 ff_sram_oe_ins16219 (
.I0(sram_oe),
.I1(\ff_active[0] ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(ff_sram_oe) 
);
defparam ff_sram_oe_ins16219.INIT=16'hAEAA;
LUT4 n59_ins16220 (
.I0(ff_sram_oe_5),
.I1(\ff_active[0] ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n59) 
);
defparam n59_ins16220.INIT=16'h0800;
INV n392_ins16243 (
.I(\ff_right_integ[11] ),
.O(n392) 
);
INV n380_ins16244 (
.I(\ff_left_integ[11] ),
.O(n380) 
);
INV n120_ins16245 (
.I(\ff_active[0] ),
.O(n120) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0  u_adsr_envelope_generator_5ch_0 (
.clk_3(clk_3),
.n84(n84),
.\ff_active[2] (\ff_active[2] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.\reg_sl_e0[6] (\reg_sl_e0[6] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.n172(n172),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\reg_ar_b0[1] (\reg_ar_b0[1] ),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\reg_ar_b0[3] (\reg_ar_b0[3] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.\reg_ar_c0[7] (\reg_ar_c0[7] ),
.\reg_ar_b0[7] (\reg_ar_b0[7] ),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\reg_ar_c0[6] (\reg_ar_c0[6] ),
.\reg_ar_b0[6] (\reg_ar_b0[6] ),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.\reg_ar_b0[5] (\reg_ar_b0[5] ),
.\reg_ar_c0[5] (\reg_ar_c0[5] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\reg_ar_b0[4] (\reg_ar_b0[4] ),
.\reg_ar_c0[4] (\reg_ar_c0[4] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\reg_ar_b0[2] (\reg_ar_b0[2] ),
.\reg_ar_c0[2] (\reg_ar_c0[2] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\reg_ar_b0[0] (\reg_ar_b0[0] ),
.\reg_ar_c0[0] (\reg_ar_c0[0] ),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\reg_ar_c0[1] (\reg_ar_c0[1] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\reg_ar_c0[3] (\reg_ar_c0[3] ),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\reg_dr_b0[7] (\reg_dr_b0[7] ),
.\reg_dr_c0[7] (\reg_dr_c0[7] ),
.\reg_dr_d0[7] (\reg_dr_d0[7] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\reg_dr_b0[6] (\reg_dr_b0[6] ),
.\reg_dr_c0[6] (\reg_dr_c0[6] ),
.\reg_dr_d0[6] (\reg_dr_d0[6] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\reg_dr_b0[5] (\reg_dr_b0[5] ),
.\reg_dr_c0[5] (\reg_dr_c0[5] ),
.\reg_dr_d0[5] (\reg_dr_d0[5] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\reg_dr_b0[4] (\reg_dr_b0[4] ),
.\reg_dr_c0[4] (\reg_dr_c0[4] ),
.\reg_dr_d0[4] (\reg_dr_d0[4] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\reg_dr_b0[3] (\reg_dr_b0[3] ),
.\reg_dr_c0[3] (\reg_dr_c0[3] ),
.\reg_dr_d0[3] (\reg_dr_d0[3] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\reg_dr_b0[2] (\reg_dr_b0[2] ),
.\reg_dr_c0[2] (\reg_dr_c0[2] ),
.\reg_dr_d0[2] (\reg_dr_d0[2] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\reg_dr_b0[1] (\reg_dr_b0[1] ),
.\reg_dr_c0[1] (\reg_dr_c0[1] ),
.\reg_dr_d0[1] (\reg_dr_d0[1] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.\reg_dr_b0[0] (\reg_dr_b0[0] ),
.\reg_dr_c0[0] (\reg_dr_c0[0] ),
.\reg_dr_d0[0] (\reg_dr_d0[0] ),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.\reg_sr_b0[7] (\reg_sr_b0[7] ),
.\reg_sr_c0[7] (\reg_sr_c0[7] ),
.\reg_sr_d0[7] (\reg_sr_d0[7] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.\reg_sr_b0[6] (\reg_sr_b0[6] ),
.\reg_sr_c0[6] (\reg_sr_c0[6] ),
.\reg_sr_d0[6] (\reg_sr_d0[6] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.\reg_sr_b0[5] (\reg_sr_b0[5] ),
.\reg_sr_c0[5] (\reg_sr_c0[5] ),
.\reg_sr_d0[5] (\reg_sr_d0[5] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.\reg_sr_b0[4] (\reg_sr_b0[4] ),
.\reg_sr_c0[4] (\reg_sr_c0[4] ),
.\reg_sr_d0[4] (\reg_sr_d0[4] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\reg_sr_b0[3] (\reg_sr_b0[3] ),
.\reg_sr_c0[3] (\reg_sr_c0[3] ),
.\reg_sr_d0[3] (\reg_sr_d0[3] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_sr_b0[2] (\reg_sr_b0[2] ),
.\reg_sr_c0[2] (\reg_sr_c0[2] ),
.\reg_sr_d0[2] (\reg_sr_d0[2] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.\reg_sr_b0[1] (\reg_sr_b0[1] ),
.\reg_sr_c0[1] (\reg_sr_c0[1] ),
.\reg_sr_d0[1] (\reg_sr_d0[1] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.\reg_sr_b0[0] (\reg_sr_b0[0] ),
.\reg_sr_c0[0] (\reg_sr_c0[0] ),
.\reg_sr_d0[0] (\reg_sr_d0[0] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\reg_rr_b0[7] (\reg_rr_b0[7] ),
.\reg_rr_c0[7] (\reg_rr_c0[7] ),
.\reg_rr_d0[7] (\reg_rr_d0[7] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.\reg_rr_b0[6] (\reg_rr_b0[6] ),
.\reg_rr_c0[6] (\reg_rr_c0[6] ),
.\reg_rr_d0[6] (\reg_rr_d0[6] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\reg_rr_b0[5] (\reg_rr_b0[5] ),
.\reg_rr_c0[5] (\reg_rr_c0[5] ),
.\reg_rr_d0[5] (\reg_rr_d0[5] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\reg_rr_b0[4] (\reg_rr_b0[4] ),
.\reg_rr_c0[4] (\reg_rr_c0[4] ),
.\reg_rr_d0[4] (\reg_rr_d0[4] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\reg_rr_b0[3] (\reg_rr_b0[3] ),
.\reg_rr_c0[3] (\reg_rr_c0[3] ),
.\reg_rr_d0[3] (\reg_rr_d0[3] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.\reg_rr_b0[2] (\reg_rr_b0[2] ),
.\reg_rr_c0[2] (\reg_rr_c0[2] ),
.\reg_rr_d0[2] (\reg_rr_d0[2] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.\reg_rr_b0[1] (\reg_rr_b0[1] ),
.\reg_rr_c0[1] (\reg_rr_c0[1] ),
.\reg_rr_d0[1] (\reg_rr_d0[1] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.\reg_rr_b0[0] (\reg_rr_b0[0] ),
.\reg_rr_c0[0] (\reg_rr_c0[0] ),
.\reg_rr_d0[0] (\reg_rr_d0[0] ),
.\reg_sl_a0[6] (\reg_sl_a0[6] ),
.\reg_sl_b0[6] (\reg_sl_b0[6] ),
.\reg_sl_c0[6] (\reg_sl_c0[6] ),
.\reg_sl_d0[6] (\reg_sl_d0[6] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.\reg_sl_b0[5] (\reg_sl_b0[5] ),
.\reg_sl_c0[5] (\reg_sl_c0[5] ),
.\reg_sl_d0[5] (\reg_sl_d0[5] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\reg_sl_b0[4] (\reg_sl_b0[4] ),
.\reg_sl_c0[4] (\reg_sl_c0[4] ),
.\reg_sl_d0[4] (\reg_sl_d0[4] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\reg_sl_b0[3] (\reg_sl_b0[3] ),
.\reg_sl_c0[3] (\reg_sl_c0[3] ),
.\reg_sl_d0[3] (\reg_sl_d0[3] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\reg_sl_b0[2] (\reg_sl_b0[2] ),
.\reg_sl_c0[2] (\reg_sl_c0[2] ),
.\reg_sl_d0[2] (\reg_sl_d0[2] ),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\reg_sl_b0[1] (\reg_sl_b0[1] ),
.\reg_sl_c0[1] (\reg_sl_c0[1] ),
.\reg_sl_d0[1] (\reg_sl_d0[1] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\reg_sl_b0[0] (\reg_sl_b0[0] ),
.\reg_sl_c0[0] (\reg_sl_c0[0] ),
.\reg_sl_d0[0] (\reg_sl_d0[0] ),
.o(o),
.o_545(o_545),
.o_547(o_547),
.o_553(o_553),
.o_555(o_555),
.\counter_out[0] (\counter_out[0] ),
.o_17(o_17),
.o_19(o_19),
.o_21(o_21),
.o_23(o_23),
.o_25(o_25),
.o_27(o_27),
.o_29(o_29),
.o_31(o_31) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1  u_adsr_envelope_generator_5ch_1 (
.clk_3(clk_3),
.o_555(o_555),
.n84(n84),
.o_547(o_547),
.o_545(o_545),
.o(o),
.o_553(o_553),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_reg_dr_e1[7] (\ff_reg_dr_e1[7] ),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.ff_reg_clone_adsr_e1(ff_reg_clone_adsr_e1),
.\ff_reg_rr_e1[7] (\ff_reg_rr_e1[7] ),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.\ff_reg_sr_e1[7] (\ff_reg_sr_e1[7] ),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\ff_reg_sr_e1[6] (\ff_reg_sr_e1[6] ),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\ff_reg_rr_e1[6] (\ff_reg_rr_e1[6] ),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.\ff_reg_dr_e1[6] (\ff_reg_dr_e1[6] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\ff_reg_dr_e1[5] (\ff_reg_dr_e1[5] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.\ff_reg_rr_e1[5] (\ff_reg_rr_e1[5] ),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.\ff_reg_sr_e1[5] (\ff_reg_sr_e1[5] ),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\ff_reg_dr_e1[4] (\ff_reg_dr_e1[4] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.\ff_reg_rr_e1[4] (\ff_reg_rr_e1[4] ),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.\ff_reg_sr_e1[4] (\ff_reg_sr_e1[4] ),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.\ff_reg_sr_e1[3] (\ff_reg_sr_e1[3] ),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\ff_reg_rr_e1[3] (\ff_reg_rr_e1[3] ),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.\ff_reg_dr_e1[3] (\ff_reg_dr_e1[3] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\ff_reg_sr_e1[2] (\ff_reg_sr_e1[2] ),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\ff_reg_rr_e1[2] (\ff_reg_rr_e1[2] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.\ff_reg_dr_e1[2] (\ff_reg_dr_e1[2] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\ff_reg_dr_e1[1] (\ff_reg_dr_e1[1] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.\ff_reg_rr_e1[1] (\ff_reg_rr_e1[1] ),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\ff_reg_sr_e1[1] (\ff_reg_sr_e1[1] ),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\ff_reg_sr_e1[0] (\ff_reg_sr_e1[0] ),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\ff_reg_rr_e1[0] (\ff_reg_rr_e1[0] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\ff_reg_dr_e1[0] (\ff_reg_dr_e1[0] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\ff_reg_sl_e1[5] (\ff_reg_sl_e1[5] ),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.\ff_reg_sl_e1[1] (\ff_reg_sl_e1[1] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.\ff_reg_sl_e1[2] (\ff_reg_sl_e1[2] ),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.\ff_reg_sl_e1[4] (\ff_reg_sl_e1[4] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.\ff_reg_sl_e1[3] (\ff_reg_sl_e1[3] ),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.\ff_reg_sl_e1[6] (\ff_reg_sl_e1[6] ),
.\reg_sl_e0[6] (\reg_sl_e0[6] ),
.\ff_reg_sl_e1[0] (\ff_reg_sl_e1[0] ),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.\reg_ar_a1[7] (\reg_ar_a1[7] ),
.\reg_ar_b1[7] (\reg_ar_b1[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_ar_c1[7] (\reg_ar_c1[7] ),
.\reg_ar_d1[7] (\reg_ar_d1[7] ),
.\reg_ar_a1[6] (\reg_ar_a1[6] ),
.\reg_ar_b1[6] (\reg_ar_b1[6] ),
.\reg_ar_c1[6] (\reg_ar_c1[6] ),
.\reg_ar_d1[6] (\reg_ar_d1[6] ),
.\reg_ar_a1[5] (\reg_ar_a1[5] ),
.\reg_ar_b1[5] (\reg_ar_b1[5] ),
.\reg_ar_c1[5] (\reg_ar_c1[5] ),
.\reg_ar_d1[5] (\reg_ar_d1[5] ),
.\reg_ar_a1[4] (\reg_ar_a1[4] ),
.\reg_ar_b1[4] (\reg_ar_b1[4] ),
.\reg_ar_c1[4] (\reg_ar_c1[4] ),
.\reg_ar_d1[4] (\reg_ar_d1[4] ),
.\reg_ar_a1[3] (\reg_ar_a1[3] ),
.\reg_ar_b1[3] (\reg_ar_b1[3] ),
.\reg_ar_c1[3] (\reg_ar_c1[3] ),
.\reg_ar_d1[3] (\reg_ar_d1[3] ),
.\reg_ar_a1[2] (\reg_ar_a1[2] ),
.\reg_ar_b1[2] (\reg_ar_b1[2] ),
.\reg_ar_c1[2] (\reg_ar_c1[2] ),
.\reg_ar_d1[2] (\reg_ar_d1[2] ),
.\reg_ar_a1[1] (\reg_ar_a1[1] ),
.\reg_ar_b1[1] (\reg_ar_b1[1] ),
.\reg_ar_c1[1] (\reg_ar_c1[1] ),
.\reg_ar_d1[1] (\reg_ar_d1[1] ),
.\reg_ar_a1[0] (\reg_ar_a1[0] ),
.\reg_ar_b1[0] (\reg_ar_b1[0] ),
.\reg_ar_c1[0] (\reg_ar_c1[0] ),
.\reg_ar_d1[0] (\reg_ar_d1[0] ),
.\reg_dr_a1[7] (\reg_dr_a1[7] ),
.\reg_dr_b1[7] (\reg_dr_b1[7] ),
.\reg_dr_c1[7] (\reg_dr_c1[7] ),
.\reg_dr_d1[7] (\reg_dr_d1[7] ),
.\reg_dr_a1[6] (\reg_dr_a1[6] ),
.\reg_dr_b1[6] (\reg_dr_b1[6] ),
.\reg_dr_c1[6] (\reg_dr_c1[6] ),
.\reg_dr_d1[6] (\reg_dr_d1[6] ),
.\reg_dr_a1[5] (\reg_dr_a1[5] ),
.\reg_dr_b1[5] (\reg_dr_b1[5] ),
.\reg_dr_c1[5] (\reg_dr_c1[5] ),
.\reg_dr_d1[5] (\reg_dr_d1[5] ),
.\reg_dr_a1[4] (\reg_dr_a1[4] ),
.\reg_dr_b1[4] (\reg_dr_b1[4] ),
.\reg_dr_c1[4] (\reg_dr_c1[4] ),
.\reg_dr_d1[4] (\reg_dr_d1[4] ),
.\reg_dr_a1[3] (\reg_dr_a1[3] ),
.\reg_dr_b1[3] (\reg_dr_b1[3] ),
.\reg_dr_c1[3] (\reg_dr_c1[3] ),
.\reg_dr_d1[3] (\reg_dr_d1[3] ),
.\reg_dr_a1[2] (\reg_dr_a1[2] ),
.\reg_dr_b1[2] (\reg_dr_b1[2] ),
.\reg_dr_c1[2] (\reg_dr_c1[2] ),
.\reg_dr_d1[2] (\reg_dr_d1[2] ),
.\reg_dr_a1[1] (\reg_dr_a1[1] ),
.\reg_dr_b1[1] (\reg_dr_b1[1] ),
.\reg_dr_c1[1] (\reg_dr_c1[1] ),
.\reg_dr_d1[1] (\reg_dr_d1[1] ),
.\reg_dr_a1[0] (\reg_dr_a1[0] ),
.\reg_dr_b1[0] (\reg_dr_b1[0] ),
.\reg_dr_c1[0] (\reg_dr_c1[0] ),
.\reg_dr_d1[0] (\reg_dr_d1[0] ),
.\reg_sr_a1[7] (\reg_sr_a1[7] ),
.\reg_sr_b1[7] (\reg_sr_b1[7] ),
.\reg_sr_c1[7] (\reg_sr_c1[7] ),
.\reg_sr_d1[7] (\reg_sr_d1[7] ),
.\reg_sr_a1[6] (\reg_sr_a1[6] ),
.\reg_sr_b1[6] (\reg_sr_b1[6] ),
.\reg_sr_c1[6] (\reg_sr_c1[6] ),
.\reg_sr_d1[6] (\reg_sr_d1[6] ),
.\reg_sr_a1[5] (\reg_sr_a1[5] ),
.\reg_sr_b1[5] (\reg_sr_b1[5] ),
.\reg_sr_c1[5] (\reg_sr_c1[5] ),
.\reg_sr_d1[5] (\reg_sr_d1[5] ),
.\reg_sr_a1[4] (\reg_sr_a1[4] ),
.\reg_sr_b1[4] (\reg_sr_b1[4] ),
.\reg_sr_c1[4] (\reg_sr_c1[4] ),
.\reg_sr_d1[4] (\reg_sr_d1[4] ),
.\reg_sr_a1[3] (\reg_sr_a1[3] ),
.\reg_sr_b1[3] (\reg_sr_b1[3] ),
.\reg_sr_c1[3] (\reg_sr_c1[3] ),
.\reg_sr_d1[3] (\reg_sr_d1[3] ),
.\reg_sr_a1[2] (\reg_sr_a1[2] ),
.\reg_sr_b1[2] (\reg_sr_b1[2] ),
.\reg_sr_c1[2] (\reg_sr_c1[2] ),
.\reg_sr_d1[2] (\reg_sr_d1[2] ),
.\reg_sr_a1[1] (\reg_sr_a1[1] ),
.\reg_sr_b1[1] (\reg_sr_b1[1] ),
.\reg_sr_c1[1] (\reg_sr_c1[1] ),
.\reg_sr_d1[1] (\reg_sr_d1[1] ),
.\reg_sr_a1[0] (\reg_sr_a1[0] ),
.\reg_sr_b1[0] (\reg_sr_b1[0] ),
.\reg_sr_c1[0] (\reg_sr_c1[0] ),
.\reg_sr_d1[0] (\reg_sr_d1[0] ),
.\reg_rr_a1[7] (\reg_rr_a1[7] ),
.\reg_rr_b1[7] (\reg_rr_b1[7] ),
.\reg_rr_c1[7] (\reg_rr_c1[7] ),
.\reg_rr_d1[7] (\reg_rr_d1[7] ),
.\reg_rr_a1[6] (\reg_rr_a1[6] ),
.\reg_rr_b1[6] (\reg_rr_b1[6] ),
.\reg_rr_c1[6] (\reg_rr_c1[6] ),
.\reg_rr_d1[6] (\reg_rr_d1[6] ),
.\reg_rr_a1[5] (\reg_rr_a1[5] ),
.\reg_rr_b1[5] (\reg_rr_b1[5] ),
.\reg_rr_c1[5] (\reg_rr_c1[5] ),
.\reg_rr_d1[5] (\reg_rr_d1[5] ),
.\reg_rr_a1[4] (\reg_rr_a1[4] ),
.\reg_rr_b1[4] (\reg_rr_b1[4] ),
.\reg_rr_c1[4] (\reg_rr_c1[4] ),
.\reg_rr_d1[4] (\reg_rr_d1[4] ),
.\reg_rr_a1[3] (\reg_rr_a1[3] ),
.\reg_rr_b1[3] (\reg_rr_b1[3] ),
.\reg_rr_c1[3] (\reg_rr_c1[3] ),
.\reg_rr_d1[3] (\reg_rr_d1[3] ),
.\reg_rr_a1[2] (\reg_rr_a1[2] ),
.\reg_rr_b1[2] (\reg_rr_b1[2] ),
.\reg_rr_c1[2] (\reg_rr_c1[2] ),
.\reg_rr_d1[2] (\reg_rr_d1[2] ),
.\reg_rr_a1[1] (\reg_rr_a1[1] ),
.\reg_rr_b1[1] (\reg_rr_b1[1] ),
.\reg_rr_c1[1] (\reg_rr_c1[1] ),
.\reg_rr_d1[1] (\reg_rr_d1[1] ),
.\reg_rr_a1[0] (\reg_rr_a1[0] ),
.\reg_rr_b1[0] (\reg_rr_b1[0] ),
.\reg_rr_c1[0] (\reg_rr_c1[0] ),
.\reg_rr_d1[0] (\reg_rr_d1[0] ),
.\reg_sl_a1[6] (\reg_sl_a1[6] ),
.\reg_sl_b1[6] (\reg_sl_b1[6] ),
.\reg_sl_c1[6] (\reg_sl_c1[6] ),
.\reg_sl_d1[6] (\reg_sl_d1[6] ),
.\reg_sl_a1[5] (\reg_sl_a1[5] ),
.\reg_sl_b1[5] (\reg_sl_b1[5] ),
.\reg_sl_c1[5] (\reg_sl_c1[5] ),
.\reg_sl_d1[5] (\reg_sl_d1[5] ),
.\reg_sl_a1[4] (\reg_sl_a1[4] ),
.\reg_sl_b1[4] (\reg_sl_b1[4] ),
.\reg_sl_c1[4] (\reg_sl_c1[4] ),
.\reg_sl_d1[4] (\reg_sl_d1[4] ),
.\reg_sl_a1[3] (\reg_sl_a1[3] ),
.\reg_sl_b1[3] (\reg_sl_b1[3] ),
.\reg_sl_c1[3] (\reg_sl_c1[3] ),
.\reg_sl_d1[3] (\reg_sl_d1[3] ),
.\reg_sl_a1[2] (\reg_sl_a1[2] ),
.\reg_sl_b1[2] (\reg_sl_b1[2] ),
.\reg_sl_c1[2] (\reg_sl_c1[2] ),
.\reg_sl_d1[2] (\reg_sl_d1[2] ),
.\reg_sl_a1[1] (\reg_sl_a1[1] ),
.\reg_sl_b1[1] (\reg_sl_b1[1] ),
.\reg_sl_c1[1] (\reg_sl_c1[1] ),
.\reg_sl_d1[1] (\reg_sl_d1[1] ),
.\reg_sl_a1[0] (\reg_sl_a1[0] ),
.\reg_sl_b1[0] (\reg_sl_b1[0] ),
.\reg_sl_c1[0] (\reg_sl_c1[0] ),
.\reg_sl_d1[0] (\reg_sl_d1[0] ),
.\counter_out[0]_5 (\counter_out[0]_5 ),
.o_17_0(o_17_0),
.o_19_1(o_19_1),
.o_21_2(o_21_2),
.o_23_3(o_23_3),
.o_25_4(o_25_4),
.o_27_5(o_27_5),
.o_29_6(o_29_6),
.o_31_7(o_31_7) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0  u_tone_generator_5ch_0 (
.clk_3(clk_3),
.o_555(o_555),
.n84(n84),
.o_547(o_547),
.o_545(o_545),
.o(o),
.o_553(o_553),
.\ff_active[1] (\ff_active[1] ),
.\reg_wave_length_a0[1] (\reg_wave_length_a0[1] ),
.\reg_wave_length_b0[1] (\reg_wave_length_b0[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_wave_length_c0[1] (\reg_wave_length_c0[1] ),
.\reg_wave_length_d0[1] (\reg_wave_length_d0[1] ),
.\reg_wave_length_a0[0] (\reg_wave_length_a0[0] ),
.\reg_wave_length_b0[0] (\reg_wave_length_b0[0] ),
.\reg_wave_length_c0[0] (\reg_wave_length_c0[0] ),
.\reg_wave_length_d0[0] (\reg_wave_length_d0[0] ),
.\reg_frequency_count_a0[11] (\reg_frequency_count_a0[11] ),
.\reg_frequency_count_b0[11] (\reg_frequency_count_b0[11] ),
.\reg_frequency_count_c0[11] (\reg_frequency_count_c0[11] ),
.\reg_frequency_count_d0[11] (\reg_frequency_count_d0[11] ),
.\reg_frequency_count_a0[10] (\reg_frequency_count_a0[10] ),
.\reg_frequency_count_b0[10] (\reg_frequency_count_b0[10] ),
.\reg_frequency_count_c0[10] (\reg_frequency_count_c0[10] ),
.\reg_frequency_count_d0[10] (\reg_frequency_count_d0[10] ),
.\reg_frequency_count_a0[9] (\reg_frequency_count_a0[9] ),
.\reg_frequency_count_b0[9] (\reg_frequency_count_b0[9] ),
.\reg_frequency_count_c0[9] (\reg_frequency_count_c0[9] ),
.\reg_frequency_count_d0[9] (\reg_frequency_count_d0[9] ),
.\reg_frequency_count_a0[8] (\reg_frequency_count_a0[8] ),
.\reg_frequency_count_b0[8] (\reg_frequency_count_b0[8] ),
.\reg_frequency_count_c0[8] (\reg_frequency_count_c0[8] ),
.\reg_frequency_count_d0[8] (\reg_frequency_count_d0[8] ),
.\reg_frequency_count_a0[7] (\reg_frequency_count_a0[7] ),
.\reg_frequency_count_b0[7] (\reg_frequency_count_b0[7] ),
.\reg_frequency_count_c0[7] (\reg_frequency_count_c0[7] ),
.\reg_frequency_count_d0[7] (\reg_frequency_count_d0[7] ),
.\reg_frequency_count_a0[6] (\reg_frequency_count_a0[6] ),
.\reg_frequency_count_b0[6] (\reg_frequency_count_b0[6] ),
.\reg_frequency_count_c0[6] (\reg_frequency_count_c0[6] ),
.\reg_frequency_count_d0[6] (\reg_frequency_count_d0[6] ),
.\reg_frequency_count_a0[5] (\reg_frequency_count_a0[5] ),
.\reg_frequency_count_b0[5] (\reg_frequency_count_b0[5] ),
.\reg_frequency_count_c0[5] (\reg_frequency_count_c0[5] ),
.\reg_frequency_count_d0[5] (\reg_frequency_count_d0[5] ),
.\reg_frequency_count_a0[4] (\reg_frequency_count_a0[4] ),
.\reg_frequency_count_b0[4] (\reg_frequency_count_b0[4] ),
.\reg_frequency_count_c0[4] (\reg_frequency_count_c0[4] ),
.\reg_frequency_count_d0[4] (\reg_frequency_count_d0[4] ),
.\reg_frequency_count_a0[3] (\reg_frequency_count_a0[3] ),
.\reg_frequency_count_b0[3] (\reg_frequency_count_b0[3] ),
.\reg_frequency_count_c0[3] (\reg_frequency_count_c0[3] ),
.\reg_frequency_count_d0[3] (\reg_frequency_count_d0[3] ),
.\reg_frequency_count_a0[2] (\reg_frequency_count_a0[2] ),
.\reg_frequency_count_b0[2] (\reg_frequency_count_b0[2] ),
.\reg_frequency_count_c0[2] (\reg_frequency_count_c0[2] ),
.\reg_frequency_count_d0[2] (\reg_frequency_count_d0[2] ),
.\reg_frequency_count_a0[1] (\reg_frequency_count_a0[1] ),
.\reg_frequency_count_b0[1] (\reg_frequency_count_b0[1] ),
.\reg_frequency_count_c0[1] (\reg_frequency_count_c0[1] ),
.\reg_frequency_count_d0[1] (\reg_frequency_count_d0[1] ),
.\reg_frequency_count_a0[0] (\reg_frequency_count_a0[0] ),
.\reg_frequency_count_b0[0] (\reg_frequency_count_b0[0] ),
.\reg_frequency_count_c0[0] (\reg_frequency_count_c0[0] ),
.\reg_frequency_count_d0[0] (\reg_frequency_count_d0[0] ),
.\w_sram_a0[5] (\w_sram_a0[5] ),
.\w_sram_a0[6] (\w_sram_a0[6] ),
.\w_sram_a0[3] (\w_sram_a0[3] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\w_sram_a0[1] (\w_sram_a0[1] ),
.\w_sram_a0[0] (\w_sram_a0[0] ),
.\w_sram_a0[2] (\w_sram_a0[2] ),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.\ff_active[2] (\ff_active[2] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.\ff_wave_address_e[6] (\ff_wave_address_e[6] ),
.\ff_wave_address_e[5] (\ff_wave_address_e[5] ),
.\ff_wave_address_e[4] (\ff_wave_address_e[4] ),
.\ff_wave_address_e[3] (\ff_wave_address_e[3] ),
.\ff_wave_address_e[2] (\ff_wave_address_e[2] ),
.\ff_wave_address_e[1] (\ff_wave_address_e[1] ),
.\ff_wave_address_e[0] (\ff_wave_address_e[0] ),
.n3_7(n3_7),
.n3_9_374(n3_9_374),
.n3_17_375(n3_17_375),
.n3_19_376(n3_19_376),
.n3_21_377(n3_21_377),
.n3_23_378(n3_23_378),
.n3_25_379(n3_25_379),
.n3_27_380(n3_27_380),
.n3_29_381(n3_29_381) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1  u_tone_generator_5ch_1 (
.clk_3(clk_3),
.o_555(o_555),
.n84(n84),
.o_547(o_547),
.o_545(o_545),
.o(o),
.o_553(o_553),
.\reg_wave_length_a1[1] (\reg_wave_length_a1[1] ),
.\reg_wave_length_b1[1] (\reg_wave_length_b1[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_wave_length_c1[1] (\reg_wave_length_c1[1] ),
.\reg_wave_length_d1[1] (\reg_wave_length_d1[1] ),
.\reg_wave_length_a1[0] (\reg_wave_length_a1[0] ),
.\reg_wave_length_b1[0] (\reg_wave_length_b1[0] ),
.\reg_wave_length_c1[0] (\reg_wave_length_c1[0] ),
.\reg_wave_length_d1[0] (\reg_wave_length_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.\reg_frequency_count_a1[11] (\reg_frequency_count_a1[11] ),
.\reg_frequency_count_b1[11] (\reg_frequency_count_b1[11] ),
.\reg_frequency_count_c1[11] (\reg_frequency_count_c1[11] ),
.\reg_frequency_count_d1[11] (\reg_frequency_count_d1[11] ),
.\reg_frequency_count_a1[10] (\reg_frequency_count_a1[10] ),
.\reg_frequency_count_b1[10] (\reg_frequency_count_b1[10] ),
.\reg_frequency_count_c1[10] (\reg_frequency_count_c1[10] ),
.\reg_frequency_count_d1[10] (\reg_frequency_count_d1[10] ),
.\reg_frequency_count_a1[9] (\reg_frequency_count_a1[9] ),
.\reg_frequency_count_b1[9] (\reg_frequency_count_b1[9] ),
.\reg_frequency_count_c1[9] (\reg_frequency_count_c1[9] ),
.\reg_frequency_count_d1[9] (\reg_frequency_count_d1[9] ),
.\reg_frequency_count_a1[8] (\reg_frequency_count_a1[8] ),
.\reg_frequency_count_b1[8] (\reg_frequency_count_b1[8] ),
.\reg_frequency_count_c1[8] (\reg_frequency_count_c1[8] ),
.\reg_frequency_count_d1[8] (\reg_frequency_count_d1[8] ),
.\reg_frequency_count_a1[7] (\reg_frequency_count_a1[7] ),
.\reg_frequency_count_b1[7] (\reg_frequency_count_b1[7] ),
.\reg_frequency_count_c1[7] (\reg_frequency_count_c1[7] ),
.\reg_frequency_count_d1[7] (\reg_frequency_count_d1[7] ),
.\reg_frequency_count_a1[6] (\reg_frequency_count_a1[6] ),
.\reg_frequency_count_b1[6] (\reg_frequency_count_b1[6] ),
.\reg_frequency_count_c1[6] (\reg_frequency_count_c1[6] ),
.\reg_frequency_count_d1[6] (\reg_frequency_count_d1[6] ),
.\reg_frequency_count_a1[5] (\reg_frequency_count_a1[5] ),
.\reg_frequency_count_b1[5] (\reg_frequency_count_b1[5] ),
.\reg_frequency_count_c1[5] (\reg_frequency_count_c1[5] ),
.\reg_frequency_count_d1[5] (\reg_frequency_count_d1[5] ),
.\reg_frequency_count_a1[4] (\reg_frequency_count_a1[4] ),
.\reg_frequency_count_b1[4] (\reg_frequency_count_b1[4] ),
.\reg_frequency_count_c1[4] (\reg_frequency_count_c1[4] ),
.\reg_frequency_count_d1[4] (\reg_frequency_count_d1[4] ),
.\reg_frequency_count_a1[3] (\reg_frequency_count_a1[3] ),
.\reg_frequency_count_b1[3] (\reg_frequency_count_b1[3] ),
.\reg_frequency_count_c1[3] (\reg_frequency_count_c1[3] ),
.\reg_frequency_count_d1[3] (\reg_frequency_count_d1[3] ),
.\reg_frequency_count_a1[2] (\reg_frequency_count_a1[2] ),
.\reg_frequency_count_b1[2] (\reg_frequency_count_b1[2] ),
.\reg_frequency_count_c1[2] (\reg_frequency_count_c1[2] ),
.\reg_frequency_count_d1[2] (\reg_frequency_count_d1[2] ),
.\reg_frequency_count_a1[1] (\reg_frequency_count_a1[1] ),
.\reg_frequency_count_b1[1] (\reg_frequency_count_b1[1] ),
.\reg_frequency_count_c1[1] (\reg_frequency_count_c1[1] ),
.\reg_frequency_count_d1[1] (\reg_frequency_count_d1[1] ),
.\reg_frequency_count_a1[0] (\reg_frequency_count_a1[0] ),
.\reg_frequency_count_b1[0] (\reg_frequency_count_b1[0] ),
.\reg_frequency_count_c1[0] (\reg_frequency_count_c1[0] ),
.\reg_frequency_count_d1[0] (\reg_frequency_count_d1[0] ),
.\w_sram_a1[6] (\w_sram_a1[6] ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.\w_sram_a1[5] (\w_sram_a1[5] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\w_sram_a1[0] (\w_sram_a1[0] ),
.\w_sram_a1[1] (\w_sram_a1[1] ),
.\ff_active[2] (\ff_active[2] ),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.\ff_wave_address_e[6]_3 (\ff_wave_address_e[6]_3 ),
.\ff_wave_address_e[5]_3 (\ff_wave_address_e[5]_3 ),
.\ff_wave_address_e[4]_3 (\ff_wave_address_e[4]_3 ),
.\ff_wave_address_e[3]_3 (\ff_wave_address_e[3]_3 ),
.\ff_wave_address_e[2]_3 (\ff_wave_address_e[2]_3 ),
.\ff_wave_address_e[1]_3 (\ff_wave_address_e[1]_3 ),
.\ff_wave_address_e[0]_3 (\ff_wave_address_e[0]_3 ),
.n3_11_470(n3_11_470),
.n3_13_471(n3_13_471),
.n3_17_472(n3_17_472),
.n3_19_473(n3_19_473),
.n3_21_474(n3_21_474),
.n3_23_475(n3_23_475),
.n3_25_476(n3_25_476),
.n3_27_477(n3_27_477),
.n3_29_478(n3_29_478) 
);
\u_wts_core/u_wts_channel_mixer/u_channel_volume0  u_channel_volume0 (
.ram_array_4_DO6(ram_array_4_DO6),
.clk_3(clk_3),
.n84(n84),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array(ram_array),
.o_17(o_17),
.ram_array_4_DO7(ram_array_4_DO7),
.o_31(o_31),
.o_29(o_29),
.o_27(o_27),
.o_25(o_25),
.o_23(o_23),
.o_21(o_21),
.o_19(o_19),
.o_15(o_15),
.o_13(o_13),
.o_11(o_11),
.o_9(o_9),
.\ff_channel[7] (\ff_channel[7] ),
.\ff_channel[6] (\ff_channel[6] ),
.\ff_channel[5] (\ff_channel[5] ),
.\ff_channel[4] (\ff_channel[4] ),
.\ff_channel[3] (\ff_channel[3] ),
.\ff_channel[2] (\ff_channel[2] ),
.\ff_channel[1] (\ff_channel[1] ),
.\ff_channel[0] (\ff_channel[0] ) 
);
\u_wts_core/u_wts_channel_mixer/u_channel_volume1  u_channel_volume1 (
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.clk_3(clk_3),
.n84(n84),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array_5(ram_array_5),
.o_17_0(o_17_0),
.ram_array_4_DO7_0(ram_array_4_DO7_0),
.o_31_7(o_31_7),
.o_29_6(o_29_6),
.o_27_5(o_27_5),
.o_25_4(o_25_4),
.o_23_3(o_23_3),
.o_21_2(o_21_2),
.o_19_1(o_19_1),
.o_15_595(o_15_595),
.o_13_596(o_13_596),
.o_11_597(o_11_597),
.o_9_598(o_9_598),
.\ff_channel[7]_3 (\ff_channel[7]_3 ),
.\ff_channel[6]_3 (\ff_channel[6]_3 ),
.\ff_channel[5]_3 (\ff_channel[5]_3 ),
.\ff_channel[4]_3 (\ff_channel[4]_3 ),
.\ff_channel[3]_3 (\ff_channel[3]_3 ),
.\ff_channel[2]_3 (\ff_channel[2]_3 ),
.\ff_channel[1]_3 (\ff_channel[1]_3 ),
.\ff_channel[0]_3 (\ff_channel[0]_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_ram00  u_ram00 (
.\ff_sram_d[0] (\ff_sram_d[0] ),
.\ff_sram_d[1] (\ff_sram_d[1] ),
.\ff_sram_d[2] (\ff_sram_d[2] ),
.\ff_sram_d[3] (\ff_sram_d[3] ),
.\ff_sram_d[4] (\ff_sram_d[4] ),
.\ff_sram_d[5] (\ff_sram_d[5] ),
.\ff_sram_d[6] (\ff_sram_d[6] ),
.\ff_sram_d[7] (\ff_sram_d[7] ),
.\w_sram_a0[0]_3 (\w_sram_a0[0]_3 ),
.\w_sram_a0[1]_3 (\w_sram_a0[1]_3 ),
.\w_sram_a0[2]_3 (\w_sram_a0[2]_3 ),
.\w_sram_a0[3]_3 (\w_sram_a0[3]_3 ),
.\w_sram_a0[4]_3 (\w_sram_a0[4]_3 ),
.\w_sram_a0[5]_3 (\w_sram_a0[5]_3 ),
.\w_sram_a0[6]_3 (\w_sram_a0[6]_3 ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.\w_sram_a0[8] (\w_sram_a0[8] ),
.\w_sram_a0[9] (\w_sram_a0[9] ),
.w_sram_we0(w_sram_we0),
.clk_3(clk_3),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7) 
);
\u_wts_core/u_wts_channel_mixer/u_ram10  u_ram10 (
.\ff_sram_d[0] (\ff_sram_d[0] ),
.\ff_sram_d[1] (\ff_sram_d[1] ),
.\ff_sram_d[2] (\ff_sram_d[2] ),
.\ff_sram_d[3] (\ff_sram_d[3] ),
.\ff_sram_d[4] (\ff_sram_d[4] ),
.\ff_sram_d[5] (\ff_sram_d[5] ),
.\ff_sram_d[6] (\ff_sram_d[6] ),
.\ff_sram_d[7] (\ff_sram_d[7] ),
.\w_sram_a1[0]_3 (\w_sram_a1[0]_3 ),
.\w_sram_a1[1]_3 (\w_sram_a1[1]_3 ),
.\w_sram_a1[2]_3 (\w_sram_a1[2]_3 ),
.\w_sram_a1[3]_3 (\w_sram_a1[3]_3 ),
.\w_sram_a1[4]_3 (\w_sram_a1[4]_3 ),
.\w_sram_a1[5]_3 (\w_sram_a1[5]_3 ),
.\w_sram_a1[6]_3 (\w_sram_a1[6]_3 ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.\w_sram_a0[8] (\w_sram_a0[8] ),
.\w_sram_a0[9] (\w_sram_a0[9] ),
.w_sram_we1(w_sram_we1),
.clk_3(clk_3),
.ram_array_5(ram_array_5),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.ram_array_4_DO7_0(ram_array_4_DO7_0) 
);
\u_wts_core/u_wts_channel_mixer/u_volume_selector0  u_volume_selector0 (
.\ff_active[1] (\ff_active[1] ),
.\reg_volume_a0[3] (\reg_volume_a0[3] ),
.\reg_volume_b0[3] (\reg_volume_b0[3] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_volume_c0[3] (\reg_volume_c0[3] ),
.\reg_volume_d0[3] (\reg_volume_d0[3] ),
.\reg_volume_e0[3] (\reg_volume_e0[3] ),
.\ff_active[2] (\ff_active[2] ),
.\reg_volume_a0[2] (\reg_volume_a0[2] ),
.\reg_volume_b0[2] (\reg_volume_b0[2] ),
.\reg_volume_c0[2] (\reg_volume_c0[2] ),
.\reg_volume_d0[2] (\reg_volume_d0[2] ),
.\reg_volume_e0[2] (\reg_volume_e0[2] ),
.\reg_volume_a0[1] (\reg_volume_a0[1] ),
.\reg_volume_b0[1] (\reg_volume_b0[1] ),
.\reg_volume_c0[1] (\reg_volume_c0[1] ),
.\reg_volume_d0[1] (\reg_volume_d0[1] ),
.\reg_volume_e0[1] (\reg_volume_e0[1] ),
.\reg_volume_a0[0] (\reg_volume_a0[0] ),
.\reg_volume_b0[0] (\reg_volume_b0[0] ),
.\reg_volume_c0[0] (\reg_volume_c0[0] ),
.\reg_volume_d0[0] (\reg_volume_d0[0] ),
.\reg_volume_e0[0] (\reg_volume_e0[0] ),
.o_9(o_9),
.o_11(o_11),
.o_13(o_13),
.o_15(o_15) 
);
\u_wts_core/u_wts_channel_mixer/u_volume_selector1  u_volume_selector1 (
.\ff_active[1] (\ff_active[1] ),
.\ff_reg_volume_a1[3] (\ff_reg_volume_a1[3] ),
.\ff_reg_volume_b1[3] (\ff_reg_volume_b1[3] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_reg_volume_c1[3] (\ff_reg_volume_c1[3] ),
.\ff_reg_volume_d1[3] (\ff_reg_volume_d1[3] ),
.\ff_reg_volume_e1[3] (\ff_reg_volume_e1[3] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_reg_volume_a1[2] (\ff_reg_volume_a1[2] ),
.\ff_reg_volume_b1[2] (\ff_reg_volume_b1[2] ),
.\ff_reg_volume_c1[2] (\ff_reg_volume_c1[2] ),
.\ff_reg_volume_d1[2] (\ff_reg_volume_d1[2] ),
.\ff_reg_volume_e1[2] (\ff_reg_volume_e1[2] ),
.\ff_reg_volume_a1[1] (\ff_reg_volume_a1[1] ),
.\ff_reg_volume_b1[1] (\ff_reg_volume_b1[1] ),
.\ff_reg_volume_c1[1] (\ff_reg_volume_c1[1] ),
.\ff_reg_volume_d1[1] (\ff_reg_volume_d1[1] ),
.\ff_reg_volume_e1[1] (\ff_reg_volume_e1[1] ),
.\ff_reg_volume_a1[0] (\ff_reg_volume_a1[0] ),
.\ff_reg_volume_b1[0] (\ff_reg_volume_b1[0] ),
.\ff_reg_volume_c1[0] (\ff_reg_volume_c1[0] ),
.\ff_reg_volume_d1[0] (\ff_reg_volume_d1[0] ),
.\ff_reg_volume_e1[0] (\ff_reg_volume_e1[0] ),
.o_9_598(o_9_598),
.o_11_597(o_11_597),
.o_13_596(o_13_596),
.o_15_595(o_15_595) 
);
\u_wts_core/u_wts_channel_mixer/u_enable_selector0  u_enable_selector0 (
.\ff_active[1] (\ff_active[1] ),
.\reg_enable_a0[1] (\reg_enable_a0[1] ),
.\reg_enable_b0[1] (\reg_enable_b0[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_enable_c0[1] (\reg_enable_c0[1] ),
.\reg_enable_d0[1] (\reg_enable_d0[1] ),
.\reg_enable_a0[0] (\reg_enable_a0[0] ),
.\reg_enable_b0[0] (\reg_enable_b0[0] ),
.\reg_enable_c0[0] (\reg_enable_c0[0] ),
.\reg_enable_d0[0] (\reg_enable_d0[0] ),
.n3_7_633(n3_7_633),
.n3_9_634(n3_9_634) 
);
\u_wts_core/u_wts_channel_mixer/u_enable_selector1  u_enable_selector1 (
.\ff_active[1] (\ff_active[1] ),
.\ff_reg_enable_a1[1] (\ff_reg_enable_a1[1] ),
.\ff_reg_enable_b1[1] (\ff_reg_enable_b1[1] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_reg_enable_c1[1] (\ff_reg_enable_c1[1] ),
.\ff_reg_enable_d1[1] (\ff_reg_enable_d1[1] ),
.\ff_reg_enable_a1[0] (\ff_reg_enable_a1[0] ),
.\ff_reg_enable_b1[0] (\ff_reg_enable_b1[0] ),
.\ff_reg_enable_c1[0] (\ff_reg_enable_c1[0] ),
.\ff_reg_enable_d1[0] (\ff_reg_enable_d1[0] ),
.n3_7_639(n3_7_639),
.n3_9_640(n3_9_640) 
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_register  (slot_d_14,clk_3,n84,slot_d_12,slot_d_10,slot_d_16,slot_d_8,slot_d_6,slot_d_4,slot_d_2,slot_a_11,slot_a_9,slot_a_7,slot_a_5,slot_a_3,w_rdreq,\sram_q[7] ,ff_sram_q_en,\sram_q[6] ,\sram_q[5] ,\sram_q[4] ,\sram_q[3] ,\sram_q[2] ,\sram_q[1] ,\sram_q[0] ,slot_a_29,slot_a_31,slot_a_15,slot_a_13,slot_a_23,slot_a_21,slot_a_25,ff_nrd2,slot_nsltsl_3,ff_nwr1,slot_nmerq_3,ff_nwr2,slot_a_27,slot_a_19,slot_a_17,\sram_a[4] ,\sram_a[3] ,\sram_a[2] ,\sram_a[1] ,\sram_a[0] ,\sram_d[7] ,\sram_d[6] ,\sram_d[5] ,\sram_d[4] ,\sram_d[3] ,\sram_d[2] ,\sram_d[1] ,\sram_d[0] ,sram_oe,\reg_volume_a0[3] ,\reg_volume_a0[2] ,\reg_volume_a0[1] ,\reg_volume_a0[0] ,\reg_enable_a0[1] ,\reg_enable_a0[0] ,\reg_ar_a0[7] ,\reg_ar_a0[6] ,\reg_ar_a0[5] ,\reg_ar_a0[4] ,\reg_ar_a0[3] ,\reg_ar_a0[2] ,\reg_ar_a0[1] ,\reg_ar_a0[0] ,\reg_dr_a0[7] ,\reg_dr_a0[6] ,\reg_dr_a0[5] ,\reg_dr_a0[4] ,\reg_dr_a0[3] ,\reg_dr_a0[2] ,\reg_dr_a0[1] ,\reg_dr_a0[0] ,\reg_sr_a0[7] ,\reg_sr_a0[6] ,\reg_sr_a0[5] ,\reg_sr_a0[4] ,\reg_sr_a0[3] ,\reg_sr_a0[2] ,\reg_sr_a0[1] ,\reg_sr_a0[0] ,\reg_rr_a0[7] ,\reg_rr_a0[6] ,\reg_rr_a0[5] ,\reg_rr_a0[4] ,\reg_rr_a0[3] ,\reg_rr_a0[2] ,\reg_rr_a0[1] ,\reg_rr_a0[0] ,\reg_sl_a0[6] ,\reg_sl_a0[5] ,\reg_sl_a0[4] ,\reg_sl_a0[3] ,\reg_sl_a0[2] ,\reg_sl_a0[1] ,\reg_sl_a0[0] ,\reg_wave_length_a0[1] ,\reg_wave_length_a0[0] ,\reg_frequency_count_a0[11] ,\reg_frequency_count_a0[10] ,\reg_frequency_count_a0[9] ,\reg_frequency_count_a0[8] ,\reg_frequency_count_a0[7] ,\reg_frequency_count_a0[6] ,\reg_frequency_count_a0[5] ,\reg_frequency_count_a0[4] ,\reg_frequency_count_a0[3] ,\reg_frequency_count_a0[2] ,\reg_frequency_count_a0[1] ,\reg_frequency_count_a0[0] ,\reg_volume_b0[3] ,\reg_volume_b0[2] ,\reg_volume_b0[1] ,\reg_volume_b0[0] ,\reg_enable_b0[1] ,\reg_enable_b0[0] ,\reg_ar_b0[7] ,\reg_ar_b0[6] ,\reg_ar_b0[5] ,\reg_ar_b0[4] ,\reg_ar_b0[3] ,\reg_ar_b0[2] ,\reg_ar_b0[1] ,\reg_ar_b0[0] ,\reg_dr_b0[7] ,\reg_dr_b0[6] ,\reg_dr_b0[5] ,\reg_dr_b0[4] ,\reg_dr_b0[3] ,\reg_dr_b0[2] ,\reg_dr_b0[1] ,\reg_dr_b0[0] ,\reg_sr_b0[7] ,\reg_sr_b0[6] ,\reg_sr_b0[5] ,\reg_sr_b0[4] ,\reg_sr_b0[3] ,\reg_sr_b0[2] ,\reg_sr_b0[1] ,\reg_sr_b0[0] ,\reg_rr_b0[7] ,\reg_rr_b0[6] ,\reg_rr_b0[5] ,\reg_rr_b0[4] ,\reg_rr_b0[3] ,\reg_rr_b0[2] ,\reg_rr_b0[1] ,\reg_rr_b0[0] ,\reg_sl_b0[6] ,\reg_sl_b0[5] ,\reg_sl_b0[4] ,\reg_sl_b0[3] ,\reg_sl_b0[2] ,\reg_sl_b0[1] ,\reg_sl_b0[0] ,\reg_wave_length_b0[1] ,\reg_wave_length_b0[0] ,\reg_frequency_count_b0[11] ,\reg_frequency_count_b0[10] ,\reg_frequency_count_b0[9] ,\reg_frequency_count_b0[8] ,\reg_frequency_count_b0[7] ,\reg_frequency_count_b0[6] ,\reg_frequency_count_b0[5] ,\reg_frequency_count_b0[4] ,\reg_frequency_count_b0[3] ,\reg_frequency_count_b0[2] ,\reg_frequency_count_b0[1] ,\reg_frequency_count_b0[0] ,\reg_volume_c0[3] ,\reg_volume_c0[2] ,\reg_volume_c0[1] ,\reg_volume_c0[0] ,\reg_enable_c0[1] ,\reg_enable_c0[0] ,\reg_ar_c0[7] ,\reg_ar_c0[6] ,\reg_ar_c0[5] ,\reg_ar_c0[4] ,\reg_ar_c0[3] ,\reg_ar_c0[2] ,\reg_ar_c0[1] ,\reg_ar_c0[0] ,\reg_dr_c0[7] ,\reg_dr_c0[6] ,\reg_dr_c0[5] ,\reg_dr_c0[4] ,\reg_dr_c0[3] ,\reg_dr_c0[2] ,\reg_dr_c0[1] ,\reg_dr_c0[0] ,\reg_sr_c0[7] ,\reg_sr_c0[6] ,\reg_sr_c0[5] ,\reg_sr_c0[4] ,\reg_sr_c0[3] ,\reg_sr_c0[2] ,\reg_sr_c0[1] ,\reg_sr_c0[0] ,\reg_rr_c0[7] ,\reg_rr_c0[6] ,\reg_rr_c0[5] ,\reg_rr_c0[4] ,\reg_rr_c0[3] ,\reg_rr_c0[2] ,\reg_rr_c0[1] ,\reg_rr_c0[0] ,\reg_sl_c0[6] ,\reg_sl_c0[5] ,\reg_sl_c0[4] ,\reg_sl_c0[3] ,\reg_sl_c0[2] ,\reg_sl_c0[1] ,\reg_sl_c0[0] ,\reg_wave_length_c0[1] ,\reg_wave_length_c0[0] ,\reg_frequency_count_c0[11] ,\reg_frequency_count_c0[10] ,\reg_frequency_count_c0[9] ,\reg_frequency_count_c0[8] ,\reg_frequency_count_c0[7] ,\reg_frequency_count_c0[6] ,\reg_frequency_count_c0[5] ,\reg_frequency_count_c0[4] ,\reg_frequency_count_c0[3] ,\reg_frequency_count_c0[2] ,\reg_frequency_count_c0[1] ,\reg_frequency_count_c0[0] ,\reg_volume_d0[3] ,\reg_volume_d0[2] ,\reg_volume_d0[1] ,\reg_volume_d0[0] ,\reg_enable_d0[1] ,\reg_enable_d0[0] ,\reg_dr_d0[7] ,\reg_dr_d0[6] ,\reg_dr_d0[5] ,\reg_dr_d0[4] ,\reg_dr_d0[3] ,\reg_dr_d0[2] ,\reg_dr_d0[1] ,\reg_dr_d0[0] ,\reg_sr_d0[7] ,\reg_sr_d0[6] ,\reg_sr_d0[5] ,\reg_sr_d0[4] ,\reg_sr_d0[3] ,\reg_sr_d0[2] ,\reg_sr_d0[1] ,\reg_sr_d0[0] ,\reg_rr_d0[7] ,\reg_rr_d0[6] ,\reg_rr_d0[5] ,\reg_rr_d0[4] ,\reg_rr_d0[3] ,\reg_rr_d0[2] ,\reg_rr_d0[1] ,\reg_rr_d0[0] ,\reg_sl_d0[6] ,\reg_sl_d0[5] ,\reg_sl_d0[4] ,\reg_sl_d0[3] ,\reg_sl_d0[2] ,\reg_sl_d0[1] ,\reg_sl_d0[0] ,\reg_wave_length_d0[1] ,\reg_wave_length_d0[0] ,\reg_frequency_count_d0[11] ,\reg_frequency_count_d0[10] ,\reg_frequency_count_d0[9] ,\reg_frequency_count_d0[8] ,\reg_frequency_count_d0[7] ,\reg_frequency_count_d0[6] ,\reg_frequency_count_d0[5] ,\reg_frequency_count_d0[4] ,\reg_frequency_count_d0[3] ,\reg_frequency_count_d0[2] ,\reg_frequency_count_d0[1] ,\reg_frequency_count_d0[0] ,\reg_volume_e0[3] ,\reg_volume_e0[2] ,\reg_volume_e0[1] ,\reg_volume_e0[0] ,\reg_enable_e0[1] ,\reg_enable_e0[0] ,\reg_ar_e0[7] ,\reg_ar_e0[6] ,\reg_ar_e0[5] ,\reg_ar_e0[4] ,\reg_ar_e0[3] ,\reg_ar_e0[2] ,\reg_ar_e0[1] ,\reg_ar_e0[0] ,\reg_dr_e0[7] ,\reg_dr_e0[6] ,\reg_dr_e0[5] ,\reg_dr_e0[4] ,\reg_dr_e0[3] ,\reg_dr_e0[2] ,\reg_dr_e0[1] ,\reg_dr_e0[0] ,\reg_sr_e0[7] ,\reg_sr_e0[6] ,\reg_sr_e0[5] ,\reg_sr_e0[4] ,\reg_sr_e0[3] ,\reg_sr_e0[2] ,\reg_sr_e0[1] ,\reg_sr_e0[0] ,\reg_rr_e0[7] ,\reg_rr_e0[6] ,\reg_rr_e0[5] ,\reg_rr_e0[4] ,\reg_rr_e0[3] ,\reg_rr_e0[2] ,\reg_rr_e0[1] ,\reg_rr_e0[0] ,\reg_sl_e0[6] ,\reg_sl_e0[5] ,\reg_sl_e0[4] ,\reg_sl_e0[3] ,\reg_sl_e0[2] ,\reg_sl_e0[1] ,\reg_sl_e0[0] ,\reg_wave_length_e0[1] ,\reg_wave_length_e0[0] ,\reg_frequency_count_e0[11] ,\reg_frequency_count_e0[10] ,\reg_frequency_count_e0[9] ,\reg_frequency_count_e0[8] ,\reg_frequency_count_e0[7] ,\reg_frequency_count_e0[6] ,\reg_frequency_count_e0[5] ,\reg_frequency_count_e0[4] ,\reg_frequency_count_e0[3] ,\reg_frequency_count_e0[2] ,\reg_frequency_count_e0[1] ,\reg_frequency_count_e0[0] ,\ff_reg_volume_a1[3] ,\ff_reg_volume_a1[2] ,\ff_reg_volume_a1[1] ,\ff_reg_volume_a1[0] ,\ff_reg_enable_a1[1] ,\ff_reg_enable_a1[0] ,\ff_reg_volume_b1[3] ,\ff_reg_volume_b1[2] ,\ff_reg_volume_b1[1] ,\ff_reg_volume_b1[0] ,\ff_reg_enable_b1[1] ,\ff_reg_enable_b1[0] ,\ff_reg_volume_c1[3] ,\ff_reg_volume_c1[2] ,\ff_reg_volume_c1[1] ,\ff_reg_volume_c1[0] ,\ff_reg_enable_c1[1] ,\ff_reg_enable_c1[0] ,\ff_reg_volume_d1[3] ,\ff_reg_volume_d1[2] ,\ff_reg_volume_d1[1] ,\ff_reg_volume_d1[0] ,\ff_reg_enable_d1[1] ,\ff_reg_enable_d1[0] ,\ff_reg_volume_e1[3] ,\ff_reg_volume_e1[2] ,\ff_reg_volume_e1[1] ,\ff_reg_volume_e1[0] ,\ff_reg_enable_e1[1] ,\ff_reg_enable_e1[0] ,ff_reg_clone_frequency_e1,ff_reg_clone_adsr_e1,ff_reg_clone_wave_e1,\ff_reg_ar_e1[7] ,\ff_reg_ar_e1[6] ,\ff_reg_ar_e1[5] ,\ff_reg_ar_e1[4] ,\ff_reg_ar_e1[3] ,\ff_reg_ar_e1[2] ,\ff_reg_ar_e1[1] ,\ff_reg_ar_e1[0] ,\ff_reg_dr_e1[7] ,\ff_reg_dr_e1[6] ,\ff_reg_dr_e1[5] ,\ff_reg_dr_e1[4] ,\ff_reg_dr_e1[3] ,\ff_reg_dr_e1[2] ,\ff_reg_dr_e1[1] ,\ff_reg_dr_e1[0] ,\ff_reg_sr_e1[7] ,\ff_reg_sr_e1[6] ,\ff_reg_sr_e1[5] ,\ff_reg_sr_e1[4] ,\ff_reg_sr_e1[3] ,\ff_reg_sr_e1[2] ,\ff_reg_sr_e1[1] ,\ff_reg_sr_e1[0] ,\ff_reg_rr_e1[7] ,\ff_reg_rr_e1[6] ,\ff_reg_rr_e1[5] ,\ff_reg_rr_e1[4] ,\ff_reg_rr_e1[3] ,\ff_reg_rr_e1[2] ,\ff_reg_rr_e1[1] ,\ff_reg_rr_e1[0] ,\ff_reg_sl_e1[6] ,\ff_reg_sl_e1[5] ,\ff_reg_sl_e1[4] ,\ff_reg_sl_e1[3] ,\ff_reg_sl_e1[2] ,\ff_reg_sl_e1[1] ,\ff_reg_sl_e1[0] ,\ff_reg_wave_length_e1[1] ,\ff_reg_wave_length_e1[0] ,\ff_reg_frequency_count_e1[11] ,\ff_reg_frequency_count_e1[10] ,\ff_reg_frequency_count_e1[9] ,\ff_reg_frequency_count_e1[8] ,\ff_reg_frequency_count_e1[7] ,\ff_reg_frequency_count_e1[6] ,\ff_reg_frequency_count_e1[5] ,\ff_reg_frequency_count_e1[4] ,\ff_reg_frequency_count_e1[3] ,\ff_reg_frequency_count_e1[2] ,\ff_reg_frequency_count_e1[1] ,\ff_reg_frequency_count_e1[0] ,\sram_id[3] ,\sram_id[2] ,\sram_id[1] ,\sram_id[0] ,\sram_a[6] ,\sram_a[5] ,sram_we,ext_memory_nactive,\reg_ar_a1[7] ,\reg_ar_a1[6] ,\reg_ar_a1[5] ,\reg_ar_a1[4] ,\reg_ar_a1[3] ,\reg_ar_a1[2] ,\reg_ar_a1[1] ,\reg_ar_a1[0] ,\reg_dr_a1[7] ,\reg_dr_a1[6] ,\reg_dr_a1[5] ,\reg_dr_a1[4] ,\reg_dr_a1[3] ,\reg_dr_a1[2] ,\reg_dr_a1[1] ,\reg_dr_a1[0] ,\reg_sr_a1[7] ,\reg_sr_a1[6] ,\reg_sr_a1[5] ,\reg_sr_a1[4] ,\reg_sr_a1[3] ,\reg_sr_a1[2] ,\reg_sr_a1[1] ,\reg_sr_a1[0] ,\reg_rr_a1[7] ,\reg_rr_a1[6] ,\reg_rr_a1[5] ,\reg_rr_a1[4] ,\reg_rr_a1[3] ,\reg_rr_a1[2] ,\reg_rr_a1[1] ,\reg_rr_a1[0] ,\reg_sl_a1[6] ,\reg_sl_a1[5] ,\reg_sl_a1[4] ,\reg_sl_a1[3] ,\reg_sl_a1[2] ,\reg_sl_a1[1] ,\reg_sl_a1[0] ,\reg_wave_length_a1[1] ,\reg_wave_length_a1[0] ,\reg_frequency_count_a1[11] ,\reg_frequency_count_a1[10] ,\reg_frequency_count_a1[9] ,\reg_frequency_count_a1[8] ,\reg_frequency_count_a1[7] ,\reg_frequency_count_a1[6] ,\reg_frequency_count_a1[5] ,\reg_frequency_count_a1[4] ,\reg_frequency_count_a1[3] ,\reg_frequency_count_a1[2] ,\reg_frequency_count_a1[1] ,\reg_frequency_count_a1[0] ,\reg_ar_b1[7] ,\reg_ar_b1[6] ,\reg_ar_b1[5] ,\reg_ar_b1[4] ,\reg_ar_b1[3] ,\reg_ar_b1[2] ,\reg_ar_b1[1] ,\reg_ar_b1[0] ,\reg_dr_b1[7] ,\reg_dr_b1[6] ,\reg_dr_b1[5] ,\reg_dr_b1[4] ,\reg_dr_b1[3] ,\reg_dr_b1[2] ,\reg_dr_b1[1] ,\reg_dr_b1[0] ,\reg_sr_b1[7] ,\reg_sr_b1[6] ,\reg_sr_b1[5] ,\reg_sr_b1[4] ,\reg_sr_b1[3] ,\reg_sr_b1[2] ,\reg_sr_b1[1] ,\reg_sr_b1[0] ,\reg_rr_b1[7] ,\reg_rr_b1[6] ,\reg_rr_b1[5] ,\reg_rr_b1[4] ,\reg_rr_b1[3] ,\reg_rr_b1[2] ,\reg_rr_b1[1] ,\reg_rr_b1[0] ,\reg_sl_b1[6] ,\reg_sl_b1[5] ,\reg_sl_b1[4] ,\reg_sl_b1[3] ,\reg_sl_b1[2] ,\reg_sl_b1[1] ,\reg_sl_b1[0] ,\reg_wave_length_b1[1] ,\reg_wave_length_b1[0] ,\reg_frequency_count_b1[11] ,\reg_frequency_count_b1[10] ,\reg_frequency_count_b1[9] ,\reg_frequency_count_b1[8] ,\reg_frequency_count_b1[7] ,\reg_frequency_count_b1[6] ,\reg_frequency_count_b1[5] ,\reg_frequency_count_b1[4] ,\reg_frequency_count_b1[3] ,\reg_frequency_count_b1[2] ,\reg_frequency_count_b1[1] ,\reg_frequency_count_b1[0] ,\reg_ar_c1[7] ,\reg_ar_c1[6] ,\reg_ar_c1[5] ,\reg_ar_c1[4] ,\reg_ar_c1[3] ,\reg_ar_c1[2] ,\reg_ar_c1[1] ,\reg_ar_c1[0] ,\reg_dr_c1[7] ,\reg_dr_c1[6] ,\reg_dr_c1[5] ,\reg_dr_c1[4] ,\reg_dr_c1[3] ,\reg_dr_c1[2] ,\reg_dr_c1[1] ,\reg_dr_c1[0] ,\reg_sr_c1[7] ,\reg_sr_c1[6] ,\reg_sr_c1[5] ,\reg_sr_c1[4] ,\reg_sr_c1[3] ,\reg_sr_c1[2] ,\reg_sr_c1[1] ,\reg_sr_c1[0] ,\reg_rr_c1[7] ,\reg_rr_c1[6] ,\reg_rr_c1[5] ,\reg_rr_c1[4] ,\reg_rr_c1[3] ,\reg_rr_c1[2] ,\reg_rr_c1[1] ,\reg_rr_c1[0] ,\reg_sl_c1[6] ,\reg_sl_c1[5] ,\reg_sl_c1[4] ,\reg_sl_c1[3] ,\reg_sl_c1[2] ,\reg_sl_c1[1] ,\reg_sl_c1[0] ,\reg_wave_length_c1[1] ,\reg_wave_length_c1[0] ,\reg_frequency_count_c1[11] ,\reg_frequency_count_c1[10] ,\reg_frequency_count_c1[9] ,\reg_frequency_count_c1[8] ,\reg_frequency_count_c1[7] ,\reg_frequency_count_c1[6] ,\reg_frequency_count_c1[5] ,\reg_frequency_count_c1[4] ,\reg_frequency_count_c1[3] ,\reg_frequency_count_c1[2] ,\reg_frequency_count_c1[1] ,\reg_frequency_count_c1[0] ,\reg_dr_d1[7] ,\reg_dr_d1[6] ,\reg_dr_d1[5] ,\reg_dr_d1[4] ,\reg_dr_d1[3] ,\reg_dr_d1[2] ,\reg_dr_d1[1] ,\reg_dr_d1[0] ,\reg_sr_d1[7] ,\reg_sr_d1[6] ,\reg_sr_d1[5] ,\reg_sr_d1[4] ,\reg_sr_d1[3] ,\reg_sr_d1[2] ,\reg_sr_d1[1] ,\reg_sr_d1[0] ,\reg_rr_d1[7] ,\reg_rr_d1[6] ,\reg_rr_d1[5] ,\reg_rr_d1[4] ,\reg_rr_d1[3] ,\reg_rr_d1[2] ,\reg_rr_d1[1] ,\reg_rr_d1[0] ,\reg_sl_d1[6] ,\reg_sl_d1[5] ,\reg_sl_d1[4] ,\reg_sl_d1[3] ,\reg_sl_d1[2] ,\reg_sl_d1[1] ,\reg_sl_d1[0] ,\reg_wave_length_d1[1] ,\reg_wave_length_d1[0] ,\reg_frequency_count_d1[11] ,\reg_frequency_count_d1[10] ,\reg_frequency_count_d1[9] ,\reg_frequency_count_d1[8] ,\reg_frequency_count_d1[7] ,\reg_frequency_count_d1[6] ,\reg_frequency_count_d1[5] ,\reg_frequency_count_d1[4] ,\reg_frequency_count_d1[3] ,\reg_frequency_count_d1[2] ,\reg_frequency_count_d1[1] ,\reg_frequency_count_d1[0] ,\reg_ar_d1[0] ,\reg_ar_d1[1] ,\reg_ar_d1[2] ,\reg_ar_d1[3] ,\reg_ar_d1[4] ,\reg_ar_d1[5] ,\reg_ar_d1[6] ,\reg_ar_d1[7] ,\rddata[4] ,\rddata[5] ,\rddata[0] ,\rddata[1] ,\rddata[2] ,\rddata[3] ,\rddata[6] ,\rddata[7] ,\ext_memory_address[20] ,\ext_memory_address[19] ,\ext_memory_address[18] ,\ext_memory_address[17] ,\ext_memory_address[16] ,\ext_memory_address[15] ,\ext_memory_address[14] ,\ext_memory_address[13] );
input slot_d_14;
input clk_3;
input n84;
input slot_d_12;
input slot_d_10;
input slot_d_16;
input slot_d_8;
input slot_d_6;
input slot_d_4;
input slot_d_2;
input slot_a_11;
input slot_a_9;
input slot_a_7;
input slot_a_5;
input slot_a_3;
input w_rdreq;
input \sram_q[7] ;
input ff_sram_q_en;
input \sram_q[6] ;
input \sram_q[5] ;
input \sram_q[4] ;
input \sram_q[3] ;
input \sram_q[2] ;
input \sram_q[1] ;
input \sram_q[0] ;
input slot_a_29;
input slot_a_31;
input slot_a_15;
input slot_a_13;
input slot_a_23;
input slot_a_21;
input slot_a_25;
input ff_nrd2;
input slot_nsltsl_3;
input ff_nwr1;
input slot_nmerq_3;
input ff_nwr2;
input slot_a_27;
input slot_a_19;
input slot_a_17;
output \sram_a[4] ;
output \sram_a[3] ;
output \sram_a[2] ;
output \sram_a[1] ;
output \sram_a[0] ;
output \sram_d[7] ;
output \sram_d[6] ;
output \sram_d[5] ;
output \sram_d[4] ;
output \sram_d[3] ;
output \sram_d[2] ;
output \sram_d[1] ;
output \sram_d[0] ;
output sram_oe;
output \reg_volume_a0[3] ;
output \reg_volume_a0[2] ;
output \reg_volume_a0[1] ;
output \reg_volume_a0[0] ;
output \reg_enable_a0[1] ;
output \reg_enable_a0[0] ;
output \reg_ar_a0[7] ;
output \reg_ar_a0[6] ;
output \reg_ar_a0[5] ;
output \reg_ar_a0[4] ;
output \reg_ar_a0[3] ;
output \reg_ar_a0[2] ;
output \reg_ar_a0[1] ;
output \reg_ar_a0[0] ;
output \reg_dr_a0[7] ;
output \reg_dr_a0[6] ;
output \reg_dr_a0[5] ;
output \reg_dr_a0[4] ;
output \reg_dr_a0[3] ;
output \reg_dr_a0[2] ;
output \reg_dr_a0[1] ;
output \reg_dr_a0[0] ;
output \reg_sr_a0[7] ;
output \reg_sr_a0[6] ;
output \reg_sr_a0[5] ;
output \reg_sr_a0[4] ;
output \reg_sr_a0[3] ;
output \reg_sr_a0[2] ;
output \reg_sr_a0[1] ;
output \reg_sr_a0[0] ;
output \reg_rr_a0[7] ;
output \reg_rr_a0[6] ;
output \reg_rr_a0[5] ;
output \reg_rr_a0[4] ;
output \reg_rr_a0[3] ;
output \reg_rr_a0[2] ;
output \reg_rr_a0[1] ;
output \reg_rr_a0[0] ;
output \reg_sl_a0[6] ;
output \reg_sl_a0[5] ;
output \reg_sl_a0[4] ;
output \reg_sl_a0[3] ;
output \reg_sl_a0[2] ;
output \reg_sl_a0[1] ;
output \reg_sl_a0[0] ;
output \reg_wave_length_a0[1] ;
output \reg_wave_length_a0[0] ;
output \reg_frequency_count_a0[11] ;
output \reg_frequency_count_a0[10] ;
output \reg_frequency_count_a0[9] ;
output \reg_frequency_count_a0[8] ;
output \reg_frequency_count_a0[7] ;
output \reg_frequency_count_a0[6] ;
output \reg_frequency_count_a0[5] ;
output \reg_frequency_count_a0[4] ;
output \reg_frequency_count_a0[3] ;
output \reg_frequency_count_a0[2] ;
output \reg_frequency_count_a0[1] ;
output \reg_frequency_count_a0[0] ;
output \reg_volume_b0[3] ;
output \reg_volume_b0[2] ;
output \reg_volume_b0[1] ;
output \reg_volume_b0[0] ;
output \reg_enable_b0[1] ;
output \reg_enable_b0[0] ;
output \reg_ar_b0[7] ;
output \reg_ar_b0[6] ;
output \reg_ar_b0[5] ;
output \reg_ar_b0[4] ;
output \reg_ar_b0[3] ;
output \reg_ar_b0[2] ;
output \reg_ar_b0[1] ;
output \reg_ar_b0[0] ;
output \reg_dr_b0[7] ;
output \reg_dr_b0[6] ;
output \reg_dr_b0[5] ;
output \reg_dr_b0[4] ;
output \reg_dr_b0[3] ;
output \reg_dr_b0[2] ;
output \reg_dr_b0[1] ;
output \reg_dr_b0[0] ;
output \reg_sr_b0[7] ;
output \reg_sr_b0[6] ;
output \reg_sr_b0[5] ;
output \reg_sr_b0[4] ;
output \reg_sr_b0[3] ;
output \reg_sr_b0[2] ;
output \reg_sr_b0[1] ;
output \reg_sr_b0[0] ;
output \reg_rr_b0[7] ;
output \reg_rr_b0[6] ;
output \reg_rr_b0[5] ;
output \reg_rr_b0[4] ;
output \reg_rr_b0[3] ;
output \reg_rr_b0[2] ;
output \reg_rr_b0[1] ;
output \reg_rr_b0[0] ;
output \reg_sl_b0[6] ;
output \reg_sl_b0[5] ;
output \reg_sl_b0[4] ;
output \reg_sl_b0[3] ;
output \reg_sl_b0[2] ;
output \reg_sl_b0[1] ;
output \reg_sl_b0[0] ;
output \reg_wave_length_b0[1] ;
output \reg_wave_length_b0[0] ;
output \reg_frequency_count_b0[11] ;
output \reg_frequency_count_b0[10] ;
output \reg_frequency_count_b0[9] ;
output \reg_frequency_count_b0[8] ;
output \reg_frequency_count_b0[7] ;
output \reg_frequency_count_b0[6] ;
output \reg_frequency_count_b0[5] ;
output \reg_frequency_count_b0[4] ;
output \reg_frequency_count_b0[3] ;
output \reg_frequency_count_b0[2] ;
output \reg_frequency_count_b0[1] ;
output \reg_frequency_count_b0[0] ;
output \reg_volume_c0[3] ;
output \reg_volume_c0[2] ;
output \reg_volume_c0[1] ;
output \reg_volume_c0[0] ;
output \reg_enable_c0[1] ;
output \reg_enable_c0[0] ;
output \reg_ar_c0[7] ;
output \reg_ar_c0[6] ;
output \reg_ar_c0[5] ;
output \reg_ar_c0[4] ;
output \reg_ar_c0[3] ;
output \reg_ar_c0[2] ;
output \reg_ar_c0[1] ;
output \reg_ar_c0[0] ;
output \reg_dr_c0[7] ;
output \reg_dr_c0[6] ;
output \reg_dr_c0[5] ;
output \reg_dr_c0[4] ;
output \reg_dr_c0[3] ;
output \reg_dr_c0[2] ;
output \reg_dr_c0[1] ;
output \reg_dr_c0[0] ;
output \reg_sr_c0[7] ;
output \reg_sr_c0[6] ;
output \reg_sr_c0[5] ;
output \reg_sr_c0[4] ;
output \reg_sr_c0[3] ;
output \reg_sr_c0[2] ;
output \reg_sr_c0[1] ;
output \reg_sr_c0[0] ;
output \reg_rr_c0[7] ;
output \reg_rr_c0[6] ;
output \reg_rr_c0[5] ;
output \reg_rr_c0[4] ;
output \reg_rr_c0[3] ;
output \reg_rr_c0[2] ;
output \reg_rr_c0[1] ;
output \reg_rr_c0[0] ;
output \reg_sl_c0[6] ;
output \reg_sl_c0[5] ;
output \reg_sl_c0[4] ;
output \reg_sl_c0[3] ;
output \reg_sl_c0[2] ;
output \reg_sl_c0[1] ;
output \reg_sl_c0[0] ;
output \reg_wave_length_c0[1] ;
output \reg_wave_length_c0[0] ;
output \reg_frequency_count_c0[11] ;
output \reg_frequency_count_c0[10] ;
output \reg_frequency_count_c0[9] ;
output \reg_frequency_count_c0[8] ;
output \reg_frequency_count_c0[7] ;
output \reg_frequency_count_c0[6] ;
output \reg_frequency_count_c0[5] ;
output \reg_frequency_count_c0[4] ;
output \reg_frequency_count_c0[3] ;
output \reg_frequency_count_c0[2] ;
output \reg_frequency_count_c0[1] ;
output \reg_frequency_count_c0[0] ;
output \reg_volume_d0[3] ;
output \reg_volume_d0[2] ;
output \reg_volume_d0[1] ;
output \reg_volume_d0[0] ;
output \reg_enable_d0[1] ;
output \reg_enable_d0[0] ;
output \reg_dr_d0[7] ;
output \reg_dr_d0[6] ;
output \reg_dr_d0[5] ;
output \reg_dr_d0[4] ;
output \reg_dr_d0[3] ;
output \reg_dr_d0[2] ;
output \reg_dr_d0[1] ;
output \reg_dr_d0[0] ;
output \reg_sr_d0[7] ;
output \reg_sr_d0[6] ;
output \reg_sr_d0[5] ;
output \reg_sr_d0[4] ;
output \reg_sr_d0[3] ;
output \reg_sr_d0[2] ;
output \reg_sr_d0[1] ;
output \reg_sr_d0[0] ;
output \reg_rr_d0[7] ;
output \reg_rr_d0[6] ;
output \reg_rr_d0[5] ;
output \reg_rr_d0[4] ;
output \reg_rr_d0[3] ;
output \reg_rr_d0[2] ;
output \reg_rr_d0[1] ;
output \reg_rr_d0[0] ;
output \reg_sl_d0[6] ;
output \reg_sl_d0[5] ;
output \reg_sl_d0[4] ;
output \reg_sl_d0[3] ;
output \reg_sl_d0[2] ;
output \reg_sl_d0[1] ;
output \reg_sl_d0[0] ;
output \reg_wave_length_d0[1] ;
output \reg_wave_length_d0[0] ;
output \reg_frequency_count_d0[11] ;
output \reg_frequency_count_d0[10] ;
output \reg_frequency_count_d0[9] ;
output \reg_frequency_count_d0[8] ;
output \reg_frequency_count_d0[7] ;
output \reg_frequency_count_d0[6] ;
output \reg_frequency_count_d0[5] ;
output \reg_frequency_count_d0[4] ;
output \reg_frequency_count_d0[3] ;
output \reg_frequency_count_d0[2] ;
output \reg_frequency_count_d0[1] ;
output \reg_frequency_count_d0[0] ;
output \reg_volume_e0[3] ;
output \reg_volume_e0[2] ;
output \reg_volume_e0[1] ;
output \reg_volume_e0[0] ;
output \reg_enable_e0[1] ;
output \reg_enable_e0[0] ;
output \reg_ar_e0[7] ;
output \reg_ar_e0[6] ;
output \reg_ar_e0[5] ;
output \reg_ar_e0[4] ;
output \reg_ar_e0[3] ;
output \reg_ar_e0[2] ;
output \reg_ar_e0[1] ;
output \reg_ar_e0[0] ;
output \reg_dr_e0[7] ;
output \reg_dr_e0[6] ;
output \reg_dr_e0[5] ;
output \reg_dr_e0[4] ;
output \reg_dr_e0[3] ;
output \reg_dr_e0[2] ;
output \reg_dr_e0[1] ;
output \reg_dr_e0[0] ;
output \reg_sr_e0[7] ;
output \reg_sr_e0[6] ;
output \reg_sr_e0[5] ;
output \reg_sr_e0[4] ;
output \reg_sr_e0[3] ;
output \reg_sr_e0[2] ;
output \reg_sr_e0[1] ;
output \reg_sr_e0[0] ;
output \reg_rr_e0[7] ;
output \reg_rr_e0[6] ;
output \reg_rr_e0[5] ;
output \reg_rr_e0[4] ;
output \reg_rr_e0[3] ;
output \reg_rr_e0[2] ;
output \reg_rr_e0[1] ;
output \reg_rr_e0[0] ;
output \reg_sl_e0[6] ;
output \reg_sl_e0[5] ;
output \reg_sl_e0[4] ;
output \reg_sl_e0[3] ;
output \reg_sl_e0[2] ;
output \reg_sl_e0[1] ;
output \reg_sl_e0[0] ;
output \reg_wave_length_e0[1] ;
output \reg_wave_length_e0[0] ;
output \reg_frequency_count_e0[11] ;
output \reg_frequency_count_e0[10] ;
output \reg_frequency_count_e0[9] ;
output \reg_frequency_count_e0[8] ;
output \reg_frequency_count_e0[7] ;
output \reg_frequency_count_e0[6] ;
output \reg_frequency_count_e0[5] ;
output \reg_frequency_count_e0[4] ;
output \reg_frequency_count_e0[3] ;
output \reg_frequency_count_e0[2] ;
output \reg_frequency_count_e0[1] ;
output \reg_frequency_count_e0[0] ;
output \ff_reg_volume_a1[3] ;
output \ff_reg_volume_a1[2] ;
output \ff_reg_volume_a1[1] ;
output \ff_reg_volume_a1[0] ;
output \ff_reg_enable_a1[1] ;
output \ff_reg_enable_a1[0] ;
output \ff_reg_volume_b1[3] ;
output \ff_reg_volume_b1[2] ;
output \ff_reg_volume_b1[1] ;
output \ff_reg_volume_b1[0] ;
output \ff_reg_enable_b1[1] ;
output \ff_reg_enable_b1[0] ;
output \ff_reg_volume_c1[3] ;
output \ff_reg_volume_c1[2] ;
output \ff_reg_volume_c1[1] ;
output \ff_reg_volume_c1[0] ;
output \ff_reg_enable_c1[1] ;
output \ff_reg_enable_c1[0] ;
output \ff_reg_volume_d1[3] ;
output \ff_reg_volume_d1[2] ;
output \ff_reg_volume_d1[1] ;
output \ff_reg_volume_d1[0] ;
output \ff_reg_enable_d1[1] ;
output \ff_reg_enable_d1[0] ;
output \ff_reg_volume_e1[3] ;
output \ff_reg_volume_e1[2] ;
output \ff_reg_volume_e1[1] ;
output \ff_reg_volume_e1[0] ;
output \ff_reg_enable_e1[1] ;
output \ff_reg_enable_e1[0] ;
output ff_reg_clone_frequency_e1;
output ff_reg_clone_adsr_e1;
output ff_reg_clone_wave_e1;
output \ff_reg_ar_e1[7] ;
output \ff_reg_ar_e1[6] ;
output \ff_reg_ar_e1[5] ;
output \ff_reg_ar_e1[4] ;
output \ff_reg_ar_e1[3] ;
output \ff_reg_ar_e1[2] ;
output \ff_reg_ar_e1[1] ;
output \ff_reg_ar_e1[0] ;
output \ff_reg_dr_e1[7] ;
output \ff_reg_dr_e1[6] ;
output \ff_reg_dr_e1[5] ;
output \ff_reg_dr_e1[4] ;
output \ff_reg_dr_e1[3] ;
output \ff_reg_dr_e1[2] ;
output \ff_reg_dr_e1[1] ;
output \ff_reg_dr_e1[0] ;
output \ff_reg_sr_e1[7] ;
output \ff_reg_sr_e1[6] ;
output \ff_reg_sr_e1[5] ;
output \ff_reg_sr_e1[4] ;
output \ff_reg_sr_e1[3] ;
output \ff_reg_sr_e1[2] ;
output \ff_reg_sr_e1[1] ;
output \ff_reg_sr_e1[0] ;
output \ff_reg_rr_e1[7] ;
output \ff_reg_rr_e1[6] ;
output \ff_reg_rr_e1[5] ;
output \ff_reg_rr_e1[4] ;
output \ff_reg_rr_e1[3] ;
output \ff_reg_rr_e1[2] ;
output \ff_reg_rr_e1[1] ;
output \ff_reg_rr_e1[0] ;
output \ff_reg_sl_e1[6] ;
output \ff_reg_sl_e1[5] ;
output \ff_reg_sl_e1[4] ;
output \ff_reg_sl_e1[3] ;
output \ff_reg_sl_e1[2] ;
output \ff_reg_sl_e1[1] ;
output \ff_reg_sl_e1[0] ;
output \ff_reg_wave_length_e1[1] ;
output \ff_reg_wave_length_e1[0] ;
output \ff_reg_frequency_count_e1[11] ;
output \ff_reg_frequency_count_e1[10] ;
output \ff_reg_frequency_count_e1[9] ;
output \ff_reg_frequency_count_e1[8] ;
output \ff_reg_frequency_count_e1[7] ;
output \ff_reg_frequency_count_e1[6] ;
output \ff_reg_frequency_count_e1[5] ;
output \ff_reg_frequency_count_e1[4] ;
output \ff_reg_frequency_count_e1[3] ;
output \ff_reg_frequency_count_e1[2] ;
output \ff_reg_frequency_count_e1[1] ;
output \ff_reg_frequency_count_e1[0] ;
output \sram_id[3] ;
output \sram_id[2] ;
output \sram_id[1] ;
output \sram_id[0] ;
output \sram_a[6] ;
output \sram_a[5] ;
output sram_we;
output ext_memory_nactive;
output \reg_ar_a1[7] ;
output \reg_ar_a1[6] ;
output \reg_ar_a1[5] ;
output \reg_ar_a1[4] ;
output \reg_ar_a1[3] ;
output \reg_ar_a1[2] ;
output \reg_ar_a1[1] ;
output \reg_ar_a1[0] ;
output \reg_dr_a1[7] ;
output \reg_dr_a1[6] ;
output \reg_dr_a1[5] ;
output \reg_dr_a1[4] ;
output \reg_dr_a1[3] ;
output \reg_dr_a1[2] ;
output \reg_dr_a1[1] ;
output \reg_dr_a1[0] ;
output \reg_sr_a1[7] ;
output \reg_sr_a1[6] ;
output \reg_sr_a1[5] ;
output \reg_sr_a1[4] ;
output \reg_sr_a1[3] ;
output \reg_sr_a1[2] ;
output \reg_sr_a1[1] ;
output \reg_sr_a1[0] ;
output \reg_rr_a1[7] ;
output \reg_rr_a1[6] ;
output \reg_rr_a1[5] ;
output \reg_rr_a1[4] ;
output \reg_rr_a1[3] ;
output \reg_rr_a1[2] ;
output \reg_rr_a1[1] ;
output \reg_rr_a1[0] ;
output \reg_sl_a1[6] ;
output \reg_sl_a1[5] ;
output \reg_sl_a1[4] ;
output \reg_sl_a1[3] ;
output \reg_sl_a1[2] ;
output \reg_sl_a1[1] ;
output \reg_sl_a1[0] ;
output \reg_wave_length_a1[1] ;
output \reg_wave_length_a1[0] ;
output \reg_frequency_count_a1[11] ;
output \reg_frequency_count_a1[10] ;
output \reg_frequency_count_a1[9] ;
output \reg_frequency_count_a1[8] ;
output \reg_frequency_count_a1[7] ;
output \reg_frequency_count_a1[6] ;
output \reg_frequency_count_a1[5] ;
output \reg_frequency_count_a1[4] ;
output \reg_frequency_count_a1[3] ;
output \reg_frequency_count_a1[2] ;
output \reg_frequency_count_a1[1] ;
output \reg_frequency_count_a1[0] ;
output \reg_ar_b1[7] ;
output \reg_ar_b1[6] ;
output \reg_ar_b1[5] ;
output \reg_ar_b1[4] ;
output \reg_ar_b1[3] ;
output \reg_ar_b1[2] ;
output \reg_ar_b1[1] ;
output \reg_ar_b1[0] ;
output \reg_dr_b1[7] ;
output \reg_dr_b1[6] ;
output \reg_dr_b1[5] ;
output \reg_dr_b1[4] ;
output \reg_dr_b1[3] ;
output \reg_dr_b1[2] ;
output \reg_dr_b1[1] ;
output \reg_dr_b1[0] ;
output \reg_sr_b1[7] ;
output \reg_sr_b1[6] ;
output \reg_sr_b1[5] ;
output \reg_sr_b1[4] ;
output \reg_sr_b1[3] ;
output \reg_sr_b1[2] ;
output \reg_sr_b1[1] ;
output \reg_sr_b1[0] ;
output \reg_rr_b1[7] ;
output \reg_rr_b1[6] ;
output \reg_rr_b1[5] ;
output \reg_rr_b1[4] ;
output \reg_rr_b1[3] ;
output \reg_rr_b1[2] ;
output \reg_rr_b1[1] ;
output \reg_rr_b1[0] ;
output \reg_sl_b1[6] ;
output \reg_sl_b1[5] ;
output \reg_sl_b1[4] ;
output \reg_sl_b1[3] ;
output \reg_sl_b1[2] ;
output \reg_sl_b1[1] ;
output \reg_sl_b1[0] ;
output \reg_wave_length_b1[1] ;
output \reg_wave_length_b1[0] ;
output \reg_frequency_count_b1[11] ;
output \reg_frequency_count_b1[10] ;
output \reg_frequency_count_b1[9] ;
output \reg_frequency_count_b1[8] ;
output \reg_frequency_count_b1[7] ;
output \reg_frequency_count_b1[6] ;
output \reg_frequency_count_b1[5] ;
output \reg_frequency_count_b1[4] ;
output \reg_frequency_count_b1[3] ;
output \reg_frequency_count_b1[2] ;
output \reg_frequency_count_b1[1] ;
output \reg_frequency_count_b1[0] ;
output \reg_ar_c1[7] ;
output \reg_ar_c1[6] ;
output \reg_ar_c1[5] ;
output \reg_ar_c1[4] ;
output \reg_ar_c1[3] ;
output \reg_ar_c1[2] ;
output \reg_ar_c1[1] ;
output \reg_ar_c1[0] ;
output \reg_dr_c1[7] ;
output \reg_dr_c1[6] ;
output \reg_dr_c1[5] ;
output \reg_dr_c1[4] ;
output \reg_dr_c1[3] ;
output \reg_dr_c1[2] ;
output \reg_dr_c1[1] ;
output \reg_dr_c1[0] ;
output \reg_sr_c1[7] ;
output \reg_sr_c1[6] ;
output \reg_sr_c1[5] ;
output \reg_sr_c1[4] ;
output \reg_sr_c1[3] ;
output \reg_sr_c1[2] ;
output \reg_sr_c1[1] ;
output \reg_sr_c1[0] ;
output \reg_rr_c1[7] ;
output \reg_rr_c1[6] ;
output \reg_rr_c1[5] ;
output \reg_rr_c1[4] ;
output \reg_rr_c1[3] ;
output \reg_rr_c1[2] ;
output \reg_rr_c1[1] ;
output \reg_rr_c1[0] ;
output \reg_sl_c1[6] ;
output \reg_sl_c1[5] ;
output \reg_sl_c1[4] ;
output \reg_sl_c1[3] ;
output \reg_sl_c1[2] ;
output \reg_sl_c1[1] ;
output \reg_sl_c1[0] ;
output \reg_wave_length_c1[1] ;
output \reg_wave_length_c1[0] ;
output \reg_frequency_count_c1[11] ;
output \reg_frequency_count_c1[10] ;
output \reg_frequency_count_c1[9] ;
output \reg_frequency_count_c1[8] ;
output \reg_frequency_count_c1[7] ;
output \reg_frequency_count_c1[6] ;
output \reg_frequency_count_c1[5] ;
output \reg_frequency_count_c1[4] ;
output \reg_frequency_count_c1[3] ;
output \reg_frequency_count_c1[2] ;
output \reg_frequency_count_c1[1] ;
output \reg_frequency_count_c1[0] ;
output \reg_dr_d1[7] ;
output \reg_dr_d1[6] ;
output \reg_dr_d1[5] ;
output \reg_dr_d1[4] ;
output \reg_dr_d1[3] ;
output \reg_dr_d1[2] ;
output \reg_dr_d1[1] ;
output \reg_dr_d1[0] ;
output \reg_sr_d1[7] ;
output \reg_sr_d1[6] ;
output \reg_sr_d1[5] ;
output \reg_sr_d1[4] ;
output \reg_sr_d1[3] ;
output \reg_sr_d1[2] ;
output \reg_sr_d1[1] ;
output \reg_sr_d1[0] ;
output \reg_rr_d1[7] ;
output \reg_rr_d1[6] ;
output \reg_rr_d1[5] ;
output \reg_rr_d1[4] ;
output \reg_rr_d1[3] ;
output \reg_rr_d1[2] ;
output \reg_rr_d1[1] ;
output \reg_rr_d1[0] ;
output \reg_sl_d1[6] ;
output \reg_sl_d1[5] ;
output \reg_sl_d1[4] ;
output \reg_sl_d1[3] ;
output \reg_sl_d1[2] ;
output \reg_sl_d1[1] ;
output \reg_sl_d1[0] ;
output \reg_wave_length_d1[1] ;
output \reg_wave_length_d1[0] ;
output \reg_frequency_count_d1[11] ;
output \reg_frequency_count_d1[10] ;
output \reg_frequency_count_d1[9] ;
output \reg_frequency_count_d1[8] ;
output \reg_frequency_count_d1[7] ;
output \reg_frequency_count_d1[6] ;
output \reg_frequency_count_d1[5] ;
output \reg_frequency_count_d1[4] ;
output \reg_frequency_count_d1[3] ;
output \reg_frequency_count_d1[2] ;
output \reg_frequency_count_d1[1] ;
output \reg_frequency_count_d1[0] ;
output \reg_ar_d1[0] ;
output \reg_ar_d1[1] ;
output \reg_ar_d1[2] ;
output \reg_ar_d1[3] ;
output \reg_ar_d1[4] ;
output \reg_ar_d1[5] ;
output \reg_ar_d1[6] ;
output \reg_ar_d1[7] ;
output \rddata[4] ;
output \rddata[5] ;
output \rddata[0] ;
output \rddata[1] ;
output \rddata[2] ;
output \rddata[3] ;
output \rddata[6] ;
output \rddata[7] ;
output \ext_memory_address[20] ;
output \ext_memory_address[19] ;
output \ext_memory_address[18] ;
output \ext_memory_address[17] ;
output \ext_memory_address[16] ;
output \ext_memory_address[15] ;
output \ext_memory_address[14] ;
output \ext_memory_address[13] ;
wire reg_wts_enable;
wire reg_scci_enable;
wire reg_ram_mode0;
wire reg_ram_mode1;
wire reg_ram_mode2;
wire reg_ram_mode3;
wire \reg_bank0[7] ;
wire \reg_bank0[6] ;
wire \reg_bank0[5] ;
wire \reg_bank0[4] ;
wire \reg_bank0[3] ;
wire \reg_bank0[2] ;
wire \reg_bank0[1] ;
wire \reg_bank0[0] ;
wire \reg_bank1[7] ;
wire \reg_bank1[6] ;
wire \reg_bank1[5] ;
wire \reg_bank1[4] ;
wire \reg_bank1[3] ;
wire \reg_bank1[2] ;
wire \reg_bank1[1] ;
wire \reg_bank1[0] ;
wire \reg_bank2[7] ;
wire \reg_bank2[6] ;
wire \reg_bank2[5] ;
wire \reg_bank2[4] ;
wire \reg_bank2[3] ;
wire \reg_bank2[2] ;
wire \reg_bank2[1] ;
wire \reg_bank2[0] ;
wire \reg_bank3[7] ;
wire \reg_bank3[6] ;
wire \reg_bank3[5] ;
wire \reg_bank3[4] ;
wire \reg_bank3[3] ;
wire \reg_bank3[2] ;
wire \reg_bank3[1] ;
wire \reg_bank3[0] ;
wire \sram_a[4] ;
wire \sram_a[3] ;
wire \sram_a[2] ;
wire \sram_a[1] ;
wire \sram_a[0] ;
wire \sram_d[7] ;
wire \sram_d[6] ;
wire \sram_d[5] ;
wire \sram_d[4] ;
wire \sram_d[3] ;
wire \sram_d[2] ;
wire \sram_d[1] ;
wire \sram_d[0] ;
wire sram_oe;
wire \reg_volume_a0[3] ;
wire \reg_volume_a0[2] ;
wire \reg_volume_a0[1] ;
wire \reg_volume_a0[0] ;
wire \reg_enable_a0[1] ;
wire \reg_enable_a0[0] ;
wire \reg_ar_a0[7] ;
wire \reg_ar_a0[6] ;
wire \reg_ar_a0[5] ;
wire \reg_ar_a0[4] ;
wire \reg_ar_a0[3] ;
wire \reg_ar_a0[2] ;
wire \reg_ar_a0[1] ;
wire \reg_ar_a0[0] ;
wire \reg_dr_a0[7] ;
wire \reg_dr_a0[6] ;
wire \reg_dr_a0[5] ;
wire \reg_dr_a0[4] ;
wire \reg_dr_a0[3] ;
wire \reg_dr_a0[2] ;
wire \reg_dr_a0[1] ;
wire \reg_dr_a0[0] ;
wire \reg_sr_a0[7] ;
wire \reg_sr_a0[6] ;
wire \reg_sr_a0[5] ;
wire \reg_sr_a0[4] ;
wire \reg_sr_a0[3] ;
wire \reg_sr_a0[2] ;
wire \reg_sr_a0[1] ;
wire \reg_sr_a0[0] ;
wire \reg_rr_a0[7] ;
wire \reg_rr_a0[6] ;
wire \reg_rr_a0[5] ;
wire \reg_rr_a0[4] ;
wire \reg_rr_a0[3] ;
wire \reg_rr_a0[2] ;
wire \reg_rr_a0[1] ;
wire \reg_rr_a0[0] ;
wire \reg_sl_a0[6] ;
wire \reg_sl_a0[5] ;
wire \reg_sl_a0[4] ;
wire \reg_sl_a0[3] ;
wire \reg_sl_a0[2] ;
wire \reg_sl_a0[1] ;
wire \reg_sl_a0[0] ;
wire \reg_wave_length_a0[1] ;
wire \reg_wave_length_a0[0] ;
wire \reg_frequency_count_a0[11] ;
wire \reg_frequency_count_a0[10] ;
wire \reg_frequency_count_a0[9] ;
wire \reg_frequency_count_a0[8] ;
wire \reg_frequency_count_a0[7] ;
wire \reg_frequency_count_a0[6] ;
wire \reg_frequency_count_a0[5] ;
wire \reg_frequency_count_a0[4] ;
wire \reg_frequency_count_a0[3] ;
wire \reg_frequency_count_a0[2] ;
wire \reg_frequency_count_a0[1] ;
wire \reg_frequency_count_a0[0] ;
wire \reg_volume_b0[3] ;
wire \reg_volume_b0[2] ;
wire \reg_volume_b0[1] ;
wire \reg_volume_b0[0] ;
wire \reg_enable_b0[1] ;
wire \reg_enable_b0[0] ;
wire \reg_ar_b0[7] ;
wire \reg_ar_b0[6] ;
wire \reg_ar_b0[5] ;
wire \reg_ar_b0[4] ;
wire \reg_ar_b0[3] ;
wire \reg_ar_b0[2] ;
wire \reg_ar_b0[1] ;
wire \reg_ar_b0[0] ;
wire \reg_dr_b0[7] ;
wire \reg_dr_b0[6] ;
wire \reg_dr_b0[5] ;
wire \reg_dr_b0[4] ;
wire \reg_dr_b0[3] ;
wire \reg_dr_b0[2] ;
wire \reg_dr_b0[1] ;
wire \reg_dr_b0[0] ;
wire \reg_sr_b0[7] ;
wire \reg_sr_b0[6] ;
wire \reg_sr_b0[5] ;
wire \reg_sr_b0[4] ;
wire \reg_sr_b0[3] ;
wire \reg_sr_b0[2] ;
wire \reg_sr_b0[1] ;
wire \reg_sr_b0[0] ;
wire \reg_rr_b0[7] ;
wire \reg_rr_b0[6] ;
wire \reg_rr_b0[5] ;
wire \reg_rr_b0[4] ;
wire \reg_rr_b0[3] ;
wire \reg_rr_b0[2] ;
wire \reg_rr_b0[1] ;
wire \reg_rr_b0[0] ;
wire \reg_sl_b0[6] ;
wire \reg_sl_b0[5] ;
wire \reg_sl_b0[4] ;
wire \reg_sl_b0[3] ;
wire \reg_sl_b0[2] ;
wire \reg_sl_b0[1] ;
wire \reg_sl_b0[0] ;
wire \reg_wave_length_b0[1] ;
wire \reg_wave_length_b0[0] ;
wire \reg_frequency_count_b0[11] ;
wire \reg_frequency_count_b0[10] ;
wire \reg_frequency_count_b0[9] ;
wire \reg_frequency_count_b0[8] ;
wire \reg_frequency_count_b0[7] ;
wire \reg_frequency_count_b0[6] ;
wire \reg_frequency_count_b0[5] ;
wire \reg_frequency_count_b0[4] ;
wire \reg_frequency_count_b0[3] ;
wire \reg_frequency_count_b0[2] ;
wire \reg_frequency_count_b0[1] ;
wire \reg_frequency_count_b0[0] ;
wire \reg_volume_c0[3] ;
wire \reg_volume_c0[2] ;
wire \reg_volume_c0[1] ;
wire \reg_volume_c0[0] ;
wire \reg_enable_c0[1] ;
wire \reg_enable_c0[0] ;
wire \reg_ar_c0[7] ;
wire \reg_ar_c0[6] ;
wire \reg_ar_c0[5] ;
wire \reg_ar_c0[4] ;
wire \reg_ar_c0[3] ;
wire \reg_ar_c0[2] ;
wire \reg_ar_c0[1] ;
wire \reg_ar_c0[0] ;
wire \reg_dr_c0[7] ;
wire \reg_dr_c0[6] ;
wire \reg_dr_c0[5] ;
wire \reg_dr_c0[4] ;
wire \reg_dr_c0[3] ;
wire \reg_dr_c0[2] ;
wire \reg_dr_c0[1] ;
wire \reg_dr_c0[0] ;
wire \reg_sr_c0[7] ;
wire \reg_sr_c0[6] ;
wire \reg_sr_c0[5] ;
wire \reg_sr_c0[4] ;
wire \reg_sr_c0[3] ;
wire \reg_sr_c0[2] ;
wire \reg_sr_c0[1] ;
wire \reg_sr_c0[0] ;
wire \reg_rr_c0[7] ;
wire \reg_rr_c0[6] ;
wire \reg_rr_c0[5] ;
wire \reg_rr_c0[4] ;
wire \reg_rr_c0[3] ;
wire \reg_rr_c0[2] ;
wire \reg_rr_c0[1] ;
wire \reg_rr_c0[0] ;
wire \reg_sl_c0[6] ;
wire \reg_sl_c0[5] ;
wire \reg_sl_c0[4] ;
wire \reg_sl_c0[3] ;
wire \reg_sl_c0[2] ;
wire \reg_sl_c0[1] ;
wire \reg_sl_c0[0] ;
wire \reg_wave_length_c0[1] ;
wire \reg_wave_length_c0[0] ;
wire \reg_frequency_count_c0[11] ;
wire \reg_frequency_count_c0[10] ;
wire \reg_frequency_count_c0[9] ;
wire \reg_frequency_count_c0[8] ;
wire \reg_frequency_count_c0[7] ;
wire \reg_frequency_count_c0[6] ;
wire \reg_frequency_count_c0[5] ;
wire \reg_frequency_count_c0[4] ;
wire \reg_frequency_count_c0[3] ;
wire \reg_frequency_count_c0[2] ;
wire \reg_frequency_count_c0[1] ;
wire \reg_frequency_count_c0[0] ;
wire \reg_volume_d0[3] ;
wire \reg_volume_d0[2] ;
wire \reg_volume_d0[1] ;
wire \reg_volume_d0[0] ;
wire \reg_enable_d0[1] ;
wire \reg_enable_d0[0] ;
wire \reg_dr_d0[7] ;
wire \reg_dr_d0[6] ;
wire \reg_dr_d0[5] ;
wire \reg_dr_d0[4] ;
wire \reg_dr_d0[3] ;
wire \reg_dr_d0[2] ;
wire \reg_dr_d0[1] ;
wire \reg_dr_d0[0] ;
wire \reg_sr_d0[7] ;
wire \reg_sr_d0[6] ;
wire \reg_sr_d0[5] ;
wire \reg_sr_d0[4] ;
wire \reg_sr_d0[3] ;
wire \reg_sr_d0[2] ;
wire \reg_sr_d0[1] ;
wire \reg_sr_d0[0] ;
wire \reg_rr_d0[7] ;
wire \reg_rr_d0[6] ;
wire \reg_rr_d0[5] ;
wire \reg_rr_d0[4] ;
wire \reg_rr_d0[3] ;
wire \reg_rr_d0[2] ;
wire \reg_rr_d0[1] ;
wire \reg_rr_d0[0] ;
wire \reg_sl_d0[6] ;
wire \reg_sl_d0[5] ;
wire \reg_sl_d0[4] ;
wire \reg_sl_d0[3] ;
wire \reg_sl_d0[2] ;
wire \reg_sl_d0[1] ;
wire \reg_sl_d0[0] ;
wire \reg_wave_length_d0[1] ;
wire \reg_wave_length_d0[0] ;
wire \reg_frequency_count_d0[11] ;
wire \reg_frequency_count_d0[10] ;
wire \reg_frequency_count_d0[9] ;
wire \reg_frequency_count_d0[8] ;
wire \reg_frequency_count_d0[7] ;
wire \reg_frequency_count_d0[6] ;
wire \reg_frequency_count_d0[5] ;
wire \reg_frequency_count_d0[4] ;
wire \reg_frequency_count_d0[3] ;
wire \reg_frequency_count_d0[2] ;
wire \reg_frequency_count_d0[1] ;
wire \reg_frequency_count_d0[0] ;
wire \reg_volume_e0[3] ;
wire \reg_volume_e0[2] ;
wire \reg_volume_e0[1] ;
wire \reg_volume_e0[0] ;
wire \reg_enable_e0[1] ;
wire \reg_enable_e0[0] ;
wire \reg_ar_e0[7] ;
wire \reg_ar_e0[6] ;
wire \reg_ar_e0[5] ;
wire \reg_ar_e0[4] ;
wire \reg_ar_e0[3] ;
wire \reg_ar_e0[2] ;
wire \reg_ar_e0[1] ;
wire \reg_ar_e0[0] ;
wire \reg_dr_e0[7] ;
wire \reg_dr_e0[6] ;
wire \reg_dr_e0[5] ;
wire \reg_dr_e0[4] ;
wire \reg_dr_e0[3] ;
wire \reg_dr_e0[2] ;
wire \reg_dr_e0[1] ;
wire \reg_dr_e0[0] ;
wire \reg_sr_e0[7] ;
wire \reg_sr_e0[6] ;
wire \reg_sr_e0[5] ;
wire \reg_sr_e0[4] ;
wire \reg_sr_e0[3] ;
wire \reg_sr_e0[2] ;
wire \reg_sr_e0[1] ;
wire \reg_sr_e0[0] ;
wire \reg_rr_e0[7] ;
wire \reg_rr_e0[6] ;
wire \reg_rr_e0[5] ;
wire \reg_rr_e0[4] ;
wire \reg_rr_e0[3] ;
wire \reg_rr_e0[2] ;
wire \reg_rr_e0[1] ;
wire \reg_rr_e0[0] ;
wire \reg_sl_e0[6] ;
wire \reg_sl_e0[5] ;
wire \reg_sl_e0[4] ;
wire \reg_sl_e0[3] ;
wire \reg_sl_e0[2] ;
wire \reg_sl_e0[1] ;
wire \reg_sl_e0[0] ;
wire \reg_wave_length_e0[1] ;
wire \reg_wave_length_e0[0] ;
wire \reg_frequency_count_e0[11] ;
wire \reg_frequency_count_e0[10] ;
wire \reg_frequency_count_e0[9] ;
wire \reg_frequency_count_e0[8] ;
wire \reg_frequency_count_e0[7] ;
wire \reg_frequency_count_e0[6] ;
wire \reg_frequency_count_e0[5] ;
wire \reg_frequency_count_e0[4] ;
wire \reg_frequency_count_e0[3] ;
wire \reg_frequency_count_e0[2] ;
wire \reg_frequency_count_e0[1] ;
wire \reg_frequency_count_e0[0] ;
wire \ff_reg_volume_a1[3] ;
wire \ff_reg_volume_a1[2] ;
wire \ff_reg_volume_a1[1] ;
wire \ff_reg_volume_a1[0] ;
wire \ff_reg_enable_a1[1] ;
wire \ff_reg_enable_a1[0] ;
wire ff_reg_clone_frequency_a1;
wire ff_reg_clone_adsr_a1;
wire ff_reg_clone_wave_a1;
wire \ff_reg_ar_a1[7] ;
wire \ff_reg_ar_a1[6] ;
wire \ff_reg_ar_a1[5] ;
wire \ff_reg_ar_a1[4] ;
wire \ff_reg_ar_a1[3] ;
wire \ff_reg_ar_a1[2] ;
wire \ff_reg_ar_a1[1] ;
wire \ff_reg_ar_a1[0] ;
wire \ff_reg_dr_a1[7] ;
wire \ff_reg_dr_a1[6] ;
wire \ff_reg_dr_a1[5] ;
wire \ff_reg_dr_a1[4] ;
wire \ff_reg_dr_a1[3] ;
wire \ff_reg_dr_a1[2] ;
wire \ff_reg_dr_a1[1] ;
wire \ff_reg_dr_a1[0] ;
wire \ff_reg_sr_a1[7] ;
wire \ff_reg_sr_a1[6] ;
wire \ff_reg_sr_a1[5] ;
wire \ff_reg_sr_a1[4] ;
wire \ff_reg_sr_a1[3] ;
wire \ff_reg_sr_a1[2] ;
wire \ff_reg_sr_a1[1] ;
wire \ff_reg_sr_a1[0] ;
wire \ff_reg_rr_a1[7] ;
wire \ff_reg_rr_a1[6] ;
wire \ff_reg_rr_a1[5] ;
wire \ff_reg_rr_a1[4] ;
wire \ff_reg_rr_a1[3] ;
wire \ff_reg_rr_a1[2] ;
wire \ff_reg_rr_a1[1] ;
wire \ff_reg_rr_a1[0] ;
wire \ff_reg_sl_a1[6] ;
wire \ff_reg_sl_a1[5] ;
wire \ff_reg_sl_a1[4] ;
wire \ff_reg_sl_a1[3] ;
wire \ff_reg_sl_a1[2] ;
wire \ff_reg_sl_a1[1] ;
wire \ff_reg_sl_a1[0] ;
wire \ff_reg_wave_length_a1[1] ;
wire \ff_reg_wave_length_a1[0] ;
wire \ff_reg_frequency_count_a1[11] ;
wire \ff_reg_frequency_count_a1[10] ;
wire \ff_reg_frequency_count_a1[9] ;
wire \ff_reg_frequency_count_a1[8] ;
wire \ff_reg_frequency_count_a1[7] ;
wire \ff_reg_frequency_count_a1[6] ;
wire \ff_reg_frequency_count_a1[5] ;
wire \ff_reg_frequency_count_a1[4] ;
wire \ff_reg_frequency_count_a1[3] ;
wire \ff_reg_frequency_count_a1[2] ;
wire \ff_reg_frequency_count_a1[1] ;
wire \ff_reg_frequency_count_a1[0] ;
wire \ff_reg_volume_b1[3] ;
wire \ff_reg_volume_b1[2] ;
wire \ff_reg_volume_b1[1] ;
wire \ff_reg_volume_b1[0] ;
wire \ff_reg_enable_b1[1] ;
wire \ff_reg_enable_b1[0] ;
wire ff_reg_clone_frequency_b1;
wire ff_reg_clone_adsr_b1;
wire ff_reg_clone_wave_b1;
wire \ff_reg_ar_b1[7] ;
wire \ff_reg_ar_b1[6] ;
wire \ff_reg_ar_b1[5] ;
wire \ff_reg_ar_b1[4] ;
wire \ff_reg_ar_b1[3] ;
wire \ff_reg_ar_b1[2] ;
wire \ff_reg_ar_b1[1] ;
wire \ff_reg_ar_b1[0] ;
wire \ff_reg_dr_b1[7] ;
wire \ff_reg_dr_b1[6] ;
wire \ff_reg_dr_b1[5] ;
wire \ff_reg_dr_b1[4] ;
wire \ff_reg_dr_b1[3] ;
wire \ff_reg_dr_b1[2] ;
wire \ff_reg_dr_b1[1] ;
wire \ff_reg_dr_b1[0] ;
wire \ff_reg_sr_b1[7] ;
wire \ff_reg_sr_b1[6] ;
wire \ff_reg_sr_b1[5] ;
wire \ff_reg_sr_b1[4] ;
wire \ff_reg_sr_b1[3] ;
wire \ff_reg_sr_b1[2] ;
wire \ff_reg_sr_b1[1] ;
wire \ff_reg_sr_b1[0] ;
wire \ff_reg_rr_b1[7] ;
wire \ff_reg_rr_b1[6] ;
wire \ff_reg_rr_b1[5] ;
wire \ff_reg_rr_b1[4] ;
wire \ff_reg_rr_b1[3] ;
wire \ff_reg_rr_b1[2] ;
wire \ff_reg_rr_b1[1] ;
wire \ff_reg_rr_b1[0] ;
wire \ff_reg_sl_b1[6] ;
wire \ff_reg_sl_b1[5] ;
wire \ff_reg_sl_b1[4] ;
wire \ff_reg_sl_b1[3] ;
wire \ff_reg_sl_b1[2] ;
wire \ff_reg_sl_b1[1] ;
wire \ff_reg_sl_b1[0] ;
wire \ff_reg_wave_length_b1[1] ;
wire \ff_reg_wave_length_b1[0] ;
wire \ff_reg_frequency_count_b1[11] ;
wire \ff_reg_frequency_count_b1[10] ;
wire \ff_reg_frequency_count_b1[9] ;
wire \ff_reg_frequency_count_b1[8] ;
wire \ff_reg_frequency_count_b1[7] ;
wire \ff_reg_frequency_count_b1[6] ;
wire \ff_reg_frequency_count_b1[5] ;
wire \ff_reg_frequency_count_b1[4] ;
wire \ff_reg_frequency_count_b1[3] ;
wire \ff_reg_frequency_count_b1[2] ;
wire \ff_reg_frequency_count_b1[1] ;
wire \ff_reg_frequency_count_b1[0] ;
wire \ff_reg_volume_c1[3] ;
wire \ff_reg_volume_c1[2] ;
wire \ff_reg_volume_c1[1] ;
wire \ff_reg_volume_c1[0] ;
wire \ff_reg_enable_c1[1] ;
wire \ff_reg_enable_c1[0] ;
wire ff_reg_clone_frequency_c1;
wire ff_reg_clone_adsr_c1;
wire ff_reg_clone_wave_c1;
wire \ff_reg_ar_c1[7] ;
wire \ff_reg_ar_c1[6] ;
wire \ff_reg_ar_c1[5] ;
wire \ff_reg_ar_c1[4] ;
wire \ff_reg_ar_c1[3] ;
wire \ff_reg_ar_c1[2] ;
wire \ff_reg_ar_c1[1] ;
wire \ff_reg_ar_c1[0] ;
wire \ff_reg_dr_c1[7] ;
wire \ff_reg_dr_c1[6] ;
wire \ff_reg_dr_c1[5] ;
wire \ff_reg_dr_c1[4] ;
wire \ff_reg_dr_c1[3] ;
wire \ff_reg_dr_c1[2] ;
wire \ff_reg_dr_c1[1] ;
wire \ff_reg_dr_c1[0] ;
wire \ff_reg_sr_c1[7] ;
wire \ff_reg_sr_c1[6] ;
wire \ff_reg_sr_c1[5] ;
wire \ff_reg_sr_c1[4] ;
wire \ff_reg_sr_c1[3] ;
wire \ff_reg_sr_c1[2] ;
wire \ff_reg_sr_c1[1] ;
wire \ff_reg_sr_c1[0] ;
wire \ff_reg_rr_c1[7] ;
wire \ff_reg_rr_c1[6] ;
wire \ff_reg_rr_c1[5] ;
wire \ff_reg_rr_c1[4] ;
wire \ff_reg_rr_c1[3] ;
wire \ff_reg_rr_c1[2] ;
wire \ff_reg_rr_c1[1] ;
wire \ff_reg_rr_c1[0] ;
wire \ff_reg_sl_c1[6] ;
wire \ff_reg_sl_c1[5] ;
wire \ff_reg_sl_c1[4] ;
wire \ff_reg_sl_c1[3] ;
wire \ff_reg_sl_c1[2] ;
wire \ff_reg_sl_c1[1] ;
wire \ff_reg_sl_c1[0] ;
wire \ff_reg_wave_length_c1[1] ;
wire \ff_reg_wave_length_c1[0] ;
wire \ff_reg_frequency_count_c1[11] ;
wire \ff_reg_frequency_count_c1[10] ;
wire \ff_reg_frequency_count_c1[9] ;
wire \ff_reg_frequency_count_c1[8] ;
wire \ff_reg_frequency_count_c1[7] ;
wire \ff_reg_frequency_count_c1[6] ;
wire \ff_reg_frequency_count_c1[5] ;
wire \ff_reg_frequency_count_c1[4] ;
wire \ff_reg_frequency_count_c1[3] ;
wire \ff_reg_frequency_count_c1[2] ;
wire \ff_reg_frequency_count_c1[1] ;
wire \ff_reg_frequency_count_c1[0] ;
wire \ff_reg_volume_d1[3] ;
wire \ff_reg_volume_d1[2] ;
wire \ff_reg_volume_d1[1] ;
wire \ff_reg_volume_d1[0] ;
wire \ff_reg_enable_d1[1] ;
wire \ff_reg_enable_d1[0] ;
wire ff_reg_clone_frequency_d1;
wire ff_reg_clone_adsr_d1;
wire ff_reg_clone_wave_d1;
wire \ff_reg_ar_d1[7] ;
wire \ff_reg_ar_d1[6] ;
wire \ff_reg_ar_d1[5] ;
wire \ff_reg_ar_d1[4] ;
wire \ff_reg_ar_d1[3] ;
wire \ff_reg_ar_d1[2] ;
wire \ff_reg_ar_d1[1] ;
wire \ff_reg_ar_d1[0] ;
wire \ff_reg_dr_d1[7] ;
wire \ff_reg_dr_d1[6] ;
wire \ff_reg_dr_d1[5] ;
wire \ff_reg_dr_d1[4] ;
wire \ff_reg_dr_d1[3] ;
wire \ff_reg_dr_d1[2] ;
wire \ff_reg_dr_d1[1] ;
wire \ff_reg_dr_d1[0] ;
wire \ff_reg_sr_d1[7] ;
wire \ff_reg_sr_d1[6] ;
wire \ff_reg_sr_d1[5] ;
wire \ff_reg_sr_d1[4] ;
wire \ff_reg_sr_d1[3] ;
wire \ff_reg_sr_d1[2] ;
wire \ff_reg_sr_d1[1] ;
wire \ff_reg_sr_d1[0] ;
wire \ff_reg_rr_d1[7] ;
wire \ff_reg_rr_d1[6] ;
wire \ff_reg_rr_d1[5] ;
wire \ff_reg_rr_d1[4] ;
wire \ff_reg_rr_d1[3] ;
wire \ff_reg_rr_d1[2] ;
wire \ff_reg_rr_d1[1] ;
wire \ff_reg_rr_d1[0] ;
wire \ff_reg_sl_d1[6] ;
wire \ff_reg_sl_d1[5] ;
wire \ff_reg_sl_d1[4] ;
wire \ff_reg_sl_d1[3] ;
wire \ff_reg_sl_d1[2] ;
wire \ff_reg_sl_d1[1] ;
wire \ff_reg_sl_d1[0] ;
wire \ff_reg_wave_length_d1[1] ;
wire \ff_reg_wave_length_d1[0] ;
wire \ff_reg_frequency_count_d1[11]_3 ;
wire \ff_reg_frequency_count_d1[10] ;
wire \ff_reg_frequency_count_d1[9] ;
wire \ff_reg_frequency_count_d1[8] ;
wire \ff_reg_frequency_count_d1[7]_3 ;
wire \ff_reg_frequency_count_d1[6] ;
wire \ff_reg_frequency_count_d1[5] ;
wire \ff_reg_frequency_count_d1[4] ;
wire \ff_reg_frequency_count_d1[3] ;
wire \ff_reg_frequency_count_d1[2] ;
wire \ff_reg_frequency_count_d1[1] ;
wire \ff_reg_frequency_count_d1[0] ;
wire \ff_reg_volume_e1[3] ;
wire \ff_reg_volume_e1[2] ;
wire \ff_reg_volume_e1[1] ;
wire \ff_reg_volume_e1[0] ;
wire \ff_reg_enable_e1[1] ;
wire \ff_reg_enable_e1[0] ;
wire ff_reg_clone_frequency_e1;
wire ff_reg_clone_adsr_e1;
wire ff_reg_clone_wave_e1;
wire \ff_reg_ar_e1[7] ;
wire \ff_reg_ar_e1[6] ;
wire \ff_reg_ar_e1[5] ;
wire \ff_reg_ar_e1[4] ;
wire \ff_reg_ar_e1[3] ;
wire \ff_reg_ar_e1[2] ;
wire \ff_reg_ar_e1[1] ;
wire \ff_reg_ar_e1[0] ;
wire \ff_reg_dr_e1[7] ;
wire \ff_reg_dr_e1[6] ;
wire \ff_reg_dr_e1[5] ;
wire \ff_reg_dr_e1[4] ;
wire \ff_reg_dr_e1[3] ;
wire \ff_reg_dr_e1[2] ;
wire \ff_reg_dr_e1[1] ;
wire \ff_reg_dr_e1[0] ;
wire \ff_reg_sr_e1[7] ;
wire \ff_reg_sr_e1[6] ;
wire \ff_reg_sr_e1[5] ;
wire \ff_reg_sr_e1[4] ;
wire \ff_reg_sr_e1[3] ;
wire \ff_reg_sr_e1[2] ;
wire \ff_reg_sr_e1[1] ;
wire \ff_reg_sr_e1[0] ;
wire \ff_reg_rr_e1[7] ;
wire \ff_reg_rr_e1[6] ;
wire \ff_reg_rr_e1[5] ;
wire \ff_reg_rr_e1[4] ;
wire \ff_reg_rr_e1[3] ;
wire \ff_reg_rr_e1[2] ;
wire \ff_reg_rr_e1[1] ;
wire \ff_reg_rr_e1[0] ;
wire \ff_reg_sl_e1[6] ;
wire \ff_reg_sl_e1[5] ;
wire \ff_reg_sl_e1[4] ;
wire \ff_reg_sl_e1[3] ;
wire \ff_reg_sl_e1[2] ;
wire \ff_reg_sl_e1[1] ;
wire \ff_reg_sl_e1[0] ;
wire \ff_reg_wave_length_e1[1] ;
wire \ff_reg_wave_length_e1[0] ;
wire \ff_reg_frequency_count_e1[11] ;
wire \ff_reg_frequency_count_e1[10] ;
wire \ff_reg_frequency_count_e1[9] ;
wire \ff_reg_frequency_count_e1[8] ;
wire \ff_reg_frequency_count_e1[7] ;
wire \ff_reg_frequency_count_e1[6] ;
wire \ff_reg_frequency_count_e1[5] ;
wire \ff_reg_frequency_count_e1[4] ;
wire \ff_reg_frequency_count_e1[3] ;
wire \ff_reg_frequency_count_e1[2] ;
wire \ff_reg_frequency_count_e1[1] ;
wire \ff_reg_frequency_count_e1[0] ;
wire \ff_sram_q[7] ;
wire \ff_sram_q[6] ;
wire \ff_sram_q[5] ;
wire \ff_sram_q[4] ;
wire \ff_sram_q[3] ;
wire \ff_sram_q[2] ;
wire \ff_sram_q[1] ;
wire \ff_sram_q[0] ;
wire \sram_id[3] ;
wire \sram_id[2] ;
wire \sram_id[1] ;
wire \sram_id[0] ;
wire \sram_a[6] ;
wire \sram_a[5] ;
wire sram_we;
wire ext_memory_nactive;
wire n116;
wire n117;
wire n118_3;
wire n119_3;
wire n6886;
wire n6900;
wire n6902;
wire n339_7;
wire n340_7;
wire n6951;
wire n10119;
wire n10127;
wire n10135;
wire n10143;
wire n10150;
wire n10163;
wire n10171;
wire n10179;
wire n10187;
wire n10194;
wire n10207;
wire n10215;
wire n10223;
wire n10231;
wire n10238;
wire n10243;
wire n10259;
wire n10267;
wire n10274;
wire n10283;
wire n10297;
wire n10305;
wire n10313;
wire n10321;
wire n10329;
wire n10336;
wire n10345;
wire n10353;
wire n10364;
wire n10372;
wire n10380;
wire n10388;
wire n10396;
wire n10403;
wire n10412;
wire n10431;
wire n10439;
wire n10447;
wire n10455;
wire n10463;
wire n10470;
wire n10479;
wire n10487;
wire n10498;
wire n10506;
wire n10514;
wire n10522;
wire n10530;
wire n10537;
wire n10547;
wire n10555;
wire n10563;
wire n10571;
wire n10579;
wire n10586;
wire n10595;
wire n10603;
wire n10614;
wire n10622;
wire n10630;
wire n10638;
wire n10646;
wire n10653;
wire \reg_ar_a1[7] ;
wire \reg_ar_a1[6] ;
wire \reg_ar_a1[5] ;
wire \reg_ar_a1[4] ;
wire \reg_ar_a1[3] ;
wire \reg_ar_a1[2] ;
wire \reg_ar_a1[1] ;
wire \reg_ar_a1[0] ;
wire \reg_dr_a1[7] ;
wire \reg_dr_a1[6] ;
wire \reg_dr_a1[5] ;
wire \reg_dr_a1[4] ;
wire \reg_dr_a1[3] ;
wire \reg_dr_a1[2] ;
wire \reg_dr_a1[1] ;
wire \reg_dr_a1[0] ;
wire \reg_sr_a1[7] ;
wire \reg_sr_a1[6] ;
wire \reg_sr_a1[5] ;
wire \reg_sr_a1[4] ;
wire \reg_sr_a1[3] ;
wire \reg_sr_a1[2] ;
wire \reg_sr_a1[1] ;
wire \reg_sr_a1[0] ;
wire \reg_rr_a1[7] ;
wire \reg_rr_a1[6] ;
wire \reg_rr_a1[5] ;
wire \reg_rr_a1[4] ;
wire \reg_rr_a1[3] ;
wire \reg_rr_a1[2] ;
wire \reg_rr_a1[1] ;
wire \reg_rr_a1[0] ;
wire \reg_sl_a1[6] ;
wire \reg_sl_a1[5] ;
wire \reg_sl_a1[4] ;
wire \reg_sl_a1[3] ;
wire \reg_sl_a1[2] ;
wire \reg_sl_a1[1] ;
wire \reg_sl_a1[0] ;
wire \reg_wave_length_a1[1] ;
wire \reg_wave_length_a1[0] ;
wire \reg_frequency_count_a1[11] ;
wire \reg_frequency_count_a1[10] ;
wire \reg_frequency_count_a1[9] ;
wire \reg_frequency_count_a1[8] ;
wire \reg_frequency_count_a1[7] ;
wire \reg_frequency_count_a1[6] ;
wire \reg_frequency_count_a1[5] ;
wire \reg_frequency_count_a1[4] ;
wire \reg_frequency_count_a1[3] ;
wire \reg_frequency_count_a1[2] ;
wire \reg_frequency_count_a1[1] ;
wire \reg_frequency_count_a1[0] ;
wire \reg_ar_b1[7] ;
wire \reg_ar_b1[6] ;
wire \reg_ar_b1[5] ;
wire \reg_ar_b1[4] ;
wire \reg_ar_b1[3] ;
wire \reg_ar_b1[2] ;
wire \reg_ar_b1[1] ;
wire \reg_ar_b1[0] ;
wire \reg_dr_b1[7] ;
wire \reg_dr_b1[6] ;
wire \reg_dr_b1[5] ;
wire \reg_dr_b1[4] ;
wire \reg_dr_b1[3] ;
wire \reg_dr_b1[2] ;
wire \reg_dr_b1[1] ;
wire \reg_dr_b1[0] ;
wire \reg_sr_b1[7] ;
wire \reg_sr_b1[6] ;
wire \reg_sr_b1[5] ;
wire \reg_sr_b1[4] ;
wire \reg_sr_b1[3] ;
wire \reg_sr_b1[2] ;
wire \reg_sr_b1[1] ;
wire \reg_sr_b1[0] ;
wire \reg_rr_b1[7] ;
wire \reg_rr_b1[6] ;
wire \reg_rr_b1[5] ;
wire \reg_rr_b1[4] ;
wire \reg_rr_b1[3] ;
wire \reg_rr_b1[2] ;
wire \reg_rr_b1[1] ;
wire \reg_rr_b1[0] ;
wire \reg_sl_b1[6] ;
wire \reg_sl_b1[5] ;
wire \reg_sl_b1[4] ;
wire \reg_sl_b1[3] ;
wire \reg_sl_b1[2] ;
wire \reg_sl_b1[1] ;
wire \reg_sl_b1[0] ;
wire \reg_wave_length_b1[1] ;
wire \reg_wave_length_b1[0] ;
wire \reg_frequency_count_b1[11] ;
wire \reg_frequency_count_b1[10] ;
wire \reg_frequency_count_b1[9] ;
wire \reg_frequency_count_b1[8] ;
wire \reg_frequency_count_b1[7] ;
wire \reg_frequency_count_b1[6] ;
wire \reg_frequency_count_b1[5] ;
wire \reg_frequency_count_b1[4] ;
wire \reg_frequency_count_b1[3] ;
wire \reg_frequency_count_b1[2] ;
wire \reg_frequency_count_b1[1] ;
wire \reg_frequency_count_b1[0] ;
wire \reg_ar_c1[7] ;
wire \reg_ar_c1[6] ;
wire \reg_ar_c1[5] ;
wire \reg_ar_c1[4] ;
wire \reg_ar_c1[3] ;
wire \reg_ar_c1[2] ;
wire \reg_ar_c1[1] ;
wire \reg_ar_c1[0] ;
wire \reg_dr_c1[7] ;
wire \reg_dr_c1[6] ;
wire \reg_dr_c1[5] ;
wire \reg_dr_c1[4] ;
wire \reg_dr_c1[3] ;
wire \reg_dr_c1[2] ;
wire \reg_dr_c1[1] ;
wire \reg_dr_c1[0] ;
wire \reg_sr_c1[7] ;
wire \reg_sr_c1[6] ;
wire \reg_sr_c1[5] ;
wire \reg_sr_c1[4] ;
wire \reg_sr_c1[3] ;
wire \reg_sr_c1[2] ;
wire \reg_sr_c1[1] ;
wire \reg_sr_c1[0] ;
wire \reg_rr_c1[7] ;
wire \reg_rr_c1[6] ;
wire \reg_rr_c1[5] ;
wire \reg_rr_c1[4] ;
wire \reg_rr_c1[3] ;
wire \reg_rr_c1[2] ;
wire \reg_rr_c1[1] ;
wire \reg_rr_c1[0] ;
wire \reg_sl_c1[6] ;
wire \reg_sl_c1[5] ;
wire \reg_sl_c1[4] ;
wire \reg_sl_c1[3] ;
wire \reg_sl_c1[2] ;
wire \reg_sl_c1[1] ;
wire \reg_sl_c1[0] ;
wire \reg_wave_length_c1[1] ;
wire \reg_wave_length_c1[0] ;
wire \reg_frequency_count_c1[11] ;
wire \reg_frequency_count_c1[10] ;
wire \reg_frequency_count_c1[9] ;
wire \reg_frequency_count_c1[8] ;
wire \reg_frequency_count_c1[7] ;
wire \reg_frequency_count_c1[6] ;
wire \reg_frequency_count_c1[5] ;
wire \reg_frequency_count_c1[4] ;
wire \reg_frequency_count_c1[3] ;
wire \reg_frequency_count_c1[2] ;
wire \reg_frequency_count_c1[1] ;
wire \reg_frequency_count_c1[0] ;
wire \reg_dr_d1[7] ;
wire \reg_dr_d1[6] ;
wire \reg_dr_d1[5] ;
wire \reg_dr_d1[4] ;
wire \reg_dr_d1[3] ;
wire \reg_dr_d1[2] ;
wire \reg_dr_d1[1] ;
wire \reg_dr_d1[0] ;
wire \reg_sr_d1[7] ;
wire \reg_sr_d1[6] ;
wire \reg_sr_d1[5] ;
wire \reg_sr_d1[4] ;
wire \reg_sr_d1[3] ;
wire \reg_sr_d1[2] ;
wire \reg_sr_d1[1] ;
wire \reg_sr_d1[0] ;
wire \reg_rr_d1[7] ;
wire \reg_rr_d1[6] ;
wire \reg_rr_d1[5] ;
wire \reg_rr_d1[4] ;
wire \reg_rr_d1[3] ;
wire \reg_rr_d1[2] ;
wire \reg_rr_d1[1] ;
wire \reg_rr_d1[0] ;
wire \reg_sl_d1[6] ;
wire \reg_sl_d1[5] ;
wire \reg_sl_d1[4] ;
wire \reg_sl_d1[3] ;
wire \reg_sl_d1[2] ;
wire \reg_sl_d1[1] ;
wire \reg_sl_d1[0] ;
wire \reg_wave_length_d1[1] ;
wire \reg_wave_length_d1[0] ;
wire \reg_frequency_count_d1[11] ;
wire \reg_frequency_count_d1[10] ;
wire \reg_frequency_count_d1[9] ;
wire \reg_frequency_count_d1[8] ;
wire \reg_frequency_count_d1[7] ;
wire \reg_frequency_count_d1[6] ;
wire \reg_frequency_count_d1[5] ;
wire \reg_frequency_count_d1[4] ;
wire \reg_frequency_count_d1[3] ;
wire \reg_frequency_count_d1[2] ;
wire \reg_frequency_count_d1[1] ;
wire \reg_frequency_count_d1[0] ;
wire sram_oe_7;
wire \reg_volume_a0[3]_11 ;
wire \reg_enable_a0[1]_11 ;
wire \reg_frequency_count_a0[11]_11 ;
wire \reg_frequency_count_a0[7]_11 ;
wire \reg_volume_b0[3]_11 ;
wire \reg_enable_b0[1]_11 ;
wire \reg_frequency_count_b0[11]_11 ;
wire \reg_frequency_count_b0[7]_11 ;
wire \reg_volume_c0[3]_11 ;
wire \reg_enable_c0[1]_11 ;
wire \reg_frequency_count_c0[11]_11 ;
wire \reg_frequency_count_c0[7]_11 ;
wire \reg_volume_d0[3]_11 ;
wire \reg_enable_d0[1]_11 ;
wire \reg_frequency_count_d0[11]_11 ;
wire \reg_frequency_count_d0[7]_11 ;
wire \ff_reg_volume_d1[3]_11 ;
wire \ff_reg_frequency_count_d1[11] ;
wire \ff_reg_frequency_count_d1[7] ;
wire n370;
wire \reg_ar_d1[0] ;
wire \reg_ar_d1[1] ;
wire \reg_ar_d1[2] ;
wire \reg_ar_d1[3] ;
wire \reg_ar_d1[4] ;
wire \reg_ar_d1[5] ;
wire \reg_ar_d1[6] ;
wire \reg_ar_d1[7] ;
wire \rddata[4] ;
wire \rddata[5] ;
wire n338_9;
wire o_27_645;
wire n317_5;
wire n316_5;
wire \rddata[0] ;
wire \rddata[1] ;
wire \rddata[2] ;
wire \rddata[3] ;
wire \rddata[6] ;
wire \rddata[7] ;
wire n74_7;
wire n116_5;
wire n116_7;
wire n6886_5;
wire n6917_5;
wire n339_11;
wire n339_13;
wire n340_9;
wire n6951_5;
wire n2041_9;
wire n10119_5;
wire n10135_5;
wire n10143_5;
wire n10179_5;
wire n10187_5;
wire n10194_5;
wire n10251_7;
wire n10283_5;
wire n10291_5;
wire n10297_5;
wire n10345_7;
wire n10345_9;
wire n10364_5;
wire n10412_5;
wire \reg_volume_a0[3]_13 ;
wire \reg_enable_a0[1]_13 ;
wire \reg_enable_a0[1]_15 ;
wire \reg_frequency_count_a0[11]_13 ;
wire \reg_frequency_count_a0[11]_15 ;
wire \reg_volume_b0[3]_13 ;
wire \reg_frequency_count_b0[11]_13 ;
wire \reg_frequency_count_b0[7]_13 ;
wire \reg_frequency_count_c0[11]_13 ;
wire \reg_frequency_count_c0[7]_13 ;
wire \reg_frequency_count_d0[11]_13 ;
wire \reg_frequency_count_d0[7]_13 ;
wire \ff_reg_volume_d1[3]_13 ;
wire \ff_reg_frequency_count_d1[11]_13 ;
wire \ff_reg_frequency_count_d1[7]_15 ;
wire \rddata[4]_7 ;
wire n338_11;
wire n338_13;
wire n338_15;
wire o_29_646;
wire n74_11;
wire n116_9;
wire n116_11;
wire n116_13;
wire n339_15;
wire n339_17;
wire n2041_11;
wire n10150_7;
wire n10155_7;
wire n10345_11;
wire ext_memory_nactive_13;
wire \reg_enable_a0[1]_17 ;
wire \reg_frequency_count_a0[11]_17 ;
wire \reg_frequency_count_b0[7]_17 ;
wire \rddata[4]_9 ;
wire n74_13;
wire n339_19;
wire n339_21;
wire n2041_13;
wire \rddata[4]_11 ;
wire n339_23;
wire n339_25;
wire \ext_memory_address[20]_7 ;
wire \ext_memory_address[20]_9 ;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19]_7 ;
wire \ext_memory_address[19]_9 ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18]_7 ;
wire \ext_memory_address[18]_9 ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17]_7 ;
wire \ext_memory_address[17]_9 ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16]_7 ;
wire \ext_memory_address[16]_9 ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15]_7 ;
wire \ext_memory_address[15]_9 ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14]_7 ;
wire \ext_memory_address[14]_9 ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13]_7 ;
wire \ext_memory_address[13]_9 ;
wire \ext_memory_address[13] ;
wire ext_memory_nactive_19;
wire ext_memory_nactive_21;
wire ext_memory_nactive_23;
wire ext_memory_nactive_25;
wire ext_memory_nactive_27;
wire ext_memory_nactive_29;
wire n6917;
wire n74_15;
wire \ff_reg_enable_d1[1]_13 ;
wire n2569;
wire n2568;
wire n2237;
wire n2236;
wire n2172;
wire n2171;
wire n2107;
wire n2041;
wire n10353_7;
wire n10150_9;
wire n10658;
wire n10542;
wire n10408;
wire n10279;
wire n10199;
wire n10563_7;
wire n10555_9;
wire n10171_7;
wire n10163_7;
wire n10127_7;
wire n10119_9;
wire n10251;
wire n10357_7;
wire n10555_11;
wire n10295_7;
wire n10420;
wire n10291;
wire n10283_9;
wire \ff_reg_frequency_count_d1[7]_17 ;
wire \reg_frequency_count_d0[7]_17 ;
wire n10243_7;
wire n10207_7;
wire n339_27;
wire \reg_volume_b0[3]_17 ;
wire n10155_9;
wire n10547_7;
wire n10345_13;
wire n10357;
wire n10491;
wire n10607;
wire n10295;
wire n10424;
wire \reg_frequency_count_b0[7]_19 ;
wire n10155;
wire n10341;
wire n10475;
wire n10591;
wire VCC;
wire GND;
DFFCE reg_wts_enable_ins11613 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_wts_enable) 
);
DFFCE reg_scci_enable_ins11614 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_scci_enable) 
);
DFFCE reg_ram_mode0_ins11615 (
.D(n117),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_ram_mode0) 
);
DFFCE reg_ram_mode1_ins11616 (
.D(n118_3),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_ram_mode1) 
);
DFFCE reg_ram_mode2_ins11617 (
.D(n119_3),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_ram_mode2) 
);
DFFCE reg_ram_mode3_ins11618 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_ram_mode3) 
);
DFFCE \reg_bank0[7]_ins11619  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6886),
.CLEAR(n84),
.Q(\reg_bank0[7] ) 
);
DFFCE \reg_bank0[6]_ins11620  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6886),
.CLEAR(n84),
.Q(\reg_bank0[6] ) 
);
DFFCE \reg_bank0[5]_ins11621  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6886),
.CLEAR(n84),
.Q(\reg_bank0[5] ) 
);
DFFCE \reg_bank0[4]_ins11622  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6886),
.CLEAR(n84),
.Q(\reg_bank0[4] ) 
);
DFFCE \reg_bank0[3]_ins11623  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6886),
.CLEAR(n84),
.Q(\reg_bank0[3] ) 
);
DFFCE \reg_bank0[2]_ins11624  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6886),
.CLEAR(n84),
.Q(\reg_bank0[2] ) 
);
DFFCE \reg_bank0[1]_ins11625  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6886),
.CLEAR(n84),
.Q(\reg_bank0[1] ) 
);
DFFCE \reg_bank0[0]_ins11626  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6886),
.CLEAR(n84),
.Q(\reg_bank0[0] ) 
);
DFFCE \reg_bank1[7]_ins11627  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6900),
.CLEAR(n84),
.Q(\reg_bank1[7] ) 
);
DFFCE \reg_bank1[6]_ins11628  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6900),
.CLEAR(n84),
.Q(\reg_bank1[6] ) 
);
DFFCE \reg_bank1[5]_ins11629  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6900),
.CLEAR(n84),
.Q(\reg_bank1[5] ) 
);
DFFCE \reg_bank1[4]_ins11630  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6900),
.CLEAR(n84),
.Q(\reg_bank1[4] ) 
);
DFFCE \reg_bank1[3]_ins11631  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6900),
.CLEAR(n84),
.Q(\reg_bank1[3] ) 
);
DFFCE \reg_bank1[2]_ins11632  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6900),
.CLEAR(n84),
.Q(\reg_bank1[2] ) 
);
DFFCE \reg_bank1[1]_ins11633  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6900),
.CLEAR(n84),
.Q(\reg_bank1[1] ) 
);
DFFPE \reg_bank1[0]_ins11634  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6900),
.PRESET(n84),
.Q(\reg_bank1[0] ) 
);
DFFCE \reg_bank2[7]_ins11635  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6902),
.CLEAR(n84),
.Q(\reg_bank2[7] ) 
);
DFFCE \reg_bank2[6]_ins11636  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6902),
.CLEAR(n84),
.Q(\reg_bank2[6] ) 
);
DFFCE \reg_bank2[5]_ins11637  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6902),
.CLEAR(n84),
.Q(\reg_bank2[5] ) 
);
DFFCE \reg_bank2[4]_ins11638  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6902),
.CLEAR(n84),
.Q(\reg_bank2[4] ) 
);
DFFCE \reg_bank2[3]_ins11639  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6902),
.CLEAR(n84),
.Q(\reg_bank2[3] ) 
);
DFFCE \reg_bank2[2]_ins11640  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6902),
.CLEAR(n84),
.Q(\reg_bank2[2] ) 
);
DFFPE \reg_bank2[1]_ins11641  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6902),
.PRESET(n84),
.Q(\reg_bank2[1] ) 
);
DFFCE \reg_bank2[0]_ins11642  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6902),
.CLEAR(n84),
.Q(\reg_bank2[0] ) 
);
DFFCE \reg_bank3[7]_ins11643  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6917),
.CLEAR(n84),
.Q(\reg_bank3[7] ) 
);
DFFCE \reg_bank3[6]_ins11644  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6917),
.CLEAR(n84),
.Q(\reg_bank3[6] ) 
);
DFFCE \reg_bank3[5]_ins11645  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6917),
.CLEAR(n84),
.Q(\reg_bank3[5] ) 
);
DFFCE \reg_bank3[4]_ins11646  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6917),
.CLEAR(n84),
.Q(\reg_bank3[4] ) 
);
DFFCE \reg_bank3[3]_ins11647  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6917),
.CLEAR(n84),
.Q(\reg_bank3[3] ) 
);
DFFCE \reg_bank3[2]_ins11648  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6917),
.CLEAR(n84),
.Q(\reg_bank3[2] ) 
);
DFFPE \reg_bank3[1]_ins11649  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6917),
.PRESET(n84),
.Q(\reg_bank3[1] ) 
);
DFFPE \reg_bank3[0]_ins11650  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6917),
.PRESET(n84),
.Q(\reg_bank3[0] ) 
);
DFFCE \sram_a[4]_ins11657  (
.D(slot_a_11),
.CLK(clk_3),
.CE(n6951),
.CLEAR(n84),
.Q(\sram_a[4] ) 
);
DFFCE \sram_a[3]_ins11658  (
.D(slot_a_9),
.CLK(clk_3),
.CE(n6951),
.CLEAR(n84),
.Q(\sram_a[3] ) 
);
DFFCE \sram_a[2]_ins11659  (
.D(slot_a_7),
.CLK(clk_3),
.CE(n6951),
.CLEAR(n84),
.Q(\sram_a[2] ) 
);
DFFCE \sram_a[1]_ins11660  (
.D(slot_a_5),
.CLK(clk_3),
.CE(n6951),
.CLEAR(n84),
.Q(\sram_a[1] ) 
);
DFFCE \sram_a[0]_ins11661  (
.D(slot_a_3),
.CLK(clk_3),
.CE(n6951),
.CLEAR(n84),
.Q(\sram_a[0] ) 
);
DFFCE \sram_d[7]_ins11662  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6951),
.CLEAR(n84),
.Q(\sram_d[7] ) 
);
DFFCE \sram_d[6]_ins11663  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6951),
.CLEAR(n84),
.Q(\sram_d[6] ) 
);
DFFCE \sram_d[5]_ins11664  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6951),
.CLEAR(n84),
.Q(\sram_d[5] ) 
);
DFFCE \sram_d[4]_ins11665  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6951),
.CLEAR(n84),
.Q(\sram_d[4] ) 
);
DFFCE \sram_d[3]_ins11666  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6951),
.CLEAR(n84),
.Q(\sram_d[3] ) 
);
DFFCE \sram_d[2]_ins11667  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6951),
.CLEAR(n84),
.Q(\sram_d[2] ) 
);
DFFCE \sram_d[1]_ins11668  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6951),
.CLEAR(n84),
.Q(\sram_d[1] ) 
);
DFFCE \sram_d[0]_ins11669  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6951),
.CLEAR(n84),
.Q(\sram_d[0] ) 
);
DFFCE sram_oe_ins11670 (
.D(w_rdreq),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(sram_oe) 
);
DFFCE \reg_volume_a0[3]_ins11673  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_a0[3] ) 
);
DFFCE \reg_volume_a0[2]_ins11674  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_a0[2] ) 
);
DFFCE \reg_volume_a0[1]_ins11675  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_a0[1] ) 
);
DFFCE \reg_volume_a0[0]_ins11676  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_a0[0] ) 
);
DFFCE \reg_enable_a0[1]_ins11677  (
.D(n2041),
.CLK(clk_3),
.CE(\reg_enable_a0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_a0[1] ) 
);
DFFCE \reg_enable_a0[0]_ins11678  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_enable_a0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_a0[0] ) 
);
DFFCE \reg_ar_a0[7]_ins11679  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10119),
.CLEAR(n84),
.Q(\reg_ar_a0[7] ) 
);
DFFCE \reg_ar_a0[6]_ins11680  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10119),
.CLEAR(n84),
.Q(\reg_ar_a0[6] ) 
);
DFFCE \reg_ar_a0[5]_ins11681  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10119),
.CLEAR(n84),
.Q(\reg_ar_a0[5] ) 
);
DFFCE \reg_ar_a0[4]_ins11682  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10119),
.CLEAR(n84),
.Q(\reg_ar_a0[4] ) 
);
DFFCE \reg_ar_a0[3]_ins11683  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10119),
.CLEAR(n84),
.Q(\reg_ar_a0[3] ) 
);
DFFCE \reg_ar_a0[2]_ins11684  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10119),
.CLEAR(n84),
.Q(\reg_ar_a0[2] ) 
);
DFFCE \reg_ar_a0[1]_ins11685  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10119),
.CLEAR(n84),
.Q(\reg_ar_a0[1] ) 
);
DFFCE \reg_ar_a0[0]_ins11686  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10119),
.CLEAR(n84),
.Q(\reg_ar_a0[0] ) 
);
DFFCE \reg_dr_a0[7]_ins11687  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10127),
.CLEAR(n84),
.Q(\reg_dr_a0[7] ) 
);
DFFCE \reg_dr_a0[6]_ins11688  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10127),
.CLEAR(n84),
.Q(\reg_dr_a0[6] ) 
);
DFFCE \reg_dr_a0[5]_ins11689  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10127),
.CLEAR(n84),
.Q(\reg_dr_a0[5] ) 
);
DFFCE \reg_dr_a0[4]_ins11690  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10127),
.CLEAR(n84),
.Q(\reg_dr_a0[4] ) 
);
DFFCE \reg_dr_a0[3]_ins11691  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10127),
.CLEAR(n84),
.Q(\reg_dr_a0[3] ) 
);
DFFCE \reg_dr_a0[2]_ins11692  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10127),
.CLEAR(n84),
.Q(\reg_dr_a0[2] ) 
);
DFFCE \reg_dr_a0[1]_ins11693  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10127),
.CLEAR(n84),
.Q(\reg_dr_a0[1] ) 
);
DFFCE \reg_dr_a0[0]_ins11694  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10127),
.CLEAR(n84),
.Q(\reg_dr_a0[0] ) 
);
DFFCE \reg_sr_a0[7]_ins11695  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10135),
.CLEAR(n84),
.Q(\reg_sr_a0[7] ) 
);
DFFCE \reg_sr_a0[6]_ins11696  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10135),
.CLEAR(n84),
.Q(\reg_sr_a0[6] ) 
);
DFFCE \reg_sr_a0[5]_ins11697  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10135),
.CLEAR(n84),
.Q(\reg_sr_a0[5] ) 
);
DFFCE \reg_sr_a0[4]_ins11698  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10135),
.CLEAR(n84),
.Q(\reg_sr_a0[4] ) 
);
DFFCE \reg_sr_a0[3]_ins11699  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10135),
.CLEAR(n84),
.Q(\reg_sr_a0[3] ) 
);
DFFCE \reg_sr_a0[2]_ins11700  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10135),
.CLEAR(n84),
.Q(\reg_sr_a0[2] ) 
);
DFFCE \reg_sr_a0[1]_ins11701  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10135),
.CLEAR(n84),
.Q(\reg_sr_a0[1] ) 
);
DFFCE \reg_sr_a0[0]_ins11702  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10135),
.CLEAR(n84),
.Q(\reg_sr_a0[0] ) 
);
DFFCE \reg_rr_a0[7]_ins11703  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10143),
.CLEAR(n84),
.Q(\reg_rr_a0[7] ) 
);
DFFCE \reg_rr_a0[6]_ins11704  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10143),
.CLEAR(n84),
.Q(\reg_rr_a0[6] ) 
);
DFFCE \reg_rr_a0[5]_ins11705  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10143),
.CLEAR(n84),
.Q(\reg_rr_a0[5] ) 
);
DFFCE \reg_rr_a0[4]_ins11706  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10143),
.CLEAR(n84),
.Q(\reg_rr_a0[4] ) 
);
DFFCE \reg_rr_a0[3]_ins11707  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10143),
.CLEAR(n84),
.Q(\reg_rr_a0[3] ) 
);
DFFCE \reg_rr_a0[2]_ins11708  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10143),
.CLEAR(n84),
.Q(\reg_rr_a0[2] ) 
);
DFFCE \reg_rr_a0[1]_ins11709  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10143),
.CLEAR(n84),
.Q(\reg_rr_a0[1] ) 
);
DFFCE \reg_rr_a0[0]_ins11710  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10143),
.CLEAR(n84),
.Q(\reg_rr_a0[0] ) 
);
DFFCE \reg_sl_a0[6]_ins11711  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10150),
.CLEAR(n84),
.Q(\reg_sl_a0[6] ) 
);
DFFCE \reg_sl_a0[5]_ins11712  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10150),
.CLEAR(n84),
.Q(\reg_sl_a0[5] ) 
);
DFFCE \reg_sl_a0[4]_ins11713  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10150),
.CLEAR(n84),
.Q(\reg_sl_a0[4] ) 
);
DFFCE \reg_sl_a0[3]_ins11714  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10150),
.CLEAR(n84),
.Q(\reg_sl_a0[3] ) 
);
DFFCE \reg_sl_a0[2]_ins11715  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10150),
.CLEAR(n84),
.Q(\reg_sl_a0[2] ) 
);
DFFCE \reg_sl_a0[1]_ins11716  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10150),
.CLEAR(n84),
.Q(\reg_sl_a0[1] ) 
);
DFFCE \reg_sl_a0[0]_ins11717  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10150),
.CLEAR(n84),
.Q(\reg_sl_a0[0] ) 
);
DFFCE \reg_wave_length_a0[1]_ins11718  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10155),
.CLEAR(n84),
.Q(\reg_wave_length_a0[1] ) 
);
DFFCE \reg_wave_length_a0[0]_ins11719  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10155),
.CLEAR(n84),
.Q(\reg_wave_length_a0[0] ) 
);
DFFCE \reg_frequency_count_a0[11]_ins11720  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[11] ) 
);
DFFCE \reg_frequency_count_a0[10]_ins11721  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[10] ) 
);
DFFCE \reg_frequency_count_a0[9]_ins11722  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[9] ) 
);
DFFCE \reg_frequency_count_a0[8]_ins11723  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[8] ) 
);
DFFCE \reg_frequency_count_a0[7]_ins11724  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[7] ) 
);
DFFCE \reg_frequency_count_a0[6]_ins11725  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[6] ) 
);
DFFCE \reg_frequency_count_a0[5]_ins11726  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[5] ) 
);
DFFCE \reg_frequency_count_a0[4]_ins11727  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[4] ) 
);
DFFCE \reg_frequency_count_a0[3]_ins11728  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[3] ) 
);
DFFCE \reg_frequency_count_a0[2]_ins11729  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[2] ) 
);
DFFCE \reg_frequency_count_a0[1]_ins11730  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[1] ) 
);
DFFCE \reg_frequency_count_a0[0]_ins11731  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[0] ) 
);
DFFCE \reg_volume_b0[3]_ins11732  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_b0[3] ) 
);
DFFCE \reg_volume_b0[2]_ins11733  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_b0[2] ) 
);
DFFCE \reg_volume_b0[1]_ins11734  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_b0[1] ) 
);
DFFCE \reg_volume_b0[0]_ins11735  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_b0[0] ) 
);
DFFCE \reg_enable_b0[1]_ins11736  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_enable_b0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_b0[1] ) 
);
DFFCE \reg_enable_b0[0]_ins11737  (
.D(n2107),
.CLK(clk_3),
.CE(\reg_enable_b0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_b0[0] ) 
);
DFFCE \reg_ar_b0[7]_ins11738  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[7] ) 
);
DFFCE \reg_ar_b0[6]_ins11739  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[6] ) 
);
DFFCE \reg_ar_b0[5]_ins11740  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[5] ) 
);
DFFCE \reg_ar_b0[4]_ins11741  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[4] ) 
);
DFFCE \reg_ar_b0[3]_ins11742  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[3] ) 
);
DFFCE \reg_ar_b0[2]_ins11743  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[2] ) 
);
DFFCE \reg_ar_b0[1]_ins11744  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[1] ) 
);
DFFCE \reg_ar_b0[0]_ins11745  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[0] ) 
);
DFFCE \reg_dr_b0[7]_ins11746  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[7] ) 
);
DFFCE \reg_dr_b0[6]_ins11747  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[6] ) 
);
DFFCE \reg_dr_b0[5]_ins11748  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[5] ) 
);
DFFCE \reg_dr_b0[4]_ins11749  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[4] ) 
);
DFFCE \reg_dr_b0[3]_ins11750  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[3] ) 
);
DFFCE \reg_dr_b0[2]_ins11751  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[2] ) 
);
DFFCE \reg_dr_b0[1]_ins11752  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[1] ) 
);
DFFCE \reg_dr_b0[0]_ins11753  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[0] ) 
);
DFFCE \reg_sr_b0[7]_ins11754  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[7] ) 
);
DFFCE \reg_sr_b0[6]_ins11755  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[6] ) 
);
DFFCE \reg_sr_b0[5]_ins11756  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[5] ) 
);
DFFCE \reg_sr_b0[4]_ins11757  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[4] ) 
);
DFFCE \reg_sr_b0[3]_ins11758  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[3] ) 
);
DFFCE \reg_sr_b0[2]_ins11759  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[2] ) 
);
DFFCE \reg_sr_b0[1]_ins11760  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[1] ) 
);
DFFCE \reg_sr_b0[0]_ins11761  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[0] ) 
);
DFFCE \reg_rr_b0[7]_ins11762  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[7] ) 
);
DFFCE \reg_rr_b0[6]_ins11763  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[6] ) 
);
DFFCE \reg_rr_b0[5]_ins11764  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[5] ) 
);
DFFCE \reg_rr_b0[4]_ins11765  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[4] ) 
);
DFFCE \reg_rr_b0[3]_ins11766  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[3] ) 
);
DFFCE \reg_rr_b0[2]_ins11767  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[2] ) 
);
DFFCE \reg_rr_b0[1]_ins11768  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[1] ) 
);
DFFCE \reg_rr_b0[0]_ins11769  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[0] ) 
);
DFFCE \reg_sl_b0[6]_ins11770  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10194),
.CLEAR(n84),
.Q(\reg_sl_b0[6] ) 
);
DFFCE \reg_sl_b0[5]_ins11771  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10194),
.CLEAR(n84),
.Q(\reg_sl_b0[5] ) 
);
DFFCE \reg_sl_b0[4]_ins11772  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10194),
.CLEAR(n84),
.Q(\reg_sl_b0[4] ) 
);
DFFCE \reg_sl_b0[3]_ins11773  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10194),
.CLEAR(n84),
.Q(\reg_sl_b0[3] ) 
);
DFFCE \reg_sl_b0[2]_ins11774  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10194),
.CLEAR(n84),
.Q(\reg_sl_b0[2] ) 
);
DFFCE \reg_sl_b0[1]_ins11775  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10194),
.CLEAR(n84),
.Q(\reg_sl_b0[1] ) 
);
DFFCE \reg_sl_b0[0]_ins11776  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10194),
.CLEAR(n84),
.Q(\reg_sl_b0[0] ) 
);
DFFCE \reg_wave_length_b0[1]_ins11777  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10199),
.CLEAR(n84),
.Q(\reg_wave_length_b0[1] ) 
);
DFFCE \reg_wave_length_b0[0]_ins11778  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10199),
.CLEAR(n84),
.Q(\reg_wave_length_b0[0] ) 
);
DFFCE \reg_frequency_count_b0[11]_ins11779  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[11] ) 
);
DFFCE \reg_frequency_count_b0[10]_ins11780  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[10] ) 
);
DFFCE \reg_frequency_count_b0[9]_ins11781  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[9] ) 
);
DFFCE \reg_frequency_count_b0[8]_ins11782  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[8] ) 
);
DFFCE \reg_frequency_count_b0[7]_ins11783  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[7] ) 
);
DFFCE \reg_frequency_count_b0[6]_ins11784  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[6] ) 
);
DFFCE \reg_frequency_count_b0[5]_ins11785  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[5] ) 
);
DFFCE \reg_frequency_count_b0[4]_ins11786  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[4] ) 
);
DFFCE \reg_frequency_count_b0[3]_ins11787  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[3] ) 
);
DFFCE \reg_frequency_count_b0[2]_ins11788  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[2] ) 
);
DFFCE \reg_frequency_count_b0[1]_ins11789  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[1] ) 
);
DFFCE \reg_frequency_count_b0[0]_ins11790  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[0] ) 
);
DFFCE \reg_volume_c0[3]_ins11791  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_c0[3] ) 
);
DFFCE \reg_volume_c0[2]_ins11792  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_c0[2] ) 
);
DFFCE \reg_volume_c0[1]_ins11793  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_c0[1] ) 
);
DFFCE \reg_volume_c0[0]_ins11794  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_c0[0] ) 
);
DFFCE \reg_enable_c0[1]_ins11795  (
.D(n2171),
.CLK(clk_3),
.CE(\reg_enable_c0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_c0[1] ) 
);
DFFCE \reg_enable_c0[0]_ins11796  (
.D(n2172),
.CLK(clk_3),
.CE(\reg_enable_c0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_c0[0] ) 
);
DFFCE \reg_ar_c0[7]_ins11797  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10207),
.CLEAR(n84),
.Q(\reg_ar_c0[7] ) 
);
DFFCE \reg_ar_c0[6]_ins11798  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10207),
.CLEAR(n84),
.Q(\reg_ar_c0[6] ) 
);
DFFCE \reg_ar_c0[5]_ins11799  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10207),
.CLEAR(n84),
.Q(\reg_ar_c0[5] ) 
);
DFFCE \reg_ar_c0[4]_ins11800  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10207),
.CLEAR(n84),
.Q(\reg_ar_c0[4] ) 
);
DFFCE \reg_ar_c0[3]_ins11801  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10207),
.CLEAR(n84),
.Q(\reg_ar_c0[3] ) 
);
DFFCE \reg_ar_c0[2]_ins11802  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10207),
.CLEAR(n84),
.Q(\reg_ar_c0[2] ) 
);
DFFCE \reg_ar_c0[1]_ins11803  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10207),
.CLEAR(n84),
.Q(\reg_ar_c0[1] ) 
);
DFFCE \reg_ar_c0[0]_ins11804  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10207),
.CLEAR(n84),
.Q(\reg_ar_c0[0] ) 
);
DFFCE \reg_dr_c0[7]_ins11805  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10215),
.CLEAR(n84),
.Q(\reg_dr_c0[7] ) 
);
DFFCE \reg_dr_c0[6]_ins11806  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10215),
.CLEAR(n84),
.Q(\reg_dr_c0[6] ) 
);
DFFCE \reg_dr_c0[5]_ins11807  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10215),
.CLEAR(n84),
.Q(\reg_dr_c0[5] ) 
);
DFFCE \reg_dr_c0[4]_ins11808  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10215),
.CLEAR(n84),
.Q(\reg_dr_c0[4] ) 
);
DFFCE \reg_dr_c0[3]_ins11809  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10215),
.CLEAR(n84),
.Q(\reg_dr_c0[3] ) 
);
DFFCE \reg_dr_c0[2]_ins11810  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10215),
.CLEAR(n84),
.Q(\reg_dr_c0[2] ) 
);
DFFCE \reg_dr_c0[1]_ins11811  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10215),
.CLEAR(n84),
.Q(\reg_dr_c0[1] ) 
);
DFFCE \reg_dr_c0[0]_ins11812  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10215),
.CLEAR(n84),
.Q(\reg_dr_c0[0] ) 
);
DFFCE \reg_sr_c0[7]_ins11813  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10223),
.CLEAR(n84),
.Q(\reg_sr_c0[7] ) 
);
DFFCE \reg_sr_c0[6]_ins11814  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10223),
.CLEAR(n84),
.Q(\reg_sr_c0[6] ) 
);
DFFCE \reg_sr_c0[5]_ins11815  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10223),
.CLEAR(n84),
.Q(\reg_sr_c0[5] ) 
);
DFFCE \reg_sr_c0[4]_ins11816  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10223),
.CLEAR(n84),
.Q(\reg_sr_c0[4] ) 
);
DFFCE \reg_sr_c0[3]_ins11817  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10223),
.CLEAR(n84),
.Q(\reg_sr_c0[3] ) 
);
DFFCE \reg_sr_c0[2]_ins11818  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10223),
.CLEAR(n84),
.Q(\reg_sr_c0[2] ) 
);
DFFCE \reg_sr_c0[1]_ins11819  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10223),
.CLEAR(n84),
.Q(\reg_sr_c0[1] ) 
);
DFFCE \reg_sr_c0[0]_ins11820  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10223),
.CLEAR(n84),
.Q(\reg_sr_c0[0] ) 
);
DFFCE \reg_rr_c0[7]_ins11821  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\reg_rr_c0[7] ) 
);
DFFCE \reg_rr_c0[6]_ins11822  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\reg_rr_c0[6] ) 
);
DFFCE \reg_rr_c0[5]_ins11823  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\reg_rr_c0[5] ) 
);
DFFCE \reg_rr_c0[4]_ins11824  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\reg_rr_c0[4] ) 
);
DFFCE \reg_rr_c0[3]_ins11825  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\reg_rr_c0[3] ) 
);
DFFCE \reg_rr_c0[2]_ins11826  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\reg_rr_c0[2] ) 
);
DFFCE \reg_rr_c0[1]_ins11827  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\reg_rr_c0[1] ) 
);
DFFCE \reg_rr_c0[0]_ins11828  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\reg_rr_c0[0] ) 
);
DFFCE \reg_sl_c0[6]_ins11829  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10238),
.CLEAR(n84),
.Q(\reg_sl_c0[6] ) 
);
DFFCE \reg_sl_c0[5]_ins11830  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10238),
.CLEAR(n84),
.Q(\reg_sl_c0[5] ) 
);
DFFCE \reg_sl_c0[4]_ins11831  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10238),
.CLEAR(n84),
.Q(\reg_sl_c0[4] ) 
);
DFFCE \reg_sl_c0[3]_ins11832  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10238),
.CLEAR(n84),
.Q(\reg_sl_c0[3] ) 
);
DFFCE \reg_sl_c0[2]_ins11833  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10238),
.CLEAR(n84),
.Q(\reg_sl_c0[2] ) 
);
DFFCE \reg_sl_c0[1]_ins11834  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10238),
.CLEAR(n84),
.Q(\reg_sl_c0[1] ) 
);
DFFCE \reg_sl_c0[0]_ins11835  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10238),
.CLEAR(n84),
.Q(\reg_sl_c0[0] ) 
);
DFFCE \reg_wave_length_c0[1]_ins11836  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10243),
.CLEAR(n84),
.Q(\reg_wave_length_c0[1] ) 
);
DFFCE \reg_wave_length_c0[0]_ins11837  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10243),
.CLEAR(n84),
.Q(\reg_wave_length_c0[0] ) 
);
DFFCE \reg_frequency_count_c0[11]_ins11838  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[11] ) 
);
DFFCE \reg_frequency_count_c0[10]_ins11839  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[10] ) 
);
DFFCE \reg_frequency_count_c0[9]_ins11840  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[9] ) 
);
DFFCE \reg_frequency_count_c0[8]_ins11841  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[8] ) 
);
DFFCE \reg_frequency_count_c0[7]_ins11842  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[7] ) 
);
DFFCE \reg_frequency_count_c0[6]_ins11843  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[6] ) 
);
DFFCE \reg_frequency_count_c0[5]_ins11844  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[5] ) 
);
DFFCE \reg_frequency_count_c0[4]_ins11845  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[4] ) 
);
DFFCE \reg_frequency_count_c0[3]_ins11846  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[3] ) 
);
DFFCE \reg_frequency_count_c0[2]_ins11847  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[2] ) 
);
DFFCE \reg_frequency_count_c0[1]_ins11848  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[1] ) 
);
DFFCE \reg_frequency_count_c0[0]_ins11849  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[0] ) 
);
DFFCE \reg_volume_d0[3]_ins11850  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_d0[3] ) 
);
DFFCE \reg_volume_d0[2]_ins11851  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_d0[2] ) 
);
DFFCE \reg_volume_d0[1]_ins11852  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_d0[1] ) 
);
DFFCE \reg_volume_d0[0]_ins11853  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_d0[0] ) 
);
DFFCE \reg_enable_d0[1]_ins11854  (
.D(n2236),
.CLK(clk_3),
.CE(\reg_enable_d0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_d0[1] ) 
);
DFFCE \reg_enable_d0[0]_ins11855  (
.D(n2237),
.CLK(clk_3),
.CE(\reg_enable_d0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_d0[0] ) 
);
DFFCE \reg_dr_d0[7]_ins11864  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10251),
.CLEAR(n84),
.Q(\reg_dr_d0[7] ) 
);
DFFCE \reg_dr_d0[6]_ins11865  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10251),
.CLEAR(n84),
.Q(\reg_dr_d0[6] ) 
);
DFFCE \reg_dr_d0[5]_ins11866  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10251),
.CLEAR(n84),
.Q(\reg_dr_d0[5] ) 
);
DFFCE \reg_dr_d0[4]_ins11867  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10251),
.CLEAR(n84),
.Q(\reg_dr_d0[4] ) 
);
DFFCE \reg_dr_d0[3]_ins11868  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10251),
.CLEAR(n84),
.Q(\reg_dr_d0[3] ) 
);
DFFCE \reg_dr_d0[2]_ins11869  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10251),
.CLEAR(n84),
.Q(\reg_dr_d0[2] ) 
);
DFFCE \reg_dr_d0[1]_ins11870  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10251),
.CLEAR(n84),
.Q(\reg_dr_d0[1] ) 
);
DFFCE \reg_dr_d0[0]_ins11871  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10251),
.CLEAR(n84),
.Q(\reg_dr_d0[0] ) 
);
DFFCE \reg_sr_d0[7]_ins11872  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10259),
.CLEAR(n84),
.Q(\reg_sr_d0[7] ) 
);
DFFCE \reg_sr_d0[6]_ins11873  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10259),
.CLEAR(n84),
.Q(\reg_sr_d0[6] ) 
);
DFFCE \reg_sr_d0[5]_ins11874  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10259),
.CLEAR(n84),
.Q(\reg_sr_d0[5] ) 
);
DFFCE \reg_sr_d0[4]_ins11875  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10259),
.CLEAR(n84),
.Q(\reg_sr_d0[4] ) 
);
DFFCE \reg_sr_d0[3]_ins11876  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10259),
.CLEAR(n84),
.Q(\reg_sr_d0[3] ) 
);
DFFCE \reg_sr_d0[2]_ins11877  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10259),
.CLEAR(n84),
.Q(\reg_sr_d0[2] ) 
);
DFFCE \reg_sr_d0[1]_ins11878  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10259),
.CLEAR(n84),
.Q(\reg_sr_d0[1] ) 
);
DFFCE \reg_sr_d0[0]_ins11879  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10259),
.CLEAR(n84),
.Q(\reg_sr_d0[0] ) 
);
DFFCE \reg_rr_d0[7]_ins11880  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10267),
.CLEAR(n84),
.Q(\reg_rr_d0[7] ) 
);
DFFCE \reg_rr_d0[6]_ins11881  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10267),
.CLEAR(n84),
.Q(\reg_rr_d0[6] ) 
);
DFFCE \reg_rr_d0[5]_ins11882  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10267),
.CLEAR(n84),
.Q(\reg_rr_d0[5] ) 
);
DFFCE \reg_rr_d0[4]_ins11883  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10267),
.CLEAR(n84),
.Q(\reg_rr_d0[4] ) 
);
DFFCE \reg_rr_d0[3]_ins11884  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10267),
.CLEAR(n84),
.Q(\reg_rr_d0[3] ) 
);
DFFCE \reg_rr_d0[2]_ins11885  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10267),
.CLEAR(n84),
.Q(\reg_rr_d0[2] ) 
);
DFFCE \reg_rr_d0[1]_ins11886  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10267),
.CLEAR(n84),
.Q(\reg_rr_d0[1] ) 
);
DFFCE \reg_rr_d0[0]_ins11887  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10267),
.CLEAR(n84),
.Q(\reg_rr_d0[0] ) 
);
DFFCE \reg_sl_d0[6]_ins11888  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\reg_sl_d0[6] ) 
);
DFFCE \reg_sl_d0[5]_ins11889  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\reg_sl_d0[5] ) 
);
DFFCE \reg_sl_d0[4]_ins11890  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\reg_sl_d0[4] ) 
);
DFFCE \reg_sl_d0[3]_ins11891  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\reg_sl_d0[3] ) 
);
DFFCE \reg_sl_d0[2]_ins11892  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\reg_sl_d0[2] ) 
);
DFFCE \reg_sl_d0[1]_ins11893  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\reg_sl_d0[1] ) 
);
DFFCE \reg_sl_d0[0]_ins11894  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\reg_sl_d0[0] ) 
);
DFFCE \reg_wave_length_d0[1]_ins11895  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10279),
.CLEAR(n84),
.Q(\reg_wave_length_d0[1] ) 
);
DFFCE \reg_wave_length_d0[0]_ins11896  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10279),
.CLEAR(n84),
.Q(\reg_wave_length_d0[0] ) 
);
DFFCE \reg_frequency_count_d0[11]_ins11897  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[11] ) 
);
DFFCE \reg_frequency_count_d0[10]_ins11898  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[10] ) 
);
DFFCE \reg_frequency_count_d0[9]_ins11899  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[9] ) 
);
DFFCE \reg_frequency_count_d0[8]_ins11900  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[8] ) 
);
DFFCE \reg_frequency_count_d0[7]_ins11901  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[7] ) 
);
DFFCE \reg_frequency_count_d0[6]_ins11902  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[6] ) 
);
DFFCE \reg_frequency_count_d0[5]_ins11903  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[5] ) 
);
DFFCE \reg_frequency_count_d0[4]_ins11904  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[4] ) 
);
DFFCE \reg_frequency_count_d0[3]_ins11905  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[3] ) 
);
DFFCE \reg_frequency_count_d0[2]_ins11906  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[2] ) 
);
DFFCE \reg_frequency_count_d0[1]_ins11907  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[1] ) 
);
DFFCE \reg_frequency_count_d0[0]_ins11908  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[0] ) 
);
DFFCE \reg_volume_e0[3]_ins11909  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10295),
.CLEAR(n84),
.Q(\reg_volume_e0[3] ) 
);
DFFCE \reg_volume_e0[2]_ins11910  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10295),
.CLEAR(n84),
.Q(\reg_volume_e0[2] ) 
);
DFFCE \reg_volume_e0[1]_ins11911  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10295),
.CLEAR(n84),
.Q(\reg_volume_e0[1] ) 
);
DFFCE \reg_volume_e0[0]_ins11912  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10295),
.CLEAR(n84),
.Q(\reg_volume_e0[0] ) 
);
DFFCE \reg_enable_e0[1]_ins11913  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10297),
.CLEAR(n84),
.Q(\reg_enable_e0[1] ) 
);
DFFCE \reg_enable_e0[0]_ins11914  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10297),
.CLEAR(n84),
.Q(\reg_enable_e0[0] ) 
);
DFFCE \reg_ar_e0[7]_ins11915  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10305),
.CLEAR(n84),
.Q(\reg_ar_e0[7] ) 
);
DFFCE \reg_ar_e0[6]_ins11916  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10305),
.CLEAR(n84),
.Q(\reg_ar_e0[6] ) 
);
DFFCE \reg_ar_e0[5]_ins11917  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10305),
.CLEAR(n84),
.Q(\reg_ar_e0[5] ) 
);
DFFCE \reg_ar_e0[4]_ins11918  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10305),
.CLEAR(n84),
.Q(\reg_ar_e0[4] ) 
);
DFFCE \reg_ar_e0[3]_ins11919  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10305),
.CLEAR(n84),
.Q(\reg_ar_e0[3] ) 
);
DFFCE \reg_ar_e0[2]_ins11920  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10305),
.CLEAR(n84),
.Q(\reg_ar_e0[2] ) 
);
DFFCE \reg_ar_e0[1]_ins11921  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10305),
.CLEAR(n84),
.Q(\reg_ar_e0[1] ) 
);
DFFCE \reg_ar_e0[0]_ins11922  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10305),
.CLEAR(n84),
.Q(\reg_ar_e0[0] ) 
);
DFFCE \reg_dr_e0[7]_ins11923  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10313),
.CLEAR(n84),
.Q(\reg_dr_e0[7] ) 
);
DFFCE \reg_dr_e0[6]_ins11924  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10313),
.CLEAR(n84),
.Q(\reg_dr_e0[6] ) 
);
DFFCE \reg_dr_e0[5]_ins11925  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10313),
.CLEAR(n84),
.Q(\reg_dr_e0[5] ) 
);
DFFCE \reg_dr_e0[4]_ins11926  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10313),
.CLEAR(n84),
.Q(\reg_dr_e0[4] ) 
);
DFFCE \reg_dr_e0[3]_ins11927  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10313),
.CLEAR(n84),
.Q(\reg_dr_e0[3] ) 
);
DFFCE \reg_dr_e0[2]_ins11928  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10313),
.CLEAR(n84),
.Q(\reg_dr_e0[2] ) 
);
DFFCE \reg_dr_e0[1]_ins11929  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10313),
.CLEAR(n84),
.Q(\reg_dr_e0[1] ) 
);
DFFCE \reg_dr_e0[0]_ins11930  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10313),
.CLEAR(n84),
.Q(\reg_dr_e0[0] ) 
);
DFFCE \reg_sr_e0[7]_ins11931  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10321),
.CLEAR(n84),
.Q(\reg_sr_e0[7] ) 
);
DFFCE \reg_sr_e0[6]_ins11932  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10321),
.CLEAR(n84),
.Q(\reg_sr_e0[6] ) 
);
DFFCE \reg_sr_e0[5]_ins11933  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10321),
.CLEAR(n84),
.Q(\reg_sr_e0[5] ) 
);
DFFCE \reg_sr_e0[4]_ins11934  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10321),
.CLEAR(n84),
.Q(\reg_sr_e0[4] ) 
);
DFFCE \reg_sr_e0[3]_ins11935  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10321),
.CLEAR(n84),
.Q(\reg_sr_e0[3] ) 
);
DFFCE \reg_sr_e0[2]_ins11936  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10321),
.CLEAR(n84),
.Q(\reg_sr_e0[2] ) 
);
DFFCE \reg_sr_e0[1]_ins11937  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10321),
.CLEAR(n84),
.Q(\reg_sr_e0[1] ) 
);
DFFCE \reg_sr_e0[0]_ins11938  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10321),
.CLEAR(n84),
.Q(\reg_sr_e0[0] ) 
);
DFFCE \reg_rr_e0[7]_ins11939  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10329),
.CLEAR(n84),
.Q(\reg_rr_e0[7] ) 
);
DFFCE \reg_rr_e0[6]_ins11940  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10329),
.CLEAR(n84),
.Q(\reg_rr_e0[6] ) 
);
DFFCE \reg_rr_e0[5]_ins11941  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10329),
.CLEAR(n84),
.Q(\reg_rr_e0[5] ) 
);
DFFCE \reg_rr_e0[4]_ins11942  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10329),
.CLEAR(n84),
.Q(\reg_rr_e0[4] ) 
);
DFFCE \reg_rr_e0[3]_ins11943  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10329),
.CLEAR(n84),
.Q(\reg_rr_e0[3] ) 
);
DFFCE \reg_rr_e0[2]_ins11944  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10329),
.CLEAR(n84),
.Q(\reg_rr_e0[2] ) 
);
DFFCE \reg_rr_e0[1]_ins11945  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10329),
.CLEAR(n84),
.Q(\reg_rr_e0[1] ) 
);
DFFCE \reg_rr_e0[0]_ins11946  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10329),
.CLEAR(n84),
.Q(\reg_rr_e0[0] ) 
);
DFFCE \reg_sl_e0[6]_ins11947  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10336),
.CLEAR(n84),
.Q(\reg_sl_e0[6] ) 
);
DFFCE \reg_sl_e0[5]_ins11948  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10336),
.CLEAR(n84),
.Q(\reg_sl_e0[5] ) 
);
DFFCE \reg_sl_e0[4]_ins11949  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10336),
.CLEAR(n84),
.Q(\reg_sl_e0[4] ) 
);
DFFCE \reg_sl_e0[3]_ins11950  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10336),
.CLEAR(n84),
.Q(\reg_sl_e0[3] ) 
);
DFFCE \reg_sl_e0[2]_ins11951  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10336),
.CLEAR(n84),
.Q(\reg_sl_e0[2] ) 
);
DFFCE \reg_sl_e0[1]_ins11952  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10336),
.CLEAR(n84),
.Q(\reg_sl_e0[1] ) 
);
DFFCE \reg_sl_e0[0]_ins11953  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10336),
.CLEAR(n84),
.Q(\reg_sl_e0[0] ) 
);
DFFCE \reg_wave_length_e0[1]_ins11954  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10341),
.CLEAR(n84),
.Q(\reg_wave_length_e0[1] ) 
);
DFFCE \reg_wave_length_e0[0]_ins11955  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10341),
.CLEAR(n84),
.Q(\reg_wave_length_e0[0] ) 
);
DFFCE \reg_frequency_count_e0[11]_ins11956  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10283),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[11] ) 
);
DFFCE \reg_frequency_count_e0[10]_ins11957  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10283),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[10] ) 
);
DFFCE \reg_frequency_count_e0[9]_ins11958  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10283),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[9] ) 
);
DFFCE \reg_frequency_count_e0[8]_ins11959  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10283),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[8] ) 
);
DFFCE \reg_frequency_count_e0[7]_ins11960  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10291),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[7] ) 
);
DFFCE \reg_frequency_count_e0[6]_ins11961  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10291),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[6] ) 
);
DFFCE \reg_frequency_count_e0[5]_ins11962  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10291),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[5] ) 
);
DFFCE \reg_frequency_count_e0[4]_ins11963  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10291),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[4] ) 
);
DFFCE \reg_frequency_count_e0[3]_ins11964  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10291),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[3] ) 
);
DFFCE \reg_frequency_count_e0[2]_ins11965  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10291),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[2] ) 
);
DFFCE \reg_frequency_count_e0[1]_ins11966  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10291),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[1] ) 
);
DFFCE \reg_frequency_count_e0[0]_ins11967  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10291),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[0] ) 
);
DFFCE \ff_reg_volume_a1[3]_ins11968  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10357),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[3] ) 
);
DFFCE \ff_reg_volume_a1[2]_ins11969  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10357),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[2] ) 
);
DFFCE \ff_reg_volume_a1[1]_ins11970  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10357),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[1] ) 
);
DFFCE \ff_reg_volume_a1[0]_ins11971  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10357),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[0] ) 
);
DFFCE \ff_reg_enable_a1[1]_ins11972  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10364),
.CLEAR(n84),
.Q(\ff_reg_enable_a1[1] ) 
);
DFFCE \ff_reg_enable_a1[0]_ins11973  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10364),
.CLEAR(n84),
.Q(\ff_reg_enable_a1[0] ) 
);
DFFPE ff_reg_clone_frequency_a1_ins11974 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10364),
.PRESET(n84),
.Q(ff_reg_clone_frequency_a1) 
);
DFFPE ff_reg_clone_adsr_a1_ins11975 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10364),
.PRESET(n84),
.Q(ff_reg_clone_adsr_a1) 
);
DFFPE ff_reg_clone_wave_a1_ins11976 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10364),
.PRESET(n84),
.Q(ff_reg_clone_wave_a1) 
);
DFFCE \ff_reg_ar_a1[7]_ins11977  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[7] ) 
);
DFFCE \ff_reg_ar_a1[6]_ins11978  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[6] ) 
);
DFFCE \ff_reg_ar_a1[5]_ins11979  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[5] ) 
);
DFFCE \ff_reg_ar_a1[4]_ins11980  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[4] ) 
);
DFFCE \ff_reg_ar_a1[3]_ins11981  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[3] ) 
);
DFFCE \ff_reg_ar_a1[2]_ins11982  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[2] ) 
);
DFFCE \ff_reg_ar_a1[1]_ins11983  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[1] ) 
);
DFFCE \ff_reg_ar_a1[0]_ins11984  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[0] ) 
);
DFFCE \ff_reg_dr_a1[7]_ins11985  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[7] ) 
);
DFFCE \ff_reg_dr_a1[6]_ins11986  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[6] ) 
);
DFFCE \ff_reg_dr_a1[5]_ins11987  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[5] ) 
);
DFFCE \ff_reg_dr_a1[4]_ins11988  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[4] ) 
);
DFFCE \ff_reg_dr_a1[3]_ins11989  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[3] ) 
);
DFFCE \ff_reg_dr_a1[2]_ins11990  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[2] ) 
);
DFFCE \ff_reg_dr_a1[1]_ins11991  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[1] ) 
);
DFFCE \ff_reg_dr_a1[0]_ins11992  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[0] ) 
);
DFFCE \ff_reg_sr_a1[7]_ins11993  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[7] ) 
);
DFFCE \ff_reg_sr_a1[6]_ins11994  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[6] ) 
);
DFFCE \ff_reg_sr_a1[5]_ins11995  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[5] ) 
);
DFFCE \ff_reg_sr_a1[4]_ins11996  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[4] ) 
);
DFFCE \ff_reg_sr_a1[3]_ins11997  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[3] ) 
);
DFFCE \ff_reg_sr_a1[2]_ins11998  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[2] ) 
);
DFFCE \ff_reg_sr_a1[1]_ins11999  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[1] ) 
);
DFFCE \ff_reg_sr_a1[0]_ins12000  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[0] ) 
);
DFFCE \ff_reg_rr_a1[7]_ins12001  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10396),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[7] ) 
);
DFFCE \ff_reg_rr_a1[6]_ins12002  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10396),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[6] ) 
);
DFFCE \ff_reg_rr_a1[5]_ins12003  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10396),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[5] ) 
);
DFFCE \ff_reg_rr_a1[4]_ins12004  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10396),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[4] ) 
);
DFFCE \ff_reg_rr_a1[3]_ins12005  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10396),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[3] ) 
);
DFFCE \ff_reg_rr_a1[2]_ins12006  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10396),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[2] ) 
);
DFFCE \ff_reg_rr_a1[1]_ins12007  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10396),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[1] ) 
);
DFFCE \ff_reg_rr_a1[0]_ins12008  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10396),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[0] ) 
);
DFFCE \ff_reg_sl_a1[6]_ins12009  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[6] ) 
);
DFFCE \ff_reg_sl_a1[5]_ins12010  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[5] ) 
);
DFFCE \ff_reg_sl_a1[4]_ins12011  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[4] ) 
);
DFFCE \ff_reg_sl_a1[3]_ins12012  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[3] ) 
);
DFFCE \ff_reg_sl_a1[2]_ins12013  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[2] ) 
);
DFFCE \ff_reg_sl_a1[1]_ins12014  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[1] ) 
);
DFFCE \ff_reg_sl_a1[0]_ins12015  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[0] ) 
);
DFFCE \ff_reg_wave_length_a1[1]_ins12016  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10408),
.CLEAR(n84),
.Q(\ff_reg_wave_length_a1[1] ) 
);
DFFCE \ff_reg_wave_length_a1[0]_ins12017  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10408),
.CLEAR(n84),
.Q(\ff_reg_wave_length_a1[0] ) 
);
DFFCE \ff_reg_frequency_count_a1[11]_ins12018  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10345),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[11] ) 
);
DFFCE \ff_reg_frequency_count_a1[10]_ins12019  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10345),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[10] ) 
);
DFFCE \ff_reg_frequency_count_a1[9]_ins12020  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10345),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[9] ) 
);
DFFCE \ff_reg_frequency_count_a1[8]_ins12021  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10345),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[8] ) 
);
DFFCE \ff_reg_frequency_count_a1[7]_ins12022  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[7] ) 
);
DFFCE \ff_reg_frequency_count_a1[6]_ins12023  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[6] ) 
);
DFFCE \ff_reg_frequency_count_a1[5]_ins12024  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[5] ) 
);
DFFCE \ff_reg_frequency_count_a1[4]_ins12025  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[4] ) 
);
DFFCE \ff_reg_frequency_count_a1[3]_ins12026  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[3] ) 
);
DFFCE \ff_reg_frequency_count_a1[2]_ins12027  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[2] ) 
);
DFFCE \ff_reg_frequency_count_a1[1]_ins12028  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[1] ) 
);
DFFCE \ff_reg_frequency_count_a1[0]_ins12029  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[0] ) 
);
DFFCE \ff_reg_volume_b1[3]_ins12030  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10424),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[3] ) 
);
DFFCE \ff_reg_volume_b1[2]_ins12031  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10424),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[2] ) 
);
DFFCE \ff_reg_volume_b1[1]_ins12032  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10424),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[1] ) 
);
DFFCE \ff_reg_volume_b1[0]_ins12033  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10424),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[0] ) 
);
DFFCE \ff_reg_enable_b1[1]_ins12034  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10431),
.CLEAR(n84),
.Q(\ff_reg_enable_b1[1] ) 
);
DFFCE \ff_reg_enable_b1[0]_ins12035  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10431),
.CLEAR(n84),
.Q(\ff_reg_enable_b1[0] ) 
);
DFFPE ff_reg_clone_frequency_b1_ins12036 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10431),
.PRESET(n84),
.Q(ff_reg_clone_frequency_b1) 
);
DFFPE ff_reg_clone_adsr_b1_ins12037 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10431),
.PRESET(n84),
.Q(ff_reg_clone_adsr_b1) 
);
DFFPE ff_reg_clone_wave_b1_ins12038 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10431),
.PRESET(n84),
.Q(ff_reg_clone_wave_b1) 
);
DFFCE \ff_reg_ar_b1[7]_ins12039  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10439),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[7] ) 
);
DFFCE \ff_reg_ar_b1[6]_ins12040  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10439),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[6] ) 
);
DFFCE \ff_reg_ar_b1[5]_ins12041  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10439),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[5] ) 
);
DFFCE \ff_reg_ar_b1[4]_ins12042  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10439),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[4] ) 
);
DFFCE \ff_reg_ar_b1[3]_ins12043  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10439),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[3] ) 
);
DFFCE \ff_reg_ar_b1[2]_ins12044  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10439),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[2] ) 
);
DFFCE \ff_reg_ar_b1[1]_ins12045  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10439),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[1] ) 
);
DFFCE \ff_reg_ar_b1[0]_ins12046  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10439),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[0] ) 
);
DFFCE \ff_reg_dr_b1[7]_ins12047  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10447),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[7] ) 
);
DFFCE \ff_reg_dr_b1[6]_ins12048  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10447),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[6] ) 
);
DFFCE \ff_reg_dr_b1[5]_ins12049  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10447),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[5] ) 
);
DFFCE \ff_reg_dr_b1[4]_ins12050  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10447),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[4] ) 
);
DFFCE \ff_reg_dr_b1[3]_ins12051  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10447),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[3] ) 
);
DFFCE \ff_reg_dr_b1[2]_ins12052  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10447),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[2] ) 
);
DFFCE \ff_reg_dr_b1[1]_ins12053  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10447),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[1] ) 
);
DFFCE \ff_reg_dr_b1[0]_ins12054  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10447),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[0] ) 
);
DFFCE \ff_reg_sr_b1[7]_ins12055  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10455),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[7] ) 
);
DFFCE \ff_reg_sr_b1[6]_ins12056  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10455),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[6] ) 
);
DFFCE \ff_reg_sr_b1[5]_ins12057  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10455),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[5] ) 
);
DFFCE \ff_reg_sr_b1[4]_ins12058  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10455),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[4] ) 
);
DFFCE \ff_reg_sr_b1[3]_ins12059  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10455),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[3] ) 
);
DFFCE \ff_reg_sr_b1[2]_ins12060  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10455),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[2] ) 
);
DFFCE \ff_reg_sr_b1[1]_ins12061  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10455),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[1] ) 
);
DFFCE \ff_reg_sr_b1[0]_ins12062  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10455),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[0] ) 
);
DFFCE \ff_reg_rr_b1[7]_ins12063  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10463),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[7] ) 
);
DFFCE \ff_reg_rr_b1[6]_ins12064  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10463),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[6] ) 
);
DFFCE \ff_reg_rr_b1[5]_ins12065  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10463),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[5] ) 
);
DFFCE \ff_reg_rr_b1[4]_ins12066  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10463),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[4] ) 
);
DFFCE \ff_reg_rr_b1[3]_ins12067  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10463),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[3] ) 
);
DFFCE \ff_reg_rr_b1[2]_ins12068  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10463),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[2] ) 
);
DFFCE \ff_reg_rr_b1[1]_ins12069  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10463),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[1] ) 
);
DFFCE \ff_reg_rr_b1[0]_ins12070  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10463),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[0] ) 
);
DFFCE \ff_reg_sl_b1[6]_ins12071  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10470),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[6] ) 
);
DFFCE \ff_reg_sl_b1[5]_ins12072  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10470),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[5] ) 
);
DFFCE \ff_reg_sl_b1[4]_ins12073  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10470),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[4] ) 
);
DFFCE \ff_reg_sl_b1[3]_ins12074  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10470),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[3] ) 
);
DFFCE \ff_reg_sl_b1[2]_ins12075  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10470),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[2] ) 
);
DFFCE \ff_reg_sl_b1[1]_ins12076  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10470),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[1] ) 
);
DFFCE \ff_reg_sl_b1[0]_ins12077  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10470),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[0] ) 
);
DFFCE \ff_reg_wave_length_b1[1]_ins12078  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10475),
.CLEAR(n84),
.Q(\ff_reg_wave_length_b1[1] ) 
);
DFFCE \ff_reg_wave_length_b1[0]_ins12079  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10475),
.CLEAR(n84),
.Q(\ff_reg_wave_length_b1[0] ) 
);
DFFCE \ff_reg_frequency_count_b1[11]_ins12080  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10412),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[11] ) 
);
DFFCE \ff_reg_frequency_count_b1[10]_ins12081  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10412),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[10] ) 
);
DFFCE \ff_reg_frequency_count_b1[9]_ins12082  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10412),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[9] ) 
);
DFFCE \ff_reg_frequency_count_b1[8]_ins12083  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10412),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[8] ) 
);
DFFCE \ff_reg_frequency_count_b1[7]_ins12084  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10420),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[7] ) 
);
DFFCE \ff_reg_frequency_count_b1[6]_ins12085  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10420),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[6] ) 
);
DFFCE \ff_reg_frequency_count_b1[5]_ins12086  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10420),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[5] ) 
);
DFFCE \ff_reg_frequency_count_b1[4]_ins12087  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10420),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[4] ) 
);
DFFCE \ff_reg_frequency_count_b1[3]_ins12088  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10420),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[3] ) 
);
DFFCE \ff_reg_frequency_count_b1[2]_ins12089  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10420),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[2] ) 
);
DFFCE \ff_reg_frequency_count_b1[1]_ins12090  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10420),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[1] ) 
);
DFFCE \ff_reg_frequency_count_b1[0]_ins12091  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10420),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[0] ) 
);
DFFCE \ff_reg_volume_c1[3]_ins12092  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10491),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[3] ) 
);
DFFCE \ff_reg_volume_c1[2]_ins12093  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10491),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[2] ) 
);
DFFCE \ff_reg_volume_c1[1]_ins12094  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10491),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[1] ) 
);
DFFCE \ff_reg_volume_c1[0]_ins12095  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10491),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[0] ) 
);
DFFCE \ff_reg_enable_c1[1]_ins12096  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10498),
.CLEAR(n84),
.Q(\ff_reg_enable_c1[1] ) 
);
DFFCE \ff_reg_enable_c1[0]_ins12097  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10498),
.CLEAR(n84),
.Q(\ff_reg_enable_c1[0] ) 
);
DFFPE ff_reg_clone_frequency_c1_ins12098 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10498),
.PRESET(n84),
.Q(ff_reg_clone_frequency_c1) 
);
DFFPE ff_reg_clone_adsr_c1_ins12099 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10498),
.PRESET(n84),
.Q(ff_reg_clone_adsr_c1) 
);
DFFPE ff_reg_clone_wave_c1_ins12100 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10498),
.PRESET(n84),
.Q(ff_reg_clone_wave_c1) 
);
DFFCE \ff_reg_ar_c1[7]_ins12101  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10506),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[7] ) 
);
DFFCE \ff_reg_ar_c1[6]_ins12102  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10506),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[6] ) 
);
DFFCE \ff_reg_ar_c1[5]_ins12103  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10506),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[5] ) 
);
DFFCE \ff_reg_ar_c1[4]_ins12104  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10506),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[4] ) 
);
DFFCE \ff_reg_ar_c1[3]_ins12105  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10506),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[3] ) 
);
DFFCE \ff_reg_ar_c1[2]_ins12106  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10506),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[2] ) 
);
DFFCE \ff_reg_ar_c1[1]_ins12107  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10506),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[1] ) 
);
DFFCE \ff_reg_ar_c1[0]_ins12108  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10506),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[0] ) 
);
DFFCE \ff_reg_dr_c1[7]_ins12109  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10514),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[7] ) 
);
DFFCE \ff_reg_dr_c1[6]_ins12110  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10514),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[6] ) 
);
DFFCE \ff_reg_dr_c1[5]_ins12111  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10514),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[5] ) 
);
DFFCE \ff_reg_dr_c1[4]_ins12112  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10514),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[4] ) 
);
DFFCE \ff_reg_dr_c1[3]_ins12113  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10514),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[3] ) 
);
DFFCE \ff_reg_dr_c1[2]_ins12114  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10514),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[2] ) 
);
DFFCE \ff_reg_dr_c1[1]_ins12115  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10514),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[1] ) 
);
DFFCE \ff_reg_dr_c1[0]_ins12116  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10514),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[0] ) 
);
DFFCE \ff_reg_sr_c1[7]_ins12117  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10522),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[7] ) 
);
DFFCE \ff_reg_sr_c1[6]_ins12118  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10522),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[6] ) 
);
DFFCE \ff_reg_sr_c1[5]_ins12119  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10522),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[5] ) 
);
DFFCE \ff_reg_sr_c1[4]_ins12120  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10522),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[4] ) 
);
DFFCE \ff_reg_sr_c1[3]_ins12121  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10522),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[3] ) 
);
DFFCE \ff_reg_sr_c1[2]_ins12122  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10522),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[2] ) 
);
DFFCE \ff_reg_sr_c1[1]_ins12123  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10522),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[1] ) 
);
DFFCE \ff_reg_sr_c1[0]_ins12124  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10522),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[0] ) 
);
DFFCE \ff_reg_rr_c1[7]_ins12125  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10530),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[7] ) 
);
DFFCE \ff_reg_rr_c1[6]_ins12126  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10530),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[6] ) 
);
DFFCE \ff_reg_rr_c1[5]_ins12127  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10530),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[5] ) 
);
DFFCE \ff_reg_rr_c1[4]_ins12128  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10530),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[4] ) 
);
DFFCE \ff_reg_rr_c1[3]_ins12129  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10530),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[3] ) 
);
DFFCE \ff_reg_rr_c1[2]_ins12130  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10530),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[2] ) 
);
DFFCE \ff_reg_rr_c1[1]_ins12131  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10530),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[1] ) 
);
DFFCE \ff_reg_rr_c1[0]_ins12132  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10530),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[0] ) 
);
DFFCE \ff_reg_sl_c1[6]_ins12133  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10537),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[6] ) 
);
DFFCE \ff_reg_sl_c1[5]_ins12134  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10537),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[5] ) 
);
DFFCE \ff_reg_sl_c1[4]_ins12135  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10537),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[4] ) 
);
DFFCE \ff_reg_sl_c1[3]_ins12136  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10537),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[3] ) 
);
DFFCE \ff_reg_sl_c1[2]_ins12137  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10537),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[2] ) 
);
DFFCE \ff_reg_sl_c1[1]_ins12138  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10537),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[1] ) 
);
DFFCE \ff_reg_sl_c1[0]_ins12139  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10537),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[0] ) 
);
DFFCE \ff_reg_wave_length_c1[1]_ins12140  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10542),
.CLEAR(n84),
.Q(\ff_reg_wave_length_c1[1] ) 
);
DFFCE \ff_reg_wave_length_c1[0]_ins12141  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10542),
.CLEAR(n84),
.Q(\ff_reg_wave_length_c1[0] ) 
);
DFFCE \ff_reg_frequency_count_c1[11]_ins12142  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10479),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[11] ) 
);
DFFCE \ff_reg_frequency_count_c1[10]_ins12143  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10479),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[10] ) 
);
DFFCE \ff_reg_frequency_count_c1[9]_ins12144  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10479),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[9] ) 
);
DFFCE \ff_reg_frequency_count_c1[8]_ins12145  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10479),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[8] ) 
);
DFFCE \ff_reg_frequency_count_c1[7]_ins12146  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10487),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[7] ) 
);
DFFCE \ff_reg_frequency_count_c1[6]_ins12147  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10487),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[6] ) 
);
DFFCE \ff_reg_frequency_count_c1[5]_ins12148  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10487),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[5] ) 
);
DFFCE \ff_reg_frequency_count_c1[4]_ins12149  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10487),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[4] ) 
);
DFFCE \ff_reg_frequency_count_c1[3]_ins12150  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10487),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[3] ) 
);
DFFCE \ff_reg_frequency_count_c1[2]_ins12151  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10487),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[2] ) 
);
DFFCE \ff_reg_frequency_count_c1[1]_ins12152  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10487),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[1] ) 
);
DFFCE \ff_reg_frequency_count_c1[0]_ins12153  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10487),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[0] ) 
);
DFFCE \ff_reg_volume_d1[3]_ins12154  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[3] ) 
);
DFFCE \ff_reg_volume_d1[2]_ins12155  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[2] ) 
);
DFFCE \ff_reg_volume_d1[1]_ins12156  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[1] ) 
);
DFFCE \ff_reg_volume_d1[0]_ins12157  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[0] ) 
);
DFFCE \ff_reg_enable_d1[1]_ins12158  (
.D(n2568),
.CLK(clk_3),
.CE(\ff_reg_enable_d1[1]_13 ),
.CLEAR(n84),
.Q(\ff_reg_enable_d1[1] ) 
);
DFFCE \ff_reg_enable_d1[0]_ins12159  (
.D(n2569),
.CLK(clk_3),
.CE(\ff_reg_enable_d1[1]_13 ),
.CLEAR(n84),
.Q(\ff_reg_enable_d1[0] ) 
);
DFFPE ff_reg_clone_frequency_d1_ins12160 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10547),
.PRESET(n84),
.Q(ff_reg_clone_frequency_d1) 
);
DFFPE ff_reg_clone_adsr_d1_ins12161 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10547),
.PRESET(n84),
.Q(ff_reg_clone_adsr_d1) 
);
DFFPE ff_reg_clone_wave_d1_ins12162 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10547),
.PRESET(n84),
.Q(ff_reg_clone_wave_d1) 
);
DFFCE \ff_reg_ar_d1[7]_ins12163  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10555),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[7] ) 
);
DFFCE \ff_reg_ar_d1[6]_ins12164  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10555),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[6] ) 
);
DFFCE \ff_reg_ar_d1[5]_ins12165  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10555),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[5] ) 
);
DFFCE \ff_reg_ar_d1[4]_ins12166  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10555),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[4] ) 
);
DFFCE \ff_reg_ar_d1[3]_ins12167  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10555),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[3] ) 
);
DFFCE \ff_reg_ar_d1[2]_ins12168  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10555),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[2] ) 
);
DFFCE \ff_reg_ar_d1[1]_ins12169  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10555),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[1] ) 
);
DFFCE \ff_reg_ar_d1[0]_ins12170  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10555),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[0] ) 
);
DFFCE \ff_reg_dr_d1[7]_ins12171  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10563),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[7] ) 
);
DFFCE \ff_reg_dr_d1[6]_ins12172  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10563),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[6] ) 
);
DFFCE \ff_reg_dr_d1[5]_ins12173  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10563),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[5] ) 
);
DFFCE \ff_reg_dr_d1[4]_ins12174  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10563),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[4] ) 
);
DFFCE \ff_reg_dr_d1[3]_ins12175  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10563),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[3] ) 
);
DFFCE \ff_reg_dr_d1[2]_ins12176  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10563),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[2] ) 
);
DFFCE \ff_reg_dr_d1[1]_ins12177  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10563),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[1] ) 
);
DFFCE \ff_reg_dr_d1[0]_ins12178  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10563),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[0] ) 
);
DFFCE \ff_reg_sr_d1[7]_ins12179  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10571),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[7] ) 
);
DFFCE \ff_reg_sr_d1[6]_ins12180  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10571),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[6] ) 
);
DFFCE \ff_reg_sr_d1[5]_ins12181  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10571),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[5] ) 
);
DFFCE \ff_reg_sr_d1[4]_ins12182  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10571),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[4] ) 
);
DFFCE \ff_reg_sr_d1[3]_ins12183  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10571),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[3] ) 
);
DFFCE \ff_reg_sr_d1[2]_ins12184  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10571),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[2] ) 
);
DFFCE \ff_reg_sr_d1[1]_ins12185  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10571),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[1] ) 
);
DFFCE \ff_reg_sr_d1[0]_ins12186  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10571),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[0] ) 
);
DFFCE \ff_reg_rr_d1[7]_ins12187  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10579),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[7] ) 
);
DFFCE \ff_reg_rr_d1[6]_ins12188  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10579),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[6] ) 
);
DFFCE \ff_reg_rr_d1[5]_ins12189  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10579),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[5] ) 
);
DFFCE \ff_reg_rr_d1[4]_ins12190  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10579),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[4] ) 
);
DFFCE \ff_reg_rr_d1[3]_ins12191  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10579),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[3] ) 
);
DFFCE \ff_reg_rr_d1[2]_ins12192  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10579),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[2] ) 
);
DFFCE \ff_reg_rr_d1[1]_ins12193  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10579),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[1] ) 
);
DFFCE \ff_reg_rr_d1[0]_ins12194  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10579),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[0] ) 
);
DFFCE \ff_reg_sl_d1[6]_ins12195  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10586),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[6] ) 
);
DFFCE \ff_reg_sl_d1[5]_ins12196  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10586),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[5] ) 
);
DFFCE \ff_reg_sl_d1[4]_ins12197  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10586),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[4] ) 
);
DFFCE \ff_reg_sl_d1[3]_ins12198  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10586),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[3] ) 
);
DFFCE \ff_reg_sl_d1[2]_ins12199  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10586),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[2] ) 
);
DFFCE \ff_reg_sl_d1[1]_ins12200  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10586),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[1] ) 
);
DFFCE \ff_reg_sl_d1[0]_ins12201  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10586),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[0] ) 
);
DFFCE \ff_reg_wave_length_d1[1]_ins12202  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10591),
.CLEAR(n84),
.Q(\ff_reg_wave_length_d1[1] ) 
);
DFFCE \ff_reg_wave_length_d1[0]_ins12203  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10591),
.CLEAR(n84),
.Q(\ff_reg_wave_length_d1[0] ) 
);
DFFCE \ff_reg_frequency_count_d1[11]_ins12204  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[11]_3 ) 
);
DFFCE \ff_reg_frequency_count_d1[10]_ins12205  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[10] ) 
);
DFFCE \ff_reg_frequency_count_d1[9]_ins12206  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[9] ) 
);
DFFCE \ff_reg_frequency_count_d1[8]_ins12207  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[8] ) 
);
DFFCE \ff_reg_frequency_count_d1[7]_ins12208  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[7]_3 ) 
);
DFFCE \ff_reg_frequency_count_d1[6]_ins12209  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[6] ) 
);
DFFCE \ff_reg_frequency_count_d1[5]_ins12210  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[5] ) 
);
DFFCE \ff_reg_frequency_count_d1[4]_ins12211  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[4] ) 
);
DFFCE \ff_reg_frequency_count_d1[3]_ins12212  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[3] ) 
);
DFFCE \ff_reg_frequency_count_d1[2]_ins12213  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[2] ) 
);
DFFCE \ff_reg_frequency_count_d1[1]_ins12214  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[1] ) 
);
DFFCE \ff_reg_frequency_count_d1[0]_ins12215  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[0] ) 
);
DFFCE \ff_reg_volume_e1[3]_ins12216  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10607),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[3] ) 
);
DFFCE \ff_reg_volume_e1[2]_ins12217  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10607),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[2] ) 
);
DFFCE \ff_reg_volume_e1[1]_ins12218  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10607),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[1] ) 
);
DFFCE \ff_reg_volume_e1[0]_ins12219  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10607),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[0] ) 
);
DFFCE \ff_reg_enable_e1[1]_ins12220  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10614),
.CLEAR(n84),
.Q(\ff_reg_enable_e1[1] ) 
);
DFFCE \ff_reg_enable_e1[0]_ins12221  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10614),
.CLEAR(n84),
.Q(\ff_reg_enable_e1[0] ) 
);
DFFPE ff_reg_clone_frequency_e1_ins12222 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10614),
.PRESET(n84),
.Q(ff_reg_clone_frequency_e1) 
);
DFFPE ff_reg_clone_adsr_e1_ins12223 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10614),
.PRESET(n84),
.Q(ff_reg_clone_adsr_e1) 
);
DFFPE ff_reg_clone_wave_e1_ins12224 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10614),
.PRESET(n84),
.Q(ff_reg_clone_wave_e1) 
);
DFFCE \ff_reg_ar_e1[7]_ins12225  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[7] ) 
);
DFFCE \ff_reg_ar_e1[6]_ins12226  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[6] ) 
);
DFFCE \ff_reg_ar_e1[5]_ins12227  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[5] ) 
);
DFFCE \ff_reg_ar_e1[4]_ins12228  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[4] ) 
);
DFFCE \ff_reg_ar_e1[3]_ins12229  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[3] ) 
);
DFFCE \ff_reg_ar_e1[2]_ins12230  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[2] ) 
);
DFFCE \ff_reg_ar_e1[1]_ins12231  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[1] ) 
);
DFFCE \ff_reg_ar_e1[0]_ins12232  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[0] ) 
);
DFFCE \ff_reg_dr_e1[7]_ins12233  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[7] ) 
);
DFFCE \ff_reg_dr_e1[6]_ins12234  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[6] ) 
);
DFFCE \ff_reg_dr_e1[5]_ins12235  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[5] ) 
);
DFFCE \ff_reg_dr_e1[4]_ins12236  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[4] ) 
);
DFFCE \ff_reg_dr_e1[3]_ins12237  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[3] ) 
);
DFFCE \ff_reg_dr_e1[2]_ins12238  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[2] ) 
);
DFFCE \ff_reg_dr_e1[1]_ins12239  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[1] ) 
);
DFFCE \ff_reg_dr_e1[0]_ins12240  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[0] ) 
);
DFFCE \ff_reg_sr_e1[7]_ins12241  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[7] ) 
);
DFFCE \ff_reg_sr_e1[6]_ins12242  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[6] ) 
);
DFFCE \ff_reg_sr_e1[5]_ins12243  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[5] ) 
);
DFFCE \ff_reg_sr_e1[4]_ins12244  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[4] ) 
);
DFFCE \ff_reg_sr_e1[3]_ins12245  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[3] ) 
);
DFFCE \ff_reg_sr_e1[2]_ins12246  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[2] ) 
);
DFFCE \ff_reg_sr_e1[1]_ins12247  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[1] ) 
);
DFFCE \ff_reg_sr_e1[0]_ins12248  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[0] ) 
);
DFFCE \ff_reg_rr_e1[7]_ins12249  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10646),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[7] ) 
);
DFFCE \ff_reg_rr_e1[6]_ins12250  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10646),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[6] ) 
);
DFFCE \ff_reg_rr_e1[5]_ins12251  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10646),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[5] ) 
);
DFFCE \ff_reg_rr_e1[4]_ins12252  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10646),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[4] ) 
);
DFFCE \ff_reg_rr_e1[3]_ins12253  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10646),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[3] ) 
);
DFFCE \ff_reg_rr_e1[2]_ins12254  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10646),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[2] ) 
);
DFFCE \ff_reg_rr_e1[1]_ins12255  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10646),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[1] ) 
);
DFFCE \ff_reg_rr_e1[0]_ins12256  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10646),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[0] ) 
);
DFFCE \ff_reg_sl_e1[6]_ins12257  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10653),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[6] ) 
);
DFFCE \ff_reg_sl_e1[5]_ins12258  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10653),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[5] ) 
);
DFFCE \ff_reg_sl_e1[4]_ins12259  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10653),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[4] ) 
);
DFFCE \ff_reg_sl_e1[3]_ins12260  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10653),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[3] ) 
);
DFFCE \ff_reg_sl_e1[2]_ins12261  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10653),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[2] ) 
);
DFFCE \ff_reg_sl_e1[1]_ins12262  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10653),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[1] ) 
);
DFFCE \ff_reg_sl_e1[0]_ins12263  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10653),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[0] ) 
);
DFFCE \ff_reg_wave_length_e1[1]_ins12264  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10658),
.CLEAR(n84),
.Q(\ff_reg_wave_length_e1[1] ) 
);
DFFCE \ff_reg_wave_length_e1[0]_ins12265  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10658),
.CLEAR(n84),
.Q(\ff_reg_wave_length_e1[0] ) 
);
DFFCE \ff_reg_frequency_count_e1[11]_ins12266  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10595),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[11] ) 
);
DFFCE \ff_reg_frequency_count_e1[10]_ins12267  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10595),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[10] ) 
);
DFFCE \ff_reg_frequency_count_e1[9]_ins12268  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10595),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[9] ) 
);
DFFCE \ff_reg_frequency_count_e1[8]_ins12269  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10595),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[8] ) 
);
DFFCE \ff_reg_frequency_count_e1[7]_ins12270  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10603),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[7] ) 
);
DFFCE \ff_reg_frequency_count_e1[6]_ins12271  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10603),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[6] ) 
);
DFFCE \ff_reg_frequency_count_e1[5]_ins12272  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10603),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[5] ) 
);
DFFCE \ff_reg_frequency_count_e1[4]_ins12273  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10603),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[4] ) 
);
DFFCE \ff_reg_frequency_count_e1[3]_ins12274  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10603),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[3] ) 
);
DFFCE \ff_reg_frequency_count_e1[2]_ins12275  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10603),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[2] ) 
);
DFFCE \ff_reg_frequency_count_e1[1]_ins12276  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10603),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[1] ) 
);
DFFCE \ff_reg_frequency_count_e1[0]_ins12277  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10603),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[0] ) 
);
DFFE \ff_sram_q[7]_ins12282  (
.D(\sram_q[7] ),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_sram_q[7] ) 
);
DFFE \ff_sram_q[6]_ins12283  (
.D(\sram_q[6] ),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_sram_q[6] ) 
);
DFFE \ff_sram_q[5]_ins12284  (
.D(\sram_q[5] ),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_sram_q[5] ) 
);
DFFE \ff_sram_q[4]_ins12285  (
.D(\sram_q[4] ),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_sram_q[4] ) 
);
DFFE \ff_sram_q[3]_ins12286  (
.D(\sram_q[3] ),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_sram_q[3] ) 
);
DFFE \ff_sram_q[2]_ins12287  (
.D(\sram_q[2] ),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_sram_q[2] ) 
);
DFFE \ff_sram_q[1]_ins12288  (
.D(\sram_q[1] ),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_sram_q[1] ) 
);
DFFE \ff_sram_q[0]_ins12289  (
.D(\sram_q[0] ),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_sram_q[0] ) 
);
DFFCE \sram_id[3]_ins12298  (
.D(o_27_645),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(\sram_id[3] ) 
);
defparam \sram_id[3]_ins12298 .INIT=1'b0;
DFFCE \sram_id[2]_ins12303  (
.D(n338_9),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(\sram_id[2] ) 
);
defparam \sram_id[2]_ins12303 .INIT=1'b0;
DFFCE \sram_id[1]_ins12308  (
.D(n339_7),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(\sram_id[1] ) 
);
defparam \sram_id[1]_ins12308 .INIT=1'b0;
DFFCE \sram_id[0]_ins12313  (
.D(n340_7),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(\sram_id[0] ) 
);
defparam \sram_id[0]_ins12313 .INIT=1'b0;
DFFCE \sram_a[6]_ins12316  (
.D(n316_5),
.CLK(clk_3),
.CE(n6951),
.CLEAR(n84),
.Q(\sram_a[6] ) 
);
defparam \sram_a[6]_ins12316 .INIT=1'b0;
DFFCE \sram_a[5]_ins12319  (
.D(n317_5),
.CLK(clk_3),
.CE(n6951),
.CLEAR(n84),
.Q(\sram_a[5] ) 
);
defparam \sram_a[5]_ins12319 .INIT=1'b0;
DFFCE sram_we_ins12323 (
.D(n370),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(sram_we) 
);
defparam sram_we_ins12323.INIT=1'b0;
DFFPE ext_memory_nactive_ins12514 (
.D(n74_7),
.CLK(clk_3),
.CE(ext_memory_nactive_23),
.PRESET(n84),
.Q(ext_memory_nactive) 
);
defparam ext_memory_nactive_ins12514.INIT=1'b1;
LUT2 n116_ins15170 (
.I0(n116_5),
.I1(n116_7),
.F(n116) 
);
defparam n116_ins15170.INIT=4'h8;
LUT2 n117_ins15171 (
.I0(slot_d_10),
.I1(slot_d_2),
.F(n117) 
);
defparam n117_ins15171.INIT=4'hE;
LUT2 n118_ins15172 (
.I0(slot_d_10),
.I1(slot_d_4),
.F(n118_3) 
);
defparam n118_ins15172.INIT=4'hE;
LUT2 n119_ins15173 (
.I0(slot_d_10),
.I1(slot_d_6),
.F(n119_3) 
);
defparam n119_ins15173.INIT=4'hE;
LUT4 n6886_ins15174 (
.I0(reg_ram_mode0),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n6886_5),
.F(n6886) 
);
defparam n6886_ins15174.INIT=16'h1000;
LUT4 n6900_ins15175 (
.I0(reg_ram_mode1),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n6886_5),
.F(n6900) 
);
defparam n6900_ins15175.INIT=16'h4000;
LUT4 n6902_ins15176 (
.I0(reg_ram_mode2),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n6886_5),
.F(n6902) 
);
defparam n6902_ins15176.INIT=16'h0100;
LUT4 n339_ins15178 (
.I0(n339_27),
.I1(n339_11),
.I2(slot_a_15),
.I3(n339_13),
.F(n339_7) 
);
defparam n339_ins15178.INIT=16'hF044;
LUT3 n340_ins15179 (
.I0(n339_13),
.I1(slot_a_13),
.I2(n340_9),
.F(n340_7) 
);
defparam n340_ins15179.INIT=8'h0D;
LUT3 n6951_ins15180 (
.I0(n339_13),
.I1(n339_27),
.I2(n6951_5),
.F(n6951) 
);
defparam n6951_ins15180.INIT=8'hFE;
LUT2 n10119_ins15189 (
.I0(n10119_5),
.I1(n10119_9),
.F(n10119) 
);
defparam n10119_ins15189.INIT=4'h8;
LUT2 n10127_ins15190 (
.I0(n10119_5),
.I1(n10127_7),
.F(n10127) 
);
defparam n10127_ins15190.INIT=4'h8;
LUT2 n10135_ins15191 (
.I0(n10119_5),
.I1(n10135_5),
.F(n10135) 
);
defparam n10135_ins15191.INIT=4'h8;
LUT2 n10143_ins15192 (
.I0(n10119_5),
.I1(n10143_5),
.F(n10143) 
);
defparam n10143_ins15192.INIT=4'h8;
LUT2 n10150_ins15193 (
.I0(n10119_5),
.I1(n10150_9),
.F(n10150) 
);
defparam n10150_ins15193.INIT=4'h8;
LUT2 n10163_ins15195 (
.I0(n10119_5),
.I1(n10163_7),
.F(n10163) 
);
defparam n10163_ins15195.INIT=4'h8;
LUT2 n10171_ins15196 (
.I0(n10119_5),
.I1(n10171_7),
.F(n10171) 
);
defparam n10171_ins15196.INIT=4'h8;
LUT2 n10179_ins15197 (
.I0(n10119_5),
.I1(n10179_5),
.F(n10179) 
);
defparam n10179_ins15197.INIT=4'h8;
LUT2 n10187_ins15198 (
.I0(n10119_5),
.I1(n10187_5),
.F(n10187) 
);
defparam n10187_ins15198.INIT=4'h8;
LUT4 n10194_ins15199 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10119_5),
.I3(n10194_5),
.F(n10194) 
);
defparam n10194_ins15199.INIT=16'h8000;
LUT2 n10207_ins15201 (
.I0(n10119_9),
.I1(n10207_7),
.F(n10207) 
);
defparam n10207_ins15201.INIT=4'h8;
LUT2 n10215_ins15202 (
.I0(n10127_7),
.I1(n10207_7),
.F(n10215) 
);
defparam n10215_ins15202.INIT=4'h8;
LUT2 n10223_ins15203 (
.I0(n10135_5),
.I1(n10207_7),
.F(n10223) 
);
defparam n10223_ins15203.INIT=4'h8;
LUT2 n10231_ins15204 (
.I0(n10143_5),
.I1(n10207_7),
.F(n10231) 
);
defparam n10231_ins15204.INIT=4'h8;
LUT2 n10238_ins15205 (
.I0(n10150_9),
.I1(n10207_7),
.F(n10238) 
);
defparam n10238_ins15205.INIT=4'h8;
LUT3 n10243_ins15206 (
.I0(n116_5),
.I1(n10155_9),
.I2(n10243_7),
.F(n10243) 
);
defparam n10243_ins15206.INIT=8'h80;
LUT2 n10259_ins15208 (
.I0(n10179_5),
.I1(n10207_7),
.F(n10259) 
);
defparam n10259_ins15208.INIT=4'h8;
LUT2 n10267_ins15209 (
.I0(n10187_5),
.I1(n10207_7),
.F(n10267) 
);
defparam n10267_ins15209.INIT=4'h8;
LUT4 n10274_ins15210 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10194_5),
.I3(n10207_7),
.F(n10274) 
);
defparam n10274_ins15210.INIT=16'h8000;
LUT2 n10283_ins15212 (
.I0(n10283_5),
.I1(n10283_9),
.F(n10283) 
);
defparam n10283_ins15212.INIT=4'h8;
LUT2 n10297_ins15215 (
.I0(n10283_9),
.I1(n10297_5),
.F(n10297) 
);
defparam n10297_ins15215.INIT=4'h8;
LUT2 n10305_ins15216 (
.I0(n10119_9),
.I1(n10283_9),
.F(n10305) 
);
defparam n10305_ins15216.INIT=4'h8;
LUT2 n10313_ins15217 (
.I0(n10127_7),
.I1(n10283_9),
.F(n10313) 
);
defparam n10313_ins15217.INIT=4'h8;
LUT2 n10321_ins15218 (
.I0(n10135_5),
.I1(n10283_9),
.F(n10321) 
);
defparam n10321_ins15218.INIT=4'h8;
LUT2 n10329_ins15219 (
.I0(n10143_5),
.I1(n10283_9),
.F(n10329) 
);
defparam n10329_ins15219.INIT=4'h8;
LUT2 n10336_ins15220 (
.I0(n10150_9),
.I1(n10283_9),
.F(n10336) 
);
defparam n10336_ins15220.INIT=4'h8;
LUT3 n10345_ins15222 (
.I0(n10345_13),
.I1(n10345_7),
.I2(n10345_9),
.F(n10345) 
);
defparam n10345_ins15222.INIT=8'h80;
LUT3 n10353_ins15223 (
.I0(n10345_13),
.I1(n10345_7),
.I2(n10353_7),
.F(n10353) 
);
defparam n10353_ins15223.INIT=8'h80;
LUT2 n10364_ins15225 (
.I0(n10283_9),
.I1(n10364_5),
.F(n10364) 
);
defparam n10364_ins15225.INIT=4'h8;
LUT2 n10372_ins15226 (
.I0(n10163_7),
.I1(n10283_9),
.F(n10372) 
);
defparam n10372_ins15226.INIT=4'h8;
LUT2 n10380_ins15227 (
.I0(n10171_7),
.I1(n10283_9),
.F(n10380) 
);
defparam n10380_ins15227.INIT=4'h8;
LUT2 n10388_ins15228 (
.I0(n10179_5),
.I1(n10283_9),
.F(n10388) 
);
defparam n10388_ins15228.INIT=4'h8;
LUT2 n10396_ins15229 (
.I0(n10187_5),
.I1(n10283_9),
.F(n10396) 
);
defparam n10396_ins15229.INIT=4'h8;
LUT4 n10403_ins15230 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10194_5),
.I3(n10283_9),
.F(n10403) 
);
defparam n10403_ins15230.INIT=16'h8000;
LUT2 n10412_ins15232 (
.I0(n10283_5),
.I1(n10412_5),
.F(n10412) 
);
defparam n10412_ins15232.INIT=4'h8;
LUT2 n10431_ins15235 (
.I0(n10297_5),
.I1(n10412_5),
.F(n10431) 
);
defparam n10431_ins15235.INIT=4'h8;
LUT2 n10439_ins15236 (
.I0(n10119_9),
.I1(n10412_5),
.F(n10439) 
);
defparam n10439_ins15236.INIT=4'h8;
LUT2 n10447_ins15237 (
.I0(n10127_7),
.I1(n10412_5),
.F(n10447) 
);
defparam n10447_ins15237.INIT=4'h8;
LUT2 n10455_ins15238 (
.I0(n10135_5),
.I1(n10412_5),
.F(n10455) 
);
defparam n10455_ins15238.INIT=4'h8;
LUT2 n10463_ins15239 (
.I0(n10143_5),
.I1(n10412_5),
.F(n10463) 
);
defparam n10463_ins15239.INIT=4'h8;
LUT2 n10470_ins15240 (
.I0(n10150_9),
.I1(n10412_5),
.F(n10470) 
);
defparam n10470_ins15240.INIT=4'h8;
LUT2 n10479_ins15242 (
.I0(n10345_9),
.I1(n10412_5),
.F(n10479) 
);
defparam n10479_ins15242.INIT=4'h8;
LUT2 n10487_ins15243 (
.I0(n10353_7),
.I1(n10412_5),
.F(n10487) 
);
defparam n10487_ins15243.INIT=4'h8;
LUT2 n10498_ins15245 (
.I0(n10364_5),
.I1(n10412_5),
.F(n10498) 
);
defparam n10498_ins15245.INIT=4'h8;
LUT2 n10506_ins15246 (
.I0(n10163_7),
.I1(n10412_5),
.F(n10506) 
);
defparam n10506_ins15246.INIT=4'h8;
LUT2 n10514_ins15247 (
.I0(n10171_7),
.I1(n10412_5),
.F(n10514) 
);
defparam n10514_ins15247.INIT=4'h8;
LUT2 n10522_ins15248 (
.I0(n10179_5),
.I1(n10412_5),
.F(n10522) 
);
defparam n10522_ins15248.INIT=4'h8;
LUT2 n10530_ins15249 (
.I0(n10187_5),
.I1(n10412_5),
.F(n10530) 
);
defparam n10530_ins15249.INIT=4'h8;
LUT4 n10537_ins15250 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10194_5),
.I3(n10412_5),
.F(n10537) 
);
defparam n10537_ins15250.INIT=16'h8000;
LUT2 n10547_ins15252 (
.I0(n10297_5),
.I1(n10547_7),
.F(n10547) 
);
defparam n10547_ins15252.INIT=4'h8;
LUT2 n10555_ins15253 (
.I0(n10555_9),
.I1(n10555_11),
.F(n10555) 
);
defparam n10555_ins15253.INIT=4'h8;
LUT2 n10563_ins15254 (
.I0(n10555_11),
.I1(n10563_7),
.F(n10563) 
);
defparam n10563_ins15254.INIT=4'h8;
LUT2 n10571_ins15255 (
.I0(n10135_5),
.I1(n10547_7),
.F(n10571) 
);
defparam n10571_ins15255.INIT=4'h8;
LUT2 n10579_ins15256 (
.I0(n10143_5),
.I1(n10547_7),
.F(n10579) 
);
defparam n10579_ins15256.INIT=4'h8;
LUT2 n10586_ins15257 (
.I0(n10150_9),
.I1(n10547_7),
.F(n10586) 
);
defparam n10586_ins15257.INIT=4'h8;
LUT2 n10595_ins15259 (
.I0(n10345_9),
.I1(n10547_7),
.F(n10595) 
);
defparam n10595_ins15259.INIT=4'h8;
LUT2 n10603_ins15260 (
.I0(n10353_7),
.I1(n10547_7),
.F(n10603) 
);
defparam n10603_ins15260.INIT=4'h8;
LUT2 n10614_ins15262 (
.I0(n10364_5),
.I1(n10547_7),
.F(n10614) 
);
defparam n10614_ins15262.INIT=4'h8;
LUT2 n10622_ins15263 (
.I0(n10163_7),
.I1(n10547_7),
.F(n10622) 
);
defparam n10622_ins15263.INIT=4'h8;
LUT2 n10630_ins15264 (
.I0(n10171_7),
.I1(n10547_7),
.F(n10630) 
);
defparam n10630_ins15264.INIT=4'h8;
LUT2 n10638_ins15265 (
.I0(n10179_5),
.I1(n10547_7),
.F(n10638) 
);
defparam n10638_ins15265.INIT=4'h8;
LUT2 n10646_ins15266 (
.I0(n10187_5),
.I1(n10547_7),
.F(n10646) 
);
defparam n10646_ins15266.INIT=4'h8;
LUT4 n10653_ins15267 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10194_5),
.I3(n10547_7),
.F(n10653) 
);
defparam n10653_ins15267.INIT=16'h8000;
LUT3 \reg_ar_a1[7]_ins15269  (
.I0(\ff_reg_ar_a1[7] ),
.I1(\reg_ar_a0[7] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[7] ) 
);
defparam \reg_ar_a1[7]_ins15269 .INIT=8'hCA;
LUT3 \reg_ar_a1[6]_ins15270  (
.I0(\ff_reg_ar_a1[6] ),
.I1(\reg_ar_a0[6] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[6] ) 
);
defparam \reg_ar_a1[6]_ins15270 .INIT=8'hCA;
LUT3 \reg_ar_a1[5]_ins15271  (
.I0(\ff_reg_ar_a1[5] ),
.I1(\reg_ar_a0[5] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[5] ) 
);
defparam \reg_ar_a1[5]_ins15271 .INIT=8'hCA;
LUT3 \reg_ar_a1[4]_ins15272  (
.I0(\ff_reg_ar_a1[4] ),
.I1(\reg_ar_a0[4] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[4] ) 
);
defparam \reg_ar_a1[4]_ins15272 .INIT=8'hCA;
LUT3 \reg_ar_a1[3]_ins15273  (
.I0(\ff_reg_ar_a1[3] ),
.I1(\reg_ar_a0[3] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[3] ) 
);
defparam \reg_ar_a1[3]_ins15273 .INIT=8'hCA;
LUT3 \reg_ar_a1[2]_ins15274  (
.I0(\ff_reg_ar_a1[2] ),
.I1(\reg_ar_a0[2] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[2] ) 
);
defparam \reg_ar_a1[2]_ins15274 .INIT=8'hCA;
LUT3 \reg_ar_a1[1]_ins15275  (
.I0(\ff_reg_ar_a1[1] ),
.I1(\reg_ar_a0[1] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[1] ) 
);
defparam \reg_ar_a1[1]_ins15275 .INIT=8'hCA;
LUT3 \reg_ar_a1[0]_ins15276  (
.I0(\ff_reg_ar_a1[0] ),
.I1(\reg_ar_a0[0] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[0] ) 
);
defparam \reg_ar_a1[0]_ins15276 .INIT=8'hCA;
LUT3 \reg_dr_a1[7]_ins15277  (
.I0(\ff_reg_dr_a1[7] ),
.I1(\reg_dr_a0[7] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[7] ) 
);
defparam \reg_dr_a1[7]_ins15277 .INIT=8'hCA;
LUT3 \reg_dr_a1[6]_ins15278  (
.I0(\ff_reg_dr_a1[6] ),
.I1(\reg_dr_a0[6] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[6] ) 
);
defparam \reg_dr_a1[6]_ins15278 .INIT=8'hCA;
LUT3 \reg_dr_a1[5]_ins15279  (
.I0(\ff_reg_dr_a1[5] ),
.I1(\reg_dr_a0[5] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[5] ) 
);
defparam \reg_dr_a1[5]_ins15279 .INIT=8'hCA;
LUT3 \reg_dr_a1[4]_ins15280  (
.I0(\ff_reg_dr_a1[4] ),
.I1(\reg_dr_a0[4] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[4] ) 
);
defparam \reg_dr_a1[4]_ins15280 .INIT=8'hCA;
LUT3 \reg_dr_a1[3]_ins15281  (
.I0(\ff_reg_dr_a1[3] ),
.I1(\reg_dr_a0[3] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[3] ) 
);
defparam \reg_dr_a1[3]_ins15281 .INIT=8'hCA;
LUT3 \reg_dr_a1[2]_ins15282  (
.I0(\ff_reg_dr_a1[2] ),
.I1(\reg_dr_a0[2] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[2] ) 
);
defparam \reg_dr_a1[2]_ins15282 .INIT=8'hCA;
LUT3 \reg_dr_a1[1]_ins15283  (
.I0(\ff_reg_dr_a1[1] ),
.I1(\reg_dr_a0[1] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[1] ) 
);
defparam \reg_dr_a1[1]_ins15283 .INIT=8'hCA;
LUT3 \reg_dr_a1[0]_ins15284  (
.I0(\ff_reg_dr_a1[0] ),
.I1(\reg_dr_a0[0] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[0] ) 
);
defparam \reg_dr_a1[0]_ins15284 .INIT=8'hCA;
LUT3 \reg_sr_a1[7]_ins15285  (
.I0(\ff_reg_sr_a1[7] ),
.I1(\reg_sr_a0[7] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[7] ) 
);
defparam \reg_sr_a1[7]_ins15285 .INIT=8'hCA;
LUT3 \reg_sr_a1[6]_ins15286  (
.I0(\ff_reg_sr_a1[6] ),
.I1(\reg_sr_a0[6] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[6] ) 
);
defparam \reg_sr_a1[6]_ins15286 .INIT=8'hCA;
LUT3 \reg_sr_a1[5]_ins15287  (
.I0(\ff_reg_sr_a1[5] ),
.I1(\reg_sr_a0[5] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[5] ) 
);
defparam \reg_sr_a1[5]_ins15287 .INIT=8'hCA;
LUT3 \reg_sr_a1[4]_ins15288  (
.I0(\ff_reg_sr_a1[4] ),
.I1(\reg_sr_a0[4] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[4] ) 
);
defparam \reg_sr_a1[4]_ins15288 .INIT=8'hCA;
LUT3 \reg_sr_a1[3]_ins15289  (
.I0(\ff_reg_sr_a1[3] ),
.I1(\reg_sr_a0[3] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[3] ) 
);
defparam \reg_sr_a1[3]_ins15289 .INIT=8'hCA;
LUT3 \reg_sr_a1[2]_ins15290  (
.I0(\ff_reg_sr_a1[2] ),
.I1(\reg_sr_a0[2] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[2] ) 
);
defparam \reg_sr_a1[2]_ins15290 .INIT=8'hCA;
LUT3 \reg_sr_a1[1]_ins15291  (
.I0(\ff_reg_sr_a1[1] ),
.I1(\reg_sr_a0[1] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[1] ) 
);
defparam \reg_sr_a1[1]_ins15291 .INIT=8'hCA;
LUT3 \reg_sr_a1[0]_ins15292  (
.I0(\ff_reg_sr_a1[0] ),
.I1(\reg_sr_a0[0] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[0] ) 
);
defparam \reg_sr_a1[0]_ins15292 .INIT=8'hCA;
LUT3 \reg_rr_a1[7]_ins15293  (
.I0(\ff_reg_rr_a1[7] ),
.I1(\reg_rr_a0[7] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[7] ) 
);
defparam \reg_rr_a1[7]_ins15293 .INIT=8'hCA;
LUT3 \reg_rr_a1[6]_ins15294  (
.I0(\ff_reg_rr_a1[6] ),
.I1(\reg_rr_a0[6] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[6] ) 
);
defparam \reg_rr_a1[6]_ins15294 .INIT=8'hCA;
LUT3 \reg_rr_a1[5]_ins15295  (
.I0(\ff_reg_rr_a1[5] ),
.I1(\reg_rr_a0[5] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[5] ) 
);
defparam \reg_rr_a1[5]_ins15295 .INIT=8'hCA;
LUT3 \reg_rr_a1[4]_ins15296  (
.I0(\ff_reg_rr_a1[4] ),
.I1(\reg_rr_a0[4] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[4] ) 
);
defparam \reg_rr_a1[4]_ins15296 .INIT=8'hCA;
LUT3 \reg_rr_a1[3]_ins15297  (
.I0(\ff_reg_rr_a1[3] ),
.I1(\reg_rr_a0[3] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[3] ) 
);
defparam \reg_rr_a1[3]_ins15297 .INIT=8'hCA;
LUT3 \reg_rr_a1[2]_ins15298  (
.I0(\ff_reg_rr_a1[2] ),
.I1(\reg_rr_a0[2] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[2] ) 
);
defparam \reg_rr_a1[2]_ins15298 .INIT=8'hCA;
LUT3 \reg_rr_a1[1]_ins15299  (
.I0(\ff_reg_rr_a1[1] ),
.I1(\reg_rr_a0[1] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[1] ) 
);
defparam \reg_rr_a1[1]_ins15299 .INIT=8'hCA;
LUT3 \reg_rr_a1[0]_ins15300  (
.I0(\ff_reg_rr_a1[0] ),
.I1(\reg_rr_a0[0] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[0] ) 
);
defparam \reg_rr_a1[0]_ins15300 .INIT=8'hCA;
LUT3 \reg_sl_a1[6]_ins15301  (
.I0(\ff_reg_sl_a1[6] ),
.I1(\reg_sl_a0[6] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sl_a1[6] ) 
);
defparam \reg_sl_a1[6]_ins15301 .INIT=8'hCA;
LUT3 \reg_sl_a1[5]_ins15302  (
.I0(\ff_reg_sl_a1[5] ),
.I1(\reg_sl_a0[5] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sl_a1[5] ) 
);
defparam \reg_sl_a1[5]_ins15302 .INIT=8'hCA;
LUT3 \reg_sl_a1[4]_ins15303  (
.I0(\ff_reg_sl_a1[4] ),
.I1(\reg_sl_a0[4] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sl_a1[4] ) 
);
defparam \reg_sl_a1[4]_ins15303 .INIT=8'hCA;
LUT3 \reg_sl_a1[3]_ins15304  (
.I0(\ff_reg_sl_a1[3] ),
.I1(\reg_sl_a0[3] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sl_a1[3] ) 
);
defparam \reg_sl_a1[3]_ins15304 .INIT=8'hCA;
LUT3 \reg_sl_a1[2]_ins15305  (
.I0(\ff_reg_sl_a1[2] ),
.I1(\reg_sl_a0[2] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sl_a1[2] ) 
);
defparam \reg_sl_a1[2]_ins15305 .INIT=8'hCA;
LUT3 \reg_sl_a1[1]_ins15306  (
.I0(\ff_reg_sl_a1[1] ),
.I1(\reg_sl_a0[1] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sl_a1[1] ) 
);
defparam \reg_sl_a1[1]_ins15306 .INIT=8'hCA;
LUT3 \reg_sl_a1[0]_ins15307  (
.I0(\ff_reg_sl_a1[0] ),
.I1(\reg_sl_a0[0] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sl_a1[0] ) 
);
defparam \reg_sl_a1[0]_ins15307 .INIT=8'hCA;
LUT3 \reg_wave_length_a1[1]_ins15308  (
.I0(\ff_reg_wave_length_a1[1] ),
.I1(\reg_wave_length_a0[1] ),
.I2(ff_reg_clone_wave_a1),
.F(\reg_wave_length_a1[1] ) 
);
defparam \reg_wave_length_a1[1]_ins15308 .INIT=8'hCA;
LUT3 \reg_wave_length_a1[0]_ins15309  (
.I0(\ff_reg_wave_length_a1[0] ),
.I1(\reg_wave_length_a0[0] ),
.I2(ff_reg_clone_wave_a1),
.F(\reg_wave_length_a1[0] ) 
);
defparam \reg_wave_length_a1[0]_ins15309 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[11]_ins15310  (
.I0(\ff_reg_frequency_count_a1[11] ),
.I1(\reg_frequency_count_a0[11] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[11] ) 
);
defparam \reg_frequency_count_a1[11]_ins15310 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[10]_ins15311  (
.I0(\ff_reg_frequency_count_a1[10] ),
.I1(\reg_frequency_count_a0[10] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[10] ) 
);
defparam \reg_frequency_count_a1[10]_ins15311 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[9]_ins15312  (
.I0(\ff_reg_frequency_count_a1[9] ),
.I1(\reg_frequency_count_a0[9] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[9] ) 
);
defparam \reg_frequency_count_a1[9]_ins15312 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[8]_ins15313  (
.I0(\ff_reg_frequency_count_a1[8] ),
.I1(\reg_frequency_count_a0[8] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[8] ) 
);
defparam \reg_frequency_count_a1[8]_ins15313 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[7]_ins15314  (
.I0(\ff_reg_frequency_count_a1[7] ),
.I1(\reg_frequency_count_a0[7] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[7] ) 
);
defparam \reg_frequency_count_a1[7]_ins15314 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[6]_ins15315  (
.I0(\ff_reg_frequency_count_a1[6] ),
.I1(\reg_frequency_count_a0[6] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[6] ) 
);
defparam \reg_frequency_count_a1[6]_ins15315 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[5]_ins15316  (
.I0(\ff_reg_frequency_count_a1[5] ),
.I1(\reg_frequency_count_a0[5] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[5] ) 
);
defparam \reg_frequency_count_a1[5]_ins15316 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[4]_ins15317  (
.I0(\ff_reg_frequency_count_a1[4] ),
.I1(\reg_frequency_count_a0[4] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[4] ) 
);
defparam \reg_frequency_count_a1[4]_ins15317 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[3]_ins15318  (
.I0(\ff_reg_frequency_count_a1[3] ),
.I1(\reg_frequency_count_a0[3] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[3] ) 
);
defparam \reg_frequency_count_a1[3]_ins15318 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[2]_ins15319  (
.I0(\ff_reg_frequency_count_a1[2] ),
.I1(\reg_frequency_count_a0[2] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[2] ) 
);
defparam \reg_frequency_count_a1[2]_ins15319 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[1]_ins15320  (
.I0(\ff_reg_frequency_count_a1[1] ),
.I1(\reg_frequency_count_a0[1] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[1] ) 
);
defparam \reg_frequency_count_a1[1]_ins15320 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[0]_ins15321  (
.I0(\ff_reg_frequency_count_a1[0] ),
.I1(\reg_frequency_count_a0[0] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[0] ) 
);
defparam \reg_frequency_count_a1[0]_ins15321 .INIT=8'hCA;
LUT3 \reg_ar_b1[7]_ins15322  (
.I0(\ff_reg_ar_b1[7] ),
.I1(\reg_ar_b0[7] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[7] ) 
);
defparam \reg_ar_b1[7]_ins15322 .INIT=8'hCA;
LUT3 \reg_ar_b1[6]_ins15323  (
.I0(\ff_reg_ar_b1[6] ),
.I1(\reg_ar_b0[6] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[6] ) 
);
defparam \reg_ar_b1[6]_ins15323 .INIT=8'hCA;
LUT3 \reg_ar_b1[5]_ins15324  (
.I0(\ff_reg_ar_b1[5] ),
.I1(\reg_ar_b0[5] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[5] ) 
);
defparam \reg_ar_b1[5]_ins15324 .INIT=8'hCA;
LUT3 \reg_ar_b1[4]_ins15325  (
.I0(\ff_reg_ar_b1[4] ),
.I1(\reg_ar_b0[4] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[4] ) 
);
defparam \reg_ar_b1[4]_ins15325 .INIT=8'hCA;
LUT3 \reg_ar_b1[3]_ins15326  (
.I0(\ff_reg_ar_b1[3] ),
.I1(\reg_ar_b0[3] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[3] ) 
);
defparam \reg_ar_b1[3]_ins15326 .INIT=8'hCA;
LUT3 \reg_ar_b1[2]_ins15327  (
.I0(\ff_reg_ar_b1[2] ),
.I1(\reg_ar_b0[2] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[2] ) 
);
defparam \reg_ar_b1[2]_ins15327 .INIT=8'hCA;
LUT3 \reg_ar_b1[1]_ins15328  (
.I0(\ff_reg_ar_b1[1] ),
.I1(\reg_ar_b0[1] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[1] ) 
);
defparam \reg_ar_b1[1]_ins15328 .INIT=8'hCA;
LUT3 \reg_ar_b1[0]_ins15329  (
.I0(\ff_reg_ar_b1[0] ),
.I1(\reg_ar_b0[0] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[0] ) 
);
defparam \reg_ar_b1[0]_ins15329 .INIT=8'hCA;
LUT3 \reg_dr_b1[7]_ins15330  (
.I0(\ff_reg_dr_b1[7] ),
.I1(\reg_dr_b0[7] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[7] ) 
);
defparam \reg_dr_b1[7]_ins15330 .INIT=8'hCA;
LUT3 \reg_dr_b1[6]_ins15331  (
.I0(\ff_reg_dr_b1[6] ),
.I1(\reg_dr_b0[6] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[6] ) 
);
defparam \reg_dr_b1[6]_ins15331 .INIT=8'hCA;
LUT3 \reg_dr_b1[5]_ins15332  (
.I0(\ff_reg_dr_b1[5] ),
.I1(\reg_dr_b0[5] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[5] ) 
);
defparam \reg_dr_b1[5]_ins15332 .INIT=8'hCA;
LUT3 \reg_dr_b1[4]_ins15333  (
.I0(\ff_reg_dr_b1[4] ),
.I1(\reg_dr_b0[4] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[4] ) 
);
defparam \reg_dr_b1[4]_ins15333 .INIT=8'hCA;
LUT3 \reg_dr_b1[3]_ins15334  (
.I0(\ff_reg_dr_b1[3] ),
.I1(\reg_dr_b0[3] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[3] ) 
);
defparam \reg_dr_b1[3]_ins15334 .INIT=8'hCA;
LUT3 \reg_dr_b1[2]_ins15335  (
.I0(\ff_reg_dr_b1[2] ),
.I1(\reg_dr_b0[2] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[2] ) 
);
defparam \reg_dr_b1[2]_ins15335 .INIT=8'hCA;
LUT3 \reg_dr_b1[1]_ins15336  (
.I0(\ff_reg_dr_b1[1] ),
.I1(\reg_dr_b0[1] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[1] ) 
);
defparam \reg_dr_b1[1]_ins15336 .INIT=8'hCA;
LUT3 \reg_dr_b1[0]_ins15337  (
.I0(\ff_reg_dr_b1[0] ),
.I1(\reg_dr_b0[0] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[0] ) 
);
defparam \reg_dr_b1[0]_ins15337 .INIT=8'hCA;
LUT3 \reg_sr_b1[7]_ins15338  (
.I0(\ff_reg_sr_b1[7] ),
.I1(\reg_sr_b0[7] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[7] ) 
);
defparam \reg_sr_b1[7]_ins15338 .INIT=8'hCA;
LUT3 \reg_sr_b1[6]_ins15339  (
.I0(\ff_reg_sr_b1[6] ),
.I1(\reg_sr_b0[6] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[6] ) 
);
defparam \reg_sr_b1[6]_ins15339 .INIT=8'hCA;
LUT3 \reg_sr_b1[5]_ins15340  (
.I0(\ff_reg_sr_b1[5] ),
.I1(\reg_sr_b0[5] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[5] ) 
);
defparam \reg_sr_b1[5]_ins15340 .INIT=8'hCA;
LUT3 \reg_sr_b1[4]_ins15341  (
.I0(\ff_reg_sr_b1[4] ),
.I1(\reg_sr_b0[4] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[4] ) 
);
defparam \reg_sr_b1[4]_ins15341 .INIT=8'hCA;
LUT3 \reg_sr_b1[3]_ins15342  (
.I0(\ff_reg_sr_b1[3] ),
.I1(\reg_sr_b0[3] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[3] ) 
);
defparam \reg_sr_b1[3]_ins15342 .INIT=8'hCA;
LUT3 \reg_sr_b1[2]_ins15343  (
.I0(\ff_reg_sr_b1[2] ),
.I1(\reg_sr_b0[2] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[2] ) 
);
defparam \reg_sr_b1[2]_ins15343 .INIT=8'hCA;
LUT3 \reg_sr_b1[1]_ins15344  (
.I0(\ff_reg_sr_b1[1] ),
.I1(\reg_sr_b0[1] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[1] ) 
);
defparam \reg_sr_b1[1]_ins15344 .INIT=8'hCA;
LUT3 \reg_sr_b1[0]_ins15345  (
.I0(\ff_reg_sr_b1[0] ),
.I1(\reg_sr_b0[0] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[0] ) 
);
defparam \reg_sr_b1[0]_ins15345 .INIT=8'hCA;
LUT3 \reg_rr_b1[7]_ins15346  (
.I0(\ff_reg_rr_b1[7] ),
.I1(\reg_rr_b0[7] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[7] ) 
);
defparam \reg_rr_b1[7]_ins15346 .INIT=8'hCA;
LUT3 \reg_rr_b1[6]_ins15347  (
.I0(\ff_reg_rr_b1[6] ),
.I1(\reg_rr_b0[6] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[6] ) 
);
defparam \reg_rr_b1[6]_ins15347 .INIT=8'hCA;
LUT3 \reg_rr_b1[5]_ins15348  (
.I0(\ff_reg_rr_b1[5] ),
.I1(\reg_rr_b0[5] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[5] ) 
);
defparam \reg_rr_b1[5]_ins15348 .INIT=8'hCA;
LUT3 \reg_rr_b1[4]_ins15349  (
.I0(\ff_reg_rr_b1[4] ),
.I1(\reg_rr_b0[4] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[4] ) 
);
defparam \reg_rr_b1[4]_ins15349 .INIT=8'hCA;
LUT3 \reg_rr_b1[3]_ins15350  (
.I0(\ff_reg_rr_b1[3] ),
.I1(\reg_rr_b0[3] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[3] ) 
);
defparam \reg_rr_b1[3]_ins15350 .INIT=8'hCA;
LUT3 \reg_rr_b1[2]_ins15351  (
.I0(\ff_reg_rr_b1[2] ),
.I1(\reg_rr_b0[2] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[2] ) 
);
defparam \reg_rr_b1[2]_ins15351 .INIT=8'hCA;
LUT3 \reg_rr_b1[1]_ins15352  (
.I0(\ff_reg_rr_b1[1] ),
.I1(\reg_rr_b0[1] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[1] ) 
);
defparam \reg_rr_b1[1]_ins15352 .INIT=8'hCA;
LUT3 \reg_rr_b1[0]_ins15353  (
.I0(\ff_reg_rr_b1[0] ),
.I1(\reg_rr_b0[0] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[0] ) 
);
defparam \reg_rr_b1[0]_ins15353 .INIT=8'hCA;
LUT3 \reg_sl_b1[6]_ins15354  (
.I0(\ff_reg_sl_b1[6] ),
.I1(\reg_sl_b0[6] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[6] ) 
);
defparam \reg_sl_b1[6]_ins15354 .INIT=8'hCA;
LUT3 \reg_sl_b1[5]_ins15355  (
.I0(\ff_reg_sl_b1[5] ),
.I1(\reg_sl_b0[5] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[5] ) 
);
defparam \reg_sl_b1[5]_ins15355 .INIT=8'hCA;
LUT3 \reg_sl_b1[4]_ins15356  (
.I0(\ff_reg_sl_b1[4] ),
.I1(\reg_sl_b0[4] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[4] ) 
);
defparam \reg_sl_b1[4]_ins15356 .INIT=8'hCA;
LUT3 \reg_sl_b1[3]_ins15357  (
.I0(\ff_reg_sl_b1[3] ),
.I1(\reg_sl_b0[3] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[3] ) 
);
defparam \reg_sl_b1[3]_ins15357 .INIT=8'hCA;
LUT3 \reg_sl_b1[2]_ins15358  (
.I0(\ff_reg_sl_b1[2] ),
.I1(\reg_sl_b0[2] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[2] ) 
);
defparam \reg_sl_b1[2]_ins15358 .INIT=8'hCA;
LUT3 \reg_sl_b1[1]_ins15359  (
.I0(\ff_reg_sl_b1[1] ),
.I1(\reg_sl_b0[1] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[1] ) 
);
defparam \reg_sl_b1[1]_ins15359 .INIT=8'hCA;
LUT3 \reg_sl_b1[0]_ins15360  (
.I0(\ff_reg_sl_b1[0] ),
.I1(\reg_sl_b0[0] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[0] ) 
);
defparam \reg_sl_b1[0]_ins15360 .INIT=8'hCA;
LUT3 \reg_wave_length_b1[1]_ins15361  (
.I0(\ff_reg_wave_length_b1[1] ),
.I1(\reg_wave_length_b0[1] ),
.I2(ff_reg_clone_wave_b1),
.F(\reg_wave_length_b1[1] ) 
);
defparam \reg_wave_length_b1[1]_ins15361 .INIT=8'hCA;
LUT3 \reg_wave_length_b1[0]_ins15362  (
.I0(\ff_reg_wave_length_b1[0] ),
.I1(\reg_wave_length_b0[0] ),
.I2(ff_reg_clone_wave_b1),
.F(\reg_wave_length_b1[0] ) 
);
defparam \reg_wave_length_b1[0]_ins15362 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[11]_ins15363  (
.I0(\ff_reg_frequency_count_b1[11] ),
.I1(\reg_frequency_count_b0[11] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[11] ) 
);
defparam \reg_frequency_count_b1[11]_ins15363 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[10]_ins15364  (
.I0(\ff_reg_frequency_count_b1[10] ),
.I1(\reg_frequency_count_b0[10] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[10] ) 
);
defparam \reg_frequency_count_b1[10]_ins15364 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[9]_ins15365  (
.I0(\ff_reg_frequency_count_b1[9] ),
.I1(\reg_frequency_count_b0[9] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[9] ) 
);
defparam \reg_frequency_count_b1[9]_ins15365 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[8]_ins15366  (
.I0(\ff_reg_frequency_count_b1[8] ),
.I1(\reg_frequency_count_b0[8] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[8] ) 
);
defparam \reg_frequency_count_b1[8]_ins15366 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[7]_ins15367  (
.I0(\ff_reg_frequency_count_b1[7] ),
.I1(\reg_frequency_count_b0[7] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[7] ) 
);
defparam \reg_frequency_count_b1[7]_ins15367 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[6]_ins15368  (
.I0(\ff_reg_frequency_count_b1[6] ),
.I1(\reg_frequency_count_b0[6] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[6] ) 
);
defparam \reg_frequency_count_b1[6]_ins15368 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[5]_ins15369  (
.I0(\ff_reg_frequency_count_b1[5] ),
.I1(\reg_frequency_count_b0[5] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[5] ) 
);
defparam \reg_frequency_count_b1[5]_ins15369 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[4]_ins15370  (
.I0(\ff_reg_frequency_count_b1[4] ),
.I1(\reg_frequency_count_b0[4] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[4] ) 
);
defparam \reg_frequency_count_b1[4]_ins15370 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[3]_ins15371  (
.I0(\ff_reg_frequency_count_b1[3] ),
.I1(\reg_frequency_count_b0[3] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[3] ) 
);
defparam \reg_frequency_count_b1[3]_ins15371 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[2]_ins15372  (
.I0(\ff_reg_frequency_count_b1[2] ),
.I1(\reg_frequency_count_b0[2] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[2] ) 
);
defparam \reg_frequency_count_b1[2]_ins15372 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[1]_ins15373  (
.I0(\ff_reg_frequency_count_b1[1] ),
.I1(\reg_frequency_count_b0[1] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[1] ) 
);
defparam \reg_frequency_count_b1[1]_ins15373 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[0]_ins15374  (
.I0(\ff_reg_frequency_count_b1[0] ),
.I1(\reg_frequency_count_b0[0] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[0] ) 
);
defparam \reg_frequency_count_b1[0]_ins15374 .INIT=8'hCA;
LUT3 \reg_ar_c1[7]_ins15375  (
.I0(\reg_ar_c0[7] ),
.I1(\ff_reg_ar_c1[7] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[7] ) 
);
defparam \reg_ar_c1[7]_ins15375 .INIT=8'hAC;
LUT3 \reg_ar_c1[6]_ins15376  (
.I0(\ff_reg_ar_c1[6] ),
.I1(\reg_ar_c0[6] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[6] ) 
);
defparam \reg_ar_c1[6]_ins15376 .INIT=8'hCA;
LUT3 \reg_ar_c1[5]_ins15377  (
.I0(\ff_reg_ar_c1[5] ),
.I1(\reg_ar_c0[5] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[5] ) 
);
defparam \reg_ar_c1[5]_ins15377 .INIT=8'hCA;
LUT3 \reg_ar_c1[4]_ins15378  (
.I0(\ff_reg_ar_c1[4] ),
.I1(\reg_ar_c0[4] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[4] ) 
);
defparam \reg_ar_c1[4]_ins15378 .INIT=8'hCA;
LUT3 \reg_ar_c1[3]_ins15379  (
.I0(\ff_reg_ar_c1[3] ),
.I1(\reg_ar_c0[3] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[3] ) 
);
defparam \reg_ar_c1[3]_ins15379 .INIT=8'hCA;
LUT3 \reg_ar_c1[2]_ins15380  (
.I0(\ff_reg_ar_c1[2] ),
.I1(\reg_ar_c0[2] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[2] ) 
);
defparam \reg_ar_c1[2]_ins15380 .INIT=8'hCA;
LUT3 \reg_ar_c1[1]_ins15381  (
.I0(\ff_reg_ar_c1[1] ),
.I1(\reg_ar_c0[1] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[1] ) 
);
defparam \reg_ar_c1[1]_ins15381 .INIT=8'hCA;
LUT3 \reg_ar_c1[0]_ins15382  (
.I0(\ff_reg_ar_c1[0] ),
.I1(\reg_ar_c0[0] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[0] ) 
);
defparam \reg_ar_c1[0]_ins15382 .INIT=8'hCA;
LUT3 \reg_dr_c1[7]_ins15383  (
.I0(\ff_reg_dr_c1[7] ),
.I1(\reg_dr_c0[7] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[7] ) 
);
defparam \reg_dr_c1[7]_ins15383 .INIT=8'hCA;
LUT3 \reg_dr_c1[6]_ins15384  (
.I0(\ff_reg_dr_c1[6] ),
.I1(\reg_dr_c0[6] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[6] ) 
);
defparam \reg_dr_c1[6]_ins15384 .INIT=8'hCA;
LUT3 \reg_dr_c1[5]_ins15385  (
.I0(\ff_reg_dr_c1[5] ),
.I1(\reg_dr_c0[5] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[5] ) 
);
defparam \reg_dr_c1[5]_ins15385 .INIT=8'hCA;
LUT3 \reg_dr_c1[4]_ins15386  (
.I0(\ff_reg_dr_c1[4] ),
.I1(\reg_dr_c0[4] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[4] ) 
);
defparam \reg_dr_c1[4]_ins15386 .INIT=8'hCA;
LUT3 \reg_dr_c1[3]_ins15387  (
.I0(\ff_reg_dr_c1[3] ),
.I1(\reg_dr_c0[3] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[3] ) 
);
defparam \reg_dr_c1[3]_ins15387 .INIT=8'hCA;
LUT3 \reg_dr_c1[2]_ins15388  (
.I0(\ff_reg_dr_c1[2] ),
.I1(\reg_dr_c0[2] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[2] ) 
);
defparam \reg_dr_c1[2]_ins15388 .INIT=8'hCA;
LUT3 \reg_dr_c1[1]_ins15389  (
.I0(\ff_reg_dr_c1[1] ),
.I1(\reg_dr_c0[1] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[1] ) 
);
defparam \reg_dr_c1[1]_ins15389 .INIT=8'hCA;
LUT3 \reg_dr_c1[0]_ins15390  (
.I0(\ff_reg_dr_c1[0] ),
.I1(\reg_dr_c0[0] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[0] ) 
);
defparam \reg_dr_c1[0]_ins15390 .INIT=8'hCA;
LUT3 \reg_sr_c1[7]_ins15391  (
.I0(\ff_reg_sr_c1[7] ),
.I1(\reg_sr_c0[7] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[7] ) 
);
defparam \reg_sr_c1[7]_ins15391 .INIT=8'hCA;
LUT3 \reg_sr_c1[6]_ins15392  (
.I0(\ff_reg_sr_c1[6] ),
.I1(\reg_sr_c0[6] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[6] ) 
);
defparam \reg_sr_c1[6]_ins15392 .INIT=8'hCA;
LUT3 \reg_sr_c1[5]_ins15393  (
.I0(\ff_reg_sr_c1[5] ),
.I1(\reg_sr_c0[5] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[5] ) 
);
defparam \reg_sr_c1[5]_ins15393 .INIT=8'hCA;
LUT3 \reg_sr_c1[4]_ins15394  (
.I0(\ff_reg_sr_c1[4] ),
.I1(\reg_sr_c0[4] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[4] ) 
);
defparam \reg_sr_c1[4]_ins15394 .INIT=8'hCA;
LUT3 \reg_sr_c1[3]_ins15395  (
.I0(\ff_reg_sr_c1[3] ),
.I1(\reg_sr_c0[3] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[3] ) 
);
defparam \reg_sr_c1[3]_ins15395 .INIT=8'hCA;
LUT3 \reg_sr_c1[2]_ins15396  (
.I0(\ff_reg_sr_c1[2] ),
.I1(\reg_sr_c0[2] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[2] ) 
);
defparam \reg_sr_c1[2]_ins15396 .INIT=8'hCA;
LUT3 \reg_sr_c1[1]_ins15397  (
.I0(\ff_reg_sr_c1[1] ),
.I1(\reg_sr_c0[1] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[1] ) 
);
defparam \reg_sr_c1[1]_ins15397 .INIT=8'hCA;
LUT3 \reg_sr_c1[0]_ins15398  (
.I0(\ff_reg_sr_c1[0] ),
.I1(\reg_sr_c0[0] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[0] ) 
);
defparam \reg_sr_c1[0]_ins15398 .INIT=8'hCA;
LUT3 \reg_rr_c1[7]_ins15399  (
.I0(\ff_reg_rr_c1[7] ),
.I1(\reg_rr_c0[7] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[7] ) 
);
defparam \reg_rr_c1[7]_ins15399 .INIT=8'hCA;
LUT3 \reg_rr_c1[6]_ins15400  (
.I0(\ff_reg_rr_c1[6] ),
.I1(\reg_rr_c0[6] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[6] ) 
);
defparam \reg_rr_c1[6]_ins15400 .INIT=8'hCA;
LUT3 \reg_rr_c1[5]_ins15401  (
.I0(\ff_reg_rr_c1[5] ),
.I1(\reg_rr_c0[5] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[5] ) 
);
defparam \reg_rr_c1[5]_ins15401 .INIT=8'hCA;
LUT3 \reg_rr_c1[4]_ins15402  (
.I0(\ff_reg_rr_c1[4] ),
.I1(\reg_rr_c0[4] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[4] ) 
);
defparam \reg_rr_c1[4]_ins15402 .INIT=8'hCA;
LUT3 \reg_rr_c1[3]_ins15403  (
.I0(\ff_reg_rr_c1[3] ),
.I1(\reg_rr_c0[3] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[3] ) 
);
defparam \reg_rr_c1[3]_ins15403 .INIT=8'hCA;
LUT3 \reg_rr_c1[2]_ins15404  (
.I0(\ff_reg_rr_c1[2] ),
.I1(\reg_rr_c0[2] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[2] ) 
);
defparam \reg_rr_c1[2]_ins15404 .INIT=8'hCA;
LUT3 \reg_rr_c1[1]_ins15405  (
.I0(\ff_reg_rr_c1[1] ),
.I1(\reg_rr_c0[1] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[1] ) 
);
defparam \reg_rr_c1[1]_ins15405 .INIT=8'hCA;
LUT3 \reg_rr_c1[0]_ins15406  (
.I0(\ff_reg_rr_c1[0] ),
.I1(\reg_rr_c0[0] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[0] ) 
);
defparam \reg_rr_c1[0]_ins15406 .INIT=8'hCA;
LUT3 \reg_sl_c1[6]_ins15407  (
.I0(\ff_reg_sl_c1[6] ),
.I1(\reg_sl_c0[6] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[6] ) 
);
defparam \reg_sl_c1[6]_ins15407 .INIT=8'hCA;
LUT3 \reg_sl_c1[5]_ins15408  (
.I0(\ff_reg_sl_c1[5] ),
.I1(\reg_sl_c0[5] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[5] ) 
);
defparam \reg_sl_c1[5]_ins15408 .INIT=8'hCA;
LUT3 \reg_sl_c1[4]_ins15409  (
.I0(\ff_reg_sl_c1[4] ),
.I1(\reg_sl_c0[4] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[4] ) 
);
defparam \reg_sl_c1[4]_ins15409 .INIT=8'hCA;
LUT3 \reg_sl_c1[3]_ins15410  (
.I0(\ff_reg_sl_c1[3] ),
.I1(\reg_sl_c0[3] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[3] ) 
);
defparam \reg_sl_c1[3]_ins15410 .INIT=8'hCA;
LUT3 \reg_sl_c1[2]_ins15411  (
.I0(\ff_reg_sl_c1[2] ),
.I1(\reg_sl_c0[2] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[2] ) 
);
defparam \reg_sl_c1[2]_ins15411 .INIT=8'hCA;
LUT3 \reg_sl_c1[1]_ins15412  (
.I0(\ff_reg_sl_c1[1] ),
.I1(\reg_sl_c0[1] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[1] ) 
);
defparam \reg_sl_c1[1]_ins15412 .INIT=8'hCA;
LUT3 \reg_sl_c1[0]_ins15413  (
.I0(\ff_reg_sl_c1[0] ),
.I1(\reg_sl_c0[0] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[0] ) 
);
defparam \reg_sl_c1[0]_ins15413 .INIT=8'hCA;
LUT3 \reg_wave_length_c1[1]_ins15414  (
.I0(\ff_reg_wave_length_c1[1] ),
.I1(\reg_wave_length_c0[1] ),
.I2(ff_reg_clone_wave_c1),
.F(\reg_wave_length_c1[1] ) 
);
defparam \reg_wave_length_c1[1]_ins15414 .INIT=8'hCA;
LUT3 \reg_wave_length_c1[0]_ins15415  (
.I0(\ff_reg_wave_length_c1[0] ),
.I1(\reg_wave_length_c0[0] ),
.I2(ff_reg_clone_wave_c1),
.F(\reg_wave_length_c1[0] ) 
);
defparam \reg_wave_length_c1[0]_ins15415 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[11]_ins15416  (
.I0(\ff_reg_frequency_count_c1[11] ),
.I1(\reg_frequency_count_c0[11] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[11] ) 
);
defparam \reg_frequency_count_c1[11]_ins15416 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[10]_ins15417  (
.I0(\ff_reg_frequency_count_c1[10] ),
.I1(\reg_frequency_count_c0[10] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[10] ) 
);
defparam \reg_frequency_count_c1[10]_ins15417 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[9]_ins15418  (
.I0(\ff_reg_frequency_count_c1[9] ),
.I1(\reg_frequency_count_c0[9] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[9] ) 
);
defparam \reg_frequency_count_c1[9]_ins15418 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[8]_ins15419  (
.I0(\ff_reg_frequency_count_c1[8] ),
.I1(\reg_frequency_count_c0[8] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[8] ) 
);
defparam \reg_frequency_count_c1[8]_ins15419 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[7]_ins15420  (
.I0(\ff_reg_frequency_count_c1[7] ),
.I1(\reg_frequency_count_c0[7] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[7] ) 
);
defparam \reg_frequency_count_c1[7]_ins15420 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[6]_ins15421  (
.I0(\ff_reg_frequency_count_c1[6] ),
.I1(\reg_frequency_count_c0[6] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[6] ) 
);
defparam \reg_frequency_count_c1[6]_ins15421 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[5]_ins15422  (
.I0(\ff_reg_frequency_count_c1[5] ),
.I1(\reg_frequency_count_c0[5] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[5] ) 
);
defparam \reg_frequency_count_c1[5]_ins15422 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[4]_ins15423  (
.I0(\ff_reg_frequency_count_c1[4] ),
.I1(\reg_frequency_count_c0[4] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[4] ) 
);
defparam \reg_frequency_count_c1[4]_ins15423 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[3]_ins15424  (
.I0(\ff_reg_frequency_count_c1[3] ),
.I1(\reg_frequency_count_c0[3] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[3] ) 
);
defparam \reg_frequency_count_c1[3]_ins15424 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[2]_ins15425  (
.I0(\ff_reg_frequency_count_c1[2] ),
.I1(\reg_frequency_count_c0[2] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[2] ) 
);
defparam \reg_frequency_count_c1[2]_ins15425 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[1]_ins15426  (
.I0(\ff_reg_frequency_count_c1[1] ),
.I1(\reg_frequency_count_c0[1] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[1] ) 
);
defparam \reg_frequency_count_c1[1]_ins15426 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[0]_ins15427  (
.I0(\ff_reg_frequency_count_c1[0] ),
.I1(\reg_frequency_count_c0[0] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[0] ) 
);
defparam \reg_frequency_count_c1[0]_ins15427 .INIT=8'hCA;
LUT3 \reg_dr_d1[7]_ins15428  (
.I0(\ff_reg_dr_d1[7] ),
.I1(\reg_dr_d0[7] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[7] ) 
);
defparam \reg_dr_d1[7]_ins15428 .INIT=8'hCA;
LUT3 \reg_dr_d1[6]_ins15429  (
.I0(\ff_reg_dr_d1[6] ),
.I1(\reg_dr_d0[6] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[6] ) 
);
defparam \reg_dr_d1[6]_ins15429 .INIT=8'hCA;
LUT3 \reg_dr_d1[5]_ins15430  (
.I0(\ff_reg_dr_d1[5] ),
.I1(\reg_dr_d0[5] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[5] ) 
);
defparam \reg_dr_d1[5]_ins15430 .INIT=8'hCA;
LUT3 \reg_dr_d1[4]_ins15431  (
.I0(\ff_reg_dr_d1[4] ),
.I1(\reg_dr_d0[4] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[4] ) 
);
defparam \reg_dr_d1[4]_ins15431 .INIT=8'hCA;
LUT3 \reg_dr_d1[3]_ins15432  (
.I0(\ff_reg_dr_d1[3] ),
.I1(\reg_dr_d0[3] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[3] ) 
);
defparam \reg_dr_d1[3]_ins15432 .INIT=8'hCA;
LUT3 \reg_dr_d1[2]_ins15433  (
.I0(\ff_reg_dr_d1[2] ),
.I1(\reg_dr_d0[2] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[2] ) 
);
defparam \reg_dr_d1[2]_ins15433 .INIT=8'hCA;
LUT3 \reg_dr_d1[1]_ins15434  (
.I0(\ff_reg_dr_d1[1] ),
.I1(\reg_dr_d0[1] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[1] ) 
);
defparam \reg_dr_d1[1]_ins15434 .INIT=8'hCA;
LUT3 \reg_dr_d1[0]_ins15435  (
.I0(\ff_reg_dr_d1[0] ),
.I1(\reg_dr_d0[0] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[0] ) 
);
defparam \reg_dr_d1[0]_ins15435 .INIT=8'hCA;
LUT3 \reg_sr_d1[7]_ins15436  (
.I0(\ff_reg_sr_d1[7] ),
.I1(\reg_sr_d0[7] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[7] ) 
);
defparam \reg_sr_d1[7]_ins15436 .INIT=8'hCA;
LUT3 \reg_sr_d1[6]_ins15437  (
.I0(\ff_reg_sr_d1[6] ),
.I1(\reg_sr_d0[6] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[6] ) 
);
defparam \reg_sr_d1[6]_ins15437 .INIT=8'hCA;
LUT3 \reg_sr_d1[5]_ins15438  (
.I0(\ff_reg_sr_d1[5] ),
.I1(\reg_sr_d0[5] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[5] ) 
);
defparam \reg_sr_d1[5]_ins15438 .INIT=8'hCA;
LUT3 \reg_sr_d1[4]_ins15439  (
.I0(\ff_reg_sr_d1[4] ),
.I1(\reg_sr_d0[4] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[4] ) 
);
defparam \reg_sr_d1[4]_ins15439 .INIT=8'hCA;
LUT3 \reg_sr_d1[3]_ins15440  (
.I0(\ff_reg_sr_d1[3] ),
.I1(\reg_sr_d0[3] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[3] ) 
);
defparam \reg_sr_d1[3]_ins15440 .INIT=8'hCA;
LUT3 \reg_sr_d1[2]_ins15441  (
.I0(\ff_reg_sr_d1[2] ),
.I1(\reg_sr_d0[2] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[2] ) 
);
defparam \reg_sr_d1[2]_ins15441 .INIT=8'hCA;
LUT3 \reg_sr_d1[1]_ins15442  (
.I0(\ff_reg_sr_d1[1] ),
.I1(\reg_sr_d0[1] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[1] ) 
);
defparam \reg_sr_d1[1]_ins15442 .INIT=8'hCA;
LUT3 \reg_sr_d1[0]_ins15443  (
.I0(\ff_reg_sr_d1[0] ),
.I1(\reg_sr_d0[0] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[0] ) 
);
defparam \reg_sr_d1[0]_ins15443 .INIT=8'hCA;
LUT3 \reg_rr_d1[7]_ins15444  (
.I0(\ff_reg_rr_d1[7] ),
.I1(\reg_rr_d0[7] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[7] ) 
);
defparam \reg_rr_d1[7]_ins15444 .INIT=8'hCA;
LUT3 \reg_rr_d1[6]_ins15445  (
.I0(\ff_reg_rr_d1[6] ),
.I1(\reg_rr_d0[6] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[6] ) 
);
defparam \reg_rr_d1[6]_ins15445 .INIT=8'hCA;
LUT3 \reg_rr_d1[5]_ins15446  (
.I0(\ff_reg_rr_d1[5] ),
.I1(\reg_rr_d0[5] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[5] ) 
);
defparam \reg_rr_d1[5]_ins15446 .INIT=8'hCA;
LUT3 \reg_rr_d1[4]_ins15447  (
.I0(\ff_reg_rr_d1[4] ),
.I1(\reg_rr_d0[4] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[4] ) 
);
defparam \reg_rr_d1[4]_ins15447 .INIT=8'hCA;
LUT3 \reg_rr_d1[3]_ins15448  (
.I0(\ff_reg_rr_d1[3] ),
.I1(\reg_rr_d0[3] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[3] ) 
);
defparam \reg_rr_d1[3]_ins15448 .INIT=8'hCA;
LUT3 \reg_rr_d1[2]_ins15449  (
.I0(\ff_reg_rr_d1[2] ),
.I1(\reg_rr_d0[2] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[2] ) 
);
defparam \reg_rr_d1[2]_ins15449 .INIT=8'hCA;
LUT3 \reg_rr_d1[1]_ins15450  (
.I0(\ff_reg_rr_d1[1] ),
.I1(\reg_rr_d0[1] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[1] ) 
);
defparam \reg_rr_d1[1]_ins15450 .INIT=8'hCA;
LUT3 \reg_rr_d1[0]_ins15451  (
.I0(\ff_reg_rr_d1[0] ),
.I1(\reg_rr_d0[0] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[0] ) 
);
defparam \reg_rr_d1[0]_ins15451 .INIT=8'hCA;
LUT3 \reg_sl_d1[6]_ins15452  (
.I0(\ff_reg_sl_d1[6] ),
.I1(\reg_sl_d0[6] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[6] ) 
);
defparam \reg_sl_d1[6]_ins15452 .INIT=8'hCA;
LUT3 \reg_sl_d1[5]_ins15453  (
.I0(\ff_reg_sl_d1[5] ),
.I1(\reg_sl_d0[5] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[5] ) 
);
defparam \reg_sl_d1[5]_ins15453 .INIT=8'hCA;
LUT3 \reg_sl_d1[4]_ins15454  (
.I0(\ff_reg_sl_d1[4] ),
.I1(\reg_sl_d0[4] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[4] ) 
);
defparam \reg_sl_d1[4]_ins15454 .INIT=8'hCA;
LUT3 \reg_sl_d1[3]_ins15455  (
.I0(\ff_reg_sl_d1[3] ),
.I1(\reg_sl_d0[3] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[3] ) 
);
defparam \reg_sl_d1[3]_ins15455 .INIT=8'hCA;
LUT3 \reg_sl_d1[2]_ins15456  (
.I0(\ff_reg_sl_d1[2] ),
.I1(\reg_sl_d0[2] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[2] ) 
);
defparam \reg_sl_d1[2]_ins15456 .INIT=8'hCA;
LUT3 \reg_sl_d1[1]_ins15457  (
.I0(\ff_reg_sl_d1[1] ),
.I1(\reg_sl_d0[1] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[1] ) 
);
defparam \reg_sl_d1[1]_ins15457 .INIT=8'hCA;
LUT3 \reg_sl_d1[0]_ins15458  (
.I0(\ff_reg_sl_d1[0] ),
.I1(\reg_sl_d0[0] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[0] ) 
);
defparam \reg_sl_d1[0]_ins15458 .INIT=8'hCA;
LUT3 \reg_wave_length_d1[1]_ins15459  (
.I0(\ff_reg_wave_length_d1[1] ),
.I1(\reg_wave_length_d0[1] ),
.I2(ff_reg_clone_wave_d1),
.F(\reg_wave_length_d1[1] ) 
);
defparam \reg_wave_length_d1[1]_ins15459 .INIT=8'hCA;
LUT3 \reg_wave_length_d1[0]_ins15460  (
.I0(\ff_reg_wave_length_d1[0] ),
.I1(\reg_wave_length_d0[0] ),
.I2(ff_reg_clone_wave_d1),
.F(\reg_wave_length_d1[0] ) 
);
defparam \reg_wave_length_d1[0]_ins15460 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[11]_ins15461  (
.I0(\ff_reg_frequency_count_d1[11]_3 ),
.I1(\reg_frequency_count_d0[11] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[11] ) 
);
defparam \reg_frequency_count_d1[11]_ins15461 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[10]_ins15462  (
.I0(\ff_reg_frequency_count_d1[10] ),
.I1(\reg_frequency_count_d0[10] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[10] ) 
);
defparam \reg_frequency_count_d1[10]_ins15462 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[9]_ins15463  (
.I0(\ff_reg_frequency_count_d1[9] ),
.I1(\reg_frequency_count_d0[9] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[9] ) 
);
defparam \reg_frequency_count_d1[9]_ins15463 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[8]_ins15464  (
.I0(\ff_reg_frequency_count_d1[8] ),
.I1(\reg_frequency_count_d0[8] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[8] ) 
);
defparam \reg_frequency_count_d1[8]_ins15464 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[7]_ins15465  (
.I0(\ff_reg_frequency_count_d1[7]_3 ),
.I1(\reg_frequency_count_d0[7] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[7] ) 
);
defparam \reg_frequency_count_d1[7]_ins15465 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[6]_ins15466  (
.I0(\ff_reg_frequency_count_d1[6] ),
.I1(\reg_frequency_count_d0[6] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[6] ) 
);
defparam \reg_frequency_count_d1[6]_ins15466 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[5]_ins15467  (
.I0(\ff_reg_frequency_count_d1[5] ),
.I1(\reg_frequency_count_d0[5] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[5] ) 
);
defparam \reg_frequency_count_d1[5]_ins15467 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[4]_ins15468  (
.I0(\ff_reg_frequency_count_d1[4] ),
.I1(\reg_frequency_count_d0[4] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[4] ) 
);
defparam \reg_frequency_count_d1[4]_ins15468 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[3]_ins15469  (
.I0(\ff_reg_frequency_count_d1[3] ),
.I1(\reg_frequency_count_d0[3] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[3] ) 
);
defparam \reg_frequency_count_d1[3]_ins15469 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[2]_ins15470  (
.I0(\ff_reg_frequency_count_d1[2] ),
.I1(\reg_frequency_count_d0[2] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[2] ) 
);
defparam \reg_frequency_count_d1[2]_ins15470 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[1]_ins15471  (
.I0(\ff_reg_frequency_count_d1[1] ),
.I1(\reg_frequency_count_d0[1] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[1] ) 
);
defparam \reg_frequency_count_d1[1]_ins15471 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[0]_ins15472  (
.I0(\ff_reg_frequency_count_d1[0] ),
.I1(\reg_frequency_count_d0[0] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[0] ) 
);
defparam \reg_frequency_count_d1[0]_ins15472 .INIT=8'hCA;
LUT4 sram_oe_ins15490 (
.I0(slot_a_23),
.I1(slot_a_21),
.I2(slot_a_25),
.I3(n6951),
.F(sram_oe_7) 
);
defparam sram_oe_ins15490.INIT=16'h1F00;
LUT3 \reg_volume_a0[3]_ins15494  (
.I0(n10119_5),
.I1(n10295_7),
.I2(\reg_volume_a0[3]_13 ),
.F(\reg_volume_a0[3]_11 ) 
);
defparam \reg_volume_a0[3]_ins15494 .INIT=8'hF8;
LUT4 \reg_enable_a0[1]_ins15495  (
.I0(\reg_enable_a0[1]_13 ),
.I1(n10297_5),
.I2(n2041_9),
.I3(\reg_enable_a0[1]_15 ),
.F(\reg_enable_a0[1]_11 ) 
);
defparam \reg_enable_a0[1]_ins15495 .INIT=16'h8F00;
LUT3 \reg_frequency_count_a0[11]_ins15496  (
.I0(\reg_frequency_count_a0[11]_13 ),
.I1(\reg_frequency_count_a0[11]_15 ),
.I2(n10283_5),
.F(\reg_frequency_count_a0[11]_11 ) 
);
defparam \reg_frequency_count_a0[11]_ins15496 .INIT=8'h40;
LUT4 \reg_frequency_count_a0[7]_ins15497  (
.I0(\reg_frequency_count_a0[11]_13 ),
.I1(n10194_5),
.I2(\reg_frequency_count_a0[11]_15 ),
.I3(n10291_5),
.F(\reg_frequency_count_a0[7]_11 ) 
);
defparam \reg_frequency_count_a0[7]_ins15497 .INIT=16'h4000;
LUT4 \reg_volume_b0[3]_ins15498  (
.I0(n10357_7),
.I1(n10119_5),
.I2(\reg_volume_b0[3]_13 ),
.I3(\reg_volume_b0[3]_17 ),
.F(\reg_volume_b0[3]_11 ) 
);
defparam \reg_volume_b0[3]_ins15498 .INIT=16'hF888;
LUT4 \reg_enable_b0[1]_ins15499  (
.I0(\reg_enable_a0[1]_13 ),
.I1(n10364_5),
.I2(n2041_9),
.I3(\reg_enable_a0[1]_15 ),
.F(\reg_enable_b0[1]_11 ) 
);
defparam \reg_enable_b0[1]_ins15499 .INIT=16'h8F00;
LUT3 \reg_frequency_count_b0[11]_ins15500  (
.I0(n10119_5),
.I1(n10345_9),
.I2(\reg_frequency_count_b0[11]_13 ),
.F(\reg_frequency_count_b0[11]_11 ) 
);
defparam \reg_frequency_count_b0[11]_ins15500 .INIT=8'hF8;
LUT4 \reg_frequency_count_b0[7]_ins15501  (
.I0(\reg_frequency_count_b0[7]_13 ),
.I1(\reg_frequency_count_b0[7]_19 ),
.I2(n10119_5),
.I3(n10353_7),
.F(\reg_frequency_count_b0[7]_11 ) 
);
defparam \reg_frequency_count_b0[7]_ins15501 .INIT=16'hF888;
LUT4 \reg_volume_c0[3]_ins15502  (
.I0(\reg_volume_b0[3]_17 ),
.I1(n10555_9),
.I2(n10243_7),
.I3(\reg_frequency_count_b0[7]_19 ),
.F(\reg_volume_c0[3]_11 ) 
);
defparam \reg_volume_c0[3]_ins15502 .INIT=16'hF888;
LUT4 \reg_enable_c0[1]_ins15503  (
.I0(n10243_7),
.I1(n10297_5),
.I2(n2041_9),
.I3(\reg_enable_a0[1]_15 ),
.F(\reg_enable_c0[1]_11 ) 
);
defparam \reg_enable_c0[1]_ins15503 .INIT=16'h8F00;
LUT3 \reg_frequency_count_c0[11]_ins15504  (
.I0(n10207_7),
.I1(n10283_5),
.I2(\reg_frequency_count_c0[11]_13 ),
.F(\reg_frequency_count_c0[11]_11 ) 
);
defparam \reg_frequency_count_c0[11]_ins15504 .INIT=8'hF8;
LUT4 \reg_frequency_count_c0[7]_ins15505  (
.I0(n10291_5),
.I1(n10194_5),
.I2(n10207_7),
.I3(\reg_frequency_count_c0[7]_13 ),
.F(\reg_frequency_count_c0[7]_11 ) 
);
defparam \reg_frequency_count_c0[7]_ins15505 .INIT=16'hFF80;
LUT4 \reg_volume_d0[3]_ins15506  (
.I0(n10563_7),
.I1(\reg_volume_b0[3]_17 ),
.I2(n10207_7),
.I3(n10357_7),
.F(\reg_volume_d0[3]_11 ) 
);
defparam \reg_volume_d0[3]_ins15506 .INIT=16'hF888;
LUT4 \reg_enable_d0[1]_ins15507  (
.I0(n10243_7),
.I1(n10364_5),
.I2(n2041_9),
.I3(\reg_enable_a0[1]_15 ),
.F(\reg_enable_d0[1]_11 ) 
);
defparam \reg_enable_d0[1]_ins15507 .INIT=16'h8F00;
LUT3 \reg_frequency_count_d0[11]_ins15508  (
.I0(n10207_7),
.I1(n10345_9),
.I2(\reg_frequency_count_d0[11]_13 ),
.F(\reg_frequency_count_d0[11]_11 ) 
);
defparam \reg_frequency_count_d0[11]_ins15508 .INIT=8'hF8;
LUT4 \reg_frequency_count_d0[7]_ins15509  (
.I0(n10345_13),
.I1(n10353_7),
.I2(\reg_frequency_count_d0[7]_13 ),
.I3(\reg_frequency_count_d0[7]_17 ),
.F(\reg_frequency_count_d0[7]_11 ) 
);
defparam \reg_frequency_count_d0[7]_ins15509 .INIT=16'hF800;
LUT4 \ff_reg_volume_d1[3]_ins15510  (
.I0(n10547_7),
.I1(n10295_7),
.I2(\ff_reg_volume_d1[3]_13 ),
.I3(\reg_volume_b0[3]_17 ),
.F(\ff_reg_volume_d1[3]_11 ) 
);
defparam \ff_reg_volume_d1[3]_ins15510 .INIT=16'hF888;
LUT4 \ff_reg_frequency_count_d1[11]_ins15512  (
.I0(\reg_volume_b0[3]_17 ),
.I1(n10555_11),
.I2(slot_a_5),
.I3(\ff_reg_frequency_count_d1[11]_13 ),
.F(\ff_reg_frequency_count_d1[11] ) 
);
defparam \ff_reg_frequency_count_d1[11]_ins15512 .INIT=16'h0E00;
LUT3 \ff_reg_frequency_count_d1[7]_ins15513  (
.I0(\ff_reg_frequency_count_d1[7]_17 ),
.I1(\reg_frequency_count_a0[11]_15 ),
.I2(\ff_reg_frequency_count_d1[7]_15 ),
.F(\ff_reg_frequency_count_d1[7] ) 
);
defparam \ff_reg_frequency_count_d1[7]_ins15513 .INIT=8'h40;
LUT2 n370_ins15516 (
.I0(n339_27),
.I1(n116_5),
.F(n370) 
);
defparam n370_ins15516.INIT=4'h4;
LUT2 \reg_ar_d1[0]_ins15517  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[0] ),
.F(\reg_ar_d1[0] ) 
);
defparam \reg_ar_d1[0]_ins15517 .INIT=4'h4;
LUT2 \reg_ar_d1[1]_ins15518  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[1] ),
.F(\reg_ar_d1[1] ) 
);
defparam \reg_ar_d1[1]_ins15518 .INIT=4'h4;
LUT2 \reg_ar_d1[2]_ins15519  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[2] ),
.F(\reg_ar_d1[2] ) 
);
defparam \reg_ar_d1[2]_ins15519 .INIT=4'h4;
LUT2 \reg_ar_d1[3]_ins15520  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[3] ),
.F(\reg_ar_d1[3] ) 
);
defparam \reg_ar_d1[3]_ins15520 .INIT=4'h4;
LUT2 \reg_ar_d1[4]_ins15521  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[4] ),
.F(\reg_ar_d1[4] ) 
);
defparam \reg_ar_d1[4]_ins15521 .INIT=4'h4;
LUT2 \reg_ar_d1[5]_ins15522  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[5] ),
.F(\reg_ar_d1[5] ) 
);
defparam \reg_ar_d1[5]_ins15522 .INIT=4'h4;
LUT2 \reg_ar_d1[6]_ins15523  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[6] ),
.F(\reg_ar_d1[6] ) 
);
defparam \reg_ar_d1[6]_ins15523 .INIT=4'h4;
LUT2 \reg_ar_d1[7]_ins15524  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[7] ),
.F(\reg_ar_d1[7] ) 
);
defparam \reg_ar_d1[7]_ins15524 .INIT=4'h4;
LUT2 \rddata[4]_ins15525  (
.I0(\rddata[4]_7 ),
.I1(\ff_sram_q[4] ),
.F(\rddata[4] ) 
);
defparam \rddata[4]_ins15525 .INIT=4'h4;
LUT2 \rddata[5]_ins15526  (
.I0(\rddata[4]_7 ),
.I1(\ff_sram_q[5] ),
.F(\rddata[5] ) 
);
defparam \rddata[5]_ins15526 .INIT=4'h4;
LUT4 n338_ins15527 (
.I0(n338_11),
.I1(n338_13),
.I2(n339_27),
.I3(n338_15),
.F(n338_9) 
);
defparam n338_ins15527.INIT=16'hF8FF;
LUT4 o_ins15528 (
.I0(slot_a_25),
.I1(o_29_646),
.I2(n339_13),
.I3(n339_27),
.F(o_27_645) 
);
defparam o_ins15528.INIT=16'h000E;
LUT3 n317_ins15529 (
.I0(n339_13),
.I1(n339_27),
.I2(slot_a_13),
.F(n317_5) 
);
defparam n317_ins15529.INIT=8'h10;
LUT2 n316_ins15530 (
.I0(n339_13),
.I1(slot_a_15),
.F(n316_5) 
);
defparam n316_ins15530.INIT=4'h4;
LUT2 \rddata[0]_ins15531  (
.I0(\rddata[4]_7 ),
.I1(\ff_sram_q[0] ),
.F(\rddata[0] ) 
);
defparam \rddata[0]_ins15531 .INIT=4'h4;
LUT2 \rddata[1]_ins15532  (
.I0(\rddata[4]_7 ),
.I1(\ff_sram_q[1] ),
.F(\rddata[1] ) 
);
defparam \rddata[1]_ins15532 .INIT=4'h4;
LUT2 \rddata[2]_ins15533  (
.I0(\rddata[4]_7 ),
.I1(\ff_sram_q[2] ),
.F(\rddata[2] ) 
);
defparam \rddata[2]_ins15533 .INIT=4'h4;
LUT2 \rddata[3]_ins15534  (
.I0(\rddata[4]_7 ),
.I1(\ff_sram_q[3] ),
.F(\rddata[3] ) 
);
defparam \rddata[3]_ins15534 .INIT=4'h4;
LUT2 \rddata[6]_ins15535  (
.I0(\rddata[4]_7 ),
.I1(\ff_sram_q[6] ),
.F(\rddata[6] ) 
);
defparam \rddata[6]_ins15535 .INIT=4'h4;
LUT2 \rddata[7]_ins15580  (
.I0(\ff_sram_q[7] ),
.I1(\rddata[4]_7 ),
.F(\rddata[7] ) 
);
defparam \rddata[7]_ins15580 .INIT=4'hE;
LUT4 n74_ins15581 (
.I0(n116_7),
.I1(ff_nrd2),
.I2(n74_15),
.I3(n74_11),
.F(n74_7) 
);
defparam n74_ins15581.INIT=16'h888F;
LUT4 n116_ins15766 (
.I0(slot_nsltsl_3),
.I1(ff_nwr1),
.I2(slot_nmerq_3),
.I3(ff_nwr2),
.F(n116_5) 
);
defparam n116_ins15766.INIT=16'h0100;
LUT4 n116_ins15767 (
.I0(n116_9),
.I1(n6917_5),
.I2(n116_11),
.I3(n116_13),
.F(n116_7) 
);
defparam n116_ins15767.INIT=16'h8000;
LUT3 n6886_ins15768 (
.I0(slot_a_25),
.I1(slot_a_27),
.I2(n116_5),
.F(n6886_5) 
);
defparam n6886_ins15768.INIT=8'h40;
LUT2 n6917_ins15769 (
.I0(slot_a_31),
.I1(slot_a_29),
.F(n6917_5) 
);
defparam n6917_ins15769.INIT=4'h4;
LUT4 n339_ins15771 (
.I0(slot_a_23),
.I1(slot_a_19),
.I2(slot_a_21),
.I3(slot_a_25),
.F(n339_11) 
);
defparam n339_ins15771.INIT=16'h33D0;
LUT4 n339_ins15772 (
.I0(slot_a_17),
.I1(n339_15),
.I2(n338_13),
.I3(n338_11),
.F(n339_13) 
);
defparam n339_ins15772.INIT=16'h7454;
LUT4 n340_ins15773 (
.I0(slot_a_21),
.I1(slot_a_25),
.I2(slot_a_23),
.I3(slot_a_19),
.F(n340_9) 
);
defparam n340_ins15773.INIT=16'hFC13;
LUT4 n6951_ins15774 (
.I0(slot_a_27),
.I1(\reg_bank3[7] ),
.I2(reg_wts_enable),
.I3(n6917_5),
.F(n6951_5) 
);
defparam n6951_ins15774.INIT=16'h4000;
LUT2 n2041_ins15775 (
.I0(n339_15),
.I1(n2041_11),
.F(n2041_9) 
);
defparam n2041_ins15775.INIT=4'h1;
LUT4 n10119_ins15776 (
.I0(slot_a_13),
.I1(slot_a_15),
.I2(n116_5),
.I3(n10345_13),
.F(n10119_5) 
);
defparam n10119_ins15776.INIT=16'h1000;
LUT4 n10135_ins15779 (
.I0(slot_a_3),
.I1(slot_a_7),
.I2(slot_a_5),
.I3(n10291_5),
.F(n10135_5) 
);
defparam n10135_ins15779.INIT=16'h4000;
LUT4 n10143_ins15780 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10291_5),
.F(n10143_5) 
);
defparam n10143_ins15780.INIT=16'h8000;
LUT4 n10179_ins15785 (
.I0(slot_a_3),
.I1(slot_a_7),
.I2(slot_a_5),
.I3(n10251_7),
.F(n10179_5) 
);
defparam n10179_ins15785.INIT=16'h4000;
LUT4 n10187_ins15786 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10251_7),
.F(n10187_5) 
);
defparam n10187_ins15786.INIT=16'h8000;
LUT3 n10194_ins15787 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.F(n10194_5) 
);
defparam n10194_ins15787.INIT=8'h01;
LUT2 n10251_ins15792 (
.I0(slot_a_9),
.I1(slot_a_11),
.F(n10251_7) 
);
defparam n10251_ins15792.INIT=4'h4;
LUT4 n10283_ins15793 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10291_5),
.F(n10283_5) 
);
defparam n10283_ins15793.INIT=16'h1000;
LUT2 n10291_ins15795 (
.I0(slot_a_9),
.I1(slot_a_11),
.F(n10291_5) 
);
defparam n10291_ins15795.INIT=4'h1;
LUT4 n10297_ins15797 (
.I0(slot_a_7),
.I1(slot_a_5),
.I2(slot_a_3),
.I3(n10291_5),
.F(n10297_5) 
);
defparam n10297_ins15797.INIT=16'h4000;
LUT3 n10345_ins15799 (
.I0(slot_a_13),
.I1(slot_a_15),
.I2(n116_5),
.F(n10345_7) 
);
defparam n10345_ins15799.INIT=8'h40;
LUT4 n10345_ins15800 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10251_7),
.F(n10345_9) 
);
defparam n10345_ins15800.INIT=16'h1000;
LUT4 n10364_ins15803 (
.I0(slot_a_7),
.I1(slot_a_5),
.I2(slot_a_3),
.I3(n10251_7),
.F(n10364_5) 
);
defparam n10364_ins15803.INIT=16'h4000;
LUT4 n10412_ins15804 (
.I0(slot_a_13),
.I1(slot_a_15),
.I2(n116_5),
.I3(n10345_13),
.F(n10412_5) 
);
defparam n10412_ins15804.INIT=16'h8000;
LUT3 \reg_volume_a0[3]_ins15819  (
.I0(n116_5),
.I1(n10155_9),
.I2(\reg_frequency_count_b0[7]_13 ),
.F(\reg_volume_a0[3]_13 ) 
);
defparam \reg_volume_a0[3]_ins15819 .INIT=8'h80;
LUT3 \reg_enable_a0[1]_ins15820  (
.I0(slot_a_13),
.I1(slot_a_15),
.I2(n10345_13),
.F(\reg_enable_a0[1]_13 ) 
);
defparam \reg_enable_a0[1]_ins15820 .INIT=8'h10;
LUT4 \reg_enable_a0[1]_ins15821  (
.I0(slot_a_5),
.I1(\reg_enable_a0[1]_17 ),
.I2(n2041_9),
.I3(\reg_frequency_count_a0[11]_15 ),
.F(\reg_enable_a0[1]_15 ) 
);
defparam \reg_enable_a0[1]_ins15821 .INIT=16'hF800;
LUT4 \reg_frequency_count_a0[11]_ins15822  (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(n10345_13),
.I3(\reg_frequency_count_a0[11]_17 ),
.F(\reg_frequency_count_a0[11]_13 ) 
);
defparam \reg_frequency_count_a0[11]_ins15822 .INIT=16'hEF00;
LUT3 \reg_frequency_count_a0[11]_ins15823  (
.I0(n338_11),
.I1(n339_15),
.I2(n116_5),
.F(\reg_frequency_count_a0[11]_15 ) 
);
defparam \reg_frequency_count_a0[11]_ins15823 .INIT=8'hB0;
LUT4 \reg_volume_b0[3]_ins15824  (
.I0(slot_a_7),
.I1(slot_a_5),
.I2(slot_a_3),
.I3(n116_5),
.F(\reg_volume_b0[3]_13 ) 
);
defparam \reg_volume_b0[3]_ins15824 .INIT=16'h4000;
LUT3 \reg_frequency_count_b0[11]_ins15826  (
.I0(n116_5),
.I1(n10297_5),
.I2(\reg_frequency_count_b0[7]_13 ),
.F(\reg_frequency_count_b0[11]_13 ) 
);
defparam \reg_frequency_count_b0[11]_ins15826 .INIT=8'h80;
LUT4 \reg_frequency_count_b0[7]_ins15827  (
.I0(n339_15),
.I1(n2041_11),
.I2(slot_a_13),
.I3(\reg_frequency_count_b0[7]_17 ),
.F(\reg_frequency_count_b0[7]_13 ) 
);
defparam \reg_frequency_count_b0[7]_ins15827 .INIT=16'hCA00;
LUT3 \reg_frequency_count_c0[11]_ins15829  (
.I0(\reg_frequency_count_a0[11]_17 ),
.I1(\reg_frequency_count_a0[11]_15 ),
.I2(n10127_7),
.F(\reg_frequency_count_c0[11]_13 ) 
);
defparam \reg_frequency_count_c0[11]_ins15829 .INIT=8'h40;
LUT3 \reg_frequency_count_c0[7]_ins15830  (
.I0(\reg_frequency_count_a0[11]_17 ),
.I1(\reg_frequency_count_a0[11]_15 ),
.I2(n10119_9),
.F(\reg_frequency_count_c0[7]_13 ) 
);
defparam \reg_frequency_count_c0[7]_ins15830 .INIT=8'h40;
LUT3 \reg_frequency_count_d0[11]_ins15831  (
.I0(n116_5),
.I1(n10143_5),
.I2(\reg_frequency_count_b0[7]_13 ),
.F(\reg_frequency_count_d0[11]_13 ) 
);
defparam \reg_frequency_count_d0[11]_ins15831 .INIT=8'h80;
LUT4 \reg_frequency_count_d0[7]_ins15832  (
.I0(n2041_11),
.I1(slot_a_17),
.I2(n338_11),
.I3(n10135_5),
.F(\reg_frequency_count_d0[7]_13 ) 
);
defparam \reg_frequency_count_d0[7]_ins15832 .INIT=16'hF800;
LUT4 \ff_reg_volume_d1[3]_ins15834  (
.I0(slot_a_3),
.I1(slot_a_7),
.I2(slot_a_5),
.I3(n116_5),
.F(\ff_reg_volume_d1[3]_13 ) 
);
defparam \ff_reg_volume_d1[3]_ins15834 .INIT=16'h4000;
LUT3 \ff_reg_frequency_count_d1[11]_ins15835  (
.I0(slot_a_7),
.I1(slot_a_3),
.I2(n116_5),
.F(\ff_reg_frequency_count_d1[11]_13 ) 
);
defparam \ff_reg_frequency_count_d1[11]_ins15835 .INIT=8'h40;
LUT4 \ff_reg_frequency_count_d1[7]_ins15837  (
.I0(n10194_5),
.I1(n10555_11),
.I2(n2041_9),
.I3(n10150_7),
.F(\ff_reg_frequency_count_d1[7]_15 ) 
);
defparam \ff_reg_frequency_count_d1[7]_ins15837 .INIT=16'h8A88;
LUT4 \rddata[4]_ins15838  (
.I0(slot_a_25),
.I1(slot_a_19),
.I2(\rddata[4]_9 ),
.I3(n6951_5),
.F(\rddata[4]_7 ) 
);
defparam \rddata[4]_ins15838 .INIT=16'h4000;
LUT3 n338_ins15839 (
.I0(slot_a_13),
.I1(slot_a_15),
.I2(slot_a_17),
.F(n338_11) 
);
defparam n338_ins15839.INIT=8'h10;
LUT4 n338_ins15840 (
.I0(slot_a_19),
.I1(slot_a_21),
.I2(slot_a_23),
.I3(n2041_11),
.F(n338_13) 
);
defparam n338_ins15840.INIT=16'h0100;
LUT4 n338_ins15841 (
.I0(slot_a_21),
.I1(slot_a_23),
.I2(slot_a_19),
.I3(slot_a_25),
.F(n338_15) 
);
defparam n338_ins15841.INIT=16'h0FFB;
LUT3 o_ins15842 (
.I0(slot_a_21),
.I1(slot_a_19),
.I2(slot_a_23),
.F(o_29_646) 
);
defparam o_ins15842.INIT=8'hE0;
LUT4 n74_ins15860 (
.I0(ff_nrd2),
.I1(n339_15),
.I2(n74_13),
.I3(slot_a_17),
.F(n74_11) 
);
defparam n74_ins15860.INIT=16'hF400;
LUT4 n116_ins15966 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_17),
.I3(slot_a_27),
.F(n116_9) 
);
defparam n116_ins15966.INIT=16'h8000;
LUT4 n116_ins15967 (
.I0(slot_a_19),
.I1(slot_a_21),
.I2(slot_a_23),
.I3(slot_a_25),
.F(n116_11) 
);
defparam n116_ins15967.INIT=16'h8000;
LUT4 n116_ins15968 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.I3(slot_a_15),
.F(n116_13) 
);
defparam n116_ins15968.INIT=16'h8000;
LUT4 n339_ins15969 (
.I0(n339_19),
.I1(slot_a_25),
.I2(slot_a_27),
.I3(n339_21),
.F(n339_15) 
);
defparam n339_ins15969.INIT=16'h8000;
LUT2 n339_ins15970 (
.I0(slot_a_15),
.I1(slot_a_13),
.F(n339_17) 
);
defparam n339_ins15970.INIT=4'h4;
LUT4 n2041_ins15971 (
.I0(n2041_13),
.I1(slot_a_25),
.I2(slot_a_27),
.I3(n6917_5),
.F(n2041_11) 
);
defparam n2041_ins15971.INIT=16'h8000;
LUT2 n10150_ins15972 (
.I0(slot_a_11),
.I1(slot_a_9),
.F(n10150_7) 
);
defparam n10150_ins15972.INIT=4'h4;
LUT3 n10155_ins15973 (
.I0(slot_a_7),
.I1(slot_a_3),
.I2(slot_a_5),
.F(n10155_7) 
);
defparam n10155_ins15973.INIT=8'h10;
LUT2 n10345_ins15974 (
.I0(n116_11),
.I1(n6951_5),
.F(n10345_11) 
);
defparam n10345_ins15974.INIT=4'h8;
LUT2 ext_memory_nactive_ins15975 (
.I0(ff_nrd2),
.I1(ext_memory_nactive_29),
.F(ext_memory_nactive_13) 
);
defparam ext_memory_nactive_ins15975.INIT=4'h2;
LUT4 \reg_enable_a0[1]_ins15976  (
.I0(\ff_reg_frequency_count_d1[7]_17 ),
.I1(slot_a_3),
.I2(n10150_7),
.I3(slot_a_7),
.F(\reg_enable_a0[1]_17 ) 
);
defparam \reg_enable_a0[1]_ins15976 .INIT=16'h4000;
LUT4 \reg_frequency_count_a0[11]_ins15977  (
.I0(slot_a_17),
.I1(n2041_11),
.I2(n339_17),
.I3(n339_15),
.F(\reg_frequency_count_a0[11]_17 ) 
);
defparam \reg_frequency_count_a0[11]_ins15977 .INIT=16'h007F;
LUT2 \reg_frequency_count_b0[7]_ins15978  (
.I0(slot_a_15),
.I1(slot_a_17),
.F(\reg_frequency_count_b0[7]_17 ) 
);
defparam \reg_frequency_count_b0[7]_ins15978 .INIT=4'h4;
LUT3 \rddata[4]_ins15979  (
.I0(slot_a_3),
.I1(n116_13),
.I2(\rddata[4]_11 ),
.F(\rddata[4]_9 ) 
);
defparam \rddata[4]_ins15979 .INIT=8'h80;
LUT4 n74_ins15996 (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(w_rdreq),
.I3(n2041_11),
.F(n74_13) 
);
defparam n74_ins15996.INIT=16'hE000;
LUT4 n339_ins16068 (
.I0(\reg_bank2[0] ),
.I1(\reg_bank2[1] ),
.I2(\reg_bank2[2] ),
.I3(\reg_bank2[3] ),
.F(n339_19) 
);
defparam n339_ins16068.INIT=16'h8000;
LUT4 n339_ins16069 (
.I0(slot_a_19),
.I1(slot_a_21),
.I2(n339_23),
.I3(n339_25),
.F(n339_21) 
);
defparam n339_ins16069.INIT=16'h1000;
LUT2 n2041_ins16070 (
.I0(reg_scci_enable),
.I1(\reg_bank3[7] ),
.F(n2041_13) 
);
defparam n2041_ins16070.INIT=4'h8;
LUT4 \rddata[4]_ins16072  (
.I0(slot_a_7),
.I1(slot_a_17),
.I2(slot_a_21),
.I3(slot_a_23),
.F(\rddata[4]_11 ) 
);
defparam \rddata[4]_ins16072 .INIT=16'h4000;
LUT4 n339_ins16095 (
.I0(slot_a_23),
.I1(\reg_bank2[7] ),
.I2(slot_a_29),
.I3(slot_a_31),
.F(n339_23) 
);
defparam n339_ins16095.INIT=16'h0001;
LUT4 n339_ins16096 (
.I0(\reg_bank2[6] ),
.I1(reg_scci_enable),
.I2(\reg_bank2[4] ),
.I3(\reg_bank2[5] ),
.F(n339_25) 
);
defparam n339_ins16096.INIT=16'h1000;
LUT3 \ext_memory_address[20]_ins16106  (
.I0(slot_a_31),
.I1(\reg_bank0[7] ),
.I2(\reg_bank2[7] ),
.F(\ext_memory_address[20]_7 ) 
);
defparam \ext_memory_address[20]_ins16106 .INIT=8'hD8;
LUT3 \ext_memory_address[20]_ins16107  (
.I0(\reg_bank1[7] ),
.I1(\reg_bank3[7] ),
.I2(slot_a_31),
.F(\ext_memory_address[20]_9 ) 
);
defparam \ext_memory_address[20]_ins16107 .INIT=8'hAC;
MUX2_LUT5 \ext_memory_address[20]_ins16108  (
.I0(\ext_memory_address[20]_7 ),
.I1(\ext_memory_address[20]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[20] ) 
);
LUT3 \ext_memory_address[19]_ins16109  (
.I0(slot_a_31),
.I1(\reg_bank0[6] ),
.I2(\reg_bank2[6] ),
.F(\ext_memory_address[19]_7 ) 
);
defparam \ext_memory_address[19]_ins16109 .INIT=8'hD8;
LUT3 \ext_memory_address[19]_ins16110  (
.I0(\reg_bank1[6] ),
.I1(\reg_bank3[6] ),
.I2(slot_a_31),
.F(\ext_memory_address[19]_9 ) 
);
defparam \ext_memory_address[19]_ins16110 .INIT=8'hAC;
MUX2_LUT5 \ext_memory_address[19]_ins16111  (
.I0(\ext_memory_address[19]_7 ),
.I1(\ext_memory_address[19]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[19] ) 
);
LUT3 \ext_memory_address[18]_ins16112  (
.I0(slot_a_31),
.I1(\reg_bank0[5] ),
.I2(\reg_bank2[5] ),
.F(\ext_memory_address[18]_7 ) 
);
defparam \ext_memory_address[18]_ins16112 .INIT=8'hD8;
LUT3 \ext_memory_address[18]_ins16113  (
.I0(\reg_bank1[5] ),
.I1(\reg_bank3[5] ),
.I2(slot_a_31),
.F(\ext_memory_address[18]_9 ) 
);
defparam \ext_memory_address[18]_ins16113 .INIT=8'hAC;
MUX2_LUT5 \ext_memory_address[18]_ins16114  (
.I0(\ext_memory_address[18]_7 ),
.I1(\ext_memory_address[18]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[18] ) 
);
LUT3 \ext_memory_address[17]_ins16115  (
.I0(slot_a_31),
.I1(\reg_bank0[4] ),
.I2(\reg_bank2[4] ),
.F(\ext_memory_address[17]_7 ) 
);
defparam \ext_memory_address[17]_ins16115 .INIT=8'hD8;
LUT3 \ext_memory_address[17]_ins16116  (
.I0(\reg_bank1[4] ),
.I1(\reg_bank3[4] ),
.I2(slot_a_31),
.F(\ext_memory_address[17]_9 ) 
);
defparam \ext_memory_address[17]_ins16116 .INIT=8'hAC;
MUX2_LUT5 \ext_memory_address[17]_ins16117  (
.I0(\ext_memory_address[17]_7 ),
.I1(\ext_memory_address[17]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[17] ) 
);
LUT3 \ext_memory_address[16]_ins16118  (
.I0(slot_a_31),
.I1(\reg_bank0[3] ),
.I2(\reg_bank2[3] ),
.F(\ext_memory_address[16]_7 ) 
);
defparam \ext_memory_address[16]_ins16118 .INIT=8'hD8;
LUT3 \ext_memory_address[16]_ins16119  (
.I0(\reg_bank1[3] ),
.I1(\reg_bank3[3] ),
.I2(slot_a_31),
.F(\ext_memory_address[16]_9 ) 
);
defparam \ext_memory_address[16]_ins16119 .INIT=8'hAC;
MUX2_LUT5 \ext_memory_address[16]_ins16120  (
.I0(\ext_memory_address[16]_7 ),
.I1(\ext_memory_address[16]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[16] ) 
);
LUT3 \ext_memory_address[15]_ins16121  (
.I0(slot_a_31),
.I1(\reg_bank0[2] ),
.I2(\reg_bank2[2] ),
.F(\ext_memory_address[15]_7 ) 
);
defparam \ext_memory_address[15]_ins16121 .INIT=8'hD8;
LUT3 \ext_memory_address[15]_ins16122  (
.I0(\reg_bank1[2] ),
.I1(\reg_bank3[2] ),
.I2(slot_a_31),
.F(\ext_memory_address[15]_9 ) 
);
defparam \ext_memory_address[15]_ins16122 .INIT=8'hAC;
MUX2_LUT5 \ext_memory_address[15]_ins16123  (
.I0(\ext_memory_address[15]_7 ),
.I1(\ext_memory_address[15]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[15] ) 
);
LUT3 \ext_memory_address[14]_ins16124  (
.I0(slot_a_31),
.I1(\reg_bank0[1] ),
.I2(\reg_bank2[1] ),
.F(\ext_memory_address[14]_7 ) 
);
defparam \ext_memory_address[14]_ins16124 .INIT=8'hD8;
LUT3 \ext_memory_address[14]_ins16125  (
.I0(\reg_bank1[1] ),
.I1(\reg_bank3[1] ),
.I2(slot_a_31),
.F(\ext_memory_address[14]_9 ) 
);
defparam \ext_memory_address[14]_ins16125 .INIT=8'hAC;
MUX2_LUT5 \ext_memory_address[14]_ins16126  (
.I0(\ext_memory_address[14]_7 ),
.I1(\ext_memory_address[14]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[14] ) 
);
LUT3 \ext_memory_address[13]_ins16127  (
.I0(slot_a_31),
.I1(\reg_bank0[0] ),
.I2(\reg_bank2[0] ),
.F(\ext_memory_address[13]_7 ) 
);
defparam \ext_memory_address[13]_ins16127 .INIT=8'hD8;
LUT3 \ext_memory_address[13]_ins16128  (
.I0(\reg_bank1[0] ),
.I1(\reg_bank3[0] ),
.I2(slot_a_31),
.F(\ext_memory_address[13]_9 ) 
);
defparam \ext_memory_address[13]_ins16128 .INIT=8'hAC;
MUX2_LUT5 \ext_memory_address[13]_ins16129  (
.I0(\ext_memory_address[13]_7 ),
.I1(\ext_memory_address[13]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[13] ) 
);
LUT4 ext_memory_nactive_ins16130 (
.I0(n2041_9),
.I1(n116_7),
.I2(ff_nwr2),
.I3(ext_memory_nactive_13),
.F(ext_memory_nactive_19) 
);
defparam ext_memory_nactive_ins16130.INIT=16'hFDFF;
LUT4 ext_memory_nactive_ins16131 (
.I0(n2041_9),
.I1(n116_7),
.I2(ff_nwr2),
.I3(ext_memory_nactive_13),
.F(ext_memory_nactive_21) 
);
defparam ext_memory_nactive_ins16131.INIT=16'hFFFF;
MUX2_LUT5 ext_memory_nactive_ins16132 (
.I0(ext_memory_nactive_19),
.I1(ext_memory_nactive_21),
.S0(n6951_5),
.O(ext_memory_nactive_23) 
);
LUT3 ext_memory_nactive_ins16145 (
.I0(slot_a_29),
.I1(reg_ram_mode3),
.I2(reg_ram_mode2),
.F(ext_memory_nactive_25) 
);
defparam ext_memory_nactive_ins16145.INIT=8'hD8;
LUT3 ext_memory_nactive_ins16146 (
.I0(reg_ram_mode0),
.I1(reg_ram_mode1),
.I2(slot_a_29),
.F(ext_memory_nactive_27) 
);
defparam ext_memory_nactive_ins16146.INIT=8'hCA;
MUX2_LUT5 ext_memory_nactive_ins16147 (
.I0(ext_memory_nactive_25),
.I1(ext_memory_nactive_27),
.S0(slot_a_31),
.O(ext_memory_nactive_29) 
);
LUT4 n6917_ins16166 (
.I0(reg_ram_mode3),
.I1(slot_a_31),
.I2(slot_a_29),
.I3(n6886_5),
.F(n6917) 
);
defparam n6917_ins16166.INIT=16'h1000;
LUT4 n74_ins16167 (
.I0(n6951_5),
.I1(ext_memory_nactive_13),
.I2(n339_15),
.I3(n2041_11),
.F(n74_15) 
);
defparam n74_ins16167.INIT=16'h0001;
LUT4 \ff_reg_enable_d1[1]_ins16168  (
.I0(n339_15),
.I1(n2041_11),
.I2(\reg_enable_a0[1]_15 ),
.I3(n10547),
.F(\ff_reg_enable_d1[1]_13 ) 
);
defparam \ff_reg_enable_d1[1]_ins16168 .INIT=16'hF0E0;
LUT4 n2569_ins16169 (
.I0(slot_d_2),
.I1(slot_d_10),
.I2(n339_15),
.I3(n2041_11),
.F(n2569) 
);
defparam n2569_ins16169.INIT=16'hCCCA;
LUT4 n2568_ins16170 (
.I0(slot_d_4),
.I1(slot_d_10),
.I2(n339_15),
.I3(n2041_11),
.F(n2568) 
);
defparam n2568_ins16170.INIT=16'hCCCA;
LUT4 n2237_ins16171 (
.I0(slot_d_8),
.I1(slot_d_2),
.I2(n339_15),
.I3(n2041_11),
.F(n2237) 
);
defparam n2237_ins16171.INIT=16'hAAAC;
LUT4 n2236_ins16172 (
.I0(slot_d_8),
.I1(slot_d_4),
.I2(n339_15),
.I3(n2041_11),
.F(n2236) 
);
defparam n2236_ins16172.INIT=16'hAAAC;
LUT4 n2172_ins16173 (
.I0(slot_d_6),
.I1(slot_d_2),
.I2(n339_15),
.I3(n2041_11),
.F(n2172) 
);
defparam n2172_ins16173.INIT=16'hAAAC;
LUT4 n2171_ins16174 (
.I0(slot_d_6),
.I1(slot_d_4),
.I2(n339_15),
.I3(n2041_11),
.F(n2171) 
);
defparam n2171_ins16174.INIT=16'hAAAC;
LUT4 n2107_ins16175 (
.I0(slot_d_4),
.I1(slot_d_2),
.I2(n339_15),
.I3(n2041_11),
.F(n2107) 
);
defparam n2107_ins16175.INIT=16'hAAAC;
LUT4 n2041_ins16176 (
.I0(slot_d_4),
.I1(slot_d_2),
.I2(n339_15),
.I3(n2041_11),
.F(n2041) 
);
defparam n2041_ins16176.INIT=16'hCCCA;
LUT4 n10353_ins16177 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10251_7),
.F(n10353_7) 
);
defparam n10353_ins16177.INIT=16'h0100;
LUT4 n10150_ins16178 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10150_7),
.F(n10150_9) 
);
defparam n10150_ins16178.INIT=16'h0100;
LUT4 n10658_ins16179 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10155_7),
.I3(n10547_7),
.F(n10658) 
);
defparam n10658_ins16179.INIT=16'h8000;
LUT4 n10542_ins16180 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10155_7),
.I3(n10412_5),
.F(n10542) 
);
defparam n10542_ins16180.INIT=16'h8000;
LUT4 n10408_ins16181 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10155_7),
.I3(n10283_9),
.F(n10408) 
);
defparam n10408_ins16181.INIT=16'h8000;
LUT4 n10279_ins16182 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10155_7),
.I3(n10207_7),
.F(n10279) 
);
defparam n10279_ins16182.INIT=16'h8000;
LUT4 n10199_ins16183 (
.I0(n10119_5),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10155_7),
.F(n10199) 
);
defparam n10199_ins16183.INIT=16'h8000;
LUT4 n10563_ins16184 (
.I0(slot_a_3),
.I1(n116_5),
.I2(slot_a_5),
.I3(slot_a_7),
.F(n10563_7) 
);
defparam n10563_ins16184.INIT=16'h0800;
LUT4 n10555_ins16185 (
.I0(slot_a_3),
.I1(n116_5),
.I2(slot_a_5),
.I3(slot_a_7),
.F(n10555_9) 
);
defparam n10555_ins16185.INIT=16'h0400;
LUT4 n10171_ins16186 (
.I0(slot_a_3),
.I1(slot_a_5),
.I2(slot_a_7),
.I3(n10251_7),
.F(n10171_7) 
);
defparam n10171_ins16186.INIT=16'h2000;
LUT4 n10163_ins16187 (
.I0(slot_a_3),
.I1(slot_a_5),
.I2(slot_a_7),
.I3(n10251_7),
.F(n10163_7) 
);
defparam n10163_ins16187.INIT=16'h1000;
LUT4 n10127_ins16188 (
.I0(slot_a_3),
.I1(n10291_5),
.I2(slot_a_5),
.I3(slot_a_7),
.F(n10127_7) 
);
defparam n10127_ins16188.INIT=16'h0800;
LUT4 n10119_ins16189 (
.I0(slot_a_3),
.I1(n10291_5),
.I2(slot_a_5),
.I3(slot_a_7),
.F(n10119_9) 
);
defparam n10119_ins16189.INIT=16'h0400;
LUT4 n10251_ins16190 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(n10251_7),
.I3(n10207_7),
.F(n10251) 
);
defparam n10251_ins16190.INIT=16'h4000;
LUT3 n10357_ins16191 (
.I0(n10155_7),
.I1(slot_a_9),
.I2(slot_a_11),
.F(n10357_7) 
);
defparam n10357_ins16191.INIT=8'h20;
LUT4 n10555_ins16192 (
.I0(n10345_11),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n338_11),
.F(n10555_11) 
);
defparam n10555_ins16192.INIT=16'h0200;
LUT3 n10295_ins16193 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10155_7),
.F(n10295_7) 
);
defparam n10295_ins16193.INIT=8'h10;
LUT4 n10420_ins16194 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10194_5),
.I3(n10412_5),
.F(n10420) 
);
defparam n10420_ins16194.INIT=16'h1000;
LUT4 n10291_ins16195 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10194_5),
.I3(n10283_9),
.F(n10291) 
);
defparam n10291_ins16195.INIT=16'h1000;
LUT4 n10283_ins16196 (
.I0(n10345_13),
.I1(slot_a_13),
.I2(slot_a_15),
.I3(n116_5),
.F(n10283_9) 
);
defparam n10283_ins16196.INIT=16'h2000;
LUT4 \ff_reg_frequency_count_d1[7]_ins16209  (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(slot_a_17),
.I3(n2041_11),
.F(\ff_reg_frequency_count_d1[7]_17 ) 
);
defparam \ff_reg_frequency_count_d1[7]_ins16209 .INIT=16'hBF00;
LUT4 \reg_frequency_count_d0[7]_ins16210  (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(n339_15),
.I3(n116_5),
.F(\reg_frequency_count_d0[7]_17 ) 
);
defparam \reg_frequency_count_d0[7]_ins16210 .INIT=16'hF400;
LUT3 n10243_ins16211 (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(n10345_13),
.F(n10243_7) 
);
defparam n10243_ins16211.INIT=8'h40;
LUT4 n10207_ins16212 (
.I0(n116_5),
.I1(slot_a_15),
.I2(slot_a_13),
.I3(n10345_13),
.F(n10207_7) 
);
defparam n10207_ins16212.INIT=16'h2000;
LUT4 n339_ins16213 (
.I0(slot_a_17),
.I1(n339_15),
.I2(slot_a_15),
.I3(slot_a_13),
.F(n339_27) 
);
defparam n339_ins16213.INIT=16'h0800;
LUT3 \reg_volume_b0[3]_ins16214  (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(\reg_frequency_count_b0[7]_13 ),
.F(\reg_volume_b0[3]_17 ) 
);
defparam \reg_volume_b0[3]_ins16214 .INIT=8'h40;
LUT3 n10155_ins16215 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10155_7),
.F(n10155_9) 
);
defparam n10155_ins16215.INIT=8'h40;
LUT4 n10547_ins16216 (
.I0(n116_5),
.I1(n116_11),
.I2(n6951_5),
.I3(n338_11),
.F(n10547_7) 
);
defparam n10547_ins16216.INIT=16'h8000;
LUT3 n10345_ins16217 (
.I0(slot_a_17),
.I1(n116_11),
.I2(n6951_5),
.F(n10345_13) 
);
defparam n10345_ins16217.INIT=8'h40;
LUT4 n10357_ins16228 (
.I0(n10283_9),
.I1(n10155_7),
.I2(slot_a_9),
.I3(slot_a_11),
.F(n10357) 
);
defparam n10357_ins16228.INIT=16'h0800;
LUT4 n10491_ins16229 (
.I0(n10155_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10412_5),
.F(n10491) 
);
defparam n10491_ins16229.INIT=16'h2000;
LUT4 n10607_ins16230 (
.I0(n10155_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10547_7),
.F(n10607) 
);
defparam n10607_ins16230.INIT=16'h2000;
LUT4 n10295_ins16231 (
.I0(n10283_9),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10155_7),
.F(n10295) 
);
defparam n10295_ins16231.INIT=16'h0200;
LUT4 n10424_ins16232 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10155_7),
.I3(n10412_5),
.F(n10424) 
);
defparam n10424_ins16232.INIT=16'h1000;
LUT4 \reg_frequency_count_b0[7]_ins16233  (
.I0(n116_5),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10155_7),
.F(\reg_frequency_count_b0[7]_19 ) 
);
defparam \reg_frequency_count_b0[7]_ins16233 .INIT=16'h0200;
LUT4 n10155_ins16238 (
.I0(n10119_5),
.I1(slot_a_11),
.I2(slot_a_9),
.I3(n10155_7),
.F(n10155) 
);
defparam n10155_ins16238.INIT=16'h2000;
LUT4 n10341_ins16239 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10155_7),
.I3(n10283_9),
.F(n10341) 
);
defparam n10341_ins16239.INIT=16'h4000;
LUT4 n10475_ins16240 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10155_7),
.I3(n10412_5),
.F(n10475) 
);
defparam n10475_ins16240.INIT=16'h4000;
LUT4 n10591_ins16241 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10155_7),
.I3(n10547_7),
.F(n10591) 
);
defparam n10591_ins16241.INIT=16'h4000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module u_wts_core (clk_3,n84,slot_d_14,slot_d_12,slot_d_10,slot_d_16,slot_d_8,slot_d_6,slot_d_4,slot_d_2,slot_a_11,slot_a_9,slot_a_7,slot_a_5,slot_a_3,w_rdreq,slot_a_29,slot_a_31,slot_a_15,slot_a_13,slot_a_23,slot_a_21,slot_a_25,ff_nrd2,slot_nsltsl_3,ff_nwr1,slot_nmerq_3,ff_nwr2,slot_a_27,slot_a_19,slot_a_17,\ff_left_out[10] ,\ff_left_out[9] ,\ff_left_out[8] ,\ff_left_out[7] ,\ff_left_out[6] ,\ff_left_out[5] ,\ff_left_out[4] ,\ff_left_out[3] ,\ff_left_out[2] ,\ff_left_out[1] ,\ff_left_out[0] ,\ff_right_out[11] ,\ff_right_out[10] ,\ff_right_out[9] ,\ff_right_out[8] ,\ff_right_out[7] ,\ff_right_out[6] ,\ff_right_out[5] ,\ff_right_out[4] ,\ff_right_out[3] ,\ff_right_out[2] ,\ff_right_out[1] ,\ff_right_out[0] ,\ff_left_out[11] ,o,o_545,o_547,o_553,o_555,\counter_out[0] ,o_17,o_19,o_21,o_23,o_25,o_27,o_29,o_31,\counter_out[0]_5 ,o_17_0,o_19_1,o_21_2,o_23_3,o_25_4,o_27_5,o_29_6,o_31_7,\reg_ar_a0[7] ,\reg_ar_a0[6] ,\reg_ar_a0[5] ,\reg_ar_a0[4] ,\reg_ar_a0[3] ,\reg_ar_a0[2] ,\reg_ar_a0[1] ,\reg_ar_a0[0] ,\reg_dr_a0[7] ,\reg_dr_a0[6] ,\reg_dr_a0[5] ,\reg_dr_a0[4] ,\reg_dr_a0[3] ,\reg_dr_a0[2] ,\reg_dr_a0[1] ,\reg_dr_a0[0] ,\reg_sr_a0[7] ,\reg_sr_a0[6] ,\reg_sr_a0[5] ,\reg_sr_a0[4] ,\reg_sr_a0[3] ,\reg_sr_a0[2] ,\reg_sr_a0[1] ,\reg_sr_a0[0] ,\reg_rr_a0[7] ,\reg_rr_a0[6] ,\reg_rr_a0[5] ,\reg_rr_a0[4] ,\reg_rr_a0[3] ,\reg_rr_a0[2] ,\reg_rr_a0[1] ,\reg_rr_a0[0] ,\reg_sl_a0[6] ,\reg_sl_a0[5] ,\reg_sl_a0[4] ,\reg_sl_a0[3] ,\reg_sl_a0[2] ,\reg_sl_a0[1] ,\reg_sl_a0[0] ,\reg_wave_length_a0[1] ,\reg_wave_length_a0[0] ,\reg_frequency_count_a0[11] ,\reg_frequency_count_a0[10] ,\reg_frequency_count_a0[9] ,\reg_frequency_count_a0[8] ,\reg_frequency_count_a0[7] ,\reg_frequency_count_a0[6] ,\reg_frequency_count_a0[5] ,\reg_frequency_count_a0[4] ,\reg_frequency_count_a0[3] ,\reg_frequency_count_a0[2] ,\reg_frequency_count_a0[1] ,\reg_frequency_count_a0[0] ,\reg_ar_b0[7] ,\reg_ar_b0[6] ,\reg_ar_b0[5] ,\reg_ar_b0[4] ,\reg_ar_b0[3] ,\reg_ar_b0[2] ,\reg_ar_b0[1] ,\reg_ar_b0[0] ,\reg_dr_b0[7] ,\reg_dr_b0[6] ,\reg_dr_b0[5] ,\reg_dr_b0[4] ,\reg_dr_b0[3] ,\reg_dr_b0[2] ,\reg_dr_b0[1] ,\reg_dr_b0[0] ,\reg_sr_b0[7] ,\reg_sr_b0[6] ,\reg_sr_b0[5] ,\reg_sr_b0[4] ,\reg_sr_b0[3] ,\reg_sr_b0[2] ,\reg_sr_b0[1] ,\reg_sr_b0[0] ,\reg_rr_b0[7] ,\reg_rr_b0[6] ,\reg_rr_b0[5] ,\reg_rr_b0[4] ,\reg_rr_b0[3] ,\reg_rr_b0[2] ,\reg_rr_b0[1] ,\reg_rr_b0[0] ,\reg_sl_b0[6] ,\reg_sl_b0[5] ,\reg_sl_b0[4] ,\reg_sl_b0[3] ,\reg_sl_b0[2] ,\reg_sl_b0[1] ,\reg_sl_b0[0] ,\reg_wave_length_b0[1] ,\reg_wave_length_b0[0] ,\reg_frequency_count_b0[11] ,\reg_frequency_count_b0[10] ,\reg_frequency_count_b0[9] ,\reg_frequency_count_b0[8] ,\reg_frequency_count_b0[7] ,\reg_frequency_count_b0[6] ,\reg_frequency_count_b0[5] ,\reg_frequency_count_b0[4] ,\reg_frequency_count_b0[3] ,\reg_frequency_count_b0[2] ,\reg_frequency_count_b0[1] ,\reg_frequency_count_b0[0] ,\reg_ar_c0[7] ,\reg_ar_c0[6] ,\reg_ar_c0[5] ,\reg_ar_c0[4] ,\reg_ar_c0[3] ,\reg_ar_c0[2] ,\reg_ar_c0[1] ,\reg_ar_c0[0] ,\reg_dr_c0[7] ,\reg_dr_c0[6] ,\reg_dr_c0[5] ,\reg_dr_c0[4] ,\reg_dr_c0[3] ,\reg_dr_c0[2] ,\reg_dr_c0[1] ,\reg_dr_c0[0] ,\reg_sr_c0[7] ,\reg_sr_c0[6] ,\reg_sr_c0[5] ,\reg_sr_c0[4] ,\reg_sr_c0[3] ,\reg_sr_c0[2] ,\reg_sr_c0[1] ,\reg_sr_c0[0] ,\reg_rr_c0[7] ,\reg_rr_c0[6] ,\reg_rr_c0[5] ,\reg_rr_c0[4] ,\reg_rr_c0[3] ,\reg_rr_c0[2] ,\reg_rr_c0[1] ,\reg_rr_c0[0] ,\reg_sl_c0[6] ,\reg_sl_c0[5] ,\reg_sl_c0[4] ,\reg_sl_c0[3] ,\reg_sl_c0[2] ,\reg_sl_c0[1] ,\reg_sl_c0[0] ,\reg_wave_length_c0[1] ,\reg_wave_length_c0[0] ,\reg_frequency_count_c0[11] ,\reg_frequency_count_c0[10] ,\reg_frequency_count_c0[9] ,\reg_frequency_count_c0[8] ,\reg_frequency_count_c0[7] ,\reg_frequency_count_c0[6] ,\reg_frequency_count_c0[5] ,\reg_frequency_count_c0[4] ,\reg_frequency_count_c0[3] ,\reg_frequency_count_c0[2] ,\reg_frequency_count_c0[1] ,\reg_frequency_count_c0[0] ,\reg_dr_d0[7] ,\reg_dr_d0[6] ,\reg_dr_d0[5] ,\reg_dr_d0[4] ,\reg_dr_d0[3] ,\reg_dr_d0[2] ,\reg_dr_d0[1] ,\reg_dr_d0[0] ,\reg_sr_d0[7] ,\reg_sr_d0[6] ,\reg_sr_d0[5] ,\reg_sr_d0[4] ,\reg_sr_d0[3] ,\reg_sr_d0[2] ,\reg_sr_d0[1] ,\reg_sr_d0[0] ,\reg_rr_d0[7] ,\reg_rr_d0[6] ,\reg_rr_d0[5] ,\reg_rr_d0[4] ,\reg_rr_d0[3] ,\reg_rr_d0[2] ,\reg_rr_d0[1] ,\reg_rr_d0[0] ,\reg_sl_d0[6] ,\reg_sl_d0[5] ,\reg_sl_d0[4] ,\reg_sl_d0[3] ,\reg_sl_d0[2] ,\reg_sl_d0[1] ,\reg_sl_d0[0] ,\reg_wave_length_d0[1] ,\reg_wave_length_d0[0] ,\reg_frequency_count_d0[11] ,\reg_frequency_count_d0[10] ,\reg_frequency_count_d0[9] ,\reg_frequency_count_d0[8] ,\reg_frequency_count_d0[7] ,\reg_frequency_count_d0[6] ,\reg_frequency_count_d0[5] ,\reg_frequency_count_d0[4] ,\reg_frequency_count_d0[3] ,\reg_frequency_count_d0[2] ,\reg_frequency_count_d0[1] ,\reg_frequency_count_d0[0] ,ext_memory_nactive,\rddata[4] ,\rddata[5] ,\rddata[0] ,\rddata[1] ,\rddata[2] ,\rddata[3] ,\rddata[6] ,\rddata[7] ,\ext_memory_address[20] ,\ext_memory_address[19] ,\ext_memory_address[18] ,\ext_memory_address[17] ,\ext_memory_address[16] ,\ext_memory_address[15] ,\ext_memory_address[14] ,\ext_memory_address[13] );
input clk_3;
input n84;
input slot_d_14;
input slot_d_12;
input slot_d_10;
input slot_d_16;
input slot_d_8;
input slot_d_6;
input slot_d_4;
input slot_d_2;
input slot_a_11;
input slot_a_9;
input slot_a_7;
input slot_a_5;
input slot_a_3;
input w_rdreq;
input slot_a_29;
input slot_a_31;
input slot_a_15;
input slot_a_13;
input slot_a_23;
input slot_a_21;
input slot_a_25;
input ff_nrd2;
input slot_nsltsl_3;
input ff_nwr1;
input slot_nmerq_3;
input ff_nwr2;
input slot_a_27;
input slot_a_19;
input slot_a_17;
output \ff_left_out[10] ;
output \ff_left_out[9] ;
output \ff_left_out[8] ;
output \ff_left_out[7] ;
output \ff_left_out[6] ;
output \ff_left_out[5] ;
output \ff_left_out[4] ;
output \ff_left_out[3] ;
output \ff_left_out[2] ;
output \ff_left_out[1] ;
output \ff_left_out[0] ;
output \ff_right_out[11] ;
output \ff_right_out[10] ;
output \ff_right_out[9] ;
output \ff_right_out[8] ;
output \ff_right_out[7] ;
output \ff_right_out[6] ;
output \ff_right_out[5] ;
output \ff_right_out[4] ;
output \ff_right_out[3] ;
output \ff_right_out[2] ;
output \ff_right_out[1] ;
output \ff_right_out[0] ;
output \ff_left_out[11] ;
output o;
output o_545;
output o_547;
output o_553;
output o_555;
output \counter_out[0] ;
output o_17;
output o_19;
output o_21;
output o_23;
output o_25;
output o_27;
output o_29;
output o_31;
output \counter_out[0]_5 ;
output o_17_0;
output o_19_1;
output o_21_2;
output o_23_3;
output o_25_4;
output o_27_5;
output o_29_6;
output o_31_7;
output \reg_ar_a0[7] ;
output \reg_ar_a0[6] ;
output \reg_ar_a0[5] ;
output \reg_ar_a0[4] ;
output \reg_ar_a0[3] ;
output \reg_ar_a0[2] ;
output \reg_ar_a0[1] ;
output \reg_ar_a0[0] ;
output \reg_dr_a0[7] ;
output \reg_dr_a0[6] ;
output \reg_dr_a0[5] ;
output \reg_dr_a0[4] ;
output \reg_dr_a0[3] ;
output \reg_dr_a0[2] ;
output \reg_dr_a0[1] ;
output \reg_dr_a0[0] ;
output \reg_sr_a0[7] ;
output \reg_sr_a0[6] ;
output \reg_sr_a0[5] ;
output \reg_sr_a0[4] ;
output \reg_sr_a0[3] ;
output \reg_sr_a0[2] ;
output \reg_sr_a0[1] ;
output \reg_sr_a0[0] ;
output \reg_rr_a0[7] ;
output \reg_rr_a0[6] ;
output \reg_rr_a0[5] ;
output \reg_rr_a0[4] ;
output \reg_rr_a0[3] ;
output \reg_rr_a0[2] ;
output \reg_rr_a0[1] ;
output \reg_rr_a0[0] ;
output \reg_sl_a0[6] ;
output \reg_sl_a0[5] ;
output \reg_sl_a0[4] ;
output \reg_sl_a0[3] ;
output \reg_sl_a0[2] ;
output \reg_sl_a0[1] ;
output \reg_sl_a0[0] ;
output \reg_wave_length_a0[1] ;
output \reg_wave_length_a0[0] ;
output \reg_frequency_count_a0[11] ;
output \reg_frequency_count_a0[10] ;
output \reg_frequency_count_a0[9] ;
output \reg_frequency_count_a0[8] ;
output \reg_frequency_count_a0[7] ;
output \reg_frequency_count_a0[6] ;
output \reg_frequency_count_a0[5] ;
output \reg_frequency_count_a0[4] ;
output \reg_frequency_count_a0[3] ;
output \reg_frequency_count_a0[2] ;
output \reg_frequency_count_a0[1] ;
output \reg_frequency_count_a0[0] ;
output \reg_ar_b0[7] ;
output \reg_ar_b0[6] ;
output \reg_ar_b0[5] ;
output \reg_ar_b0[4] ;
output \reg_ar_b0[3] ;
output \reg_ar_b0[2] ;
output \reg_ar_b0[1] ;
output \reg_ar_b0[0] ;
output \reg_dr_b0[7] ;
output \reg_dr_b0[6] ;
output \reg_dr_b0[5] ;
output \reg_dr_b0[4] ;
output \reg_dr_b0[3] ;
output \reg_dr_b0[2] ;
output \reg_dr_b0[1] ;
output \reg_dr_b0[0] ;
output \reg_sr_b0[7] ;
output \reg_sr_b0[6] ;
output \reg_sr_b0[5] ;
output \reg_sr_b0[4] ;
output \reg_sr_b0[3] ;
output \reg_sr_b0[2] ;
output \reg_sr_b0[1] ;
output \reg_sr_b0[0] ;
output \reg_rr_b0[7] ;
output \reg_rr_b0[6] ;
output \reg_rr_b0[5] ;
output \reg_rr_b0[4] ;
output \reg_rr_b0[3] ;
output \reg_rr_b0[2] ;
output \reg_rr_b0[1] ;
output \reg_rr_b0[0] ;
output \reg_sl_b0[6] ;
output \reg_sl_b0[5] ;
output \reg_sl_b0[4] ;
output \reg_sl_b0[3] ;
output \reg_sl_b0[2] ;
output \reg_sl_b0[1] ;
output \reg_sl_b0[0] ;
output \reg_wave_length_b0[1] ;
output \reg_wave_length_b0[0] ;
output \reg_frequency_count_b0[11] ;
output \reg_frequency_count_b0[10] ;
output \reg_frequency_count_b0[9] ;
output \reg_frequency_count_b0[8] ;
output \reg_frequency_count_b0[7] ;
output \reg_frequency_count_b0[6] ;
output \reg_frequency_count_b0[5] ;
output \reg_frequency_count_b0[4] ;
output \reg_frequency_count_b0[3] ;
output \reg_frequency_count_b0[2] ;
output \reg_frequency_count_b0[1] ;
output \reg_frequency_count_b0[0] ;
output \reg_ar_c0[7] ;
output \reg_ar_c0[6] ;
output \reg_ar_c0[5] ;
output \reg_ar_c0[4] ;
output \reg_ar_c0[3] ;
output \reg_ar_c0[2] ;
output \reg_ar_c0[1] ;
output \reg_ar_c0[0] ;
output \reg_dr_c0[7] ;
output \reg_dr_c0[6] ;
output \reg_dr_c0[5] ;
output \reg_dr_c0[4] ;
output \reg_dr_c0[3] ;
output \reg_dr_c0[2] ;
output \reg_dr_c0[1] ;
output \reg_dr_c0[0] ;
output \reg_sr_c0[7] ;
output \reg_sr_c0[6] ;
output \reg_sr_c0[5] ;
output \reg_sr_c0[4] ;
output \reg_sr_c0[3] ;
output \reg_sr_c0[2] ;
output \reg_sr_c0[1] ;
output \reg_sr_c0[0] ;
output \reg_rr_c0[7] ;
output \reg_rr_c0[6] ;
output \reg_rr_c0[5] ;
output \reg_rr_c0[4] ;
output \reg_rr_c0[3] ;
output \reg_rr_c0[2] ;
output \reg_rr_c0[1] ;
output \reg_rr_c0[0] ;
output \reg_sl_c0[6] ;
output \reg_sl_c0[5] ;
output \reg_sl_c0[4] ;
output \reg_sl_c0[3] ;
output \reg_sl_c0[2] ;
output \reg_sl_c0[1] ;
output \reg_sl_c0[0] ;
output \reg_wave_length_c0[1] ;
output \reg_wave_length_c0[0] ;
output \reg_frequency_count_c0[11] ;
output \reg_frequency_count_c0[10] ;
output \reg_frequency_count_c0[9] ;
output \reg_frequency_count_c0[8] ;
output \reg_frequency_count_c0[7] ;
output \reg_frequency_count_c0[6] ;
output \reg_frequency_count_c0[5] ;
output \reg_frequency_count_c0[4] ;
output \reg_frequency_count_c0[3] ;
output \reg_frequency_count_c0[2] ;
output \reg_frequency_count_c0[1] ;
output \reg_frequency_count_c0[0] ;
output \reg_dr_d0[7] ;
output \reg_dr_d0[6] ;
output \reg_dr_d0[5] ;
output \reg_dr_d0[4] ;
output \reg_dr_d0[3] ;
output \reg_dr_d0[2] ;
output \reg_dr_d0[1] ;
output \reg_dr_d0[0] ;
output \reg_sr_d0[7] ;
output \reg_sr_d0[6] ;
output \reg_sr_d0[5] ;
output \reg_sr_d0[4] ;
output \reg_sr_d0[3] ;
output \reg_sr_d0[2] ;
output \reg_sr_d0[1] ;
output \reg_sr_d0[0] ;
output \reg_rr_d0[7] ;
output \reg_rr_d0[6] ;
output \reg_rr_d0[5] ;
output \reg_rr_d0[4] ;
output \reg_rr_d0[3] ;
output \reg_rr_d0[2] ;
output \reg_rr_d0[1] ;
output \reg_rr_d0[0] ;
output \reg_sl_d0[6] ;
output \reg_sl_d0[5] ;
output \reg_sl_d0[4] ;
output \reg_sl_d0[3] ;
output \reg_sl_d0[2] ;
output \reg_sl_d0[1] ;
output \reg_sl_d0[0] ;
output \reg_wave_length_d0[1] ;
output \reg_wave_length_d0[0] ;
output \reg_frequency_count_d0[11] ;
output \reg_frequency_count_d0[10] ;
output \reg_frequency_count_d0[9] ;
output \reg_frequency_count_d0[8] ;
output \reg_frequency_count_d0[7] ;
output \reg_frequency_count_d0[6] ;
output \reg_frequency_count_d0[5] ;
output \reg_frequency_count_d0[4] ;
output \reg_frequency_count_d0[3] ;
output \reg_frequency_count_d0[2] ;
output \reg_frequency_count_d0[1] ;
output \reg_frequency_count_d0[0] ;
output ext_memory_nactive;
output \rddata[4] ;
output \rddata[5] ;
output \rddata[0] ;
output \rddata[1] ;
output \rddata[2] ;
output \rddata[3] ;
output \rddata[6] ;
output \rddata[7] ;
output \ext_memory_address[20] ;
output \ext_memory_address[19] ;
output \ext_memory_address[18] ;
output \ext_memory_address[17] ;
output \ext_memory_address[16] ;
output \ext_memory_address[15] ;
output \ext_memory_address[14] ;
output \ext_memory_address[13] ;
wire ff_sram_q_en;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire \ff_right_out[11] ;
wire \ff_right_out[10] ;
wire \ff_right_out[9] ;
wire \ff_right_out[8] ;
wire \ff_right_out[7] ;
wire \ff_right_out[6] ;
wire \ff_right_out[5] ;
wire \ff_right_out[4] ;
wire \ff_right_out[3] ;
wire \ff_right_out[2] ;
wire \ff_right_out[1] ;
wire \ff_right_out[0] ;
wire \ff_left_out[11] ;
wire \sram_q[7] ;
wire \sram_q[6] ;
wire \sram_q[5] ;
wire \sram_q[4] ;
wire \sram_q[3] ;
wire \sram_q[2] ;
wire \sram_q[1] ;
wire \sram_q[0] ;
wire o;
wire o_545;
wire o_547;
wire o_553;
wire o_555;
wire \counter_out[0] ;
wire o_17;
wire o_19;
wire o_21;
wire o_23;
wire o_25;
wire o_27;
wire o_29;
wire o_31;
wire \counter_out[0]_5 ;
wire o_17_0;
wire o_19_1;
wire o_21_2;
wire o_23_3;
wire o_25_4;
wire o_27_5;
wire o_29_6;
wire o_31_7;
wire \sram_a[4] ;
wire \sram_a[3] ;
wire \sram_a[2] ;
wire \sram_a[1] ;
wire \sram_a[0] ;
wire \sram_d[7] ;
wire \sram_d[6] ;
wire \sram_d[5] ;
wire \sram_d[4] ;
wire \sram_d[3] ;
wire \sram_d[2] ;
wire \sram_d[1] ;
wire \sram_d[0] ;
wire sram_oe;
wire \reg_volume_a0[3] ;
wire \reg_volume_a0[2] ;
wire \reg_volume_a0[1] ;
wire \reg_volume_a0[0] ;
wire \reg_enable_a0[1] ;
wire \reg_enable_a0[0] ;
wire \reg_ar_a0[7] ;
wire \reg_ar_a0[6] ;
wire \reg_ar_a0[5] ;
wire \reg_ar_a0[4] ;
wire \reg_ar_a0[3] ;
wire \reg_ar_a0[2] ;
wire \reg_ar_a0[1] ;
wire \reg_ar_a0[0] ;
wire \reg_dr_a0[7] ;
wire \reg_dr_a0[6] ;
wire \reg_dr_a0[5] ;
wire \reg_dr_a0[4] ;
wire \reg_dr_a0[3] ;
wire \reg_dr_a0[2] ;
wire \reg_dr_a0[1] ;
wire \reg_dr_a0[0] ;
wire \reg_sr_a0[7] ;
wire \reg_sr_a0[6] ;
wire \reg_sr_a0[5] ;
wire \reg_sr_a0[4] ;
wire \reg_sr_a0[3] ;
wire \reg_sr_a0[2] ;
wire \reg_sr_a0[1] ;
wire \reg_sr_a0[0] ;
wire \reg_rr_a0[7] ;
wire \reg_rr_a0[6] ;
wire \reg_rr_a0[5] ;
wire \reg_rr_a0[4] ;
wire \reg_rr_a0[3] ;
wire \reg_rr_a0[2] ;
wire \reg_rr_a0[1] ;
wire \reg_rr_a0[0] ;
wire \reg_sl_a0[6] ;
wire \reg_sl_a0[5] ;
wire \reg_sl_a0[4] ;
wire \reg_sl_a0[3] ;
wire \reg_sl_a0[2] ;
wire \reg_sl_a0[1] ;
wire \reg_sl_a0[0] ;
wire \reg_wave_length_a0[1] ;
wire \reg_wave_length_a0[0] ;
wire \reg_frequency_count_a0[11] ;
wire \reg_frequency_count_a0[10] ;
wire \reg_frequency_count_a0[9] ;
wire \reg_frequency_count_a0[8] ;
wire \reg_frequency_count_a0[7] ;
wire \reg_frequency_count_a0[6] ;
wire \reg_frequency_count_a0[5] ;
wire \reg_frequency_count_a0[4] ;
wire \reg_frequency_count_a0[3] ;
wire \reg_frequency_count_a0[2] ;
wire \reg_frequency_count_a0[1] ;
wire \reg_frequency_count_a0[0] ;
wire \reg_volume_b0[3] ;
wire \reg_volume_b0[2] ;
wire \reg_volume_b0[1] ;
wire \reg_volume_b0[0] ;
wire \reg_enable_b0[1] ;
wire \reg_enable_b0[0] ;
wire \reg_ar_b0[7] ;
wire \reg_ar_b0[6] ;
wire \reg_ar_b0[5] ;
wire \reg_ar_b0[4] ;
wire \reg_ar_b0[3] ;
wire \reg_ar_b0[2] ;
wire \reg_ar_b0[1] ;
wire \reg_ar_b0[0] ;
wire \reg_dr_b0[7] ;
wire \reg_dr_b0[6] ;
wire \reg_dr_b0[5] ;
wire \reg_dr_b0[4] ;
wire \reg_dr_b0[3] ;
wire \reg_dr_b0[2] ;
wire \reg_dr_b0[1] ;
wire \reg_dr_b0[0] ;
wire \reg_sr_b0[7] ;
wire \reg_sr_b0[6] ;
wire \reg_sr_b0[5] ;
wire \reg_sr_b0[4] ;
wire \reg_sr_b0[3] ;
wire \reg_sr_b0[2] ;
wire \reg_sr_b0[1] ;
wire \reg_sr_b0[0] ;
wire \reg_rr_b0[7] ;
wire \reg_rr_b0[6] ;
wire \reg_rr_b0[5] ;
wire \reg_rr_b0[4] ;
wire \reg_rr_b0[3] ;
wire \reg_rr_b0[2] ;
wire \reg_rr_b0[1] ;
wire \reg_rr_b0[0] ;
wire \reg_sl_b0[6] ;
wire \reg_sl_b0[5] ;
wire \reg_sl_b0[4] ;
wire \reg_sl_b0[3] ;
wire \reg_sl_b0[2] ;
wire \reg_sl_b0[1] ;
wire \reg_sl_b0[0] ;
wire \reg_wave_length_b0[1] ;
wire \reg_wave_length_b0[0] ;
wire \reg_frequency_count_b0[11] ;
wire \reg_frequency_count_b0[10] ;
wire \reg_frequency_count_b0[9] ;
wire \reg_frequency_count_b0[8] ;
wire \reg_frequency_count_b0[7] ;
wire \reg_frequency_count_b0[6] ;
wire \reg_frequency_count_b0[5] ;
wire \reg_frequency_count_b0[4] ;
wire \reg_frequency_count_b0[3] ;
wire \reg_frequency_count_b0[2] ;
wire \reg_frequency_count_b0[1] ;
wire \reg_frequency_count_b0[0] ;
wire \reg_volume_c0[3] ;
wire \reg_volume_c0[2] ;
wire \reg_volume_c0[1] ;
wire \reg_volume_c0[0] ;
wire \reg_enable_c0[1] ;
wire \reg_enable_c0[0] ;
wire \reg_ar_c0[7] ;
wire \reg_ar_c0[6] ;
wire \reg_ar_c0[5] ;
wire \reg_ar_c0[4] ;
wire \reg_ar_c0[3] ;
wire \reg_ar_c0[2] ;
wire \reg_ar_c0[1] ;
wire \reg_ar_c0[0] ;
wire \reg_dr_c0[7] ;
wire \reg_dr_c0[6] ;
wire \reg_dr_c0[5] ;
wire \reg_dr_c0[4] ;
wire \reg_dr_c0[3] ;
wire \reg_dr_c0[2] ;
wire \reg_dr_c0[1] ;
wire \reg_dr_c0[0] ;
wire \reg_sr_c0[7] ;
wire \reg_sr_c0[6] ;
wire \reg_sr_c0[5] ;
wire \reg_sr_c0[4] ;
wire \reg_sr_c0[3] ;
wire \reg_sr_c0[2] ;
wire \reg_sr_c0[1] ;
wire \reg_sr_c0[0] ;
wire \reg_rr_c0[7] ;
wire \reg_rr_c0[6] ;
wire \reg_rr_c0[5] ;
wire \reg_rr_c0[4] ;
wire \reg_rr_c0[3] ;
wire \reg_rr_c0[2] ;
wire \reg_rr_c0[1] ;
wire \reg_rr_c0[0] ;
wire \reg_sl_c0[6] ;
wire \reg_sl_c0[5] ;
wire \reg_sl_c0[4] ;
wire \reg_sl_c0[3] ;
wire \reg_sl_c0[2] ;
wire \reg_sl_c0[1] ;
wire \reg_sl_c0[0] ;
wire \reg_wave_length_c0[1] ;
wire \reg_wave_length_c0[0] ;
wire \reg_frequency_count_c0[11] ;
wire \reg_frequency_count_c0[10] ;
wire \reg_frequency_count_c0[9] ;
wire \reg_frequency_count_c0[8] ;
wire \reg_frequency_count_c0[7] ;
wire \reg_frequency_count_c0[6] ;
wire \reg_frequency_count_c0[5] ;
wire \reg_frequency_count_c0[4] ;
wire \reg_frequency_count_c0[3] ;
wire \reg_frequency_count_c0[2] ;
wire \reg_frequency_count_c0[1] ;
wire \reg_frequency_count_c0[0] ;
wire \reg_volume_d0[3] ;
wire \reg_volume_d0[2] ;
wire \reg_volume_d0[1] ;
wire \reg_volume_d0[0] ;
wire \reg_enable_d0[1] ;
wire \reg_enable_d0[0] ;
wire \reg_dr_d0[7] ;
wire \reg_dr_d0[6] ;
wire \reg_dr_d0[5] ;
wire \reg_dr_d0[4] ;
wire \reg_dr_d0[3] ;
wire \reg_dr_d0[2] ;
wire \reg_dr_d0[1] ;
wire \reg_dr_d0[0] ;
wire \reg_sr_d0[7] ;
wire \reg_sr_d0[6] ;
wire \reg_sr_d0[5] ;
wire \reg_sr_d0[4] ;
wire \reg_sr_d0[3] ;
wire \reg_sr_d0[2] ;
wire \reg_sr_d0[1] ;
wire \reg_sr_d0[0] ;
wire \reg_rr_d0[7] ;
wire \reg_rr_d0[6] ;
wire \reg_rr_d0[5] ;
wire \reg_rr_d0[4] ;
wire \reg_rr_d0[3] ;
wire \reg_rr_d0[2] ;
wire \reg_rr_d0[1] ;
wire \reg_rr_d0[0] ;
wire \reg_sl_d0[6] ;
wire \reg_sl_d0[5] ;
wire \reg_sl_d0[4] ;
wire \reg_sl_d0[3] ;
wire \reg_sl_d0[2] ;
wire \reg_sl_d0[1] ;
wire \reg_sl_d0[0] ;
wire \reg_wave_length_d0[1] ;
wire \reg_wave_length_d0[0] ;
wire \reg_frequency_count_d0[11] ;
wire \reg_frequency_count_d0[10] ;
wire \reg_frequency_count_d0[9] ;
wire \reg_frequency_count_d0[8] ;
wire \reg_frequency_count_d0[7] ;
wire \reg_frequency_count_d0[6] ;
wire \reg_frequency_count_d0[5] ;
wire \reg_frequency_count_d0[4] ;
wire \reg_frequency_count_d0[3] ;
wire \reg_frequency_count_d0[2] ;
wire \reg_frequency_count_d0[1] ;
wire \reg_frequency_count_d0[0] ;
wire \reg_volume_e0[3] ;
wire \reg_volume_e0[2] ;
wire \reg_volume_e0[1] ;
wire \reg_volume_e0[0] ;
wire \reg_enable_e0[1] ;
wire \reg_enable_e0[0] ;
wire \reg_ar_e0[7] ;
wire \reg_ar_e0[6] ;
wire \reg_ar_e0[5] ;
wire \reg_ar_e0[4] ;
wire \reg_ar_e0[3] ;
wire \reg_ar_e0[2] ;
wire \reg_ar_e0[1] ;
wire \reg_ar_e0[0] ;
wire \reg_dr_e0[7] ;
wire \reg_dr_e0[6] ;
wire \reg_dr_e0[5] ;
wire \reg_dr_e0[4] ;
wire \reg_dr_e0[3] ;
wire \reg_dr_e0[2] ;
wire \reg_dr_e0[1] ;
wire \reg_dr_e0[0] ;
wire \reg_sr_e0[7] ;
wire \reg_sr_e0[6] ;
wire \reg_sr_e0[5] ;
wire \reg_sr_e0[4] ;
wire \reg_sr_e0[3] ;
wire \reg_sr_e0[2] ;
wire \reg_sr_e0[1] ;
wire \reg_sr_e0[0] ;
wire \reg_rr_e0[7] ;
wire \reg_rr_e0[6] ;
wire \reg_rr_e0[5] ;
wire \reg_rr_e0[4] ;
wire \reg_rr_e0[3] ;
wire \reg_rr_e0[2] ;
wire \reg_rr_e0[1] ;
wire \reg_rr_e0[0] ;
wire \reg_sl_e0[6] ;
wire \reg_sl_e0[5] ;
wire \reg_sl_e0[4] ;
wire \reg_sl_e0[3] ;
wire \reg_sl_e0[2] ;
wire \reg_sl_e0[1] ;
wire \reg_sl_e0[0] ;
wire \reg_wave_length_e0[1] ;
wire \reg_wave_length_e0[0] ;
wire \reg_frequency_count_e0[11] ;
wire \reg_frequency_count_e0[10] ;
wire \reg_frequency_count_e0[9] ;
wire \reg_frequency_count_e0[8] ;
wire \reg_frequency_count_e0[7] ;
wire \reg_frequency_count_e0[6] ;
wire \reg_frequency_count_e0[5] ;
wire \reg_frequency_count_e0[4] ;
wire \reg_frequency_count_e0[3] ;
wire \reg_frequency_count_e0[2] ;
wire \reg_frequency_count_e0[1] ;
wire \reg_frequency_count_e0[0] ;
wire \ff_reg_volume_a1[3] ;
wire \ff_reg_volume_a1[2] ;
wire \ff_reg_volume_a1[1] ;
wire \ff_reg_volume_a1[0] ;
wire \ff_reg_enable_a1[1] ;
wire \ff_reg_enable_a1[0] ;
wire \ff_reg_volume_b1[3] ;
wire \ff_reg_volume_b1[2] ;
wire \ff_reg_volume_b1[1] ;
wire \ff_reg_volume_b1[0] ;
wire \ff_reg_enable_b1[1] ;
wire \ff_reg_enable_b1[0] ;
wire \ff_reg_volume_c1[3] ;
wire \ff_reg_volume_c1[2] ;
wire \ff_reg_volume_c1[1] ;
wire \ff_reg_volume_c1[0] ;
wire \ff_reg_enable_c1[1] ;
wire \ff_reg_enable_c1[0] ;
wire \ff_reg_volume_d1[3] ;
wire \ff_reg_volume_d1[2] ;
wire \ff_reg_volume_d1[1] ;
wire \ff_reg_volume_d1[0] ;
wire \ff_reg_enable_d1[1] ;
wire \ff_reg_enable_d1[0] ;
wire \ff_reg_volume_e1[3] ;
wire \ff_reg_volume_e1[2] ;
wire \ff_reg_volume_e1[1] ;
wire \ff_reg_volume_e1[0] ;
wire \ff_reg_enable_e1[1] ;
wire \ff_reg_enable_e1[0] ;
wire ff_reg_clone_frequency_e1;
wire ff_reg_clone_adsr_e1;
wire ff_reg_clone_wave_e1;
wire \ff_reg_ar_e1[7] ;
wire \ff_reg_ar_e1[6] ;
wire \ff_reg_ar_e1[5] ;
wire \ff_reg_ar_e1[4] ;
wire \ff_reg_ar_e1[3] ;
wire \ff_reg_ar_e1[2] ;
wire \ff_reg_ar_e1[1] ;
wire \ff_reg_ar_e1[0] ;
wire \ff_reg_dr_e1[7] ;
wire \ff_reg_dr_e1[6] ;
wire \ff_reg_dr_e1[5] ;
wire \ff_reg_dr_e1[4] ;
wire \ff_reg_dr_e1[3] ;
wire \ff_reg_dr_e1[2] ;
wire \ff_reg_dr_e1[1] ;
wire \ff_reg_dr_e1[0] ;
wire \ff_reg_sr_e1[7] ;
wire \ff_reg_sr_e1[6] ;
wire \ff_reg_sr_e1[5] ;
wire \ff_reg_sr_e1[4] ;
wire \ff_reg_sr_e1[3] ;
wire \ff_reg_sr_e1[2] ;
wire \ff_reg_sr_e1[1] ;
wire \ff_reg_sr_e1[0] ;
wire \ff_reg_rr_e1[7] ;
wire \ff_reg_rr_e1[6] ;
wire \ff_reg_rr_e1[5] ;
wire \ff_reg_rr_e1[4] ;
wire \ff_reg_rr_e1[3] ;
wire \ff_reg_rr_e1[2] ;
wire \ff_reg_rr_e1[1] ;
wire \ff_reg_rr_e1[0] ;
wire \ff_reg_sl_e1[6] ;
wire \ff_reg_sl_e1[5] ;
wire \ff_reg_sl_e1[4] ;
wire \ff_reg_sl_e1[3] ;
wire \ff_reg_sl_e1[2] ;
wire \ff_reg_sl_e1[1] ;
wire \ff_reg_sl_e1[0] ;
wire \ff_reg_wave_length_e1[1] ;
wire \ff_reg_wave_length_e1[0] ;
wire \ff_reg_frequency_count_e1[11] ;
wire \ff_reg_frequency_count_e1[10] ;
wire \ff_reg_frequency_count_e1[9] ;
wire \ff_reg_frequency_count_e1[8] ;
wire \ff_reg_frequency_count_e1[7] ;
wire \ff_reg_frequency_count_e1[6] ;
wire \ff_reg_frequency_count_e1[5] ;
wire \ff_reg_frequency_count_e1[4] ;
wire \ff_reg_frequency_count_e1[3] ;
wire \ff_reg_frequency_count_e1[2] ;
wire \ff_reg_frequency_count_e1[1] ;
wire \ff_reg_frequency_count_e1[0] ;
wire \sram_id[3] ;
wire \sram_id[2] ;
wire \sram_id[1] ;
wire \sram_id[0] ;
wire \sram_a[6] ;
wire \sram_a[5] ;
wire sram_we;
wire ext_memory_nactive;
wire \reg_ar_a1[7] ;
wire \reg_ar_a1[6] ;
wire \reg_ar_a1[5] ;
wire \reg_ar_a1[4] ;
wire \reg_ar_a1[3] ;
wire \reg_ar_a1[2] ;
wire \reg_ar_a1[1] ;
wire \reg_ar_a1[0] ;
wire \reg_dr_a1[7] ;
wire \reg_dr_a1[6] ;
wire \reg_dr_a1[5] ;
wire \reg_dr_a1[4] ;
wire \reg_dr_a1[3] ;
wire \reg_dr_a1[2] ;
wire \reg_dr_a1[1] ;
wire \reg_dr_a1[0] ;
wire \reg_sr_a1[7] ;
wire \reg_sr_a1[6] ;
wire \reg_sr_a1[5] ;
wire \reg_sr_a1[4] ;
wire \reg_sr_a1[3] ;
wire \reg_sr_a1[2] ;
wire \reg_sr_a1[1] ;
wire \reg_sr_a1[0] ;
wire \reg_rr_a1[7] ;
wire \reg_rr_a1[6] ;
wire \reg_rr_a1[5] ;
wire \reg_rr_a1[4] ;
wire \reg_rr_a1[3] ;
wire \reg_rr_a1[2] ;
wire \reg_rr_a1[1] ;
wire \reg_rr_a1[0] ;
wire \reg_sl_a1[6] ;
wire \reg_sl_a1[5] ;
wire \reg_sl_a1[4] ;
wire \reg_sl_a1[3] ;
wire \reg_sl_a1[2] ;
wire \reg_sl_a1[1] ;
wire \reg_sl_a1[0] ;
wire \reg_wave_length_a1[1] ;
wire \reg_wave_length_a1[0] ;
wire \reg_frequency_count_a1[11] ;
wire \reg_frequency_count_a1[10] ;
wire \reg_frequency_count_a1[9] ;
wire \reg_frequency_count_a1[8] ;
wire \reg_frequency_count_a1[7] ;
wire \reg_frequency_count_a1[6] ;
wire \reg_frequency_count_a1[5] ;
wire \reg_frequency_count_a1[4] ;
wire \reg_frequency_count_a1[3] ;
wire \reg_frequency_count_a1[2] ;
wire \reg_frequency_count_a1[1] ;
wire \reg_frequency_count_a1[0] ;
wire \reg_ar_b1[7] ;
wire \reg_ar_b1[6] ;
wire \reg_ar_b1[5] ;
wire \reg_ar_b1[4] ;
wire \reg_ar_b1[3] ;
wire \reg_ar_b1[2] ;
wire \reg_ar_b1[1] ;
wire \reg_ar_b1[0] ;
wire \reg_dr_b1[7] ;
wire \reg_dr_b1[6] ;
wire \reg_dr_b1[5] ;
wire \reg_dr_b1[4] ;
wire \reg_dr_b1[3] ;
wire \reg_dr_b1[2] ;
wire \reg_dr_b1[1] ;
wire \reg_dr_b1[0] ;
wire \reg_sr_b1[7] ;
wire \reg_sr_b1[6] ;
wire \reg_sr_b1[5] ;
wire \reg_sr_b1[4] ;
wire \reg_sr_b1[3] ;
wire \reg_sr_b1[2] ;
wire \reg_sr_b1[1] ;
wire \reg_sr_b1[0] ;
wire \reg_rr_b1[7] ;
wire \reg_rr_b1[6] ;
wire \reg_rr_b1[5] ;
wire \reg_rr_b1[4] ;
wire \reg_rr_b1[3] ;
wire \reg_rr_b1[2] ;
wire \reg_rr_b1[1] ;
wire \reg_rr_b1[0] ;
wire \reg_sl_b1[6] ;
wire \reg_sl_b1[5] ;
wire \reg_sl_b1[4] ;
wire \reg_sl_b1[3] ;
wire \reg_sl_b1[2] ;
wire \reg_sl_b1[1] ;
wire \reg_sl_b1[0] ;
wire \reg_wave_length_b1[1] ;
wire \reg_wave_length_b1[0] ;
wire \reg_frequency_count_b1[11] ;
wire \reg_frequency_count_b1[10] ;
wire \reg_frequency_count_b1[9] ;
wire \reg_frequency_count_b1[8] ;
wire \reg_frequency_count_b1[7] ;
wire \reg_frequency_count_b1[6] ;
wire \reg_frequency_count_b1[5] ;
wire \reg_frequency_count_b1[4] ;
wire \reg_frequency_count_b1[3] ;
wire \reg_frequency_count_b1[2] ;
wire \reg_frequency_count_b1[1] ;
wire \reg_frequency_count_b1[0] ;
wire \reg_ar_c1[7] ;
wire \reg_ar_c1[6] ;
wire \reg_ar_c1[5] ;
wire \reg_ar_c1[4] ;
wire \reg_ar_c1[3] ;
wire \reg_ar_c1[2] ;
wire \reg_ar_c1[1] ;
wire \reg_ar_c1[0] ;
wire \reg_dr_c1[7] ;
wire \reg_dr_c1[6] ;
wire \reg_dr_c1[5] ;
wire \reg_dr_c1[4] ;
wire \reg_dr_c1[3] ;
wire \reg_dr_c1[2] ;
wire \reg_dr_c1[1] ;
wire \reg_dr_c1[0] ;
wire \reg_sr_c1[7] ;
wire \reg_sr_c1[6] ;
wire \reg_sr_c1[5] ;
wire \reg_sr_c1[4] ;
wire \reg_sr_c1[3] ;
wire \reg_sr_c1[2] ;
wire \reg_sr_c1[1] ;
wire \reg_sr_c1[0] ;
wire \reg_rr_c1[7] ;
wire \reg_rr_c1[6] ;
wire \reg_rr_c1[5] ;
wire \reg_rr_c1[4] ;
wire \reg_rr_c1[3] ;
wire \reg_rr_c1[2] ;
wire \reg_rr_c1[1] ;
wire \reg_rr_c1[0] ;
wire \reg_sl_c1[6] ;
wire \reg_sl_c1[5] ;
wire \reg_sl_c1[4] ;
wire \reg_sl_c1[3] ;
wire \reg_sl_c1[2] ;
wire \reg_sl_c1[1] ;
wire \reg_sl_c1[0] ;
wire \reg_wave_length_c1[1] ;
wire \reg_wave_length_c1[0] ;
wire \reg_frequency_count_c1[11] ;
wire \reg_frequency_count_c1[10] ;
wire \reg_frequency_count_c1[9] ;
wire \reg_frequency_count_c1[8] ;
wire \reg_frequency_count_c1[7] ;
wire \reg_frequency_count_c1[6] ;
wire \reg_frequency_count_c1[5] ;
wire \reg_frequency_count_c1[4] ;
wire \reg_frequency_count_c1[3] ;
wire \reg_frequency_count_c1[2] ;
wire \reg_frequency_count_c1[1] ;
wire \reg_frequency_count_c1[0] ;
wire \reg_dr_d1[7] ;
wire \reg_dr_d1[6] ;
wire \reg_dr_d1[5] ;
wire \reg_dr_d1[4] ;
wire \reg_dr_d1[3] ;
wire \reg_dr_d1[2] ;
wire \reg_dr_d1[1] ;
wire \reg_dr_d1[0] ;
wire \reg_sr_d1[7] ;
wire \reg_sr_d1[6] ;
wire \reg_sr_d1[5] ;
wire \reg_sr_d1[4] ;
wire \reg_sr_d1[3] ;
wire \reg_sr_d1[2] ;
wire \reg_sr_d1[1] ;
wire \reg_sr_d1[0] ;
wire \reg_rr_d1[7] ;
wire \reg_rr_d1[6] ;
wire \reg_rr_d1[5] ;
wire \reg_rr_d1[4] ;
wire \reg_rr_d1[3] ;
wire \reg_rr_d1[2] ;
wire \reg_rr_d1[1] ;
wire \reg_rr_d1[0] ;
wire \reg_sl_d1[6] ;
wire \reg_sl_d1[5] ;
wire \reg_sl_d1[4] ;
wire \reg_sl_d1[3] ;
wire \reg_sl_d1[2] ;
wire \reg_sl_d1[1] ;
wire \reg_sl_d1[0] ;
wire \reg_wave_length_d1[1] ;
wire \reg_wave_length_d1[0] ;
wire \reg_frequency_count_d1[11] ;
wire \reg_frequency_count_d1[10] ;
wire \reg_frequency_count_d1[9] ;
wire \reg_frequency_count_d1[8] ;
wire \reg_frequency_count_d1[7] ;
wire \reg_frequency_count_d1[6] ;
wire \reg_frequency_count_d1[5] ;
wire \reg_frequency_count_d1[4] ;
wire \reg_frequency_count_d1[3] ;
wire \reg_frequency_count_d1[2] ;
wire \reg_frequency_count_d1[1] ;
wire \reg_frequency_count_d1[0] ;
wire \reg_ar_d1[0] ;
wire \reg_ar_d1[1] ;
wire \reg_ar_d1[2] ;
wire \reg_ar_d1[3] ;
wire \reg_ar_d1[4] ;
wire \reg_ar_d1[5] ;
wire \reg_ar_d1[6] ;
wire \reg_ar_d1[7] ;
wire \rddata[4] ;
wire \rddata[5] ;
wire \rddata[0] ;
wire \rddata[1] ;
wire \rddata[2] ;
wire \rddata[3] ;
wire \rddata[6] ;
wire \rddata[7] ;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13] ;
wire VCC;
wire GND;
\u_wts_core/u_wts_channel_mixer  u_wts_channel_mixer (
.\sram_id[3] (\sram_id[3] ),
.clk_3(clk_3),
.n84(n84),
.\sram_id[2] (\sram_id[2] ),
.\sram_id[1] (\sram_id[1] ),
.\sram_id[0] (\sram_id[0] ),
.\sram_a[6] (\sram_a[6] ),
.\sram_a[5] (\sram_a[5] ),
.\sram_a[4] (\sram_a[4] ),
.\sram_a[3] (\sram_a[3] ),
.\sram_a[2] (\sram_a[2] ),
.\sram_a[1] (\sram_a[1] ),
.\sram_a[0] (\sram_a[0] ),
.\sram_d[7] (\sram_d[7] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[0] (\sram_d[0] ),
.sram_we(sram_we),
.sram_oe(sram_oe),
.\reg_wave_length_e0[1] (\reg_wave_length_e0[1] ),
.\ff_reg_enable_e1[0] (\ff_reg_enable_e1[0] ),
.\ff_reg_enable_e1[1] (\ff_reg_enable_e1[1] ),
.\reg_enable_e0[0] (\reg_enable_e0[0] ),
.\reg_enable_e0[1] (\reg_enable_e0[1] ),
.\reg_wave_length_e0[0] (\reg_wave_length_e0[0] ),
.\ff_reg_wave_length_e1[1] (\ff_reg_wave_length_e1[1] ),
.ff_reg_clone_wave_e1(ff_reg_clone_wave_e1),
.\ff_reg_wave_length_e1[0] (\ff_reg_wave_length_e1[0] ),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.\reg_sl_e0[6] (\reg_sl_e0[6] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\reg_ar_b0[1] (\reg_ar_b0[1] ),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\reg_ar_b0[3] (\reg_ar_b0[3] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.\reg_ar_c0[7] (\reg_ar_c0[7] ),
.\reg_ar_b0[7] (\reg_ar_b0[7] ),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\reg_ar_c0[6] (\reg_ar_c0[6] ),
.\reg_ar_b0[6] (\reg_ar_b0[6] ),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.\reg_ar_b0[5] (\reg_ar_b0[5] ),
.\reg_ar_c0[5] (\reg_ar_c0[5] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\reg_ar_b0[4] (\reg_ar_b0[4] ),
.\reg_ar_c0[4] (\reg_ar_c0[4] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\reg_ar_b0[2] (\reg_ar_b0[2] ),
.\reg_ar_c0[2] (\reg_ar_c0[2] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\reg_ar_b0[0] (\reg_ar_b0[0] ),
.\reg_ar_c0[0] (\reg_ar_c0[0] ),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\reg_ar_c0[1] (\reg_ar_c0[1] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\reg_ar_c0[3] (\reg_ar_c0[3] ),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\reg_dr_b0[7] (\reg_dr_b0[7] ),
.\reg_dr_c0[7] (\reg_dr_c0[7] ),
.\reg_dr_d0[7] (\reg_dr_d0[7] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\reg_dr_b0[6] (\reg_dr_b0[6] ),
.\reg_dr_c0[6] (\reg_dr_c0[6] ),
.\reg_dr_d0[6] (\reg_dr_d0[6] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\reg_dr_b0[5] (\reg_dr_b0[5] ),
.\reg_dr_c0[5] (\reg_dr_c0[5] ),
.\reg_dr_d0[5] (\reg_dr_d0[5] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\reg_dr_b0[4] (\reg_dr_b0[4] ),
.\reg_dr_c0[4] (\reg_dr_c0[4] ),
.\reg_dr_d0[4] (\reg_dr_d0[4] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\reg_dr_b0[3] (\reg_dr_b0[3] ),
.\reg_dr_c0[3] (\reg_dr_c0[3] ),
.\reg_dr_d0[3] (\reg_dr_d0[3] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\reg_dr_b0[2] (\reg_dr_b0[2] ),
.\reg_dr_c0[2] (\reg_dr_c0[2] ),
.\reg_dr_d0[2] (\reg_dr_d0[2] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\reg_dr_b0[1] (\reg_dr_b0[1] ),
.\reg_dr_c0[1] (\reg_dr_c0[1] ),
.\reg_dr_d0[1] (\reg_dr_d0[1] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.\reg_dr_b0[0] (\reg_dr_b0[0] ),
.\reg_dr_c0[0] (\reg_dr_c0[0] ),
.\reg_dr_d0[0] (\reg_dr_d0[0] ),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.\reg_sr_b0[7] (\reg_sr_b0[7] ),
.\reg_sr_c0[7] (\reg_sr_c0[7] ),
.\reg_sr_d0[7] (\reg_sr_d0[7] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.\reg_sr_b0[6] (\reg_sr_b0[6] ),
.\reg_sr_c0[6] (\reg_sr_c0[6] ),
.\reg_sr_d0[6] (\reg_sr_d0[6] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.\reg_sr_b0[5] (\reg_sr_b0[5] ),
.\reg_sr_c0[5] (\reg_sr_c0[5] ),
.\reg_sr_d0[5] (\reg_sr_d0[5] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.\reg_sr_b0[4] (\reg_sr_b0[4] ),
.\reg_sr_c0[4] (\reg_sr_c0[4] ),
.\reg_sr_d0[4] (\reg_sr_d0[4] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\reg_sr_b0[3] (\reg_sr_b0[3] ),
.\reg_sr_c0[3] (\reg_sr_c0[3] ),
.\reg_sr_d0[3] (\reg_sr_d0[3] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_sr_b0[2] (\reg_sr_b0[2] ),
.\reg_sr_c0[2] (\reg_sr_c0[2] ),
.\reg_sr_d0[2] (\reg_sr_d0[2] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.\reg_sr_b0[1] (\reg_sr_b0[1] ),
.\reg_sr_c0[1] (\reg_sr_c0[1] ),
.\reg_sr_d0[1] (\reg_sr_d0[1] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.\reg_sr_b0[0] (\reg_sr_b0[0] ),
.\reg_sr_c0[0] (\reg_sr_c0[0] ),
.\reg_sr_d0[0] (\reg_sr_d0[0] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\reg_rr_b0[7] (\reg_rr_b0[7] ),
.\reg_rr_c0[7] (\reg_rr_c0[7] ),
.\reg_rr_d0[7] (\reg_rr_d0[7] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.\reg_rr_b0[6] (\reg_rr_b0[6] ),
.\reg_rr_c0[6] (\reg_rr_c0[6] ),
.\reg_rr_d0[6] (\reg_rr_d0[6] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\reg_rr_b0[5] (\reg_rr_b0[5] ),
.\reg_rr_c0[5] (\reg_rr_c0[5] ),
.\reg_rr_d0[5] (\reg_rr_d0[5] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\reg_rr_b0[4] (\reg_rr_b0[4] ),
.\reg_rr_c0[4] (\reg_rr_c0[4] ),
.\reg_rr_d0[4] (\reg_rr_d0[4] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\reg_rr_b0[3] (\reg_rr_b0[3] ),
.\reg_rr_c0[3] (\reg_rr_c0[3] ),
.\reg_rr_d0[3] (\reg_rr_d0[3] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.\reg_rr_b0[2] (\reg_rr_b0[2] ),
.\reg_rr_c0[2] (\reg_rr_c0[2] ),
.\reg_rr_d0[2] (\reg_rr_d0[2] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.\reg_rr_b0[1] (\reg_rr_b0[1] ),
.\reg_rr_c0[1] (\reg_rr_c0[1] ),
.\reg_rr_d0[1] (\reg_rr_d0[1] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.\reg_rr_b0[0] (\reg_rr_b0[0] ),
.\reg_rr_c0[0] (\reg_rr_c0[0] ),
.\reg_rr_d0[0] (\reg_rr_d0[0] ),
.\reg_sl_a0[6] (\reg_sl_a0[6] ),
.\reg_sl_b0[6] (\reg_sl_b0[6] ),
.\reg_sl_c0[6] (\reg_sl_c0[6] ),
.\reg_sl_d0[6] (\reg_sl_d0[6] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.\reg_sl_b0[5] (\reg_sl_b0[5] ),
.\reg_sl_c0[5] (\reg_sl_c0[5] ),
.\reg_sl_d0[5] (\reg_sl_d0[5] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\reg_sl_b0[4] (\reg_sl_b0[4] ),
.\reg_sl_c0[4] (\reg_sl_c0[4] ),
.\reg_sl_d0[4] (\reg_sl_d0[4] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\reg_sl_b0[3] (\reg_sl_b0[3] ),
.\reg_sl_c0[3] (\reg_sl_c0[3] ),
.\reg_sl_d0[3] (\reg_sl_d0[3] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\reg_sl_b0[2] (\reg_sl_b0[2] ),
.\reg_sl_c0[2] (\reg_sl_c0[2] ),
.\reg_sl_d0[2] (\reg_sl_d0[2] ),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\reg_sl_b0[1] (\reg_sl_b0[1] ),
.\reg_sl_c0[1] (\reg_sl_c0[1] ),
.\reg_sl_d0[1] (\reg_sl_d0[1] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\reg_sl_b0[0] (\reg_sl_b0[0] ),
.\reg_sl_c0[0] (\reg_sl_c0[0] ),
.\reg_sl_d0[0] (\reg_sl_d0[0] ),
.\ff_reg_dr_e1[7] (\ff_reg_dr_e1[7] ),
.ff_reg_clone_adsr_e1(ff_reg_clone_adsr_e1),
.\ff_reg_rr_e1[7] (\ff_reg_rr_e1[7] ),
.\ff_reg_sr_e1[7] (\ff_reg_sr_e1[7] ),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\ff_reg_sr_e1[6] (\ff_reg_sr_e1[6] ),
.\ff_reg_rr_e1[6] (\ff_reg_rr_e1[6] ),
.\ff_reg_dr_e1[6] (\ff_reg_dr_e1[6] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\ff_reg_dr_e1[5] (\ff_reg_dr_e1[5] ),
.\ff_reg_rr_e1[5] (\ff_reg_rr_e1[5] ),
.\ff_reg_sr_e1[5] (\ff_reg_sr_e1[5] ),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.\ff_reg_dr_e1[4] (\ff_reg_dr_e1[4] ),
.\ff_reg_rr_e1[4] (\ff_reg_rr_e1[4] ),
.\ff_reg_sr_e1[4] (\ff_reg_sr_e1[4] ),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.\ff_reg_sr_e1[3] (\ff_reg_sr_e1[3] ),
.\ff_reg_rr_e1[3] (\ff_reg_rr_e1[3] ),
.\ff_reg_dr_e1[3] (\ff_reg_dr_e1[3] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\ff_reg_sr_e1[2] (\ff_reg_sr_e1[2] ),
.\ff_reg_rr_e1[2] (\ff_reg_rr_e1[2] ),
.\ff_reg_dr_e1[2] (\ff_reg_dr_e1[2] ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\ff_reg_dr_e1[1] (\ff_reg_dr_e1[1] ),
.\ff_reg_rr_e1[1] (\ff_reg_rr_e1[1] ),
.\ff_reg_sr_e1[1] (\ff_reg_sr_e1[1] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\ff_reg_sr_e1[0] (\ff_reg_sr_e1[0] ),
.\ff_reg_rr_e1[0] (\ff_reg_rr_e1[0] ),
.\ff_reg_dr_e1[0] (\ff_reg_dr_e1[0] ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.\ff_reg_sl_e1[5] (\ff_reg_sl_e1[5] ),
.\ff_reg_sl_e1[1] (\ff_reg_sl_e1[1] ),
.\ff_reg_sl_e1[2] (\ff_reg_sl_e1[2] ),
.\ff_reg_sl_e1[4] (\ff_reg_sl_e1[4] ),
.\ff_reg_sl_e1[3] (\ff_reg_sl_e1[3] ),
.\ff_reg_sl_e1[6] (\ff_reg_sl_e1[6] ),
.\ff_reg_sl_e1[0] (\ff_reg_sl_e1[0] ),
.\reg_ar_a1[7] (\reg_ar_a1[7] ),
.\reg_ar_b1[7] (\reg_ar_b1[7] ),
.\reg_ar_c1[7] (\reg_ar_c1[7] ),
.\reg_ar_d1[7] (\reg_ar_d1[7] ),
.\reg_ar_a1[6] (\reg_ar_a1[6] ),
.\reg_ar_b1[6] (\reg_ar_b1[6] ),
.\reg_ar_c1[6] (\reg_ar_c1[6] ),
.\reg_ar_d1[6] (\reg_ar_d1[6] ),
.\reg_ar_a1[5] (\reg_ar_a1[5] ),
.\reg_ar_b1[5] (\reg_ar_b1[5] ),
.\reg_ar_c1[5] (\reg_ar_c1[5] ),
.\reg_ar_d1[5] (\reg_ar_d1[5] ),
.\reg_ar_a1[4] (\reg_ar_a1[4] ),
.\reg_ar_b1[4] (\reg_ar_b1[4] ),
.\reg_ar_c1[4] (\reg_ar_c1[4] ),
.\reg_ar_d1[4] (\reg_ar_d1[4] ),
.\reg_ar_a1[3] (\reg_ar_a1[3] ),
.\reg_ar_b1[3] (\reg_ar_b1[3] ),
.\reg_ar_c1[3] (\reg_ar_c1[3] ),
.\reg_ar_d1[3] (\reg_ar_d1[3] ),
.\reg_ar_a1[2] (\reg_ar_a1[2] ),
.\reg_ar_b1[2] (\reg_ar_b1[2] ),
.\reg_ar_c1[2] (\reg_ar_c1[2] ),
.\reg_ar_d1[2] (\reg_ar_d1[2] ),
.\reg_ar_a1[1] (\reg_ar_a1[1] ),
.\reg_ar_b1[1] (\reg_ar_b1[1] ),
.\reg_ar_c1[1] (\reg_ar_c1[1] ),
.\reg_ar_d1[1] (\reg_ar_d1[1] ),
.\reg_ar_a1[0] (\reg_ar_a1[0] ),
.\reg_ar_b1[0] (\reg_ar_b1[0] ),
.\reg_ar_c1[0] (\reg_ar_c1[0] ),
.\reg_ar_d1[0] (\reg_ar_d1[0] ),
.\reg_dr_a1[7] (\reg_dr_a1[7] ),
.\reg_dr_b1[7] (\reg_dr_b1[7] ),
.\reg_dr_c1[7] (\reg_dr_c1[7] ),
.\reg_dr_d1[7] (\reg_dr_d1[7] ),
.\reg_dr_a1[6] (\reg_dr_a1[6] ),
.\reg_dr_b1[6] (\reg_dr_b1[6] ),
.\reg_dr_c1[6] (\reg_dr_c1[6] ),
.\reg_dr_d1[6] (\reg_dr_d1[6] ),
.\reg_dr_a1[5] (\reg_dr_a1[5] ),
.\reg_dr_b1[5] (\reg_dr_b1[5] ),
.\reg_dr_c1[5] (\reg_dr_c1[5] ),
.\reg_dr_d1[5] (\reg_dr_d1[5] ),
.\reg_dr_a1[4] (\reg_dr_a1[4] ),
.\reg_dr_b1[4] (\reg_dr_b1[4] ),
.\reg_dr_c1[4] (\reg_dr_c1[4] ),
.\reg_dr_d1[4] (\reg_dr_d1[4] ),
.\reg_dr_a1[3] (\reg_dr_a1[3] ),
.\reg_dr_b1[3] (\reg_dr_b1[3] ),
.\reg_dr_c1[3] (\reg_dr_c1[3] ),
.\reg_dr_d1[3] (\reg_dr_d1[3] ),
.\reg_dr_a1[2] (\reg_dr_a1[2] ),
.\reg_dr_b1[2] (\reg_dr_b1[2] ),
.\reg_dr_c1[2] (\reg_dr_c1[2] ),
.\reg_dr_d1[2] (\reg_dr_d1[2] ),
.\reg_dr_a1[1] (\reg_dr_a1[1] ),
.\reg_dr_b1[1] (\reg_dr_b1[1] ),
.\reg_dr_c1[1] (\reg_dr_c1[1] ),
.\reg_dr_d1[1] (\reg_dr_d1[1] ),
.\reg_dr_a1[0] (\reg_dr_a1[0] ),
.\reg_dr_b1[0] (\reg_dr_b1[0] ),
.\reg_dr_c1[0] (\reg_dr_c1[0] ),
.\reg_dr_d1[0] (\reg_dr_d1[0] ),
.\reg_sr_a1[7] (\reg_sr_a1[7] ),
.\reg_sr_b1[7] (\reg_sr_b1[7] ),
.\reg_sr_c1[7] (\reg_sr_c1[7] ),
.\reg_sr_d1[7] (\reg_sr_d1[7] ),
.\reg_sr_a1[6] (\reg_sr_a1[6] ),
.\reg_sr_b1[6] (\reg_sr_b1[6] ),
.\reg_sr_c1[6] (\reg_sr_c1[6] ),
.\reg_sr_d1[6] (\reg_sr_d1[6] ),
.\reg_sr_a1[5] (\reg_sr_a1[5] ),
.\reg_sr_b1[5] (\reg_sr_b1[5] ),
.\reg_sr_c1[5] (\reg_sr_c1[5] ),
.\reg_sr_d1[5] (\reg_sr_d1[5] ),
.\reg_sr_a1[4] (\reg_sr_a1[4] ),
.\reg_sr_b1[4] (\reg_sr_b1[4] ),
.\reg_sr_c1[4] (\reg_sr_c1[4] ),
.\reg_sr_d1[4] (\reg_sr_d1[4] ),
.\reg_sr_a1[3] (\reg_sr_a1[3] ),
.\reg_sr_b1[3] (\reg_sr_b1[3] ),
.\reg_sr_c1[3] (\reg_sr_c1[3] ),
.\reg_sr_d1[3] (\reg_sr_d1[3] ),
.\reg_sr_a1[2] (\reg_sr_a1[2] ),
.\reg_sr_b1[2] (\reg_sr_b1[2] ),
.\reg_sr_c1[2] (\reg_sr_c1[2] ),
.\reg_sr_d1[2] (\reg_sr_d1[2] ),
.\reg_sr_a1[1] (\reg_sr_a1[1] ),
.\reg_sr_b1[1] (\reg_sr_b1[1] ),
.\reg_sr_c1[1] (\reg_sr_c1[1] ),
.\reg_sr_d1[1] (\reg_sr_d1[1] ),
.\reg_sr_a1[0] (\reg_sr_a1[0] ),
.\reg_sr_b1[0] (\reg_sr_b1[0] ),
.\reg_sr_c1[0] (\reg_sr_c1[0] ),
.\reg_sr_d1[0] (\reg_sr_d1[0] ),
.\reg_rr_a1[7] (\reg_rr_a1[7] ),
.\reg_rr_b1[7] (\reg_rr_b1[7] ),
.\reg_rr_c1[7] (\reg_rr_c1[7] ),
.\reg_rr_d1[7] (\reg_rr_d1[7] ),
.\reg_rr_a1[6] (\reg_rr_a1[6] ),
.\reg_rr_b1[6] (\reg_rr_b1[6] ),
.\reg_rr_c1[6] (\reg_rr_c1[6] ),
.\reg_rr_d1[6] (\reg_rr_d1[6] ),
.\reg_rr_a1[5] (\reg_rr_a1[5] ),
.\reg_rr_b1[5] (\reg_rr_b1[5] ),
.\reg_rr_c1[5] (\reg_rr_c1[5] ),
.\reg_rr_d1[5] (\reg_rr_d1[5] ),
.\reg_rr_a1[4] (\reg_rr_a1[4] ),
.\reg_rr_b1[4] (\reg_rr_b1[4] ),
.\reg_rr_c1[4] (\reg_rr_c1[4] ),
.\reg_rr_d1[4] (\reg_rr_d1[4] ),
.\reg_rr_a1[3] (\reg_rr_a1[3] ),
.\reg_rr_b1[3] (\reg_rr_b1[3] ),
.\reg_rr_c1[3] (\reg_rr_c1[3] ),
.\reg_rr_d1[3] (\reg_rr_d1[3] ),
.\reg_rr_a1[2] (\reg_rr_a1[2] ),
.\reg_rr_b1[2] (\reg_rr_b1[2] ),
.\reg_rr_c1[2] (\reg_rr_c1[2] ),
.\reg_rr_d1[2] (\reg_rr_d1[2] ),
.\reg_rr_a1[1] (\reg_rr_a1[1] ),
.\reg_rr_b1[1] (\reg_rr_b1[1] ),
.\reg_rr_c1[1] (\reg_rr_c1[1] ),
.\reg_rr_d1[1] (\reg_rr_d1[1] ),
.\reg_rr_a1[0] (\reg_rr_a1[0] ),
.\reg_rr_b1[0] (\reg_rr_b1[0] ),
.\reg_rr_c1[0] (\reg_rr_c1[0] ),
.\reg_rr_d1[0] (\reg_rr_d1[0] ),
.\reg_sl_a1[6] (\reg_sl_a1[6] ),
.\reg_sl_b1[6] (\reg_sl_b1[6] ),
.\reg_sl_c1[6] (\reg_sl_c1[6] ),
.\reg_sl_d1[6] (\reg_sl_d1[6] ),
.\reg_sl_a1[5] (\reg_sl_a1[5] ),
.\reg_sl_b1[5] (\reg_sl_b1[5] ),
.\reg_sl_c1[5] (\reg_sl_c1[5] ),
.\reg_sl_d1[5] (\reg_sl_d1[5] ),
.\reg_sl_a1[4] (\reg_sl_a1[4] ),
.\reg_sl_b1[4] (\reg_sl_b1[4] ),
.\reg_sl_c1[4] (\reg_sl_c1[4] ),
.\reg_sl_d1[4] (\reg_sl_d1[4] ),
.\reg_sl_a1[3] (\reg_sl_a1[3] ),
.\reg_sl_b1[3] (\reg_sl_b1[3] ),
.\reg_sl_c1[3] (\reg_sl_c1[3] ),
.\reg_sl_d1[3] (\reg_sl_d1[3] ),
.\reg_sl_a1[2] (\reg_sl_a1[2] ),
.\reg_sl_b1[2] (\reg_sl_b1[2] ),
.\reg_sl_c1[2] (\reg_sl_c1[2] ),
.\reg_sl_d1[2] (\reg_sl_d1[2] ),
.\reg_sl_a1[1] (\reg_sl_a1[1] ),
.\reg_sl_b1[1] (\reg_sl_b1[1] ),
.\reg_sl_c1[1] (\reg_sl_c1[1] ),
.\reg_sl_d1[1] (\reg_sl_d1[1] ),
.\reg_sl_a1[0] (\reg_sl_a1[0] ),
.\reg_sl_b1[0] (\reg_sl_b1[0] ),
.\reg_sl_c1[0] (\reg_sl_c1[0] ),
.\reg_sl_d1[0] (\reg_sl_d1[0] ),
.\reg_wave_length_a0[1] (\reg_wave_length_a0[1] ),
.\reg_wave_length_b0[1] (\reg_wave_length_b0[1] ),
.\reg_wave_length_c0[1] (\reg_wave_length_c0[1] ),
.\reg_wave_length_d0[1] (\reg_wave_length_d0[1] ),
.\reg_wave_length_a0[0] (\reg_wave_length_a0[0] ),
.\reg_wave_length_b0[0] (\reg_wave_length_b0[0] ),
.\reg_wave_length_c0[0] (\reg_wave_length_c0[0] ),
.\reg_wave_length_d0[0] (\reg_wave_length_d0[0] ),
.\reg_frequency_count_a0[11] (\reg_frequency_count_a0[11] ),
.\reg_frequency_count_b0[11] (\reg_frequency_count_b0[11] ),
.\reg_frequency_count_c0[11] (\reg_frequency_count_c0[11] ),
.\reg_frequency_count_d0[11] (\reg_frequency_count_d0[11] ),
.\reg_frequency_count_a0[10] (\reg_frequency_count_a0[10] ),
.\reg_frequency_count_b0[10] (\reg_frequency_count_b0[10] ),
.\reg_frequency_count_c0[10] (\reg_frequency_count_c0[10] ),
.\reg_frequency_count_d0[10] (\reg_frequency_count_d0[10] ),
.\reg_frequency_count_a0[9] (\reg_frequency_count_a0[9] ),
.\reg_frequency_count_b0[9] (\reg_frequency_count_b0[9] ),
.\reg_frequency_count_c0[9] (\reg_frequency_count_c0[9] ),
.\reg_frequency_count_d0[9] (\reg_frequency_count_d0[9] ),
.\reg_frequency_count_a0[8] (\reg_frequency_count_a0[8] ),
.\reg_frequency_count_b0[8] (\reg_frequency_count_b0[8] ),
.\reg_frequency_count_c0[8] (\reg_frequency_count_c0[8] ),
.\reg_frequency_count_d0[8] (\reg_frequency_count_d0[8] ),
.\reg_frequency_count_a0[7] (\reg_frequency_count_a0[7] ),
.\reg_frequency_count_b0[7] (\reg_frequency_count_b0[7] ),
.\reg_frequency_count_c0[7] (\reg_frequency_count_c0[7] ),
.\reg_frequency_count_d0[7] (\reg_frequency_count_d0[7] ),
.\reg_frequency_count_a0[6] (\reg_frequency_count_a0[6] ),
.\reg_frequency_count_b0[6] (\reg_frequency_count_b0[6] ),
.\reg_frequency_count_c0[6] (\reg_frequency_count_c0[6] ),
.\reg_frequency_count_d0[6] (\reg_frequency_count_d0[6] ),
.\reg_frequency_count_a0[5] (\reg_frequency_count_a0[5] ),
.\reg_frequency_count_b0[5] (\reg_frequency_count_b0[5] ),
.\reg_frequency_count_c0[5] (\reg_frequency_count_c0[5] ),
.\reg_frequency_count_d0[5] (\reg_frequency_count_d0[5] ),
.\reg_frequency_count_a0[4] (\reg_frequency_count_a0[4] ),
.\reg_frequency_count_b0[4] (\reg_frequency_count_b0[4] ),
.\reg_frequency_count_c0[4] (\reg_frequency_count_c0[4] ),
.\reg_frequency_count_d0[4] (\reg_frequency_count_d0[4] ),
.\reg_frequency_count_a0[3] (\reg_frequency_count_a0[3] ),
.\reg_frequency_count_b0[3] (\reg_frequency_count_b0[3] ),
.\reg_frequency_count_c0[3] (\reg_frequency_count_c0[3] ),
.\reg_frequency_count_d0[3] (\reg_frequency_count_d0[3] ),
.\reg_frequency_count_a0[2] (\reg_frequency_count_a0[2] ),
.\reg_frequency_count_b0[2] (\reg_frequency_count_b0[2] ),
.\reg_frequency_count_c0[2] (\reg_frequency_count_c0[2] ),
.\reg_frequency_count_d0[2] (\reg_frequency_count_d0[2] ),
.\reg_frequency_count_a0[1] (\reg_frequency_count_a0[1] ),
.\reg_frequency_count_b0[1] (\reg_frequency_count_b0[1] ),
.\reg_frequency_count_c0[1] (\reg_frequency_count_c0[1] ),
.\reg_frequency_count_d0[1] (\reg_frequency_count_d0[1] ),
.\reg_frequency_count_a0[0] (\reg_frequency_count_a0[0] ),
.\reg_frequency_count_b0[0] (\reg_frequency_count_b0[0] ),
.\reg_frequency_count_c0[0] (\reg_frequency_count_c0[0] ),
.\reg_frequency_count_d0[0] (\reg_frequency_count_d0[0] ),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.\reg_wave_length_a1[1] (\reg_wave_length_a1[1] ),
.\reg_wave_length_b1[1] (\reg_wave_length_b1[1] ),
.\reg_wave_length_c1[1] (\reg_wave_length_c1[1] ),
.\reg_wave_length_d1[1] (\reg_wave_length_d1[1] ),
.\reg_wave_length_a1[0] (\reg_wave_length_a1[0] ),
.\reg_wave_length_b1[0] (\reg_wave_length_b1[0] ),
.\reg_wave_length_c1[0] (\reg_wave_length_c1[0] ),
.\reg_wave_length_d1[0] (\reg_wave_length_d1[0] ),
.\reg_frequency_count_a1[11] (\reg_frequency_count_a1[11] ),
.\reg_frequency_count_b1[11] (\reg_frequency_count_b1[11] ),
.\reg_frequency_count_c1[11] (\reg_frequency_count_c1[11] ),
.\reg_frequency_count_d1[11] (\reg_frequency_count_d1[11] ),
.\reg_frequency_count_a1[10] (\reg_frequency_count_a1[10] ),
.\reg_frequency_count_b1[10] (\reg_frequency_count_b1[10] ),
.\reg_frequency_count_c1[10] (\reg_frequency_count_c1[10] ),
.\reg_frequency_count_d1[10] (\reg_frequency_count_d1[10] ),
.\reg_frequency_count_a1[9] (\reg_frequency_count_a1[9] ),
.\reg_frequency_count_b1[9] (\reg_frequency_count_b1[9] ),
.\reg_frequency_count_c1[9] (\reg_frequency_count_c1[9] ),
.\reg_frequency_count_d1[9] (\reg_frequency_count_d1[9] ),
.\reg_frequency_count_a1[8] (\reg_frequency_count_a1[8] ),
.\reg_frequency_count_b1[8] (\reg_frequency_count_b1[8] ),
.\reg_frequency_count_c1[8] (\reg_frequency_count_c1[8] ),
.\reg_frequency_count_d1[8] (\reg_frequency_count_d1[8] ),
.\reg_frequency_count_a1[7] (\reg_frequency_count_a1[7] ),
.\reg_frequency_count_b1[7] (\reg_frequency_count_b1[7] ),
.\reg_frequency_count_c1[7] (\reg_frequency_count_c1[7] ),
.\reg_frequency_count_d1[7] (\reg_frequency_count_d1[7] ),
.\reg_frequency_count_a1[6] (\reg_frequency_count_a1[6] ),
.\reg_frequency_count_b1[6] (\reg_frequency_count_b1[6] ),
.\reg_frequency_count_c1[6] (\reg_frequency_count_c1[6] ),
.\reg_frequency_count_d1[6] (\reg_frequency_count_d1[6] ),
.\reg_frequency_count_a1[5] (\reg_frequency_count_a1[5] ),
.\reg_frequency_count_b1[5] (\reg_frequency_count_b1[5] ),
.\reg_frequency_count_c1[5] (\reg_frequency_count_c1[5] ),
.\reg_frequency_count_d1[5] (\reg_frequency_count_d1[5] ),
.\reg_frequency_count_a1[4] (\reg_frequency_count_a1[4] ),
.\reg_frequency_count_b1[4] (\reg_frequency_count_b1[4] ),
.\reg_frequency_count_c1[4] (\reg_frequency_count_c1[4] ),
.\reg_frequency_count_d1[4] (\reg_frequency_count_d1[4] ),
.\reg_frequency_count_a1[3] (\reg_frequency_count_a1[3] ),
.\reg_frequency_count_b1[3] (\reg_frequency_count_b1[3] ),
.\reg_frequency_count_c1[3] (\reg_frequency_count_c1[3] ),
.\reg_frequency_count_d1[3] (\reg_frequency_count_d1[3] ),
.\reg_frequency_count_a1[2] (\reg_frequency_count_a1[2] ),
.\reg_frequency_count_b1[2] (\reg_frequency_count_b1[2] ),
.\reg_frequency_count_c1[2] (\reg_frequency_count_c1[2] ),
.\reg_frequency_count_d1[2] (\reg_frequency_count_d1[2] ),
.\reg_frequency_count_a1[1] (\reg_frequency_count_a1[1] ),
.\reg_frequency_count_b1[1] (\reg_frequency_count_b1[1] ),
.\reg_frequency_count_c1[1] (\reg_frequency_count_c1[1] ),
.\reg_frequency_count_d1[1] (\reg_frequency_count_d1[1] ),
.\reg_frequency_count_a1[0] (\reg_frequency_count_a1[0] ),
.\reg_frequency_count_b1[0] (\reg_frequency_count_b1[0] ),
.\reg_frequency_count_c1[0] (\reg_frequency_count_c1[0] ),
.\reg_frequency_count_d1[0] (\reg_frequency_count_d1[0] ),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.\reg_volume_a0[3] (\reg_volume_a0[3] ),
.\reg_volume_b0[3] (\reg_volume_b0[3] ),
.\reg_volume_c0[3] (\reg_volume_c0[3] ),
.\reg_volume_d0[3] (\reg_volume_d0[3] ),
.\reg_volume_e0[3] (\reg_volume_e0[3] ),
.\reg_volume_a0[2] (\reg_volume_a0[2] ),
.\reg_volume_b0[2] (\reg_volume_b0[2] ),
.\reg_volume_c0[2] (\reg_volume_c0[2] ),
.\reg_volume_d0[2] (\reg_volume_d0[2] ),
.\reg_volume_e0[2] (\reg_volume_e0[2] ),
.\reg_volume_a0[1] (\reg_volume_a0[1] ),
.\reg_volume_b0[1] (\reg_volume_b0[1] ),
.\reg_volume_c0[1] (\reg_volume_c0[1] ),
.\reg_volume_d0[1] (\reg_volume_d0[1] ),
.\reg_volume_e0[1] (\reg_volume_e0[1] ),
.\reg_volume_a0[0] (\reg_volume_a0[0] ),
.\reg_volume_b0[0] (\reg_volume_b0[0] ),
.\reg_volume_c0[0] (\reg_volume_c0[0] ),
.\reg_volume_d0[0] (\reg_volume_d0[0] ),
.\reg_volume_e0[0] (\reg_volume_e0[0] ),
.\ff_reg_volume_a1[3] (\ff_reg_volume_a1[3] ),
.\ff_reg_volume_b1[3] (\ff_reg_volume_b1[3] ),
.\ff_reg_volume_c1[3] (\ff_reg_volume_c1[3] ),
.\ff_reg_volume_d1[3] (\ff_reg_volume_d1[3] ),
.\ff_reg_volume_e1[3] (\ff_reg_volume_e1[3] ),
.\ff_reg_volume_a1[2] (\ff_reg_volume_a1[2] ),
.\ff_reg_volume_b1[2] (\ff_reg_volume_b1[2] ),
.\ff_reg_volume_c1[2] (\ff_reg_volume_c1[2] ),
.\ff_reg_volume_d1[2] (\ff_reg_volume_d1[2] ),
.\ff_reg_volume_e1[2] (\ff_reg_volume_e1[2] ),
.\ff_reg_volume_a1[1] (\ff_reg_volume_a1[1] ),
.\ff_reg_volume_b1[1] (\ff_reg_volume_b1[1] ),
.\ff_reg_volume_c1[1] (\ff_reg_volume_c1[1] ),
.\ff_reg_volume_d1[1] (\ff_reg_volume_d1[1] ),
.\ff_reg_volume_e1[1] (\ff_reg_volume_e1[1] ),
.\ff_reg_volume_a1[0] (\ff_reg_volume_a1[0] ),
.\ff_reg_volume_b1[0] (\ff_reg_volume_b1[0] ),
.\ff_reg_volume_c1[0] (\ff_reg_volume_c1[0] ),
.\ff_reg_volume_d1[0] (\ff_reg_volume_d1[0] ),
.\ff_reg_volume_e1[0] (\ff_reg_volume_e1[0] ),
.\reg_enable_a0[1] (\reg_enable_a0[1] ),
.\reg_enable_b0[1] (\reg_enable_b0[1] ),
.\reg_enable_c0[1] (\reg_enable_c0[1] ),
.\reg_enable_d0[1] (\reg_enable_d0[1] ),
.\reg_enable_a0[0] (\reg_enable_a0[0] ),
.\reg_enable_b0[0] (\reg_enable_b0[0] ),
.\reg_enable_c0[0] (\reg_enable_c0[0] ),
.\reg_enable_d0[0] (\reg_enable_d0[0] ),
.\ff_reg_enable_a1[1] (\ff_reg_enable_a1[1] ),
.\ff_reg_enable_b1[1] (\ff_reg_enable_b1[1] ),
.\ff_reg_enable_c1[1] (\ff_reg_enable_c1[1] ),
.\ff_reg_enable_d1[1] (\ff_reg_enable_d1[1] ),
.\ff_reg_enable_a1[0] (\ff_reg_enable_a1[0] ),
.\ff_reg_enable_b1[0] (\ff_reg_enable_b1[0] ),
.\ff_reg_enable_c1[0] (\ff_reg_enable_c1[0] ),
.\ff_reg_enable_d1[0] (\ff_reg_enable_d1[0] ),
.ff_sram_q_en(ff_sram_q_en),
.\ff_left_out[10] (\ff_left_out[10] ),
.\ff_left_out[9] (\ff_left_out[9] ),
.\ff_left_out[8] (\ff_left_out[8] ),
.\ff_left_out[7] (\ff_left_out[7] ),
.\ff_left_out[6] (\ff_left_out[6] ),
.\ff_left_out[5] (\ff_left_out[5] ),
.\ff_left_out[4] (\ff_left_out[4] ),
.\ff_left_out[3] (\ff_left_out[3] ),
.\ff_left_out[2] (\ff_left_out[2] ),
.\ff_left_out[1] (\ff_left_out[1] ),
.\ff_left_out[0] (\ff_left_out[0] ),
.\ff_right_out[11] (\ff_right_out[11] ),
.\ff_right_out[10] (\ff_right_out[10] ),
.\ff_right_out[9] (\ff_right_out[9] ),
.\ff_right_out[8] (\ff_right_out[8] ),
.\ff_right_out[7] (\ff_right_out[7] ),
.\ff_right_out[6] (\ff_right_out[6] ),
.\ff_right_out[5] (\ff_right_out[5] ),
.\ff_right_out[4] (\ff_right_out[4] ),
.\ff_right_out[3] (\ff_right_out[3] ),
.\ff_right_out[2] (\ff_right_out[2] ),
.\ff_right_out[1] (\ff_right_out[1] ),
.\ff_right_out[0] (\ff_right_out[0] ),
.\ff_left_out[11] (\ff_left_out[11] ),
.\sram_q[7] (\sram_q[7] ),
.\sram_q[6] (\sram_q[6] ),
.\sram_q[5] (\sram_q[5] ),
.\sram_q[4] (\sram_q[4] ),
.\sram_q[3] (\sram_q[3] ),
.\sram_q[2] (\sram_q[2] ),
.\sram_q[1] (\sram_q[1] ),
.\sram_q[0] (\sram_q[0] ),
.o(o),
.o_545(o_545),
.o_547(o_547),
.o_553(o_553),
.o_555(o_555),
.\counter_out[0] (\counter_out[0] ),
.o_17(o_17),
.o_19(o_19),
.o_21(o_21),
.o_23(o_23),
.o_25(o_25),
.o_27(o_27),
.o_29(o_29),
.o_31(o_31),
.\counter_out[0]_5 (\counter_out[0]_5 ),
.o_17_0(o_17_0),
.o_19_1(o_19_1),
.o_21_2(o_21_2),
.o_23_3(o_23_3),
.o_25_4(o_25_4),
.o_27_5(o_27_5),
.o_29_6(o_29_6),
.o_31_7(o_31_7) 
);
\u_wts_core/u_wts_register  u_wts_register (
.slot_d_14(slot_d_14),
.clk_3(clk_3),
.n84(n84),
.slot_d_12(slot_d_12),
.slot_d_10(slot_d_10),
.slot_d_16(slot_d_16),
.slot_d_8(slot_d_8),
.slot_d_6(slot_d_6),
.slot_d_4(slot_d_4),
.slot_d_2(slot_d_2),
.slot_a_11(slot_a_11),
.slot_a_9(slot_a_9),
.slot_a_7(slot_a_7),
.slot_a_5(slot_a_5),
.slot_a_3(slot_a_3),
.w_rdreq(w_rdreq),
.\sram_q[7] (\sram_q[7] ),
.ff_sram_q_en(ff_sram_q_en),
.\sram_q[6] (\sram_q[6] ),
.\sram_q[5] (\sram_q[5] ),
.\sram_q[4] (\sram_q[4] ),
.\sram_q[3] (\sram_q[3] ),
.\sram_q[2] (\sram_q[2] ),
.\sram_q[1] (\sram_q[1] ),
.\sram_q[0] (\sram_q[0] ),
.slot_a_29(slot_a_29),
.slot_a_31(slot_a_31),
.slot_a_15(slot_a_15),
.slot_a_13(slot_a_13),
.slot_a_23(slot_a_23),
.slot_a_21(slot_a_21),
.slot_a_25(slot_a_25),
.ff_nrd2(ff_nrd2),
.slot_nsltsl_3(slot_nsltsl_3),
.ff_nwr1(ff_nwr1),
.slot_nmerq_3(slot_nmerq_3),
.ff_nwr2(ff_nwr2),
.slot_a_27(slot_a_27),
.slot_a_19(slot_a_19),
.slot_a_17(slot_a_17),
.\sram_a[4] (\sram_a[4] ),
.\sram_a[3] (\sram_a[3] ),
.\sram_a[2] (\sram_a[2] ),
.\sram_a[1] (\sram_a[1] ),
.\sram_a[0] (\sram_a[0] ),
.\sram_d[7] (\sram_d[7] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[0] (\sram_d[0] ),
.sram_oe(sram_oe),
.\reg_volume_a0[3] (\reg_volume_a0[3] ),
.\reg_volume_a0[2] (\reg_volume_a0[2] ),
.\reg_volume_a0[1] (\reg_volume_a0[1] ),
.\reg_volume_a0[0] (\reg_volume_a0[0] ),
.\reg_enable_a0[1] (\reg_enable_a0[1] ),
.\reg_enable_a0[0] (\reg_enable_a0[0] ),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.\reg_sl_a0[6] (\reg_sl_a0[6] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\reg_wave_length_a0[1] (\reg_wave_length_a0[1] ),
.\reg_wave_length_a0[0] (\reg_wave_length_a0[0] ),
.\reg_frequency_count_a0[11] (\reg_frequency_count_a0[11] ),
.\reg_frequency_count_a0[10] (\reg_frequency_count_a0[10] ),
.\reg_frequency_count_a0[9] (\reg_frequency_count_a0[9] ),
.\reg_frequency_count_a0[8] (\reg_frequency_count_a0[8] ),
.\reg_frequency_count_a0[7] (\reg_frequency_count_a0[7] ),
.\reg_frequency_count_a0[6] (\reg_frequency_count_a0[6] ),
.\reg_frequency_count_a0[5] (\reg_frequency_count_a0[5] ),
.\reg_frequency_count_a0[4] (\reg_frequency_count_a0[4] ),
.\reg_frequency_count_a0[3] (\reg_frequency_count_a0[3] ),
.\reg_frequency_count_a0[2] (\reg_frequency_count_a0[2] ),
.\reg_frequency_count_a0[1] (\reg_frequency_count_a0[1] ),
.\reg_frequency_count_a0[0] (\reg_frequency_count_a0[0] ),
.\reg_volume_b0[3] (\reg_volume_b0[3] ),
.\reg_volume_b0[2] (\reg_volume_b0[2] ),
.\reg_volume_b0[1] (\reg_volume_b0[1] ),
.\reg_volume_b0[0] (\reg_volume_b0[0] ),
.\reg_enable_b0[1] (\reg_enable_b0[1] ),
.\reg_enable_b0[0] (\reg_enable_b0[0] ),
.\reg_ar_b0[7] (\reg_ar_b0[7] ),
.\reg_ar_b0[6] (\reg_ar_b0[6] ),
.\reg_ar_b0[5] (\reg_ar_b0[5] ),
.\reg_ar_b0[4] (\reg_ar_b0[4] ),
.\reg_ar_b0[3] (\reg_ar_b0[3] ),
.\reg_ar_b0[2] (\reg_ar_b0[2] ),
.\reg_ar_b0[1] (\reg_ar_b0[1] ),
.\reg_ar_b0[0] (\reg_ar_b0[0] ),
.\reg_dr_b0[7] (\reg_dr_b0[7] ),
.\reg_dr_b0[6] (\reg_dr_b0[6] ),
.\reg_dr_b0[5] (\reg_dr_b0[5] ),
.\reg_dr_b0[4] (\reg_dr_b0[4] ),
.\reg_dr_b0[3] (\reg_dr_b0[3] ),
.\reg_dr_b0[2] (\reg_dr_b0[2] ),
.\reg_dr_b0[1] (\reg_dr_b0[1] ),
.\reg_dr_b0[0] (\reg_dr_b0[0] ),
.\reg_sr_b0[7] (\reg_sr_b0[7] ),
.\reg_sr_b0[6] (\reg_sr_b0[6] ),
.\reg_sr_b0[5] (\reg_sr_b0[5] ),
.\reg_sr_b0[4] (\reg_sr_b0[4] ),
.\reg_sr_b0[3] (\reg_sr_b0[3] ),
.\reg_sr_b0[2] (\reg_sr_b0[2] ),
.\reg_sr_b0[1] (\reg_sr_b0[1] ),
.\reg_sr_b0[0] (\reg_sr_b0[0] ),
.\reg_rr_b0[7] (\reg_rr_b0[7] ),
.\reg_rr_b0[6] (\reg_rr_b0[6] ),
.\reg_rr_b0[5] (\reg_rr_b0[5] ),
.\reg_rr_b0[4] (\reg_rr_b0[4] ),
.\reg_rr_b0[3] (\reg_rr_b0[3] ),
.\reg_rr_b0[2] (\reg_rr_b0[2] ),
.\reg_rr_b0[1] (\reg_rr_b0[1] ),
.\reg_rr_b0[0] (\reg_rr_b0[0] ),
.\reg_sl_b0[6] (\reg_sl_b0[6] ),
.\reg_sl_b0[5] (\reg_sl_b0[5] ),
.\reg_sl_b0[4] (\reg_sl_b0[4] ),
.\reg_sl_b0[3] (\reg_sl_b0[3] ),
.\reg_sl_b0[2] (\reg_sl_b0[2] ),
.\reg_sl_b0[1] (\reg_sl_b0[1] ),
.\reg_sl_b0[0] (\reg_sl_b0[0] ),
.\reg_wave_length_b0[1] (\reg_wave_length_b0[1] ),
.\reg_wave_length_b0[0] (\reg_wave_length_b0[0] ),
.\reg_frequency_count_b0[11] (\reg_frequency_count_b0[11] ),
.\reg_frequency_count_b0[10] (\reg_frequency_count_b0[10] ),
.\reg_frequency_count_b0[9] (\reg_frequency_count_b0[9] ),
.\reg_frequency_count_b0[8] (\reg_frequency_count_b0[8] ),
.\reg_frequency_count_b0[7] (\reg_frequency_count_b0[7] ),
.\reg_frequency_count_b0[6] (\reg_frequency_count_b0[6] ),
.\reg_frequency_count_b0[5] (\reg_frequency_count_b0[5] ),
.\reg_frequency_count_b0[4] (\reg_frequency_count_b0[4] ),
.\reg_frequency_count_b0[3] (\reg_frequency_count_b0[3] ),
.\reg_frequency_count_b0[2] (\reg_frequency_count_b0[2] ),
.\reg_frequency_count_b0[1] (\reg_frequency_count_b0[1] ),
.\reg_frequency_count_b0[0] (\reg_frequency_count_b0[0] ),
.\reg_volume_c0[3] (\reg_volume_c0[3] ),
.\reg_volume_c0[2] (\reg_volume_c0[2] ),
.\reg_volume_c0[1] (\reg_volume_c0[1] ),
.\reg_volume_c0[0] (\reg_volume_c0[0] ),
.\reg_enable_c0[1] (\reg_enable_c0[1] ),
.\reg_enable_c0[0] (\reg_enable_c0[0] ),
.\reg_ar_c0[7] (\reg_ar_c0[7] ),
.\reg_ar_c0[6] (\reg_ar_c0[6] ),
.\reg_ar_c0[5] (\reg_ar_c0[5] ),
.\reg_ar_c0[4] (\reg_ar_c0[4] ),
.\reg_ar_c0[3] (\reg_ar_c0[3] ),
.\reg_ar_c0[2] (\reg_ar_c0[2] ),
.\reg_ar_c0[1] (\reg_ar_c0[1] ),
.\reg_ar_c0[0] (\reg_ar_c0[0] ),
.\reg_dr_c0[7] (\reg_dr_c0[7] ),
.\reg_dr_c0[6] (\reg_dr_c0[6] ),
.\reg_dr_c0[5] (\reg_dr_c0[5] ),
.\reg_dr_c0[4] (\reg_dr_c0[4] ),
.\reg_dr_c0[3] (\reg_dr_c0[3] ),
.\reg_dr_c0[2] (\reg_dr_c0[2] ),
.\reg_dr_c0[1] (\reg_dr_c0[1] ),
.\reg_dr_c0[0] (\reg_dr_c0[0] ),
.\reg_sr_c0[7] (\reg_sr_c0[7] ),
.\reg_sr_c0[6] (\reg_sr_c0[6] ),
.\reg_sr_c0[5] (\reg_sr_c0[5] ),
.\reg_sr_c0[4] (\reg_sr_c0[4] ),
.\reg_sr_c0[3] (\reg_sr_c0[3] ),
.\reg_sr_c0[2] (\reg_sr_c0[2] ),
.\reg_sr_c0[1] (\reg_sr_c0[1] ),
.\reg_sr_c0[0] (\reg_sr_c0[0] ),
.\reg_rr_c0[7] (\reg_rr_c0[7] ),
.\reg_rr_c0[6] (\reg_rr_c0[6] ),
.\reg_rr_c0[5] (\reg_rr_c0[5] ),
.\reg_rr_c0[4] (\reg_rr_c0[4] ),
.\reg_rr_c0[3] (\reg_rr_c0[3] ),
.\reg_rr_c0[2] (\reg_rr_c0[2] ),
.\reg_rr_c0[1] (\reg_rr_c0[1] ),
.\reg_rr_c0[0] (\reg_rr_c0[0] ),
.\reg_sl_c0[6] (\reg_sl_c0[6] ),
.\reg_sl_c0[5] (\reg_sl_c0[5] ),
.\reg_sl_c0[4] (\reg_sl_c0[4] ),
.\reg_sl_c0[3] (\reg_sl_c0[3] ),
.\reg_sl_c0[2] (\reg_sl_c0[2] ),
.\reg_sl_c0[1] (\reg_sl_c0[1] ),
.\reg_sl_c0[0] (\reg_sl_c0[0] ),
.\reg_wave_length_c0[1] (\reg_wave_length_c0[1] ),
.\reg_wave_length_c0[0] (\reg_wave_length_c0[0] ),
.\reg_frequency_count_c0[11] (\reg_frequency_count_c0[11] ),
.\reg_frequency_count_c0[10] (\reg_frequency_count_c0[10] ),
.\reg_frequency_count_c0[9] (\reg_frequency_count_c0[9] ),
.\reg_frequency_count_c0[8] (\reg_frequency_count_c0[8] ),
.\reg_frequency_count_c0[7] (\reg_frequency_count_c0[7] ),
.\reg_frequency_count_c0[6] (\reg_frequency_count_c0[6] ),
.\reg_frequency_count_c0[5] (\reg_frequency_count_c0[5] ),
.\reg_frequency_count_c0[4] (\reg_frequency_count_c0[4] ),
.\reg_frequency_count_c0[3] (\reg_frequency_count_c0[3] ),
.\reg_frequency_count_c0[2] (\reg_frequency_count_c0[2] ),
.\reg_frequency_count_c0[1] (\reg_frequency_count_c0[1] ),
.\reg_frequency_count_c0[0] (\reg_frequency_count_c0[0] ),
.\reg_volume_d0[3] (\reg_volume_d0[3] ),
.\reg_volume_d0[2] (\reg_volume_d0[2] ),
.\reg_volume_d0[1] (\reg_volume_d0[1] ),
.\reg_volume_d0[0] (\reg_volume_d0[0] ),
.\reg_enable_d0[1] (\reg_enable_d0[1] ),
.\reg_enable_d0[0] (\reg_enable_d0[0] ),
.\reg_dr_d0[7] (\reg_dr_d0[7] ),
.\reg_dr_d0[6] (\reg_dr_d0[6] ),
.\reg_dr_d0[5] (\reg_dr_d0[5] ),
.\reg_dr_d0[4] (\reg_dr_d0[4] ),
.\reg_dr_d0[3] (\reg_dr_d0[3] ),
.\reg_dr_d0[2] (\reg_dr_d0[2] ),
.\reg_dr_d0[1] (\reg_dr_d0[1] ),
.\reg_dr_d0[0] (\reg_dr_d0[0] ),
.\reg_sr_d0[7] (\reg_sr_d0[7] ),
.\reg_sr_d0[6] (\reg_sr_d0[6] ),
.\reg_sr_d0[5] (\reg_sr_d0[5] ),
.\reg_sr_d0[4] (\reg_sr_d0[4] ),
.\reg_sr_d0[3] (\reg_sr_d0[3] ),
.\reg_sr_d0[2] (\reg_sr_d0[2] ),
.\reg_sr_d0[1] (\reg_sr_d0[1] ),
.\reg_sr_d0[0] (\reg_sr_d0[0] ),
.\reg_rr_d0[7] (\reg_rr_d0[7] ),
.\reg_rr_d0[6] (\reg_rr_d0[6] ),
.\reg_rr_d0[5] (\reg_rr_d0[5] ),
.\reg_rr_d0[4] (\reg_rr_d0[4] ),
.\reg_rr_d0[3] (\reg_rr_d0[3] ),
.\reg_rr_d0[2] (\reg_rr_d0[2] ),
.\reg_rr_d0[1] (\reg_rr_d0[1] ),
.\reg_rr_d0[0] (\reg_rr_d0[0] ),
.\reg_sl_d0[6] (\reg_sl_d0[6] ),
.\reg_sl_d0[5] (\reg_sl_d0[5] ),
.\reg_sl_d0[4] (\reg_sl_d0[4] ),
.\reg_sl_d0[3] (\reg_sl_d0[3] ),
.\reg_sl_d0[2] (\reg_sl_d0[2] ),
.\reg_sl_d0[1] (\reg_sl_d0[1] ),
.\reg_sl_d0[0] (\reg_sl_d0[0] ),
.\reg_wave_length_d0[1] (\reg_wave_length_d0[1] ),
.\reg_wave_length_d0[0] (\reg_wave_length_d0[0] ),
.\reg_frequency_count_d0[11] (\reg_frequency_count_d0[11] ),
.\reg_frequency_count_d0[10] (\reg_frequency_count_d0[10] ),
.\reg_frequency_count_d0[9] (\reg_frequency_count_d0[9] ),
.\reg_frequency_count_d0[8] (\reg_frequency_count_d0[8] ),
.\reg_frequency_count_d0[7] (\reg_frequency_count_d0[7] ),
.\reg_frequency_count_d0[6] (\reg_frequency_count_d0[6] ),
.\reg_frequency_count_d0[5] (\reg_frequency_count_d0[5] ),
.\reg_frequency_count_d0[4] (\reg_frequency_count_d0[4] ),
.\reg_frequency_count_d0[3] (\reg_frequency_count_d0[3] ),
.\reg_frequency_count_d0[2] (\reg_frequency_count_d0[2] ),
.\reg_frequency_count_d0[1] (\reg_frequency_count_d0[1] ),
.\reg_frequency_count_d0[0] (\reg_frequency_count_d0[0] ),
.\reg_volume_e0[3] (\reg_volume_e0[3] ),
.\reg_volume_e0[2] (\reg_volume_e0[2] ),
.\reg_volume_e0[1] (\reg_volume_e0[1] ),
.\reg_volume_e0[0] (\reg_volume_e0[0] ),
.\reg_enable_e0[1] (\reg_enable_e0[1] ),
.\reg_enable_e0[0] (\reg_enable_e0[0] ),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\reg_sl_e0[6] (\reg_sl_e0[6] ),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.\reg_wave_length_e0[1] (\reg_wave_length_e0[1] ),
.\reg_wave_length_e0[0] (\reg_wave_length_e0[0] ),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.\ff_reg_volume_a1[3] (\ff_reg_volume_a1[3] ),
.\ff_reg_volume_a1[2] (\ff_reg_volume_a1[2] ),
.\ff_reg_volume_a1[1] (\ff_reg_volume_a1[1] ),
.\ff_reg_volume_a1[0] (\ff_reg_volume_a1[0] ),
.\ff_reg_enable_a1[1] (\ff_reg_enable_a1[1] ),
.\ff_reg_enable_a1[0] (\ff_reg_enable_a1[0] ),
.\ff_reg_volume_b1[3] (\ff_reg_volume_b1[3] ),
.\ff_reg_volume_b1[2] (\ff_reg_volume_b1[2] ),
.\ff_reg_volume_b1[1] (\ff_reg_volume_b1[1] ),
.\ff_reg_volume_b1[0] (\ff_reg_volume_b1[0] ),
.\ff_reg_enable_b1[1] (\ff_reg_enable_b1[1] ),
.\ff_reg_enable_b1[0] (\ff_reg_enable_b1[0] ),
.\ff_reg_volume_c1[3] (\ff_reg_volume_c1[3] ),
.\ff_reg_volume_c1[2] (\ff_reg_volume_c1[2] ),
.\ff_reg_volume_c1[1] (\ff_reg_volume_c1[1] ),
.\ff_reg_volume_c1[0] (\ff_reg_volume_c1[0] ),
.\ff_reg_enable_c1[1] (\ff_reg_enable_c1[1] ),
.\ff_reg_enable_c1[0] (\ff_reg_enable_c1[0] ),
.\ff_reg_volume_d1[3] (\ff_reg_volume_d1[3] ),
.\ff_reg_volume_d1[2] (\ff_reg_volume_d1[2] ),
.\ff_reg_volume_d1[1] (\ff_reg_volume_d1[1] ),
.\ff_reg_volume_d1[0] (\ff_reg_volume_d1[0] ),
.\ff_reg_enable_d1[1] (\ff_reg_enable_d1[1] ),
.\ff_reg_enable_d1[0] (\ff_reg_enable_d1[0] ),
.\ff_reg_volume_e1[3] (\ff_reg_volume_e1[3] ),
.\ff_reg_volume_e1[2] (\ff_reg_volume_e1[2] ),
.\ff_reg_volume_e1[1] (\ff_reg_volume_e1[1] ),
.\ff_reg_volume_e1[0] (\ff_reg_volume_e1[0] ),
.\ff_reg_enable_e1[1] (\ff_reg_enable_e1[1] ),
.\ff_reg_enable_e1[0] (\ff_reg_enable_e1[0] ),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.ff_reg_clone_adsr_e1(ff_reg_clone_adsr_e1),
.ff_reg_clone_wave_e1(ff_reg_clone_wave_e1),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.\ff_reg_dr_e1[7] (\ff_reg_dr_e1[7] ),
.\ff_reg_dr_e1[6] (\ff_reg_dr_e1[6] ),
.\ff_reg_dr_e1[5] (\ff_reg_dr_e1[5] ),
.\ff_reg_dr_e1[4] (\ff_reg_dr_e1[4] ),
.\ff_reg_dr_e1[3] (\ff_reg_dr_e1[3] ),
.\ff_reg_dr_e1[2] (\ff_reg_dr_e1[2] ),
.\ff_reg_dr_e1[1] (\ff_reg_dr_e1[1] ),
.\ff_reg_dr_e1[0] (\ff_reg_dr_e1[0] ),
.\ff_reg_sr_e1[7] (\ff_reg_sr_e1[7] ),
.\ff_reg_sr_e1[6] (\ff_reg_sr_e1[6] ),
.\ff_reg_sr_e1[5] (\ff_reg_sr_e1[5] ),
.\ff_reg_sr_e1[4] (\ff_reg_sr_e1[4] ),
.\ff_reg_sr_e1[3] (\ff_reg_sr_e1[3] ),
.\ff_reg_sr_e1[2] (\ff_reg_sr_e1[2] ),
.\ff_reg_sr_e1[1] (\ff_reg_sr_e1[1] ),
.\ff_reg_sr_e1[0] (\ff_reg_sr_e1[0] ),
.\ff_reg_rr_e1[7] (\ff_reg_rr_e1[7] ),
.\ff_reg_rr_e1[6] (\ff_reg_rr_e1[6] ),
.\ff_reg_rr_e1[5] (\ff_reg_rr_e1[5] ),
.\ff_reg_rr_e1[4] (\ff_reg_rr_e1[4] ),
.\ff_reg_rr_e1[3] (\ff_reg_rr_e1[3] ),
.\ff_reg_rr_e1[2] (\ff_reg_rr_e1[2] ),
.\ff_reg_rr_e1[1] (\ff_reg_rr_e1[1] ),
.\ff_reg_rr_e1[0] (\ff_reg_rr_e1[0] ),
.\ff_reg_sl_e1[6] (\ff_reg_sl_e1[6] ),
.\ff_reg_sl_e1[5] (\ff_reg_sl_e1[5] ),
.\ff_reg_sl_e1[4] (\ff_reg_sl_e1[4] ),
.\ff_reg_sl_e1[3] (\ff_reg_sl_e1[3] ),
.\ff_reg_sl_e1[2] (\ff_reg_sl_e1[2] ),
.\ff_reg_sl_e1[1] (\ff_reg_sl_e1[1] ),
.\ff_reg_sl_e1[0] (\ff_reg_sl_e1[0] ),
.\ff_reg_wave_length_e1[1] (\ff_reg_wave_length_e1[1] ),
.\ff_reg_wave_length_e1[0] (\ff_reg_wave_length_e1[0] ),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.\sram_id[3] (\sram_id[3] ),
.\sram_id[2] (\sram_id[2] ),
.\sram_id[1] (\sram_id[1] ),
.\sram_id[0] (\sram_id[0] ),
.\sram_a[6] (\sram_a[6] ),
.\sram_a[5] (\sram_a[5] ),
.sram_we(sram_we),
.ext_memory_nactive(ext_memory_nactive),
.\reg_ar_a1[7] (\reg_ar_a1[7] ),
.\reg_ar_a1[6] (\reg_ar_a1[6] ),
.\reg_ar_a1[5] (\reg_ar_a1[5] ),
.\reg_ar_a1[4] (\reg_ar_a1[4] ),
.\reg_ar_a1[3] (\reg_ar_a1[3] ),
.\reg_ar_a1[2] (\reg_ar_a1[2] ),
.\reg_ar_a1[1] (\reg_ar_a1[1] ),
.\reg_ar_a1[0] (\reg_ar_a1[0] ),
.\reg_dr_a1[7] (\reg_dr_a1[7] ),
.\reg_dr_a1[6] (\reg_dr_a1[6] ),
.\reg_dr_a1[5] (\reg_dr_a1[5] ),
.\reg_dr_a1[4] (\reg_dr_a1[4] ),
.\reg_dr_a1[3] (\reg_dr_a1[3] ),
.\reg_dr_a1[2] (\reg_dr_a1[2] ),
.\reg_dr_a1[1] (\reg_dr_a1[1] ),
.\reg_dr_a1[0] (\reg_dr_a1[0] ),
.\reg_sr_a1[7] (\reg_sr_a1[7] ),
.\reg_sr_a1[6] (\reg_sr_a1[6] ),
.\reg_sr_a1[5] (\reg_sr_a1[5] ),
.\reg_sr_a1[4] (\reg_sr_a1[4] ),
.\reg_sr_a1[3] (\reg_sr_a1[3] ),
.\reg_sr_a1[2] (\reg_sr_a1[2] ),
.\reg_sr_a1[1] (\reg_sr_a1[1] ),
.\reg_sr_a1[0] (\reg_sr_a1[0] ),
.\reg_rr_a1[7] (\reg_rr_a1[7] ),
.\reg_rr_a1[6] (\reg_rr_a1[6] ),
.\reg_rr_a1[5] (\reg_rr_a1[5] ),
.\reg_rr_a1[4] (\reg_rr_a1[4] ),
.\reg_rr_a1[3] (\reg_rr_a1[3] ),
.\reg_rr_a1[2] (\reg_rr_a1[2] ),
.\reg_rr_a1[1] (\reg_rr_a1[1] ),
.\reg_rr_a1[0] (\reg_rr_a1[0] ),
.\reg_sl_a1[6] (\reg_sl_a1[6] ),
.\reg_sl_a1[5] (\reg_sl_a1[5] ),
.\reg_sl_a1[4] (\reg_sl_a1[4] ),
.\reg_sl_a1[3] (\reg_sl_a1[3] ),
.\reg_sl_a1[2] (\reg_sl_a1[2] ),
.\reg_sl_a1[1] (\reg_sl_a1[1] ),
.\reg_sl_a1[0] (\reg_sl_a1[0] ),
.\reg_wave_length_a1[1] (\reg_wave_length_a1[1] ),
.\reg_wave_length_a1[0] (\reg_wave_length_a1[0] ),
.\reg_frequency_count_a1[11] (\reg_frequency_count_a1[11] ),
.\reg_frequency_count_a1[10] (\reg_frequency_count_a1[10] ),
.\reg_frequency_count_a1[9] (\reg_frequency_count_a1[9] ),
.\reg_frequency_count_a1[8] (\reg_frequency_count_a1[8] ),
.\reg_frequency_count_a1[7] (\reg_frequency_count_a1[7] ),
.\reg_frequency_count_a1[6] (\reg_frequency_count_a1[6] ),
.\reg_frequency_count_a1[5] (\reg_frequency_count_a1[5] ),
.\reg_frequency_count_a1[4] (\reg_frequency_count_a1[4] ),
.\reg_frequency_count_a1[3] (\reg_frequency_count_a1[3] ),
.\reg_frequency_count_a1[2] (\reg_frequency_count_a1[2] ),
.\reg_frequency_count_a1[1] (\reg_frequency_count_a1[1] ),
.\reg_frequency_count_a1[0] (\reg_frequency_count_a1[0] ),
.\reg_ar_b1[7] (\reg_ar_b1[7] ),
.\reg_ar_b1[6] (\reg_ar_b1[6] ),
.\reg_ar_b1[5] (\reg_ar_b1[5] ),
.\reg_ar_b1[4] (\reg_ar_b1[4] ),
.\reg_ar_b1[3] (\reg_ar_b1[3] ),
.\reg_ar_b1[2] (\reg_ar_b1[2] ),
.\reg_ar_b1[1] (\reg_ar_b1[1] ),
.\reg_ar_b1[0] (\reg_ar_b1[0] ),
.\reg_dr_b1[7] (\reg_dr_b1[7] ),
.\reg_dr_b1[6] (\reg_dr_b1[6] ),
.\reg_dr_b1[5] (\reg_dr_b1[5] ),
.\reg_dr_b1[4] (\reg_dr_b1[4] ),
.\reg_dr_b1[3] (\reg_dr_b1[3] ),
.\reg_dr_b1[2] (\reg_dr_b1[2] ),
.\reg_dr_b1[1] (\reg_dr_b1[1] ),
.\reg_dr_b1[0] (\reg_dr_b1[0] ),
.\reg_sr_b1[7] (\reg_sr_b1[7] ),
.\reg_sr_b1[6] (\reg_sr_b1[6] ),
.\reg_sr_b1[5] (\reg_sr_b1[5] ),
.\reg_sr_b1[4] (\reg_sr_b1[4] ),
.\reg_sr_b1[3] (\reg_sr_b1[3] ),
.\reg_sr_b1[2] (\reg_sr_b1[2] ),
.\reg_sr_b1[1] (\reg_sr_b1[1] ),
.\reg_sr_b1[0] (\reg_sr_b1[0] ),
.\reg_rr_b1[7] (\reg_rr_b1[7] ),
.\reg_rr_b1[6] (\reg_rr_b1[6] ),
.\reg_rr_b1[5] (\reg_rr_b1[5] ),
.\reg_rr_b1[4] (\reg_rr_b1[4] ),
.\reg_rr_b1[3] (\reg_rr_b1[3] ),
.\reg_rr_b1[2] (\reg_rr_b1[2] ),
.\reg_rr_b1[1] (\reg_rr_b1[1] ),
.\reg_rr_b1[0] (\reg_rr_b1[0] ),
.\reg_sl_b1[6] (\reg_sl_b1[6] ),
.\reg_sl_b1[5] (\reg_sl_b1[5] ),
.\reg_sl_b1[4] (\reg_sl_b1[4] ),
.\reg_sl_b1[3] (\reg_sl_b1[3] ),
.\reg_sl_b1[2] (\reg_sl_b1[2] ),
.\reg_sl_b1[1] (\reg_sl_b1[1] ),
.\reg_sl_b1[0] (\reg_sl_b1[0] ),
.\reg_wave_length_b1[1] (\reg_wave_length_b1[1] ),
.\reg_wave_length_b1[0] (\reg_wave_length_b1[0] ),
.\reg_frequency_count_b1[11] (\reg_frequency_count_b1[11] ),
.\reg_frequency_count_b1[10] (\reg_frequency_count_b1[10] ),
.\reg_frequency_count_b1[9] (\reg_frequency_count_b1[9] ),
.\reg_frequency_count_b1[8] (\reg_frequency_count_b1[8] ),
.\reg_frequency_count_b1[7] (\reg_frequency_count_b1[7] ),
.\reg_frequency_count_b1[6] (\reg_frequency_count_b1[6] ),
.\reg_frequency_count_b1[5] (\reg_frequency_count_b1[5] ),
.\reg_frequency_count_b1[4] (\reg_frequency_count_b1[4] ),
.\reg_frequency_count_b1[3] (\reg_frequency_count_b1[3] ),
.\reg_frequency_count_b1[2] (\reg_frequency_count_b1[2] ),
.\reg_frequency_count_b1[1] (\reg_frequency_count_b1[1] ),
.\reg_frequency_count_b1[0] (\reg_frequency_count_b1[0] ),
.\reg_ar_c1[7] (\reg_ar_c1[7] ),
.\reg_ar_c1[6] (\reg_ar_c1[6] ),
.\reg_ar_c1[5] (\reg_ar_c1[5] ),
.\reg_ar_c1[4] (\reg_ar_c1[4] ),
.\reg_ar_c1[3] (\reg_ar_c1[3] ),
.\reg_ar_c1[2] (\reg_ar_c1[2] ),
.\reg_ar_c1[1] (\reg_ar_c1[1] ),
.\reg_ar_c1[0] (\reg_ar_c1[0] ),
.\reg_dr_c1[7] (\reg_dr_c1[7] ),
.\reg_dr_c1[6] (\reg_dr_c1[6] ),
.\reg_dr_c1[5] (\reg_dr_c1[5] ),
.\reg_dr_c1[4] (\reg_dr_c1[4] ),
.\reg_dr_c1[3] (\reg_dr_c1[3] ),
.\reg_dr_c1[2] (\reg_dr_c1[2] ),
.\reg_dr_c1[1] (\reg_dr_c1[1] ),
.\reg_dr_c1[0] (\reg_dr_c1[0] ),
.\reg_sr_c1[7] (\reg_sr_c1[7] ),
.\reg_sr_c1[6] (\reg_sr_c1[6] ),
.\reg_sr_c1[5] (\reg_sr_c1[5] ),
.\reg_sr_c1[4] (\reg_sr_c1[4] ),
.\reg_sr_c1[3] (\reg_sr_c1[3] ),
.\reg_sr_c1[2] (\reg_sr_c1[2] ),
.\reg_sr_c1[1] (\reg_sr_c1[1] ),
.\reg_sr_c1[0] (\reg_sr_c1[0] ),
.\reg_rr_c1[7] (\reg_rr_c1[7] ),
.\reg_rr_c1[6] (\reg_rr_c1[6] ),
.\reg_rr_c1[5] (\reg_rr_c1[5] ),
.\reg_rr_c1[4] (\reg_rr_c1[4] ),
.\reg_rr_c1[3] (\reg_rr_c1[3] ),
.\reg_rr_c1[2] (\reg_rr_c1[2] ),
.\reg_rr_c1[1] (\reg_rr_c1[1] ),
.\reg_rr_c1[0] (\reg_rr_c1[0] ),
.\reg_sl_c1[6] (\reg_sl_c1[6] ),
.\reg_sl_c1[5] (\reg_sl_c1[5] ),
.\reg_sl_c1[4] (\reg_sl_c1[4] ),
.\reg_sl_c1[3] (\reg_sl_c1[3] ),
.\reg_sl_c1[2] (\reg_sl_c1[2] ),
.\reg_sl_c1[1] (\reg_sl_c1[1] ),
.\reg_sl_c1[0] (\reg_sl_c1[0] ),
.\reg_wave_length_c1[1] (\reg_wave_length_c1[1] ),
.\reg_wave_length_c1[0] (\reg_wave_length_c1[0] ),
.\reg_frequency_count_c1[11] (\reg_frequency_count_c1[11] ),
.\reg_frequency_count_c1[10] (\reg_frequency_count_c1[10] ),
.\reg_frequency_count_c1[9] (\reg_frequency_count_c1[9] ),
.\reg_frequency_count_c1[8] (\reg_frequency_count_c1[8] ),
.\reg_frequency_count_c1[7] (\reg_frequency_count_c1[7] ),
.\reg_frequency_count_c1[6] (\reg_frequency_count_c1[6] ),
.\reg_frequency_count_c1[5] (\reg_frequency_count_c1[5] ),
.\reg_frequency_count_c1[4] (\reg_frequency_count_c1[4] ),
.\reg_frequency_count_c1[3] (\reg_frequency_count_c1[3] ),
.\reg_frequency_count_c1[2] (\reg_frequency_count_c1[2] ),
.\reg_frequency_count_c1[1] (\reg_frequency_count_c1[1] ),
.\reg_frequency_count_c1[0] (\reg_frequency_count_c1[0] ),
.\reg_dr_d1[7] (\reg_dr_d1[7] ),
.\reg_dr_d1[6] (\reg_dr_d1[6] ),
.\reg_dr_d1[5] (\reg_dr_d1[5] ),
.\reg_dr_d1[4] (\reg_dr_d1[4] ),
.\reg_dr_d1[3] (\reg_dr_d1[3] ),
.\reg_dr_d1[2] (\reg_dr_d1[2] ),
.\reg_dr_d1[1] (\reg_dr_d1[1] ),
.\reg_dr_d1[0] (\reg_dr_d1[0] ),
.\reg_sr_d1[7] (\reg_sr_d1[7] ),
.\reg_sr_d1[6] (\reg_sr_d1[6] ),
.\reg_sr_d1[5] (\reg_sr_d1[5] ),
.\reg_sr_d1[4] (\reg_sr_d1[4] ),
.\reg_sr_d1[3] (\reg_sr_d1[3] ),
.\reg_sr_d1[2] (\reg_sr_d1[2] ),
.\reg_sr_d1[1] (\reg_sr_d1[1] ),
.\reg_sr_d1[0] (\reg_sr_d1[0] ),
.\reg_rr_d1[7] (\reg_rr_d1[7] ),
.\reg_rr_d1[6] (\reg_rr_d1[6] ),
.\reg_rr_d1[5] (\reg_rr_d1[5] ),
.\reg_rr_d1[4] (\reg_rr_d1[4] ),
.\reg_rr_d1[3] (\reg_rr_d1[3] ),
.\reg_rr_d1[2] (\reg_rr_d1[2] ),
.\reg_rr_d1[1] (\reg_rr_d1[1] ),
.\reg_rr_d1[0] (\reg_rr_d1[0] ),
.\reg_sl_d1[6] (\reg_sl_d1[6] ),
.\reg_sl_d1[5] (\reg_sl_d1[5] ),
.\reg_sl_d1[4] (\reg_sl_d1[4] ),
.\reg_sl_d1[3] (\reg_sl_d1[3] ),
.\reg_sl_d1[2] (\reg_sl_d1[2] ),
.\reg_sl_d1[1] (\reg_sl_d1[1] ),
.\reg_sl_d1[0] (\reg_sl_d1[0] ),
.\reg_wave_length_d1[1] (\reg_wave_length_d1[1] ),
.\reg_wave_length_d1[0] (\reg_wave_length_d1[0] ),
.\reg_frequency_count_d1[11] (\reg_frequency_count_d1[11] ),
.\reg_frequency_count_d1[10] (\reg_frequency_count_d1[10] ),
.\reg_frequency_count_d1[9] (\reg_frequency_count_d1[9] ),
.\reg_frequency_count_d1[8] (\reg_frequency_count_d1[8] ),
.\reg_frequency_count_d1[7] (\reg_frequency_count_d1[7] ),
.\reg_frequency_count_d1[6] (\reg_frequency_count_d1[6] ),
.\reg_frequency_count_d1[5] (\reg_frequency_count_d1[5] ),
.\reg_frequency_count_d1[4] (\reg_frequency_count_d1[4] ),
.\reg_frequency_count_d1[3] (\reg_frequency_count_d1[3] ),
.\reg_frequency_count_d1[2] (\reg_frequency_count_d1[2] ),
.\reg_frequency_count_d1[1] (\reg_frequency_count_d1[1] ),
.\reg_frequency_count_d1[0] (\reg_frequency_count_d1[0] ),
.\reg_ar_d1[0] (\reg_ar_d1[0] ),
.\reg_ar_d1[1] (\reg_ar_d1[1] ),
.\reg_ar_d1[2] (\reg_ar_d1[2] ),
.\reg_ar_d1[3] (\reg_ar_d1[3] ),
.\reg_ar_d1[4] (\reg_ar_d1[4] ),
.\reg_ar_d1[5] (\reg_ar_d1[5] ),
.\reg_ar_d1[6] (\reg_ar_d1[6] ),
.\reg_ar_d1[7] (\reg_ar_d1[7] ),
.\rddata[4] (\rddata[4] ),
.\rddata[5] (\rddata[5] ),
.\rddata[0] (\rddata[0] ),
.\rddata[1] (\rddata[1] ),
.\rddata[2] (\rddata[2] ),
.\rddata[3] (\rddata[3] ),
.\rddata[6] (\rddata[6] ),
.\rddata[7] (\rddata[7] ),
.\ext_memory_address[20] (\ext_memory_address[20] ),
.\ext_memory_address[19] (\ext_memory_address[19] ),
.\ext_memory_address[18] (\ext_memory_address[18] ),
.\ext_memory_address[17] (\ext_memory_address[17] ),
.\ext_memory_address[16] (\ext_memory_address[16] ),
.\ext_memory_address[15] (\ext_memory_address[15] ),
.\ext_memory_address[14] (\ext_memory_address[14] ),
.\ext_memory_address[13] (\ext_memory_address[13] ) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module wts_for_cartridge ( slot_a,clk,slot_nreset,slot_nsltsl,slot_nmerq,slot_nrd,slot_nwr,sw_mono,mem_a,left_out,right_out,slot_nint,mem_ncs,slot_d);
input [14:0] slot_a;
input clk;
input slot_nreset;
input slot_nsltsl;
input slot_nmerq;
input slot_nrd;
input slot_nwr;
input sw_mono;
output [7:0] mem_a;
output [11:0] left_out;
output [11:0] right_out;
output slot_nint;
output mem_ncs;
inout [7:0] slot_d;
wire slot_a_3;
wire slot_a_5;
wire slot_a_7;
wire slot_a_9;
wire slot_a_11;
wire slot_a_13;
wire slot_a_15;
wire slot_a_17;
wire slot_a_19;
wire slot_a_21;
wire slot_a_23;
wire slot_a_25;
wire slot_a_27;
wire slot_a_29;
wire slot_a_31;
wire clk_3;
wire slot_nreset_3;
wire slot_nsltsl_3;
wire slot_nmerq_3;
wire slot_nrd_3;
wire slot_nwr_3;
wire sw_mono_3;
wire slot_d_2;
wire slot_d_4;
wire slot_d_6;
wire slot_d_8;
wire slot_d_10;
wire slot_d_12;
wire slot_d_14;
wire slot_d_16;
wire GND;
wire ff_nwr1;
wire ff_nrd2;
wire ff_nwr2;
wire ff_nrd1;
wire \w_mono_out[0]_1 ;
wire \w_mono_out[0]_1_0_COUT ;
wire \w_mono_out[1]_1 ;
wire \w_mono_out[1]_1_0_COUT ;
wire \w_mono_out[2]_1 ;
wire \w_mono_out[2]_1_0_COUT ;
wire \w_mono_out[3]_1 ;
wire \w_mono_out[3]_1_0_COUT ;
wire \w_mono_out[4]_1 ;
wire \w_mono_out[4]_1_0_COUT ;
wire \w_mono_out[5]_1 ;
wire \w_mono_out[5]_1_0_COUT ;
wire \w_mono_out[6]_1 ;
wire \w_mono_out[6]_1_0_COUT ;
wire \w_mono_out[7]_1 ;
wire \w_mono_out[7]_1_0_COUT ;
wire \w_mono_out[8]_1 ;
wire \w_mono_out[8]_1_0_COUT ;
wire \w_mono_out[9]_1 ;
wire \w_mono_out[9]_1_0_COUT ;
wire \w_mono_out[10]_1 ;
wire \w_mono_out[10]_1_0_COUT ;
wire \w_mono_out[11]_1 ;
wire \w_mono_out[11]_1_0_COUT ;
wire \left_out[11]_3 ;
wire \left_out[10]_3 ;
wire \left_out[9]_3 ;
wire \left_out[8]_3 ;
wire \left_out[7]_3 ;
wire \left_out[6]_3 ;
wire \left_out[5]_3 ;
wire \left_out[4]_3 ;
wire \left_out[3]_3 ;
wire \left_out[2]_3 ;
wire \left_out[1]_3 ;
wire \left_out[0]_3 ;
wire \right_out[11]_3 ;
wire \right_out[10]_3 ;
wire \right_out[9]_3 ;
wire \right_out[8]_3 ;
wire \right_out[7]_3 ;
wire \right_out[6]_3 ;
wire \right_out[5]_3 ;
wire \right_out[4]_3 ;
wire \right_out[3]_3 ;
wire \right_out[2]_3 ;
wire \right_out[1]_3 ;
wire \right_out[0]_3 ;
wire w_rdreq;
wire mem_ncs_6;
wire \slot_d[0] ;
wire n84;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire \ff_right_out[11] ;
wire \ff_right_out[10] ;
wire \ff_right_out[9] ;
wire \ff_right_out[8] ;
wire \ff_right_out[7] ;
wire \ff_right_out[6] ;
wire \ff_right_out[5] ;
wire \ff_right_out[4] ;
wire \ff_right_out[3] ;
wire \ff_right_out[2] ;
wire \ff_right_out[1] ;
wire \ff_right_out[0] ;
wire \ff_left_out[11] ;
wire o;
wire o_545;
wire o_547;
wire o_553;
wire o_555;
wire \counter_out[0] ;
wire o_17;
wire o_19;
wire o_21;
wire o_23;
wire o_25;
wire o_27;
wire o_29;
wire o_31;
wire \counter_out[0]_5 ;
wire o_17_0;
wire o_19_1;
wire o_21_2;
wire o_23_3;
wire o_25_4;
wire o_27_5;
wire o_29_6;
wire o_31_7;
wire \reg_ar_a0[7] ;
wire \reg_ar_a0[6] ;
wire \reg_ar_a0[5] ;
wire \reg_ar_a0[4] ;
wire \reg_ar_a0[3] ;
wire \reg_ar_a0[2] ;
wire \reg_ar_a0[1] ;
wire \reg_ar_a0[0] ;
wire \reg_dr_a0[7] ;
wire \reg_dr_a0[6] ;
wire \reg_dr_a0[5] ;
wire \reg_dr_a0[4] ;
wire \reg_dr_a0[3] ;
wire \reg_dr_a0[2] ;
wire \reg_dr_a0[1] ;
wire \reg_dr_a0[0] ;
wire \reg_sr_a0[7] ;
wire \reg_sr_a0[6] ;
wire \reg_sr_a0[5] ;
wire \reg_sr_a0[4] ;
wire \reg_sr_a0[3] ;
wire \reg_sr_a0[2] ;
wire \reg_sr_a0[1] ;
wire \reg_sr_a0[0] ;
wire \reg_rr_a0[7] ;
wire \reg_rr_a0[6] ;
wire \reg_rr_a0[5] ;
wire \reg_rr_a0[4] ;
wire \reg_rr_a0[3] ;
wire \reg_rr_a0[2] ;
wire \reg_rr_a0[1] ;
wire \reg_rr_a0[0] ;
wire \reg_sl_a0[6] ;
wire \reg_sl_a0[5] ;
wire \reg_sl_a0[4] ;
wire \reg_sl_a0[3] ;
wire \reg_sl_a0[2] ;
wire \reg_sl_a0[1] ;
wire \reg_sl_a0[0] ;
wire \reg_wave_length_a0[1] ;
wire \reg_wave_length_a0[0] ;
wire \reg_frequency_count_a0[11] ;
wire \reg_frequency_count_a0[10] ;
wire \reg_frequency_count_a0[9] ;
wire \reg_frequency_count_a0[8] ;
wire \reg_frequency_count_a0[7] ;
wire \reg_frequency_count_a0[6] ;
wire \reg_frequency_count_a0[5] ;
wire \reg_frequency_count_a0[4] ;
wire \reg_frequency_count_a0[3] ;
wire \reg_frequency_count_a0[2] ;
wire \reg_frequency_count_a0[1] ;
wire \reg_frequency_count_a0[0] ;
wire \reg_ar_b0[7] ;
wire \reg_ar_b0[6] ;
wire \reg_ar_b0[5] ;
wire \reg_ar_b0[4] ;
wire \reg_ar_b0[3] ;
wire \reg_ar_b0[2] ;
wire \reg_ar_b0[1] ;
wire \reg_ar_b0[0] ;
wire \reg_dr_b0[7] ;
wire \reg_dr_b0[6] ;
wire \reg_dr_b0[5] ;
wire \reg_dr_b0[4] ;
wire \reg_dr_b0[3] ;
wire \reg_dr_b0[2] ;
wire \reg_dr_b0[1] ;
wire \reg_dr_b0[0] ;
wire \reg_sr_b0[7] ;
wire \reg_sr_b0[6] ;
wire \reg_sr_b0[5] ;
wire \reg_sr_b0[4] ;
wire \reg_sr_b0[3] ;
wire \reg_sr_b0[2] ;
wire \reg_sr_b0[1] ;
wire \reg_sr_b0[0] ;
wire \reg_rr_b0[7] ;
wire \reg_rr_b0[6] ;
wire \reg_rr_b0[5] ;
wire \reg_rr_b0[4] ;
wire \reg_rr_b0[3] ;
wire \reg_rr_b0[2] ;
wire \reg_rr_b0[1] ;
wire \reg_rr_b0[0] ;
wire \reg_sl_b0[6] ;
wire \reg_sl_b0[5] ;
wire \reg_sl_b0[4] ;
wire \reg_sl_b0[3] ;
wire \reg_sl_b0[2] ;
wire \reg_sl_b0[1] ;
wire \reg_sl_b0[0] ;
wire \reg_wave_length_b0[1] ;
wire \reg_wave_length_b0[0] ;
wire \reg_frequency_count_b0[11] ;
wire \reg_frequency_count_b0[10] ;
wire \reg_frequency_count_b0[9] ;
wire \reg_frequency_count_b0[8] ;
wire \reg_frequency_count_b0[7] ;
wire \reg_frequency_count_b0[6] ;
wire \reg_frequency_count_b0[5] ;
wire \reg_frequency_count_b0[4] ;
wire \reg_frequency_count_b0[3] ;
wire \reg_frequency_count_b0[2] ;
wire \reg_frequency_count_b0[1] ;
wire \reg_frequency_count_b0[0] ;
wire \reg_ar_c0[7] ;
wire \reg_ar_c0[6] ;
wire \reg_ar_c0[5] ;
wire \reg_ar_c0[4] ;
wire \reg_ar_c0[3] ;
wire \reg_ar_c0[2] ;
wire \reg_ar_c0[1] ;
wire \reg_ar_c0[0] ;
wire \reg_dr_c0[7] ;
wire \reg_dr_c0[6] ;
wire \reg_dr_c0[5] ;
wire \reg_dr_c0[4] ;
wire \reg_dr_c0[3] ;
wire \reg_dr_c0[2] ;
wire \reg_dr_c0[1] ;
wire \reg_dr_c0[0] ;
wire \reg_sr_c0[7] ;
wire \reg_sr_c0[6] ;
wire \reg_sr_c0[5] ;
wire \reg_sr_c0[4] ;
wire \reg_sr_c0[3] ;
wire \reg_sr_c0[2] ;
wire \reg_sr_c0[1] ;
wire \reg_sr_c0[0] ;
wire \reg_rr_c0[7] ;
wire \reg_rr_c0[6] ;
wire \reg_rr_c0[5] ;
wire \reg_rr_c0[4] ;
wire \reg_rr_c0[3] ;
wire \reg_rr_c0[2] ;
wire \reg_rr_c0[1] ;
wire \reg_rr_c0[0] ;
wire \reg_sl_c0[6] ;
wire \reg_sl_c0[5] ;
wire \reg_sl_c0[4] ;
wire \reg_sl_c0[3] ;
wire \reg_sl_c0[2] ;
wire \reg_sl_c0[1] ;
wire \reg_sl_c0[0] ;
wire \reg_wave_length_c0[1] ;
wire \reg_wave_length_c0[0] ;
wire \reg_frequency_count_c0[11] ;
wire \reg_frequency_count_c0[10] ;
wire \reg_frequency_count_c0[9] ;
wire \reg_frequency_count_c0[8] ;
wire \reg_frequency_count_c0[7] ;
wire \reg_frequency_count_c0[6] ;
wire \reg_frequency_count_c0[5] ;
wire \reg_frequency_count_c0[4] ;
wire \reg_frequency_count_c0[3] ;
wire \reg_frequency_count_c0[2] ;
wire \reg_frequency_count_c0[1] ;
wire \reg_frequency_count_c0[0] ;
wire \reg_dr_d0[7] ;
wire \reg_dr_d0[6] ;
wire \reg_dr_d0[5] ;
wire \reg_dr_d0[4] ;
wire \reg_dr_d0[3] ;
wire \reg_dr_d0[2] ;
wire \reg_dr_d0[1] ;
wire \reg_dr_d0[0] ;
wire \reg_sr_d0[7] ;
wire \reg_sr_d0[6] ;
wire \reg_sr_d0[5] ;
wire \reg_sr_d0[4] ;
wire \reg_sr_d0[3] ;
wire \reg_sr_d0[2] ;
wire \reg_sr_d0[1] ;
wire \reg_sr_d0[0] ;
wire \reg_rr_d0[7] ;
wire \reg_rr_d0[6] ;
wire \reg_rr_d0[5] ;
wire \reg_rr_d0[4] ;
wire \reg_rr_d0[3] ;
wire \reg_rr_d0[2] ;
wire \reg_rr_d0[1] ;
wire \reg_rr_d0[0] ;
wire \reg_sl_d0[6] ;
wire \reg_sl_d0[5] ;
wire \reg_sl_d0[4] ;
wire \reg_sl_d0[3] ;
wire \reg_sl_d0[2] ;
wire \reg_sl_d0[1] ;
wire \reg_sl_d0[0] ;
wire \reg_wave_length_d0[1] ;
wire \reg_wave_length_d0[0] ;
wire \reg_frequency_count_d0[11] ;
wire \reg_frequency_count_d0[10] ;
wire \reg_frequency_count_d0[9] ;
wire \reg_frequency_count_d0[8] ;
wire \reg_frequency_count_d0[7] ;
wire \reg_frequency_count_d0[6] ;
wire \reg_frequency_count_d0[5] ;
wire \reg_frequency_count_d0[4] ;
wire \reg_frequency_count_d0[3] ;
wire \reg_frequency_count_d0[2] ;
wire \reg_frequency_count_d0[1] ;
wire \reg_frequency_count_d0[0] ;
wire ext_memory_nactive;
wire \rddata[4] ;
wire \rddata[5] ;
wire \rddata[0] ;
wire \rddata[1] ;
wire \rddata[2] ;
wire \rddata[3] ;
wire \rddata[6] ;
wire \rddata[7] ;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13] ;
wire VCC;
IBUF slot_a_ibuf9796 (
.I(slot_a[0]),
.O(slot_a_3) 
);
IBUF slot_a_ibuf9797 (
.I(slot_a[1]),
.O(slot_a_5) 
);
IBUF slot_a_ibuf9798 (
.I(slot_a[2]),
.O(slot_a_7) 
);
IBUF slot_a_ibuf9799 (
.I(slot_a[3]),
.O(slot_a_9) 
);
IBUF slot_a_ibuf9800 (
.I(slot_a[4]),
.O(slot_a_11) 
);
IBUF slot_a_ibuf9801 (
.I(slot_a[5]),
.O(slot_a_13) 
);
IBUF slot_a_ibuf9802 (
.I(slot_a[6]),
.O(slot_a_15) 
);
IBUF slot_a_ibuf9803 (
.I(slot_a[7]),
.O(slot_a_17) 
);
IBUF slot_a_ibuf9804 (
.I(slot_a[8]),
.O(slot_a_19) 
);
IBUF slot_a_ibuf9805 (
.I(slot_a[9]),
.O(slot_a_21) 
);
IBUF slot_a_ibuf9806 (
.I(slot_a[10]),
.O(slot_a_23) 
);
IBUF slot_a_ibuf9807 (
.I(slot_a[11]),
.O(slot_a_25) 
);
IBUF slot_a_ibuf9808 (
.I(slot_a[12]),
.O(slot_a_27) 
);
IBUF slot_a_ibuf9809 (
.I(slot_a[13]),
.O(slot_a_29) 
);
IBUF slot_a_ibuf9810 (
.I(slot_a[14]),
.O(slot_a_31) 
);
IBUF clk_ibuf9811 (
.I(clk),
.O(clk_3) 
);
IBUF slot_nreset_ibuf9812 (
.I(slot_nreset),
.O(slot_nreset_3) 
);
IBUF slot_nsltsl_ibuf9813 (
.I(slot_nsltsl),
.O(slot_nsltsl_3) 
);
IBUF slot_nmerq_ibuf9814 (
.I(slot_nmerq),
.O(slot_nmerq_3) 
);
IBUF slot_nrd_ibuf9815 (
.I(slot_nrd),
.O(slot_nrd_3) 
);
IBUF slot_nwr_ibuf9816 (
.I(slot_nwr),
.O(slot_nwr_3) 
);
IBUF sw_mono_ibuf9817 (
.I(sw_mono),
.O(sw_mono_3) 
);
IOBUF slot_d_iobuf9818 (
.I(\rddata[0] ),
.OEN(\slot_d[0] ),
.O(slot_d_2),
.IO(slot_d[0]) 
);
IOBUF slot_d_iobuf9820 (
.I(\rddata[1] ),
.OEN(\slot_d[0] ),
.O(slot_d_4),
.IO(slot_d[1]) 
);
IOBUF slot_d_iobuf9822 (
.I(\rddata[2] ),
.OEN(\slot_d[0] ),
.O(slot_d_6),
.IO(slot_d[2]) 
);
IOBUF slot_d_iobuf9824 (
.I(\rddata[3] ),
.OEN(\slot_d[0] ),
.O(slot_d_8),
.IO(slot_d[3]) 
);
IOBUF slot_d_iobuf9826 (
.I(\rddata[4] ),
.OEN(\slot_d[0] ),
.O(slot_d_10),
.IO(slot_d[4]) 
);
IOBUF slot_d_iobuf9828 (
.I(\rddata[5] ),
.OEN(\slot_d[0] ),
.O(slot_d_12),
.IO(slot_d[5]) 
);
IOBUF slot_d_iobuf9830 (
.I(\rddata[6] ),
.OEN(\slot_d[0] ),
.O(slot_d_14),
.IO(slot_d[6]) 
);
IOBUF slot_d_iobuf9832 (
.I(\rddata[7] ),
.OEN(\slot_d[0] ),
.O(slot_d_16),
.IO(slot_d[7]) 
);
GND GND_ins9834 (
.G(GND) 
);
TBUF slot_nint_ins9835 (
.I(GND),
.OEN(VCC),
.O(slot_nint) 
);
OBUF mem_a_obuf9863 (
.I(\ext_memory_address[13] ),
.O(mem_a[0]) 
);
OBUF mem_a_obuf9864 (
.I(\ext_memory_address[14] ),
.O(mem_a[1]) 
);
OBUF mem_a_obuf9865 (
.I(\ext_memory_address[15] ),
.O(mem_a[2]) 
);
OBUF mem_a_obuf9866 (
.I(\ext_memory_address[16] ),
.O(mem_a[3]) 
);
OBUF mem_a_obuf9867 (
.I(\ext_memory_address[17] ),
.O(mem_a[4]) 
);
OBUF mem_a_obuf9868 (
.I(\ext_memory_address[18] ),
.O(mem_a[5]) 
);
OBUF mem_a_obuf9869 (
.I(\ext_memory_address[19] ),
.O(mem_a[6]) 
);
OBUF mem_a_obuf9870 (
.I(\ext_memory_address[20] ),
.O(mem_a[7]) 
);
OBUF left_out_obuf9871 (
.I(\left_out[0]_3 ),
.O(left_out[0]) 
);
OBUF left_out_obuf9872 (
.I(\left_out[1]_3 ),
.O(left_out[1]) 
);
OBUF left_out_obuf9873 (
.I(\left_out[2]_3 ),
.O(left_out[2]) 
);
OBUF left_out_obuf9874 (
.I(\left_out[3]_3 ),
.O(left_out[3]) 
);
OBUF left_out_obuf9875 (
.I(\left_out[4]_3 ),
.O(left_out[4]) 
);
OBUF left_out_obuf9876 (
.I(\left_out[5]_3 ),
.O(left_out[5]) 
);
OBUF left_out_obuf9877 (
.I(\left_out[6]_3 ),
.O(left_out[6]) 
);
OBUF left_out_obuf9878 (
.I(\left_out[7]_3 ),
.O(left_out[7]) 
);
OBUF left_out_obuf9879 (
.I(\left_out[8]_3 ),
.O(left_out[8]) 
);
OBUF left_out_obuf9880 (
.I(\left_out[9]_3 ),
.O(left_out[9]) 
);
OBUF left_out_obuf9881 (
.I(\left_out[10]_3 ),
.O(left_out[10]) 
);
OBUF left_out_obuf9882 (
.I(\left_out[11]_3 ),
.O(left_out[11]) 
);
OBUF right_out_obuf9883 (
.I(\right_out[0]_3 ),
.O(right_out[0]) 
);
OBUF right_out_obuf9884 (
.I(\right_out[1]_3 ),
.O(right_out[1]) 
);
OBUF right_out_obuf9885 (
.I(\right_out[2]_3 ),
.O(right_out[2]) 
);
OBUF right_out_obuf9886 (
.I(\right_out[3]_3 ),
.O(right_out[3]) 
);
OBUF right_out_obuf9887 (
.I(\right_out[4]_3 ),
.O(right_out[4]) 
);
OBUF right_out_obuf9888 (
.I(\right_out[5]_3 ),
.O(right_out[5]) 
);
OBUF right_out_obuf9889 (
.I(\right_out[6]_3 ),
.O(right_out[6]) 
);
OBUF right_out_obuf9890 (
.I(\right_out[7]_3 ),
.O(right_out[7]) 
);
OBUF right_out_obuf9891 (
.I(\right_out[8]_3 ),
.O(right_out[8]) 
);
OBUF right_out_obuf9892 (
.I(\right_out[9]_3 ),
.O(right_out[9]) 
);
OBUF right_out_obuf9893 (
.I(\right_out[10]_3 ),
.O(right_out[10]) 
);
OBUF right_out_obuf9894 (
.I(\right_out[11]_3 ),
.O(right_out[11]) 
);
OBUF mem_ncs_obuf9895 (
.I(mem_ncs_6),
.O(mem_ncs) 
);
DFFP ff_nwr1_ins10970 (
.D(slot_nwr_3),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nwr1) 
);
DFFP ff_nrd2_ins10971 (
.D(ff_nrd1),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nrd2) 
);
DFFP ff_nwr2_ins10972 (
.D(ff_nwr1),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nwr2) 
);
DFFP ff_nrd1_ins10973 (
.D(slot_nrd_3),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nrd1) 
);
ALU \w_mono_out[0]_1_ins13831  (
.I0(\ff_left_out[0] ),
.I1(\ff_right_out[0] ),
.I3(GND),
.CIN(GND),
.SUM(\w_mono_out[0]_1 ),
.COUT(\w_mono_out[0]_1_0_COUT ) 
);
defparam \w_mono_out[0]_1_ins13831 .ALU_MODE=0;
ALU \w_mono_out[1]_1_ins13832  (
.I0(\ff_left_out[1] ),
.I1(\ff_right_out[1] ),
.I3(GND),
.CIN(\w_mono_out[0]_1_0_COUT ),
.SUM(\w_mono_out[1]_1 ),
.COUT(\w_mono_out[1]_1_0_COUT ) 
);
defparam \w_mono_out[1]_1_ins13832 .ALU_MODE=0;
ALU \w_mono_out[2]_1_ins13833  (
.I0(\ff_left_out[2] ),
.I1(\ff_right_out[2] ),
.I3(GND),
.CIN(\w_mono_out[1]_1_0_COUT ),
.SUM(\w_mono_out[2]_1 ),
.COUT(\w_mono_out[2]_1_0_COUT ) 
);
defparam \w_mono_out[2]_1_ins13833 .ALU_MODE=0;
ALU \w_mono_out[3]_1_ins13834  (
.I0(\ff_left_out[3] ),
.I1(\ff_right_out[3] ),
.I3(GND),
.CIN(\w_mono_out[2]_1_0_COUT ),
.SUM(\w_mono_out[3]_1 ),
.COUT(\w_mono_out[3]_1_0_COUT ) 
);
defparam \w_mono_out[3]_1_ins13834 .ALU_MODE=0;
ALU \w_mono_out[4]_1_ins13835  (
.I0(\ff_left_out[4] ),
.I1(\ff_right_out[4] ),
.I3(GND),
.CIN(\w_mono_out[3]_1_0_COUT ),
.SUM(\w_mono_out[4]_1 ),
.COUT(\w_mono_out[4]_1_0_COUT ) 
);
defparam \w_mono_out[4]_1_ins13835 .ALU_MODE=0;
ALU \w_mono_out[5]_1_ins13836  (
.I0(\ff_left_out[5] ),
.I1(\ff_right_out[5] ),
.I3(GND),
.CIN(\w_mono_out[4]_1_0_COUT ),
.SUM(\w_mono_out[5]_1 ),
.COUT(\w_mono_out[5]_1_0_COUT ) 
);
defparam \w_mono_out[5]_1_ins13836 .ALU_MODE=0;
ALU \w_mono_out[6]_1_ins13837  (
.I0(\ff_left_out[6] ),
.I1(\ff_right_out[6] ),
.I3(GND),
.CIN(\w_mono_out[5]_1_0_COUT ),
.SUM(\w_mono_out[6]_1 ),
.COUT(\w_mono_out[6]_1_0_COUT ) 
);
defparam \w_mono_out[6]_1_ins13837 .ALU_MODE=0;
ALU \w_mono_out[7]_1_ins13838  (
.I0(\ff_left_out[7] ),
.I1(\ff_right_out[7] ),
.I3(GND),
.CIN(\w_mono_out[6]_1_0_COUT ),
.SUM(\w_mono_out[7]_1 ),
.COUT(\w_mono_out[7]_1_0_COUT ) 
);
defparam \w_mono_out[7]_1_ins13838 .ALU_MODE=0;
ALU \w_mono_out[8]_1_ins13839  (
.I0(\ff_left_out[8] ),
.I1(\ff_right_out[8] ),
.I3(GND),
.CIN(\w_mono_out[7]_1_0_COUT ),
.SUM(\w_mono_out[8]_1 ),
.COUT(\w_mono_out[8]_1_0_COUT ) 
);
defparam \w_mono_out[8]_1_ins13839 .ALU_MODE=0;
ALU \w_mono_out[9]_1_ins13840  (
.I0(\ff_left_out[9] ),
.I1(\ff_right_out[9] ),
.I3(GND),
.CIN(\w_mono_out[8]_1_0_COUT ),
.SUM(\w_mono_out[9]_1 ),
.COUT(\w_mono_out[9]_1_0_COUT ) 
);
defparam \w_mono_out[9]_1_ins13840 .ALU_MODE=0;
ALU \w_mono_out[10]_1_ins13841  (
.I0(\ff_left_out[10] ),
.I1(\ff_right_out[10] ),
.I3(GND),
.CIN(\w_mono_out[9]_1_0_COUT ),
.SUM(\w_mono_out[10]_1 ),
.COUT(\w_mono_out[10]_1_0_COUT ) 
);
defparam \w_mono_out[10]_1_ins13841 .ALU_MODE=0;
ALU \w_mono_out[11]_1_ins13842  (
.I0(\ff_left_out[11] ),
.I1(\ff_right_out[11] ),
.I3(GND),
.CIN(\w_mono_out[10]_1_0_COUT ),
.SUM(\w_mono_out[11]_1 ),
.COUT(\w_mono_out[11]_1_0_COUT ) 
);
defparam \w_mono_out[11]_1_ins13842 .ALU_MODE=0;
LUT3 \left_out[11]_ins14667  (
.I0(\w_mono_out[11]_1_0_COUT ),
.I1(\ff_left_out[11] ),
.I2(sw_mono_3),
.F(\left_out[11]_3 ) 
);
defparam \left_out[11]_ins14667 .INIT=8'hAC;
LUT3 \left_out[10]_ins14668  (
.I0(\ff_left_out[10] ),
.I1(\w_mono_out[11]_1 ),
.I2(sw_mono_3),
.F(\left_out[10]_3 ) 
);
defparam \left_out[10]_ins14668 .INIT=8'hCA;
LUT3 \left_out[9]_ins14669  (
.I0(\ff_left_out[9] ),
.I1(\w_mono_out[10]_1 ),
.I2(sw_mono_3),
.F(\left_out[9]_3 ) 
);
defparam \left_out[9]_ins14669 .INIT=8'hCA;
LUT3 \left_out[8]_ins14670  (
.I0(\ff_left_out[8] ),
.I1(\w_mono_out[9]_1 ),
.I2(sw_mono_3),
.F(\left_out[8]_3 ) 
);
defparam \left_out[8]_ins14670 .INIT=8'hCA;
LUT3 \left_out[7]_ins14671  (
.I0(\ff_left_out[7] ),
.I1(\w_mono_out[8]_1 ),
.I2(sw_mono_3),
.F(\left_out[7]_3 ) 
);
defparam \left_out[7]_ins14671 .INIT=8'hCA;
LUT3 \left_out[6]_ins14672  (
.I0(\ff_left_out[6] ),
.I1(\w_mono_out[7]_1 ),
.I2(sw_mono_3),
.F(\left_out[6]_3 ) 
);
defparam \left_out[6]_ins14672 .INIT=8'hCA;
LUT3 \left_out[5]_ins14673  (
.I0(\ff_left_out[5] ),
.I1(\w_mono_out[6]_1 ),
.I2(sw_mono_3),
.F(\left_out[5]_3 ) 
);
defparam \left_out[5]_ins14673 .INIT=8'hCA;
LUT3 \left_out[4]_ins14674  (
.I0(\ff_left_out[4] ),
.I1(\w_mono_out[5]_1 ),
.I2(sw_mono_3),
.F(\left_out[4]_3 ) 
);
defparam \left_out[4]_ins14674 .INIT=8'hCA;
LUT3 \left_out[3]_ins14675  (
.I0(\ff_left_out[3] ),
.I1(\w_mono_out[4]_1 ),
.I2(sw_mono_3),
.F(\left_out[3]_3 ) 
);
defparam \left_out[3]_ins14675 .INIT=8'hCA;
LUT3 \left_out[2]_ins14676  (
.I0(\ff_left_out[2] ),
.I1(\w_mono_out[3]_1 ),
.I2(sw_mono_3),
.F(\left_out[2]_3 ) 
);
defparam \left_out[2]_ins14676 .INIT=8'hCA;
LUT3 \left_out[1]_ins14677  (
.I0(\ff_left_out[1] ),
.I1(\w_mono_out[2]_1 ),
.I2(sw_mono_3),
.F(\left_out[1]_3 ) 
);
defparam \left_out[1]_ins14677 .INIT=8'hCA;
LUT3 \left_out[0]_ins14678  (
.I0(\ff_left_out[0] ),
.I1(\w_mono_out[1]_1 ),
.I2(sw_mono_3),
.F(\left_out[0]_3 ) 
);
defparam \left_out[0]_ins14678 .INIT=8'hCA;
LUT3 \right_out[11]_ins14679  (
.I0(\ff_right_out[11] ),
.I1(\w_mono_out[11]_1_0_COUT ),
.I2(sw_mono_3),
.F(\right_out[11]_3 ) 
);
defparam \right_out[11]_ins14679 .INIT=8'hCA;
LUT3 \right_out[10]_ins14680  (
.I0(\ff_right_out[10] ),
.I1(\w_mono_out[11]_1 ),
.I2(sw_mono_3),
.F(\right_out[10]_3 ) 
);
defparam \right_out[10]_ins14680 .INIT=8'hCA;
LUT3 \right_out[9]_ins14681  (
.I0(\ff_right_out[9] ),
.I1(\w_mono_out[10]_1 ),
.I2(sw_mono_3),
.F(\right_out[9]_3 ) 
);
defparam \right_out[9]_ins14681 .INIT=8'hCA;
LUT3 \right_out[8]_ins14682  (
.I0(\ff_right_out[8] ),
.I1(\w_mono_out[9]_1 ),
.I2(sw_mono_3),
.F(\right_out[8]_3 ) 
);
defparam \right_out[8]_ins14682 .INIT=8'hCA;
LUT3 \right_out[7]_ins14683  (
.I0(\ff_right_out[7] ),
.I1(\w_mono_out[8]_1 ),
.I2(sw_mono_3),
.F(\right_out[7]_3 ) 
);
defparam \right_out[7]_ins14683 .INIT=8'hCA;
LUT3 \right_out[6]_ins14684  (
.I0(\ff_right_out[6] ),
.I1(\w_mono_out[7]_1 ),
.I2(sw_mono_3),
.F(\right_out[6]_3 ) 
);
defparam \right_out[6]_ins14684 .INIT=8'hCA;
LUT3 \right_out[5]_ins14685  (
.I0(\ff_right_out[5] ),
.I1(\w_mono_out[6]_1 ),
.I2(sw_mono_3),
.F(\right_out[5]_3 ) 
);
defparam \right_out[5]_ins14685 .INIT=8'hCA;
LUT3 \right_out[4]_ins14686  (
.I0(\ff_right_out[4] ),
.I1(\w_mono_out[5]_1 ),
.I2(sw_mono_3),
.F(\right_out[4]_3 ) 
);
defparam \right_out[4]_ins14686 .INIT=8'hCA;
LUT3 \right_out[3]_ins14687  (
.I0(\ff_right_out[3] ),
.I1(\w_mono_out[4]_1 ),
.I2(sw_mono_3),
.F(\right_out[3]_3 ) 
);
defparam \right_out[3]_ins14687 .INIT=8'hCA;
LUT3 \right_out[2]_ins14688  (
.I0(\ff_right_out[2] ),
.I1(\w_mono_out[3]_1 ),
.I2(sw_mono_3),
.F(\right_out[2]_3 ) 
);
defparam \right_out[2]_ins14688 .INIT=8'hCA;
LUT3 \right_out[1]_ins14689  (
.I0(\ff_right_out[1] ),
.I1(\w_mono_out[2]_1 ),
.I2(sw_mono_3),
.F(\right_out[1]_3 ) 
);
defparam \right_out[1]_ins14689 .INIT=8'hCA;
LUT3 \right_out[0]_ins14690  (
.I0(\ff_right_out[0] ),
.I1(\w_mono_out[1]_1 ),
.I2(sw_mono_3),
.F(\right_out[0]_3 ) 
);
defparam \right_out[0]_ins14690 .INIT=8'hCA;
LUT4 w_rdreq_ins14691 (
.I0(slot_nsltsl_3),
.I1(slot_nmerq_3),
.I2(ff_nrd1),
.I3(ff_nrd2),
.F(w_rdreq) 
);
defparam w_rdreq_ins14691.INIT=16'h0100;
LUT2 mem_ncs_ins14692 (
.I0(slot_nsltsl_3),
.I1(ext_memory_nactive),
.F(mem_ncs_6) 
);
defparam mem_ncs_ins14692.INIT=4'hE;
LUT3 \slot_d[0]_ins15482  (
.I0(slot_nsltsl_3),
.I1(slot_nrd_3),
.I2(ext_memory_nactive),
.F(\slot_d[0] ) 
);
defparam \slot_d[0]_ins15482 .INIT=8'hEF;
INV n84_ins16242 (
.I(slot_nreset_3),
.O(n84) 
);
u_wts_core u_wts_core (
.clk_3(clk_3),
.n84(n84),
.slot_d_14(slot_d_14),
.slot_d_12(slot_d_12),
.slot_d_10(slot_d_10),
.slot_d_16(slot_d_16),
.slot_d_8(slot_d_8),
.slot_d_6(slot_d_6),
.slot_d_4(slot_d_4),
.slot_d_2(slot_d_2),
.slot_a_11(slot_a_11),
.slot_a_9(slot_a_9),
.slot_a_7(slot_a_7),
.slot_a_5(slot_a_5),
.slot_a_3(slot_a_3),
.w_rdreq(w_rdreq),
.slot_a_29(slot_a_29),
.slot_a_31(slot_a_31),
.slot_a_15(slot_a_15),
.slot_a_13(slot_a_13),
.slot_a_23(slot_a_23),
.slot_a_21(slot_a_21),
.slot_a_25(slot_a_25),
.ff_nrd2(ff_nrd2),
.slot_nsltsl_3(slot_nsltsl_3),
.ff_nwr1(ff_nwr1),
.slot_nmerq_3(slot_nmerq_3),
.ff_nwr2(ff_nwr2),
.slot_a_27(slot_a_27),
.slot_a_19(slot_a_19),
.slot_a_17(slot_a_17),
.\ff_left_out[10] (\ff_left_out[10] ),
.\ff_left_out[9] (\ff_left_out[9] ),
.\ff_left_out[8] (\ff_left_out[8] ),
.\ff_left_out[7] (\ff_left_out[7] ),
.\ff_left_out[6] (\ff_left_out[6] ),
.\ff_left_out[5] (\ff_left_out[5] ),
.\ff_left_out[4] (\ff_left_out[4] ),
.\ff_left_out[3] (\ff_left_out[3] ),
.\ff_left_out[2] (\ff_left_out[2] ),
.\ff_left_out[1] (\ff_left_out[1] ),
.\ff_left_out[0] (\ff_left_out[0] ),
.\ff_right_out[11] (\ff_right_out[11] ),
.\ff_right_out[10] (\ff_right_out[10] ),
.\ff_right_out[9] (\ff_right_out[9] ),
.\ff_right_out[8] (\ff_right_out[8] ),
.\ff_right_out[7] (\ff_right_out[7] ),
.\ff_right_out[6] (\ff_right_out[6] ),
.\ff_right_out[5] (\ff_right_out[5] ),
.\ff_right_out[4] (\ff_right_out[4] ),
.\ff_right_out[3] (\ff_right_out[3] ),
.\ff_right_out[2] (\ff_right_out[2] ),
.\ff_right_out[1] (\ff_right_out[1] ),
.\ff_right_out[0] (\ff_right_out[0] ),
.\ff_left_out[11] (\ff_left_out[11] ),
.o(o),
.o_545(o_545),
.o_547(o_547),
.o_553(o_553),
.o_555(o_555),
.\counter_out[0] (\counter_out[0] ),
.o_17(o_17),
.o_19(o_19),
.o_21(o_21),
.o_23(o_23),
.o_25(o_25),
.o_27(o_27),
.o_29(o_29),
.o_31(o_31),
.\counter_out[0]_5 (\counter_out[0]_5 ),
.o_17_0(o_17_0),
.o_19_1(o_19_1),
.o_21_2(o_21_2),
.o_23_3(o_23_3),
.o_25_4(o_25_4),
.o_27_5(o_27_5),
.o_29_6(o_29_6),
.o_31_7(o_31_7),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.\reg_sl_a0[6] (\reg_sl_a0[6] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\reg_wave_length_a0[1] (\reg_wave_length_a0[1] ),
.\reg_wave_length_a0[0] (\reg_wave_length_a0[0] ),
.\reg_frequency_count_a0[11] (\reg_frequency_count_a0[11] ),
.\reg_frequency_count_a0[10] (\reg_frequency_count_a0[10] ),
.\reg_frequency_count_a0[9] (\reg_frequency_count_a0[9] ),
.\reg_frequency_count_a0[8] (\reg_frequency_count_a0[8] ),
.\reg_frequency_count_a0[7] (\reg_frequency_count_a0[7] ),
.\reg_frequency_count_a0[6] (\reg_frequency_count_a0[6] ),
.\reg_frequency_count_a0[5] (\reg_frequency_count_a0[5] ),
.\reg_frequency_count_a0[4] (\reg_frequency_count_a0[4] ),
.\reg_frequency_count_a0[3] (\reg_frequency_count_a0[3] ),
.\reg_frequency_count_a0[2] (\reg_frequency_count_a0[2] ),
.\reg_frequency_count_a0[1] (\reg_frequency_count_a0[1] ),
.\reg_frequency_count_a0[0] (\reg_frequency_count_a0[0] ),
.\reg_ar_b0[7] (\reg_ar_b0[7] ),
.\reg_ar_b0[6] (\reg_ar_b0[6] ),
.\reg_ar_b0[5] (\reg_ar_b0[5] ),
.\reg_ar_b0[4] (\reg_ar_b0[4] ),
.\reg_ar_b0[3] (\reg_ar_b0[3] ),
.\reg_ar_b0[2] (\reg_ar_b0[2] ),
.\reg_ar_b0[1] (\reg_ar_b0[1] ),
.\reg_ar_b0[0] (\reg_ar_b0[0] ),
.\reg_dr_b0[7] (\reg_dr_b0[7] ),
.\reg_dr_b0[6] (\reg_dr_b0[6] ),
.\reg_dr_b0[5] (\reg_dr_b0[5] ),
.\reg_dr_b0[4] (\reg_dr_b0[4] ),
.\reg_dr_b0[3] (\reg_dr_b0[3] ),
.\reg_dr_b0[2] (\reg_dr_b0[2] ),
.\reg_dr_b0[1] (\reg_dr_b0[1] ),
.\reg_dr_b0[0] (\reg_dr_b0[0] ),
.\reg_sr_b0[7] (\reg_sr_b0[7] ),
.\reg_sr_b0[6] (\reg_sr_b0[6] ),
.\reg_sr_b0[5] (\reg_sr_b0[5] ),
.\reg_sr_b0[4] (\reg_sr_b0[4] ),
.\reg_sr_b0[3] (\reg_sr_b0[3] ),
.\reg_sr_b0[2] (\reg_sr_b0[2] ),
.\reg_sr_b0[1] (\reg_sr_b0[1] ),
.\reg_sr_b0[0] (\reg_sr_b0[0] ),
.\reg_rr_b0[7] (\reg_rr_b0[7] ),
.\reg_rr_b0[6] (\reg_rr_b0[6] ),
.\reg_rr_b0[5] (\reg_rr_b0[5] ),
.\reg_rr_b0[4] (\reg_rr_b0[4] ),
.\reg_rr_b0[3] (\reg_rr_b0[3] ),
.\reg_rr_b0[2] (\reg_rr_b0[2] ),
.\reg_rr_b0[1] (\reg_rr_b0[1] ),
.\reg_rr_b0[0] (\reg_rr_b0[0] ),
.\reg_sl_b0[6] (\reg_sl_b0[6] ),
.\reg_sl_b0[5] (\reg_sl_b0[5] ),
.\reg_sl_b0[4] (\reg_sl_b0[4] ),
.\reg_sl_b0[3] (\reg_sl_b0[3] ),
.\reg_sl_b0[2] (\reg_sl_b0[2] ),
.\reg_sl_b0[1] (\reg_sl_b0[1] ),
.\reg_sl_b0[0] (\reg_sl_b0[0] ),
.\reg_wave_length_b0[1] (\reg_wave_length_b0[1] ),
.\reg_wave_length_b0[0] (\reg_wave_length_b0[0] ),
.\reg_frequency_count_b0[11] (\reg_frequency_count_b0[11] ),
.\reg_frequency_count_b0[10] (\reg_frequency_count_b0[10] ),
.\reg_frequency_count_b0[9] (\reg_frequency_count_b0[9] ),
.\reg_frequency_count_b0[8] (\reg_frequency_count_b0[8] ),
.\reg_frequency_count_b0[7] (\reg_frequency_count_b0[7] ),
.\reg_frequency_count_b0[6] (\reg_frequency_count_b0[6] ),
.\reg_frequency_count_b0[5] (\reg_frequency_count_b0[5] ),
.\reg_frequency_count_b0[4] (\reg_frequency_count_b0[4] ),
.\reg_frequency_count_b0[3] (\reg_frequency_count_b0[3] ),
.\reg_frequency_count_b0[2] (\reg_frequency_count_b0[2] ),
.\reg_frequency_count_b0[1] (\reg_frequency_count_b0[1] ),
.\reg_frequency_count_b0[0] (\reg_frequency_count_b0[0] ),
.\reg_ar_c0[7] (\reg_ar_c0[7] ),
.\reg_ar_c0[6] (\reg_ar_c0[6] ),
.\reg_ar_c0[5] (\reg_ar_c0[5] ),
.\reg_ar_c0[4] (\reg_ar_c0[4] ),
.\reg_ar_c0[3] (\reg_ar_c0[3] ),
.\reg_ar_c0[2] (\reg_ar_c0[2] ),
.\reg_ar_c0[1] (\reg_ar_c0[1] ),
.\reg_ar_c0[0] (\reg_ar_c0[0] ),
.\reg_dr_c0[7] (\reg_dr_c0[7] ),
.\reg_dr_c0[6] (\reg_dr_c0[6] ),
.\reg_dr_c0[5] (\reg_dr_c0[5] ),
.\reg_dr_c0[4] (\reg_dr_c0[4] ),
.\reg_dr_c0[3] (\reg_dr_c0[3] ),
.\reg_dr_c0[2] (\reg_dr_c0[2] ),
.\reg_dr_c0[1] (\reg_dr_c0[1] ),
.\reg_dr_c0[0] (\reg_dr_c0[0] ),
.\reg_sr_c0[7] (\reg_sr_c0[7] ),
.\reg_sr_c0[6] (\reg_sr_c0[6] ),
.\reg_sr_c0[5] (\reg_sr_c0[5] ),
.\reg_sr_c0[4] (\reg_sr_c0[4] ),
.\reg_sr_c0[3] (\reg_sr_c0[3] ),
.\reg_sr_c0[2] (\reg_sr_c0[2] ),
.\reg_sr_c0[1] (\reg_sr_c0[1] ),
.\reg_sr_c0[0] (\reg_sr_c0[0] ),
.\reg_rr_c0[7] (\reg_rr_c0[7] ),
.\reg_rr_c0[6] (\reg_rr_c0[6] ),
.\reg_rr_c0[5] (\reg_rr_c0[5] ),
.\reg_rr_c0[4] (\reg_rr_c0[4] ),
.\reg_rr_c0[3] (\reg_rr_c0[3] ),
.\reg_rr_c0[2] (\reg_rr_c0[2] ),
.\reg_rr_c0[1] (\reg_rr_c0[1] ),
.\reg_rr_c0[0] (\reg_rr_c0[0] ),
.\reg_sl_c0[6] (\reg_sl_c0[6] ),
.\reg_sl_c0[5] (\reg_sl_c0[5] ),
.\reg_sl_c0[4] (\reg_sl_c0[4] ),
.\reg_sl_c0[3] (\reg_sl_c0[3] ),
.\reg_sl_c0[2] (\reg_sl_c0[2] ),
.\reg_sl_c0[1] (\reg_sl_c0[1] ),
.\reg_sl_c0[0] (\reg_sl_c0[0] ),
.\reg_wave_length_c0[1] (\reg_wave_length_c0[1] ),
.\reg_wave_length_c0[0] (\reg_wave_length_c0[0] ),
.\reg_frequency_count_c0[11] (\reg_frequency_count_c0[11] ),
.\reg_frequency_count_c0[10] (\reg_frequency_count_c0[10] ),
.\reg_frequency_count_c0[9] (\reg_frequency_count_c0[9] ),
.\reg_frequency_count_c0[8] (\reg_frequency_count_c0[8] ),
.\reg_frequency_count_c0[7] (\reg_frequency_count_c0[7] ),
.\reg_frequency_count_c0[6] (\reg_frequency_count_c0[6] ),
.\reg_frequency_count_c0[5] (\reg_frequency_count_c0[5] ),
.\reg_frequency_count_c0[4] (\reg_frequency_count_c0[4] ),
.\reg_frequency_count_c0[3] (\reg_frequency_count_c0[3] ),
.\reg_frequency_count_c0[2] (\reg_frequency_count_c0[2] ),
.\reg_frequency_count_c0[1] (\reg_frequency_count_c0[1] ),
.\reg_frequency_count_c0[0] (\reg_frequency_count_c0[0] ),
.\reg_dr_d0[7] (\reg_dr_d0[7] ),
.\reg_dr_d0[6] (\reg_dr_d0[6] ),
.\reg_dr_d0[5] (\reg_dr_d0[5] ),
.\reg_dr_d0[4] (\reg_dr_d0[4] ),
.\reg_dr_d0[3] (\reg_dr_d0[3] ),
.\reg_dr_d0[2] (\reg_dr_d0[2] ),
.\reg_dr_d0[1] (\reg_dr_d0[1] ),
.\reg_dr_d0[0] (\reg_dr_d0[0] ),
.\reg_sr_d0[7] (\reg_sr_d0[7] ),
.\reg_sr_d0[6] (\reg_sr_d0[6] ),
.\reg_sr_d0[5] (\reg_sr_d0[5] ),
.\reg_sr_d0[4] (\reg_sr_d0[4] ),
.\reg_sr_d0[3] (\reg_sr_d0[3] ),
.\reg_sr_d0[2] (\reg_sr_d0[2] ),
.\reg_sr_d0[1] (\reg_sr_d0[1] ),
.\reg_sr_d0[0] (\reg_sr_d0[0] ),
.\reg_rr_d0[7] (\reg_rr_d0[7] ),
.\reg_rr_d0[6] (\reg_rr_d0[6] ),
.\reg_rr_d0[5] (\reg_rr_d0[5] ),
.\reg_rr_d0[4] (\reg_rr_d0[4] ),
.\reg_rr_d0[3] (\reg_rr_d0[3] ),
.\reg_rr_d0[2] (\reg_rr_d0[2] ),
.\reg_rr_d0[1] (\reg_rr_d0[1] ),
.\reg_rr_d0[0] (\reg_rr_d0[0] ),
.\reg_sl_d0[6] (\reg_sl_d0[6] ),
.\reg_sl_d0[5] (\reg_sl_d0[5] ),
.\reg_sl_d0[4] (\reg_sl_d0[4] ),
.\reg_sl_d0[3] (\reg_sl_d0[3] ),
.\reg_sl_d0[2] (\reg_sl_d0[2] ),
.\reg_sl_d0[1] (\reg_sl_d0[1] ),
.\reg_sl_d0[0] (\reg_sl_d0[0] ),
.\reg_wave_length_d0[1] (\reg_wave_length_d0[1] ),
.\reg_wave_length_d0[0] (\reg_wave_length_d0[0] ),
.\reg_frequency_count_d0[11] (\reg_frequency_count_d0[11] ),
.\reg_frequency_count_d0[10] (\reg_frequency_count_d0[10] ),
.\reg_frequency_count_d0[9] (\reg_frequency_count_d0[9] ),
.\reg_frequency_count_d0[8] (\reg_frequency_count_d0[8] ),
.\reg_frequency_count_d0[7] (\reg_frequency_count_d0[7] ),
.\reg_frequency_count_d0[6] (\reg_frequency_count_d0[6] ),
.\reg_frequency_count_d0[5] (\reg_frequency_count_d0[5] ),
.\reg_frequency_count_d0[4] (\reg_frequency_count_d0[4] ),
.\reg_frequency_count_d0[3] (\reg_frequency_count_d0[3] ),
.\reg_frequency_count_d0[2] (\reg_frequency_count_d0[2] ),
.\reg_frequency_count_d0[1] (\reg_frequency_count_d0[1] ),
.\reg_frequency_count_d0[0] (\reg_frequency_count_d0[0] ),
.ext_memory_nactive(ext_memory_nactive),
.\rddata[4] (\rddata[4] ),
.\rddata[5] (\rddata[5] ),
.\rddata[0] (\rddata[0] ),
.\rddata[1] (\rddata[1] ),
.\rddata[2] (\rddata[2] ),
.\rddata[3] (\rddata[3] ),
.\rddata[6] (\rddata[6] ),
.\rddata[7] (\rddata[7] ),
.\ext_memory_address[20] (\ext_memory_address[20] ),
.\ext_memory_address[19] (\ext_memory_address[19] ),
.\ext_memory_address[18] (\ext_memory_address[18] ),
.\ext_memory_address[17] (\ext_memory_address[17] ),
.\ext_memory_address[16] (\ext_memory_address[16] ),
.\ext_memory_address[15] (\ext_memory_address[15] ),
.\ext_memory_address[14] (\ext_memory_address[14] ),
.\ext_memory_address[13] (\ext_memory_address[13] ) 
);
VCC VCC_cZ (
.V(VCC)
);
endmodule
