Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 31 04:31:58 2023
| Host         : DESKTOP-NI32BUM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gesound/clock_50mHz/slow_clock_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: gesound/test_out/clk_counter_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_audio_input/sclk_reg/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: naz/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: naz/naz_ld_display/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: naz/naz_seg_display/my_1KHz_clk/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: naz/naz_seg_display/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pts/clock_50mHz/slow_clock_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: pts/test_out/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: szj/clock_50mHz/slow_clock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: szj/my_1KHz_clk/my_clk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: szj/test_out/clk_counter_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: team/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: team/team_ld_display/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: team/team_seg_display/my_1KHz_clk/my_clk_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: team/team_seg_display/my_20KHz_clk/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 939 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.904    -1754.276                    358                 5307        0.097        0.000                      0                 5307        4.500        0.000                       0                  2683  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.904    -1754.276                    358                 5307        0.097        0.000                      0                 5307        4.500        0.000                       0                  2683  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          358  Failing Endpoints,  Worst Slack      -10.904ns,  Total Violation    -1754.276ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.904ns  (required time - arrival time)
  Source:                 win_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.919ns  (logic 9.999ns (47.798%)  route 10.920ns (52.202%))
  Logic Levels:           34  (CARRY4=17 LUT1=1 LUT3=3 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.551     5.072    clock_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  win_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  win_col_reg[1]/Q
                         net (fo=4, routed)           0.405     5.933    win_col[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.453 r  win_col_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.453    win_col_reg[31]_i_12_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.768 f  win_col_reg[31]_i_59/O[3]
                         net (fo=18, routed)          0.677     7.445    in[7]
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.307     7.752 r  win_col[31]_i_251/O
                         net (fo=1, routed)           0.000     7.752    win_col[31]_i_251_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.153 r  win_col_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.153    win_col_reg[31]_i_173_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.392 r  win_col_reg[31]_i_171/O[2]
                         net (fo=6, routed)           0.578     8.970    win_col4[10]
    SLICE_X33Y62         LUT3 (Prop_lut3_I0_O)        0.302     9.272 r  win_col[31]_i_174/O
                         net (fo=11, routed)          0.621     9.893    win_col[31]_i_174_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.017 r  win_col[31]_i_82/O
                         net (fo=8, routed)           0.865    10.883    win_col[31]_i_82_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.007 r  win_col[31]_i_348/O
                         net (fo=1, routed)           0.000    11.007    win_col[31]_i_348_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.405 r  win_col_reg[31]_i_322/CO[3]
                         net (fo=1, routed)           0.000    11.405    win_col_reg[31]_i_322_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  win_col_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.519    win_col_reg[31]_i_293_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.853 r  win_col_reg[31]_i_231/O[1]
                         net (fo=2, routed)           0.885    12.738    win_col_reg[31]_i_231_n_6
    SLICE_X15Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    13.443 r  win_col_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.443    win_col_reg[31]_i_154_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  win_col_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.557    win_col_reg[31]_i_77_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.891 r  win_col_reg[31]_i_51/O[1]
                         net (fo=3, routed)           0.453    14.344    win_col_reg[31]_i_51_n_6
    SLICE_X12Y62         LUT3 (Prop_lut3_I1_O)        0.303    14.647 r  win_col[31]_i_75/O
                         net (fo=2, routed)           0.315    14.962    win_col[31]_i_75_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.124    15.086 r  win_col[31]_i_38/O
                         net (fo=2, routed)           0.803    15.889    win_col[31]_i_38_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.285 r  win_col_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.285    win_col_reg[31]_i_24_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.600 r  win_col_reg[31]_i_21/O[3]
                         net (fo=2, routed)           0.662    17.262    win_col_reg[31]_i_21_n_4
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.993 r  win_col_reg[31]_i_13/O[1]
                         net (fo=1, routed)           0.571    18.564    win_col_reg[31]_i_13_n_6
    SLICE_X14Y67         LUT4 (Prop_lut4_I3_O)        0.303    18.867 r  win_col[31]_i_8/O
                         net (fo=1, routed)           0.000    18.867    win_col[31]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.445 r  win_col_reg[31]_i_3/O[2]
                         net (fo=19, routed)          0.390    19.835    win_col_reg[31]_i_3_n_5
    SLICE_X14Y66         LUT6 (Prop_lut6_I3_O)        0.301    20.136 f  win_col[1]_i_1/O
                         net (fo=4, routed)           0.338    20.474    win_col1_out[1]
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.598 r  win_count[31]_i_15/O
                         net (fo=6, routed)           0.345    20.944    win_count[31]_i_15_n_0
    SLICE_X12Y64         LUT4 (Prop_lut4_I0_O)        0.124    21.068 r  state[3][1][1]_i_18/O
                         net (fo=1, routed)           0.000    21.068    state[3][1][1]_i_18_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.581 r  state_reg[3][1][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.581    state_reg[3][1][1]_i_10_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.698 r  state_reg[3][1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.698    state_reg[3][1][1]_i_5_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.927 f  state_reg[3][1][1]_i_3/CO[2]
                         net (fo=21, routed)          0.896    22.823    nolabel_line436/win_col_reg[30]_1[0]
    SLICE_X6Y70          LUT3 (Prop_lut3_I1_O)        0.310    23.133 r  nolabel_line436/state[0][1][0]_i_2/O
                         net (fo=5, routed)           0.729    23.861    nolabel_line436/state[0][1][0]_i_2_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    23.985 r  nolabel_line436/seg_active[5]_i_16/O
                         net (fo=1, routed)           0.162    24.147    nolabel_line436/seg_active[5]_i_16_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.271 f  nolabel_line436/seg_active[5]_i_13/O
                         net (fo=2, routed)           0.183    24.454    nolabel_line436/seg_active[5]_i_13_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.578 f  nolabel_line436/seg_active[5]_i_6/O
                         net (fo=16, routed)          0.604    25.183    nolabel_line436/seg_active[5]_i_6_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I3_O)        0.124    25.307 f  nolabel_line436/seg_active[6]_i_3/O
                         net (fo=1, routed)           0.154    25.461    nolabel_line436/seg_active[6]_i_3_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I5_O)        0.124    25.585 r  nolabel_line436/seg_active[6]_i_2/O
                         net (fo=1, routed)           0.282    25.867    nolabel_line436/seg_active[6]_i_2_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.124    25.991 r  nolabel_line436/seg_active[6]_i_1/O
                         net (fo=1, routed)           0.000    25.991    nolabel_line436_n_63
    SLICE_X5Y72          FDRE                                         r  seg_active_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.493    14.834    clock_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  seg_active_reg[6]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X5Y72          FDRE (Setup_fdre_C_D)        0.031    15.088    seg_active_reg[6]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -25.991    
  -------------------------------------------------------------------
                         slack                                -10.904    

Slack (VIOLATED) :        -10.858ns  (required time - arrival time)
  Source:                 win_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.805ns  (logic 9.999ns (48.060%)  route 10.806ns (51.940%))
  Logic Levels:           34  (CARRY4=17 LUT1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.551     5.072    clock_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  win_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  win_col_reg[1]/Q
                         net (fo=4, routed)           0.405     5.933    win_col[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.453 r  win_col_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.453    win_col_reg[31]_i_12_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.768 f  win_col_reg[31]_i_59/O[3]
                         net (fo=18, routed)          0.677     7.445    in[7]
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.307     7.752 r  win_col[31]_i_251/O
                         net (fo=1, routed)           0.000     7.752    win_col[31]_i_251_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.153 r  win_col_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.153    win_col_reg[31]_i_173_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.392 r  win_col_reg[31]_i_171/O[2]
                         net (fo=6, routed)           0.578     8.970    win_col4[10]
    SLICE_X33Y62         LUT3 (Prop_lut3_I0_O)        0.302     9.272 r  win_col[31]_i_174/O
                         net (fo=11, routed)          0.621     9.893    win_col[31]_i_174_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.017 r  win_col[31]_i_82/O
                         net (fo=8, routed)           0.865    10.883    win_col[31]_i_82_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.007 r  win_col[31]_i_348/O
                         net (fo=1, routed)           0.000    11.007    win_col[31]_i_348_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.405 r  win_col_reg[31]_i_322/CO[3]
                         net (fo=1, routed)           0.000    11.405    win_col_reg[31]_i_322_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  win_col_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.519    win_col_reg[31]_i_293_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.853 r  win_col_reg[31]_i_231/O[1]
                         net (fo=2, routed)           0.885    12.738    win_col_reg[31]_i_231_n_6
    SLICE_X15Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    13.443 r  win_col_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.443    win_col_reg[31]_i_154_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  win_col_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.557    win_col_reg[31]_i_77_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.891 r  win_col_reg[31]_i_51/O[1]
                         net (fo=3, routed)           0.453    14.344    win_col_reg[31]_i_51_n_6
    SLICE_X12Y62         LUT3 (Prop_lut3_I1_O)        0.303    14.647 r  win_col[31]_i_75/O
                         net (fo=2, routed)           0.315    14.962    win_col[31]_i_75_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.124    15.086 r  win_col[31]_i_38/O
                         net (fo=2, routed)           0.803    15.889    win_col[31]_i_38_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.285 r  win_col_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.285    win_col_reg[31]_i_24_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.600 r  win_col_reg[31]_i_21/O[3]
                         net (fo=2, routed)           0.662    17.262    win_col_reg[31]_i_21_n_4
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.993 r  win_col_reg[31]_i_13/O[1]
                         net (fo=1, routed)           0.571    18.564    win_col_reg[31]_i_13_n_6
    SLICE_X14Y67         LUT4 (Prop_lut4_I3_O)        0.303    18.867 r  win_col[31]_i_8/O
                         net (fo=1, routed)           0.000    18.867    win_col[31]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.445 r  win_col_reg[31]_i_3/O[2]
                         net (fo=19, routed)          0.390    19.835    win_col_reg[31]_i_3_n_5
    SLICE_X14Y66         LUT6 (Prop_lut6_I3_O)        0.301    20.136 f  win_col[1]_i_1/O
                         net (fo=4, routed)           0.338    20.474    win_col1_out[1]
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.598 r  win_count[31]_i_15/O
                         net (fo=6, routed)           0.345    20.944    win_count[31]_i_15_n_0
    SLICE_X12Y64         LUT4 (Prop_lut4_I0_O)        0.124    21.068 r  state[3][1][1]_i_18/O
                         net (fo=1, routed)           0.000    21.068    state[3][1][1]_i_18_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.581 r  state_reg[3][1][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.581    state_reg[3][1][1]_i_10_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.698 r  state_reg[3][1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.698    state_reg[3][1][1]_i_5_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.927 f  state_reg[3][1][1]_i_3/CO[2]
                         net (fo=21, routed)          0.896    22.823    nolabel_line436/win_col_reg[30]_1[0]
    SLICE_X6Y70          LUT3 (Prop_lut3_I1_O)        0.310    23.133 r  nolabel_line436/state[0][1][0]_i_2/O
                         net (fo=5, routed)           0.729    23.861    nolabel_line436/state[0][1][0]_i_2_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    23.985 r  nolabel_line436/seg_active[5]_i_16/O
                         net (fo=1, routed)           0.162    24.147    nolabel_line436/seg_active[5]_i_16_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.271 f  nolabel_line436/seg_active[5]_i_13/O
                         net (fo=2, routed)           0.183    24.454    nolabel_line436/seg_active[5]_i_13_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.578 f  nolabel_line436/seg_active[5]_i_6/O
                         net (fo=16, routed)          0.622    25.200    nolabel_line436/seg_active[5]_i_6_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I1_O)        0.124    25.324 f  nolabel_line436/seg_active[8]_i_3/O
                         net (fo=1, routed)           0.151    25.475    nolabel_line436/seg_active[8]_i_3_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    25.599 r  nolabel_line436/seg_active[8]_i_2/O
                         net (fo=1, routed)           0.154    25.753    nolabel_line436/seg_active[8]_i_2_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I0_O)        0.124    25.877 r  nolabel_line436/seg_active[8]_i_1/O
                         net (fo=1, routed)           0.000    25.877    nolabel_line436_n_61
    SLICE_X9Y75          FDRE                                         r  seg_active_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.423    14.764    clock_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  seg_active_reg[8]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X9Y75          FDRE (Setup_fdre_C_D)        0.032    15.019    seg_active_reg[8]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -25.877    
  -------------------------------------------------------------------
                         slack                                -10.858    

Slack (VIOLATED) :        -10.784ns  (required time - arrival time)
  Source:                 win_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.776ns  (logic 9.999ns (48.128%)  route 10.777ns (51.872%))
  Logic Levels:           34  (CARRY4=17 LUT1=1 LUT3=3 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.551     5.072    clock_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  win_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  win_col_reg[1]/Q
                         net (fo=4, routed)           0.405     5.933    win_col[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.453 r  win_col_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.453    win_col_reg[31]_i_12_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.768 f  win_col_reg[31]_i_59/O[3]
                         net (fo=18, routed)          0.677     7.445    in[7]
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.307     7.752 r  win_col[31]_i_251/O
                         net (fo=1, routed)           0.000     7.752    win_col[31]_i_251_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.153 r  win_col_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.153    win_col_reg[31]_i_173_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.392 r  win_col_reg[31]_i_171/O[2]
                         net (fo=6, routed)           0.578     8.970    win_col4[10]
    SLICE_X33Y62         LUT3 (Prop_lut3_I0_O)        0.302     9.272 r  win_col[31]_i_174/O
                         net (fo=11, routed)          0.621     9.893    win_col[31]_i_174_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.017 r  win_col[31]_i_82/O
                         net (fo=8, routed)           0.865    10.883    win_col[31]_i_82_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.007 r  win_col[31]_i_348/O
                         net (fo=1, routed)           0.000    11.007    win_col[31]_i_348_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.405 r  win_col_reg[31]_i_322/CO[3]
                         net (fo=1, routed)           0.000    11.405    win_col_reg[31]_i_322_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  win_col_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.519    win_col_reg[31]_i_293_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.853 r  win_col_reg[31]_i_231/O[1]
                         net (fo=2, routed)           0.885    12.738    win_col_reg[31]_i_231_n_6
    SLICE_X15Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    13.443 r  win_col_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.443    win_col_reg[31]_i_154_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  win_col_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.557    win_col_reg[31]_i_77_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.891 r  win_col_reg[31]_i_51/O[1]
                         net (fo=3, routed)           0.453    14.344    win_col_reg[31]_i_51_n_6
    SLICE_X12Y62         LUT3 (Prop_lut3_I1_O)        0.303    14.647 r  win_col[31]_i_75/O
                         net (fo=2, routed)           0.315    14.962    win_col[31]_i_75_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.124    15.086 r  win_col[31]_i_38/O
                         net (fo=2, routed)           0.803    15.889    win_col[31]_i_38_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.285 r  win_col_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.285    win_col_reg[31]_i_24_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.600 r  win_col_reg[31]_i_21/O[3]
                         net (fo=2, routed)           0.662    17.262    win_col_reg[31]_i_21_n_4
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.993 r  win_col_reg[31]_i_13/O[1]
                         net (fo=1, routed)           0.571    18.564    win_col_reg[31]_i_13_n_6
    SLICE_X14Y67         LUT4 (Prop_lut4_I3_O)        0.303    18.867 r  win_col[31]_i_8/O
                         net (fo=1, routed)           0.000    18.867    win_col[31]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.445 r  win_col_reg[31]_i_3/O[2]
                         net (fo=19, routed)          0.390    19.835    win_col_reg[31]_i_3_n_5
    SLICE_X14Y66         LUT6 (Prop_lut6_I3_O)        0.301    20.136 f  win_col[1]_i_1/O
                         net (fo=4, routed)           0.338    20.474    win_col1_out[1]
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.598 r  win_count[31]_i_15/O
                         net (fo=6, routed)           0.345    20.944    win_count[31]_i_15_n_0
    SLICE_X12Y64         LUT4 (Prop_lut4_I0_O)        0.124    21.068 r  state[3][1][1]_i_18/O
                         net (fo=1, routed)           0.000    21.068    state[3][1][1]_i_18_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.581 r  state_reg[3][1][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.581    state_reg[3][1][1]_i_10_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.698 r  state_reg[3][1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.698    state_reg[3][1][1]_i_5_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.927 f  state_reg[3][1][1]_i_3/CO[2]
                         net (fo=21, routed)          0.896    22.823    nolabel_line436/win_col_reg[30]_1[0]
    SLICE_X6Y70          LUT3 (Prop_lut3_I1_O)        0.310    23.133 r  nolabel_line436/state[0][1][0]_i_2/O
                         net (fo=5, routed)           0.729    23.861    nolabel_line436/state[0][1][0]_i_2_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    23.985 r  nolabel_line436/seg_active[5]_i_16/O
                         net (fo=1, routed)           0.162    24.147    nolabel_line436/seg_active[5]_i_16_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.271 f  nolabel_line436/seg_active[5]_i_13/O
                         net (fo=2, routed)           0.183    24.454    nolabel_line436/seg_active[5]_i_13_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.578 f  nolabel_line436/seg_active[5]_i_6/O
                         net (fo=16, routed)          0.572    25.150    nolabel_line436/seg_active[5]_i_6_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    25.274 f  nolabel_line436/seg_active[9]_i_3/O
                         net (fo=1, routed)           0.161    25.435    nolabel_line436/seg_active[9]_i_3_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.124    25.559 r  nolabel_line436/seg_active[9]_i_2/O
                         net (fo=1, routed)           0.165    25.724    nolabel_line436/seg_active[9]_i_2_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I3_O)        0.124    25.848 r  nolabel_line436/seg_active[9]_i_1/O
                         net (fo=1, routed)           0.000    25.848    nolabel_line436_n_60
    SLICE_X8Y75          FDRE                                         r  seg_active_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.423    14.764    clock_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  seg_active_reg[9]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)        0.077    15.064    seg_active_reg[9]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -25.848    
  -------------------------------------------------------------------
                         slack                                -10.784    

Slack (VIOLATED) :        -10.765ns  (required time - arrival time)
  Source:                 win_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.758ns  (logic 9.875ns (47.571%)  route 10.883ns (52.429%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT3=4 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.551     5.072    clock_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  win_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  win_col_reg[1]/Q
                         net (fo=4, routed)           0.405     5.933    win_col[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.453 r  win_col_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.453    win_col_reg[31]_i_12_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.768 f  win_col_reg[31]_i_59/O[3]
                         net (fo=18, routed)          0.677     7.445    in[7]
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.307     7.752 r  win_col[31]_i_251/O
                         net (fo=1, routed)           0.000     7.752    win_col[31]_i_251_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.153 r  win_col_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.153    win_col_reg[31]_i_173_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.392 r  win_col_reg[31]_i_171/O[2]
                         net (fo=6, routed)           0.578     8.970    win_col4[10]
    SLICE_X33Y62         LUT3 (Prop_lut3_I0_O)        0.302     9.272 r  win_col[31]_i_174/O
                         net (fo=11, routed)          0.621     9.893    win_col[31]_i_174_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.017 r  win_col[31]_i_82/O
                         net (fo=8, routed)           0.865    10.883    win_col[31]_i_82_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.007 r  win_col[31]_i_348/O
                         net (fo=1, routed)           0.000    11.007    win_col[31]_i_348_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.405 r  win_col_reg[31]_i_322/CO[3]
                         net (fo=1, routed)           0.000    11.405    win_col_reg[31]_i_322_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  win_col_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.519    win_col_reg[31]_i_293_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.853 r  win_col_reg[31]_i_231/O[1]
                         net (fo=2, routed)           0.885    12.738    win_col_reg[31]_i_231_n_6
    SLICE_X15Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    13.443 r  win_col_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.443    win_col_reg[31]_i_154_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  win_col_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.557    win_col_reg[31]_i_77_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.891 r  win_col_reg[31]_i_51/O[1]
                         net (fo=3, routed)           0.453    14.344    win_col_reg[31]_i_51_n_6
    SLICE_X12Y62         LUT3 (Prop_lut3_I1_O)        0.303    14.647 r  win_col[31]_i_75/O
                         net (fo=2, routed)           0.315    14.962    win_col[31]_i_75_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.124    15.086 r  win_col[31]_i_38/O
                         net (fo=2, routed)           0.803    15.889    win_col[31]_i_38_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.285 r  win_col_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.285    win_col_reg[31]_i_24_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.600 r  win_col_reg[31]_i_21/O[3]
                         net (fo=2, routed)           0.662    17.262    win_col_reg[31]_i_21_n_4
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.993 r  win_col_reg[31]_i_13/O[1]
                         net (fo=1, routed)           0.571    18.564    win_col_reg[31]_i_13_n_6
    SLICE_X14Y67         LUT4 (Prop_lut4_I3_O)        0.303    18.867 r  win_col[31]_i_8/O
                         net (fo=1, routed)           0.000    18.867    win_col[31]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.445 r  win_col_reg[31]_i_3/O[2]
                         net (fo=19, routed)          0.390    19.835    win_col_reg[31]_i_3_n_5
    SLICE_X14Y66         LUT6 (Prop_lut6_I3_O)        0.301    20.136 f  win_col[1]_i_1/O
                         net (fo=4, routed)           0.338    20.474    win_col1_out[1]
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.598 r  win_count[31]_i_15/O
                         net (fo=6, routed)           0.345    20.944    win_count[31]_i_15_n_0
    SLICE_X12Y64         LUT4 (Prop_lut4_I0_O)        0.124    21.068 r  state[3][1][1]_i_18/O
                         net (fo=1, routed)           0.000    21.068    state[3][1][1]_i_18_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.581 r  state_reg[3][1][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.581    state_reg[3][1][1]_i_10_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.698 r  state_reg[3][1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.698    state_reg[3][1][1]_i_5_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.927 f  state_reg[3][1][1]_i_3/CO[2]
                         net (fo=21, routed)          0.896    22.823    nolabel_line436/win_col_reg[30]_1[0]
    SLICE_X6Y70          LUT3 (Prop_lut3_I1_O)        0.310    23.133 r  nolabel_line436/state[0][1][0]_i_2/O
                         net (fo=5, routed)           0.729    23.861    nolabel_line436/state[0][1][0]_i_2_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    23.985 r  nolabel_line436/seg_active[5]_i_16/O
                         net (fo=1, routed)           0.162    24.147    nolabel_line436/seg_active[5]_i_16_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.271 f  nolabel_line436/seg_active[5]_i_13/O
                         net (fo=2, routed)           0.183    24.454    nolabel_line436/seg_active[5]_i_13_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.578 f  nolabel_line436/seg_active[5]_i_6/O
                         net (fo=16, routed)          0.399    24.977    nolabel_line436/seg_active[5]_i_6_n_0
    SLICE_X8Y73          LUT3 (Prop_lut3_I1_O)        0.124    25.101 f  nolabel_line436/seg_active[3]_i_4/O
                         net (fo=1, routed)           0.605    25.706    nolabel_line436/seg_active[3]_i_4_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I3_O)        0.124    25.830 r  nolabel_line436/seg_active[3]_i_1/O
                         net (fo=1, routed)           0.000    25.830    nolabel_line436_n_43
    SLICE_X8Y73          FDRE                                         r  seg_active_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.425    14.766    clock_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  seg_active_reg[3]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.077    15.066    seg_active_reg[3]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -25.830    
  -------------------------------------------------------------------
                         slack                                -10.765    

Slack (VIOLATED) :        -10.718ns  (required time - arrival time)
  Source:                 win_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.666ns  (logic 9.875ns (47.784%)  route 10.791ns (52.216%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT3=3 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.551     5.072    clock_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  win_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  win_col_reg[1]/Q
                         net (fo=4, routed)           0.405     5.933    win_col[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.453 r  win_col_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.453    win_col_reg[31]_i_12_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.768 f  win_col_reg[31]_i_59/O[3]
                         net (fo=18, routed)          0.677     7.445    in[7]
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.307     7.752 r  win_col[31]_i_251/O
                         net (fo=1, routed)           0.000     7.752    win_col[31]_i_251_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.153 r  win_col_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.153    win_col_reg[31]_i_173_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.392 r  win_col_reg[31]_i_171/O[2]
                         net (fo=6, routed)           0.578     8.970    win_col4[10]
    SLICE_X33Y62         LUT3 (Prop_lut3_I0_O)        0.302     9.272 r  win_col[31]_i_174/O
                         net (fo=11, routed)          0.621     9.893    win_col[31]_i_174_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.017 r  win_col[31]_i_82/O
                         net (fo=8, routed)           0.865    10.883    win_col[31]_i_82_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.007 r  win_col[31]_i_348/O
                         net (fo=1, routed)           0.000    11.007    win_col[31]_i_348_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.405 r  win_col_reg[31]_i_322/CO[3]
                         net (fo=1, routed)           0.000    11.405    win_col_reg[31]_i_322_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  win_col_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.519    win_col_reg[31]_i_293_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.853 r  win_col_reg[31]_i_231/O[1]
                         net (fo=2, routed)           0.885    12.738    win_col_reg[31]_i_231_n_6
    SLICE_X15Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    13.443 r  win_col_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.443    win_col_reg[31]_i_154_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  win_col_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.557    win_col_reg[31]_i_77_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.891 r  win_col_reg[31]_i_51/O[1]
                         net (fo=3, routed)           0.453    14.344    win_col_reg[31]_i_51_n_6
    SLICE_X12Y62         LUT3 (Prop_lut3_I1_O)        0.303    14.647 r  win_col[31]_i_75/O
                         net (fo=2, routed)           0.315    14.962    win_col[31]_i_75_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.124    15.086 r  win_col[31]_i_38/O
                         net (fo=2, routed)           0.803    15.889    win_col[31]_i_38_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.285 r  win_col_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.285    win_col_reg[31]_i_24_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.600 r  win_col_reg[31]_i_21/O[3]
                         net (fo=2, routed)           0.662    17.262    win_col_reg[31]_i_21_n_4
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.993 r  win_col_reg[31]_i_13/O[1]
                         net (fo=1, routed)           0.571    18.564    win_col_reg[31]_i_13_n_6
    SLICE_X14Y67         LUT4 (Prop_lut4_I3_O)        0.303    18.867 r  win_col[31]_i_8/O
                         net (fo=1, routed)           0.000    18.867    win_col[31]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.445 r  win_col_reg[31]_i_3/O[2]
                         net (fo=19, routed)          0.390    19.835    win_col_reg[31]_i_3_n_5
    SLICE_X14Y66         LUT6 (Prop_lut6_I3_O)        0.301    20.136 f  win_col[1]_i_1/O
                         net (fo=4, routed)           0.338    20.474    win_col1_out[1]
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.598 r  win_count[31]_i_15/O
                         net (fo=6, routed)           0.345    20.944    win_count[31]_i_15_n_0
    SLICE_X12Y64         LUT4 (Prop_lut4_I0_O)        0.124    21.068 r  state[3][1][1]_i_18/O
                         net (fo=1, routed)           0.000    21.068    state[3][1][1]_i_18_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.581 r  state_reg[3][1][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.581    state_reg[3][1][1]_i_10_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.698 r  state_reg[3][1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.698    state_reg[3][1][1]_i_5_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.927 f  state_reg[3][1][1]_i_3/CO[2]
                         net (fo=21, routed)          0.896    22.823    nolabel_line436/win_col_reg[30]_1[0]
    SLICE_X6Y70          LUT3 (Prop_lut3_I1_O)        0.310    23.133 r  nolabel_line436/state[0][1][0]_i_2/O
                         net (fo=5, routed)           0.729    23.861    nolabel_line436/state[0][1][0]_i_2_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    23.985 r  nolabel_line436/seg_active[5]_i_16/O
                         net (fo=1, routed)           0.162    24.147    nolabel_line436/seg_active[5]_i_16_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.271 f  nolabel_line436/seg_active[5]_i_13/O
                         net (fo=2, routed)           0.183    24.454    nolabel_line436/seg_active[5]_i_13_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.578 f  nolabel_line436/seg_active[5]_i_6/O
                         net (fo=16, routed)          0.591    25.169    nolabel_line436/seg_active[5]_i_6_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124    25.293 r  nolabel_line436/seg_active[4]_i_4/O
                         net (fo=1, routed)           0.321    25.614    nolabel_line436/seg_active[4]_i_4_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I3_O)        0.124    25.738 r  nolabel_line436/seg_active[4]_i_1/O
                         net (fo=1, routed)           0.000    25.738    nolabel_line436_n_42
    SLICE_X9Y76          FDRE                                         r  seg_active_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.425    14.766    clock_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  seg_active_reg[4]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X9Y76          FDRE (Setup_fdre_C_D)        0.031    15.020    seg_active_reg[4]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -25.738    
  -------------------------------------------------------------------
                         slack                                -10.718    

Slack (VIOLATED) :        -10.691ns  (required time - arrival time)
  Source:                 win_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.710ns  (logic 9.875ns (47.682%)  route 10.835ns (52.318%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.551     5.072    clock_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  win_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  win_col_reg[1]/Q
                         net (fo=4, routed)           0.405     5.933    win_col[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.453 r  win_col_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.453    win_col_reg[31]_i_12_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.768 f  win_col_reg[31]_i_59/O[3]
                         net (fo=18, routed)          0.677     7.445    in[7]
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.307     7.752 r  win_col[31]_i_251/O
                         net (fo=1, routed)           0.000     7.752    win_col[31]_i_251_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.153 r  win_col_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.153    win_col_reg[31]_i_173_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.392 r  win_col_reg[31]_i_171/O[2]
                         net (fo=6, routed)           0.578     8.970    win_col4[10]
    SLICE_X33Y62         LUT3 (Prop_lut3_I0_O)        0.302     9.272 r  win_col[31]_i_174/O
                         net (fo=11, routed)          0.621     9.893    win_col[31]_i_174_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.017 r  win_col[31]_i_82/O
                         net (fo=8, routed)           0.865    10.883    win_col[31]_i_82_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.007 r  win_col[31]_i_348/O
                         net (fo=1, routed)           0.000    11.007    win_col[31]_i_348_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.405 r  win_col_reg[31]_i_322/CO[3]
                         net (fo=1, routed)           0.000    11.405    win_col_reg[31]_i_322_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  win_col_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.519    win_col_reg[31]_i_293_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.853 r  win_col_reg[31]_i_231/O[1]
                         net (fo=2, routed)           0.885    12.738    win_col_reg[31]_i_231_n_6
    SLICE_X15Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    13.443 r  win_col_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.443    win_col_reg[31]_i_154_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  win_col_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.557    win_col_reg[31]_i_77_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.891 r  win_col_reg[31]_i_51/O[1]
                         net (fo=3, routed)           0.453    14.344    win_col_reg[31]_i_51_n_6
    SLICE_X12Y62         LUT3 (Prop_lut3_I1_O)        0.303    14.647 r  win_col[31]_i_75/O
                         net (fo=2, routed)           0.315    14.962    win_col[31]_i_75_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.124    15.086 r  win_col[31]_i_38/O
                         net (fo=2, routed)           0.803    15.889    win_col[31]_i_38_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.285 r  win_col_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.285    win_col_reg[31]_i_24_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.600 r  win_col_reg[31]_i_21/O[3]
                         net (fo=2, routed)           0.662    17.262    win_col_reg[31]_i_21_n_4
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.993 r  win_col_reg[31]_i_13/O[1]
                         net (fo=1, routed)           0.571    18.564    win_col_reg[31]_i_13_n_6
    SLICE_X14Y67         LUT4 (Prop_lut4_I3_O)        0.303    18.867 r  win_col[31]_i_8/O
                         net (fo=1, routed)           0.000    18.867    win_col[31]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.445 r  win_col_reg[31]_i_3/O[2]
                         net (fo=19, routed)          0.390    19.835    win_col_reg[31]_i_3_n_5
    SLICE_X14Y66         LUT6 (Prop_lut6_I3_O)        0.301    20.136 f  win_col[1]_i_1/O
                         net (fo=4, routed)           0.338    20.474    win_col1_out[1]
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.598 r  win_count[31]_i_15/O
                         net (fo=6, routed)           0.345    20.944    win_count[31]_i_15_n_0
    SLICE_X12Y64         LUT4 (Prop_lut4_I0_O)        0.124    21.068 r  state[3][1][1]_i_18/O
                         net (fo=1, routed)           0.000    21.068    state[3][1][1]_i_18_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.581 r  state_reg[3][1][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.581    state_reg[3][1][1]_i_10_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.698 r  state_reg[3][1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.698    state_reg[3][1][1]_i_5_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.927 f  state_reg[3][1][1]_i_3/CO[2]
                         net (fo=21, routed)          0.760    22.687    nolabel_line436/win_col_reg[30]_1[0]
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.310    22.997 r  nolabel_line436/state[2][1][0]_i_2/O
                         net (fo=5, routed)           0.674    23.671    nolabel_line436/state[2][1][0]_i_2_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124    23.795 f  nolabel_line436/seg_active[10]_i_12/O
                         net (fo=2, routed)           0.891    24.686    nolabel_line436/seg_active[10]_i_12_n_0
    SLICE_X4Y72          LUT5 (Prop_lut5_I3_O)        0.124    24.810 f  nolabel_line436/seg_active[11]_i_10/O
                         net (fo=1, routed)           0.158    24.968    nolabel_line436/seg_active[11]_i_10_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I0_O)        0.124    25.092 f  nolabel_line436/seg_active[11]_i_9/O
                         net (fo=1, routed)           0.293    25.385    nolabel_line436/seg_active[11]_i_9_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.124    25.509 r  nolabel_line436/seg_active[11]_i_3/O
                         net (fo=1, routed)           0.149    25.658    nolabel_line436/seg_active[11]_i_3_n_0
    SLICE_X5Y70          LUT5 (Prop_lut5_I4_O)        0.124    25.782 r  nolabel_line436/seg_active[11]_i_1/O
                         net (fo=1, routed)           0.000    25.782    nolabel_line436_n_67
    SLICE_X5Y70          FDRE                                         r  seg_active_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.496    14.837    clock_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  seg_active_reg[11]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X5Y70          FDRE (Setup_fdre_C_D)        0.031    15.091    seg_active_reg[11]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -25.782    
  -------------------------------------------------------------------
                         slack                                -10.691    

Slack (VIOLATED) :        -10.669ns  (required time - arrival time)
  Source:                 win_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 9.875ns (47.902%)  route 10.740ns (52.098%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT3=3 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.551     5.072    clock_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  win_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  win_col_reg[1]/Q
                         net (fo=4, routed)           0.405     5.933    win_col[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.453 r  win_col_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.453    win_col_reg[31]_i_12_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.768 f  win_col_reg[31]_i_59/O[3]
                         net (fo=18, routed)          0.677     7.445    in[7]
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.307     7.752 r  win_col[31]_i_251/O
                         net (fo=1, routed)           0.000     7.752    win_col[31]_i_251_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.153 r  win_col_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.153    win_col_reg[31]_i_173_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.392 r  win_col_reg[31]_i_171/O[2]
                         net (fo=6, routed)           0.578     8.970    win_col4[10]
    SLICE_X33Y62         LUT3 (Prop_lut3_I0_O)        0.302     9.272 r  win_col[31]_i_174/O
                         net (fo=11, routed)          0.621     9.893    win_col[31]_i_174_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.017 r  win_col[31]_i_82/O
                         net (fo=8, routed)           0.865    10.883    win_col[31]_i_82_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.007 r  win_col[31]_i_348/O
                         net (fo=1, routed)           0.000    11.007    win_col[31]_i_348_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.405 r  win_col_reg[31]_i_322/CO[3]
                         net (fo=1, routed)           0.000    11.405    win_col_reg[31]_i_322_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  win_col_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.519    win_col_reg[31]_i_293_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.853 r  win_col_reg[31]_i_231/O[1]
                         net (fo=2, routed)           0.885    12.738    win_col_reg[31]_i_231_n_6
    SLICE_X15Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    13.443 r  win_col_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.443    win_col_reg[31]_i_154_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  win_col_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.557    win_col_reg[31]_i_77_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.891 r  win_col_reg[31]_i_51/O[1]
                         net (fo=3, routed)           0.453    14.344    win_col_reg[31]_i_51_n_6
    SLICE_X12Y62         LUT3 (Prop_lut3_I1_O)        0.303    14.647 r  win_col[31]_i_75/O
                         net (fo=2, routed)           0.315    14.962    win_col[31]_i_75_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.124    15.086 r  win_col[31]_i_38/O
                         net (fo=2, routed)           0.803    15.889    win_col[31]_i_38_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.285 r  win_col_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.285    win_col_reg[31]_i_24_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.600 r  win_col_reg[31]_i_21/O[3]
                         net (fo=2, routed)           0.662    17.262    win_col_reg[31]_i_21_n_4
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.993 r  win_col_reg[31]_i_13/O[1]
                         net (fo=1, routed)           0.571    18.564    win_col_reg[31]_i_13_n_6
    SLICE_X14Y67         LUT4 (Prop_lut4_I3_O)        0.303    18.867 r  win_col[31]_i_8/O
                         net (fo=1, routed)           0.000    18.867    win_col[31]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.445 r  win_col_reg[31]_i_3/O[2]
                         net (fo=19, routed)          0.390    19.835    win_col_reg[31]_i_3_n_5
    SLICE_X14Y66         LUT6 (Prop_lut6_I3_O)        0.301    20.136 f  win_col[1]_i_1/O
                         net (fo=4, routed)           0.338    20.474    win_col1_out[1]
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.598 r  win_count[31]_i_15/O
                         net (fo=6, routed)           0.345    20.944    win_count[31]_i_15_n_0
    SLICE_X12Y64         LUT4 (Prop_lut4_I0_O)        0.124    21.068 r  state[3][1][1]_i_18/O
                         net (fo=1, routed)           0.000    21.068    state[3][1][1]_i_18_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.581 r  state_reg[3][1][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.581    state_reg[3][1][1]_i_10_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.698 r  state_reg[3][1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.698    state_reg[3][1][1]_i_5_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.927 f  state_reg[3][1][1]_i_3/CO[2]
                         net (fo=21, routed)          0.896    22.823    nolabel_line436/win_col_reg[30]_1[0]
    SLICE_X6Y70          LUT3 (Prop_lut3_I1_O)        0.310    23.133 r  nolabel_line436/state[0][1][0]_i_2/O
                         net (fo=5, routed)           0.729    23.861    nolabel_line436/state[0][1][0]_i_2_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    23.985 r  nolabel_line436/seg_active[5]_i_16/O
                         net (fo=1, routed)           0.162    24.147    nolabel_line436/seg_active[5]_i_16_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.271 f  nolabel_line436/seg_active[5]_i_13/O
                         net (fo=2, routed)           0.183    24.454    nolabel_line436/seg_active[5]_i_13_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.578 f  nolabel_line436/seg_active[5]_i_6/O
                         net (fo=16, routed)          0.564    25.142    nolabel_line436/seg_active[5]_i_6_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124    25.266 f  nolabel_line436/seg_active[7]_i_2/O
                         net (fo=1, routed)           0.297    25.563    nolabel_line436/seg_active[7]_i_2_n_0
    SLICE_X11Y75         LUT4 (Prop_lut4_I2_O)        0.124    25.687 r  nolabel_line436/seg_active[7]_i_1/O
                         net (fo=1, routed)           0.000    25.687    nolabel_line436_n_62
    SLICE_X11Y75         FDRE                                         r  seg_active_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.424    14.765    clock_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  seg_active_reg[7]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X11Y75         FDRE (Setup_fdre_C_D)        0.031    15.019    seg_active_reg[7]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -25.687    
  -------------------------------------------------------------------
                         slack                                -10.669    

Slack (VIOLATED) :        -10.627ns  (required time - arrival time)
  Source:                 win_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.621ns  (logic 9.875ns (47.889%)  route 10.746ns (52.111%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT3=3 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.551     5.072    clock_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  win_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  win_col_reg[1]/Q
                         net (fo=4, routed)           0.405     5.933    win_col[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.453 r  win_col_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.453    win_col_reg[31]_i_12_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.768 f  win_col_reg[31]_i_59/O[3]
                         net (fo=18, routed)          0.677     7.445    in[7]
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.307     7.752 r  win_col[31]_i_251/O
                         net (fo=1, routed)           0.000     7.752    win_col[31]_i_251_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.153 r  win_col_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.153    win_col_reg[31]_i_173_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.392 r  win_col_reg[31]_i_171/O[2]
                         net (fo=6, routed)           0.578     8.970    win_col4[10]
    SLICE_X33Y62         LUT3 (Prop_lut3_I0_O)        0.302     9.272 r  win_col[31]_i_174/O
                         net (fo=11, routed)          0.621     9.893    win_col[31]_i_174_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.017 r  win_col[31]_i_82/O
                         net (fo=8, routed)           0.865    10.883    win_col[31]_i_82_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.007 r  win_col[31]_i_348/O
                         net (fo=1, routed)           0.000    11.007    win_col[31]_i_348_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.405 r  win_col_reg[31]_i_322/CO[3]
                         net (fo=1, routed)           0.000    11.405    win_col_reg[31]_i_322_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  win_col_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.519    win_col_reg[31]_i_293_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.853 r  win_col_reg[31]_i_231/O[1]
                         net (fo=2, routed)           0.885    12.738    win_col_reg[31]_i_231_n_6
    SLICE_X15Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    13.443 r  win_col_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.443    win_col_reg[31]_i_154_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  win_col_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.557    win_col_reg[31]_i_77_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.891 r  win_col_reg[31]_i_51/O[1]
                         net (fo=3, routed)           0.453    14.344    win_col_reg[31]_i_51_n_6
    SLICE_X12Y62         LUT3 (Prop_lut3_I1_O)        0.303    14.647 r  win_col[31]_i_75/O
                         net (fo=2, routed)           0.315    14.962    win_col[31]_i_75_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.124    15.086 r  win_col[31]_i_38/O
                         net (fo=2, routed)           0.803    15.889    win_col[31]_i_38_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.285 r  win_col_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.285    win_col_reg[31]_i_24_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.600 r  win_col_reg[31]_i_21/O[3]
                         net (fo=2, routed)           0.662    17.262    win_col_reg[31]_i_21_n_4
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.993 r  win_col_reg[31]_i_13/O[1]
                         net (fo=1, routed)           0.571    18.564    win_col_reg[31]_i_13_n_6
    SLICE_X14Y67         LUT4 (Prop_lut4_I3_O)        0.303    18.867 r  win_col[31]_i_8/O
                         net (fo=1, routed)           0.000    18.867    win_col[31]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.445 r  win_col_reg[31]_i_3/O[2]
                         net (fo=19, routed)          0.390    19.835    win_col_reg[31]_i_3_n_5
    SLICE_X14Y66         LUT6 (Prop_lut6_I3_O)        0.301    20.136 f  win_col[1]_i_1/O
                         net (fo=4, routed)           0.338    20.474    win_col1_out[1]
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.598 r  win_count[31]_i_15/O
                         net (fo=6, routed)           0.345    20.944    win_count[31]_i_15_n_0
    SLICE_X12Y64         LUT4 (Prop_lut4_I0_O)        0.124    21.068 r  state[3][1][1]_i_18/O
                         net (fo=1, routed)           0.000    21.068    state[3][1][1]_i_18_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.581 r  state_reg[3][1][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.581    state_reg[3][1][1]_i_10_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.698 r  state_reg[3][1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.698    state_reg[3][1][1]_i_5_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.927 f  state_reg[3][1][1]_i_3/CO[2]
                         net (fo=21, routed)          0.896    22.823    nolabel_line436/win_col_reg[30]_1[0]
    SLICE_X6Y70          LUT3 (Prop_lut3_I1_O)        0.310    23.133 r  nolabel_line436/state[0][1][0]_i_2/O
                         net (fo=5, routed)           0.729    23.861    nolabel_line436/state[0][1][0]_i_2_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    23.985 r  nolabel_line436/seg_active[5]_i_16/O
                         net (fo=1, routed)           0.162    24.147    nolabel_line436/seg_active[5]_i_16_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.271 f  nolabel_line436/seg_active[5]_i_13/O
                         net (fo=2, routed)           0.183    24.454    nolabel_line436/seg_active[5]_i_13_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.578 f  nolabel_line436/seg_active[5]_i_6/O
                         net (fo=16, routed)          0.702    25.280    nolabel_line436/seg_active[5]_i_6_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I0_O)        0.124    25.404 f  nolabel_line436/seg_active[2]_i_2/O
                         net (fo=1, routed)           0.165    25.569    nolabel_line436/seg_active[2]_i_2_n_0
    SLICE_X8Y76          LUT4 (Prop_lut4_I2_O)        0.124    25.693 r  nolabel_line436/seg_active[2]_i_1/O
                         net (fo=1, routed)           0.000    25.693    nolabel_line436_n_64
    SLICE_X8Y76          FDRE                                         r  seg_active_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.425    14.766    clock_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  seg_active_reg[2]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X8Y76          FDRE (Setup_fdre_C_D)        0.077    15.066    seg_active_reg[2]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -25.693    
  -------------------------------------------------------------------
                         slack                                -10.627    

Slack (VIOLATED) :        -10.575ns  (required time - arrival time)
  Source:                 win_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.571ns  (logic 9.875ns (48.004%)  route 10.696ns (51.996%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT3=3 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.551     5.072    clock_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  win_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  win_col_reg[1]/Q
                         net (fo=4, routed)           0.405     5.933    win_col[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.453 r  win_col_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.453    win_col_reg[31]_i_12_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.768 f  win_col_reg[31]_i_59/O[3]
                         net (fo=18, routed)          0.677     7.445    in[7]
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.307     7.752 r  win_col[31]_i_251/O
                         net (fo=1, routed)           0.000     7.752    win_col[31]_i_251_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.153 r  win_col_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.153    win_col_reg[31]_i_173_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.392 r  win_col_reg[31]_i_171/O[2]
                         net (fo=6, routed)           0.578     8.970    win_col4[10]
    SLICE_X33Y62         LUT3 (Prop_lut3_I0_O)        0.302     9.272 r  win_col[31]_i_174/O
                         net (fo=11, routed)          0.621     9.893    win_col[31]_i_174_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.017 r  win_col[31]_i_82/O
                         net (fo=8, routed)           0.865    10.883    win_col[31]_i_82_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.007 r  win_col[31]_i_348/O
                         net (fo=1, routed)           0.000    11.007    win_col[31]_i_348_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.405 r  win_col_reg[31]_i_322/CO[3]
                         net (fo=1, routed)           0.000    11.405    win_col_reg[31]_i_322_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  win_col_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.519    win_col_reg[31]_i_293_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.853 r  win_col_reg[31]_i_231/O[1]
                         net (fo=2, routed)           0.885    12.738    win_col_reg[31]_i_231_n_6
    SLICE_X15Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    13.443 r  win_col_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.443    win_col_reg[31]_i_154_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  win_col_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.557    win_col_reg[31]_i_77_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.891 r  win_col_reg[31]_i_51/O[1]
                         net (fo=3, routed)           0.453    14.344    win_col_reg[31]_i_51_n_6
    SLICE_X12Y62         LUT3 (Prop_lut3_I1_O)        0.303    14.647 r  win_col[31]_i_75/O
                         net (fo=2, routed)           0.315    14.962    win_col[31]_i_75_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.124    15.086 r  win_col[31]_i_38/O
                         net (fo=2, routed)           0.803    15.889    win_col[31]_i_38_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.285 r  win_col_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.285    win_col_reg[31]_i_24_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.600 r  win_col_reg[31]_i_21/O[3]
                         net (fo=2, routed)           0.662    17.262    win_col_reg[31]_i_21_n_4
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.993 r  win_col_reg[31]_i_13/O[1]
                         net (fo=1, routed)           0.571    18.564    win_col_reg[31]_i_13_n_6
    SLICE_X14Y67         LUT4 (Prop_lut4_I3_O)        0.303    18.867 r  win_col[31]_i_8/O
                         net (fo=1, routed)           0.000    18.867    win_col[31]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.445 r  win_col_reg[31]_i_3/O[2]
                         net (fo=19, routed)          0.390    19.835    win_col_reg[31]_i_3_n_5
    SLICE_X14Y66         LUT6 (Prop_lut6_I3_O)        0.301    20.136 f  win_col[1]_i_1/O
                         net (fo=4, routed)           0.338    20.474    win_col1_out[1]
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.598 r  win_count[31]_i_15/O
                         net (fo=6, routed)           0.345    20.944    win_count[31]_i_15_n_0
    SLICE_X12Y64         LUT4 (Prop_lut4_I0_O)        0.124    21.068 r  state[3][1][1]_i_18/O
                         net (fo=1, routed)           0.000    21.068    state[3][1][1]_i_18_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.581 r  state_reg[3][1][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.581    state_reg[3][1][1]_i_10_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.698 r  state_reg[3][1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.698    state_reg[3][1][1]_i_5_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.927 f  state_reg[3][1][1]_i_3/CO[2]
                         net (fo=21, routed)          0.896    22.823    nolabel_line436/win_col_reg[30]_1[0]
    SLICE_X6Y70          LUT3 (Prop_lut3_I1_O)        0.310    23.133 r  nolabel_line436/state[0][1][0]_i_2/O
                         net (fo=5, routed)           0.729    23.861    nolabel_line436/state[0][1][0]_i_2_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    23.985 r  nolabel_line436/seg_active[5]_i_16/O
                         net (fo=1, routed)           0.162    24.147    nolabel_line436/seg_active[5]_i_16_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.271 f  nolabel_line436/seg_active[5]_i_13/O
                         net (fo=2, routed)           0.183    24.454    nolabel_line436/seg_active[5]_i_13_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    24.578 f  nolabel_line436/seg_active[5]_i_6/O
                         net (fo=16, routed)          0.365    24.943    nolabel_line436/seg_active[5]_i_6_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.124    25.067 f  nolabel_line436/seg_active[12]_i_2/O
                         net (fo=1, routed)           0.452    25.519    nolabel_line436/seg_active[12]_i_2_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I0_O)        0.124    25.643 r  nolabel_line436/seg_active[12]_i_1/O
                         net (fo=1, routed)           0.000    25.643    nolabel_line436_n_59
    SLICE_X10Y72         FDRE                                         r  seg_active_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.427    14.768    clock_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  seg_active_reg[12]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)        0.077    15.068    seg_active_reg[12]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -25.643    
  -------------------------------------------------------------------
                         slack                                -10.575    

Slack (VIOLATED) :        -10.535ns  (required time - arrival time)
  Source:                 win_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.599ns  (logic 9.875ns (47.940%)  route 10.724ns (52.060%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT3=2 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.551     5.072    clock_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  win_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  win_col_reg[1]/Q
                         net (fo=4, routed)           0.405     5.933    win_col[1]
    SLICE_X30Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.453 r  win_col_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.453    win_col_reg[31]_i_12_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.768 f  win_col_reg[31]_i_59/O[3]
                         net (fo=18, routed)          0.677     7.445    in[7]
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.307     7.752 r  win_col[31]_i_251/O
                         net (fo=1, routed)           0.000     7.752    win_col[31]_i_251_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.153 r  win_col_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.153    win_col_reg[31]_i_173_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.392 r  win_col_reg[31]_i_171/O[2]
                         net (fo=6, routed)           0.578     8.970    win_col4[10]
    SLICE_X33Y62         LUT3 (Prop_lut3_I0_O)        0.302     9.272 r  win_col[31]_i_174/O
                         net (fo=11, routed)          0.621     9.893    win_col[31]_i_174_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.017 r  win_col[31]_i_82/O
                         net (fo=8, routed)           0.865    10.883    win_col[31]_i_82_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.007 r  win_col[31]_i_348/O
                         net (fo=1, routed)           0.000    11.007    win_col[31]_i_348_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.405 r  win_col_reg[31]_i_322/CO[3]
                         net (fo=1, routed)           0.000    11.405    win_col_reg[31]_i_322_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  win_col_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.519    win_col_reg[31]_i_293_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.853 r  win_col_reg[31]_i_231/O[1]
                         net (fo=2, routed)           0.885    12.738    win_col_reg[31]_i_231_n_6
    SLICE_X15Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    13.443 r  win_col_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.443    win_col_reg[31]_i_154_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  win_col_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.557    win_col_reg[31]_i_77_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.891 r  win_col_reg[31]_i_51/O[1]
                         net (fo=3, routed)           0.453    14.344    win_col_reg[31]_i_51_n_6
    SLICE_X12Y62         LUT3 (Prop_lut3_I1_O)        0.303    14.647 r  win_col[31]_i_75/O
                         net (fo=2, routed)           0.315    14.962    win_col[31]_i_75_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.124    15.086 r  win_col[31]_i_38/O
                         net (fo=2, routed)           0.803    15.889    win_col[31]_i_38_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.285 r  win_col_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.285    win_col_reg[31]_i_24_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.600 r  win_col_reg[31]_i_21/O[3]
                         net (fo=2, routed)           0.662    17.262    win_col_reg[31]_i_21_n_4
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    17.993 r  win_col_reg[31]_i_13/O[1]
                         net (fo=1, routed)           0.571    18.564    win_col_reg[31]_i_13_n_6
    SLICE_X14Y67         LUT4 (Prop_lut4_I3_O)        0.303    18.867 r  win_col[31]_i_8/O
                         net (fo=1, routed)           0.000    18.867    win_col[31]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.445 r  win_col_reg[31]_i_3/O[2]
                         net (fo=19, routed)          0.390    19.835    win_col_reg[31]_i_3_n_5
    SLICE_X14Y66         LUT6 (Prop_lut6_I3_O)        0.301    20.136 r  win_col[1]_i_1/O
                         net (fo=4, routed)           0.329    20.465    win_col1_out[1]
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.124    20.589 r  win_count[31]_i_23/O
                         net (fo=6, routed)           0.366    20.955    win_count[31]_i_23_n_0
    SLICE_X12Y67         LUT4 (Prop_lut4_I3_O)        0.124    21.079 r  state[2][2][1]_i_35/O
                         net (fo=1, routed)           0.000    21.079    state[2][2][1]_i_35_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.592 r  state_reg[2][2][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.592    state_reg[2][2][1]_i_22_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.709 r  state_reg[2][2][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.709    state_reg[2][2][1]_i_11_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.938 r  state_reg[2][2][1]_i_4/CO[2]
                         net (fo=20, routed)          0.751    22.689    nolabel_line436/win_col_reg[30][0]
    SLICE_X10Y70         LUT5 (Prop_lut5_I3_O)        0.310    22.999 f  nolabel_line436/state[1][2][0]_i_2/O
                         net (fo=4, routed)           0.651    23.650    nolabel_line436/state[1][2][0]_i_2_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I3_O)        0.124    23.774 r  nolabel_line436/seg_active[11]_i_12/O
                         net (fo=2, routed)           0.531    24.305    nolabel_line436/seg_active[11]_i_12_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124    24.429 r  nolabel_line436/seg_active[10]_i_11/O
                         net (fo=1, routed)           0.283    24.712    nolabel_line436/seg_active[10]_i_11_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124    24.836 f  nolabel_line436/seg_active[10]_i_8/O
                         net (fo=1, routed)           0.422    25.257    nolabel_line436/seg_active[10]_i_8_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.124    25.381 r  nolabel_line436/seg_active[10]_i_3/O
                         net (fo=1, routed)           0.165    25.546    nolabel_line436/seg_active[10]_i_3_n_0
    SLICE_X6Y71          LUT4 (Prop_lut4_I1_O)        0.124    25.670 r  nolabel_line436/seg_active[10]_i_1/O
                         net (fo=1, routed)           0.000    25.670    nolabel_line436_n_41
    SLICE_X6Y71          FDRE                                         r  seg_active_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        1.495    14.836    clock_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  seg_active_reg[10]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X6Y71          FDRE (Setup_fdre_C_D)        0.077    15.136    seg_active_reg[10]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -25.670    
  -------------------------------------------------------------------
                         slack                                -10.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 szj/pn/clock_n6/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            szj/pn/clock_n6/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.596     1.479    szj/pn/clock_n6/clock_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  szj/pn/clock_n6/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  szj/pn/clock_n6/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.770    szj/pn/clock_n6/count_reg[2]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  szj/pn/clock_n6/count_reg[0]_i_2__15/CO[3]
                         net (fo=1, routed)           0.001     1.926    szj/pn/clock_n6/count_reg[0]_i_2__15_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.979 r  szj/pn/clock_n6/count_reg[4]_i_1__16/O[0]
                         net (fo=1, routed)           0.000     1.979    szj/pn/clock_n6/count_reg[4]_i_1__16_n_7
    SLICE_X2Y50          FDRE                                         r  szj/pn/clock_n6/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.864     1.992    szj/pn/clock_n6/clock_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  szj/pn/clock_n6/count_reg[4]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    szj/pn/clock_n6/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 szj/pbo/clock_125Hz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            szj/pbo/clock_125Hz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.567     1.450    szj/pbo/clock_125Hz/clock_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  szj/pbo/clock_125Hz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  szj/pbo/clock_125Hz/count_reg[18]/Q
                         net (fo=3, routed)           0.127     1.741    szj/pbo/clock_125Hz/count_reg[18]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  szj/pbo/clock_125Hz/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.897    szj/pbo/clock_125Hz/count_reg[16]_i_1__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.950 r  szj/pbo/clock_125Hz/count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.950    szj/pbo/clock_125Hz/count_reg[20]_i_1__0_n_7
    SLICE_X14Y50         FDRE                                         r  szj/pbo/clock_125Hz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.834     1.962    szj/pbo/clock_125Hz/clock_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  szj/pbo/clock_125Hz/count_reg[20]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    szj/pbo/clock_125Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 szj/pn/clock_n7/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            szj/pn/clock_n7/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.596     1.479    szj/pn/clock_n7/clock_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  szj/pn/clock_n7/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  szj/pn/clock_n7/count_reg[23]/Q
                         net (fo=2, routed)           0.118     1.738    szj/pn/clock_n7/count_reg[23]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  szj/pn/clock_n7/count_reg[20]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.899    szj/pn/clock_n7/count_reg[20]_i_1__17_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.953 r  szj/pn/clock_n7/count_reg[24]_i_1__17/O[0]
                         net (fo=1, routed)           0.000     1.953    szj/pn/clock_n7/count_reg[24]_i_1__17_n_7
    SLICE_X1Y50          FDRE                                         r  szj/pn/clock_n7/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.864     1.992    szj/pn/clock_n7/clock_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  szj/pn/clock_n7/count_reg[24]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    szj/pn/clock_n7/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 szj/pn/clock_n0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            szj/pn/clock_n0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.567     1.450    szj/pn/clock_n0/clock_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  szj/pn/clock_n0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  szj/pn/clock_n0/count_reg[27]/Q
                         net (fo=2, routed)           0.118     1.709    szj/pn/clock_n0/count_reg[27]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  szj/pn/clock_n0/count_reg[24]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.870    szj/pn/clock_n0/count_reg[24]_i_1__10_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  szj/pn/clock_n0/count_reg[28]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.924    szj/pn/clock_n0/count_reg[28]_i_1__10_n_7
    SLICE_X9Y50          FDRE                                         r  szj/pn/clock_n0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.834     1.962    szj/pn/clock_n0/clock_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  szj/pn/clock_n0/count_reg[28]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.823    szj/pn/clock_n0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 my_20KHz_clk/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_20KHz_clk/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (72.950%)  route 0.138ns (27.050%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.567     1.450    my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  my_20KHz_clk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  my_20KHz_clk/count_reg[10]/Q
                         net (fo=3, routed)           0.138     1.752    my_20KHz_clk/count_reg[10]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.908 r  my_20KHz_clk/count_reg[8]_i_1__37/CO[3]
                         net (fo=1, routed)           0.001     1.908    my_20KHz_clk/count_reg[8]_i_1__37_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.961 r  my_20KHz_clk/count_reg[12]_i_1__37/O[0]
                         net (fo=1, routed)           0.000     1.961    my_20KHz_clk/count_reg[12]_i_1__37_n_7
    SLICE_X10Y50         FDRE                                         r  my_20KHz_clk/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.834     1.962    my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  my_20KHz_clk/count_reg[12]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    my_20KHz_clk/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 szj/pn/clock_n6/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            szj/pn/clock_n6/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.596     1.479    szj/pn/clock_n6/clock_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  szj/pn/clock_n6/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  szj/pn/clock_n6/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.770    szj/pn/clock_n6/count_reg[2]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  szj/pn/clock_n6/count_reg[0]_i_2__15/CO[3]
                         net (fo=1, routed)           0.001     1.926    szj/pn/clock_n6/count_reg[0]_i_2__15_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.992 r  szj/pn/clock_n6/count_reg[4]_i_1__16/O[2]
                         net (fo=1, routed)           0.000     1.992    szj/pn/clock_n6/count_reg[4]_i_1__16_n_5
    SLICE_X2Y50          FDRE                                         r  szj/pn/clock_n6/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.864     1.992    szj/pn/clock_n6/clock_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  szj/pn/clock_n6/count_reg[6]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    szj/pn/clock_n6/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 szj/pn/clock_n7/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            szj/pn/clock_n7/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.496%)  route 0.119ns (24.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.596     1.479    szj/pn/clock_n7/clock_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  szj/pn/clock_n7/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  szj/pn/clock_n7/count_reg[23]/Q
                         net (fo=2, routed)           0.118     1.738    szj/pn/clock_n7/count_reg[23]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  szj/pn/clock_n7/count_reg[20]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.899    szj/pn/clock_n7/count_reg[20]_i_1__17_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.964 r  szj/pn/clock_n7/count_reg[24]_i_1__17/O[2]
                         net (fo=1, routed)           0.000     1.964    szj/pn/clock_n7/count_reg[24]_i_1__17_n_5
    SLICE_X1Y50          FDRE                                         r  szj/pn/clock_n7/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.864     1.992    szj/pn/clock_n7/clock_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  szj/pn/clock_n7/count_reg[26]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    szj/pn/clock_n7/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 szj/pbo/clock_125Hz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            szj/pbo/clock_125Hz/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.567     1.450    szj/pbo/clock_125Hz/clock_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  szj/pbo/clock_125Hz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  szj/pbo/clock_125Hz/count_reg[18]/Q
                         net (fo=3, routed)           0.127     1.741    szj/pbo/clock_125Hz/count_reg[18]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  szj/pbo/clock_125Hz/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.897    szj/pbo/clock_125Hz/count_reg[16]_i_1__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.963 r  szj/pbo/clock_125Hz/count_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.963    szj/pbo/clock_125Hz/count_reg[20]_i_1__0_n_5
    SLICE_X14Y50         FDRE                                         r  szj/pbo/clock_125Hz/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.834     1.962    szj/pbo/clock_125Hz/clock_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  szj/pbo/clock_125Hz/count_reg[22]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    szj/pbo/clock_125Hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 szj/pn/clock_n0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            szj/pn/clock_n0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.567     1.450    szj/pn/clock_n0/clock_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  szj/pn/clock_n0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  szj/pn/clock_n0/count_reg[27]/Q
                         net (fo=2, routed)           0.118     1.709    szj/pn/clock_n0/count_reg[27]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  szj/pn/clock_n0/count_reg[24]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.870    szj/pn/clock_n0/count_reg[24]_i_1__10_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  szj/pn/clock_n0/count_reg[28]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     1.935    szj/pn/clock_n0/count_reg[28]_i_1__10_n_5
    SLICE_X9Y50          FDRE                                         r  szj/pn/clock_n0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.834     1.962    szj/pn/clock_n0/clock_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  szj/pn/clock_n0/count_reg[30]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.823    szj/pn/clock_n0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 szj/pn/clock_n2/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            szj/pn/clock_n2/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.594     1.477    szj/pn/clock_n2/clock_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  szj/pn/clock_n2/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  szj/pn/clock_n2/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.752    szj/pn/clock_n2/count_reg[18]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.912 r  szj/pn/clock_n2/count_reg[16]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.912    szj/pn/clock_n2/count_reg[16]_i_1__12_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.966 r  szj/pn/clock_n2/count_reg[20]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     1.966    szj/pn/clock_n2/count_reg[20]_i_1__12_n_7
    SLICE_X4Y50          FDRE                                         r  szj/pn/clock_n2/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2682, routed)        0.863     1.990    szj/pn/clock_n2/clock_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  szj/pn/clock_n2/count_reg[20]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    szj/pn/clock_n2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y89   JA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y89   JA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y89   JA_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y53   JB1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y53   JB4_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y26   an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y28   an_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y28   an_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86    nolabel_line436/write_data_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86    nolabel_line436/write_data_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   arty/lost_reg_rep__2_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   arty/lost_reg_rep__1_replica_1/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    win_row_reg[5]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    win_row_reg[13]_replica/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    win_row_reg[3]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    win_row_reg[6]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   number_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   number_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   arty/ballSpeedCounter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y53   JB1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y53   JB4_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   an_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   an_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74    nolabel_line436/x_inc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75    nolabel_line436/x_inc_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74    nolabel_line436/x_inc_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74    nolabel_line436/x_inc_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90   pts/clock_50mHz/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90   pts/clock_50mHz/count_reg[6]/C



