/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 272 352)
	(text "BancoReg" (rect 5 0 55 12)(font "Arial" ))
	(text "inst" (rect 8 128 25 140)(font "Arial" ))
	(port
		(pt 0 264)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 259 35 271)(font "Arial" ))
		(line (pt 0 264)(pt 16 264))
	)
	(port
		(pt 0 24)
		(input)
		(text "RegWrite" (rect 0 0 46 12)(font "Arial" ))
		(text "RegWrite" (rect 21 19 67 31)(font "Arial" ))
		(line (pt 0 24)(pt 16 24))
	)
	(port
		(pt 0 56)
		(input)
		(text "read_reg1[4..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "read_reg1[4..0]" (rect 21 51 95 63)(font "Arial" ))
		(line (pt 0 56)(pt 16 56)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "read_reg2[4..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "read_reg2[4..0]" (rect 21 91 95 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "write_reg[4..0]" (rect 0 0 69 12)(font "Arial" ))
		(text "write_reg[4..0]" (rect 21 139 90 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "write_data[31..0]" (rect 0 0 81 12)(font "Arial" ))
		(text "write_data[31..0]" (rect 21 187 102 199)(font "Arial" ))
		(line (pt 0 192)(pt 16 192)(line_width 3))
	)
	(port
		(pt 208 48)
		(output)
		(text "data1[31..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "data1[31..0]" (rect 138 43 197 55)(font "Arial" ))
		(line (pt 208 48)(pt 192 48)(line_width 3))
	)
	(port
		(pt 208 128)
		(output)
		(text "data2[31..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "data2[31..0]" (rect 138 123 197 135)(font "Arial" ))
		(line (pt 208 128)(pt 192 128)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 192 272))
	)
)
