
sentryTF2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007eac  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08008078  08008078  00018078  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008278  08008278  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08008278  08008278  00018278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008280  08008280  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008280  08008280  00018280  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008284  08008284  00018284  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08008288  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003fc  20000014  0800829c  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000410  0800829c  00020410  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011edd  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023e1  00000000  00000000  00031f21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001080  00000000  00000000  00034308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fa8  00000000  00000000  00035388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026682  00000000  00000000  00036330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000121a1  00000000  00000000  0005c9b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2c0d  00000000  00000000  0006eb53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00161760  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a60  00000000  00000000  001617b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000014 	.word	0x20000014
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800805c 	.word	0x0800805c

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000018 	.word	0x20000018
 8000204:	0800805c 	.word	0x0800805c

08000208 <strcmp>:
 8000208:	f810 2b01 	ldrb.w	r2, [r0], #1
 800020c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000210:	2a01      	cmp	r2, #1
 8000212:	bf28      	it	cs
 8000214:	429a      	cmpcs	r2, r3
 8000216:	d0f7      	beq.n	8000208 <strcmp>
 8000218:	1ad0      	subs	r0, r2, r3
 800021a:	4770      	bx	lr

0800021c <__aeabi_drsub>:
 800021c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000220:	e002      	b.n	8000228 <__adddf3>
 8000222:	bf00      	nop

08000224 <__aeabi_dsub>:
 8000224:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000228 <__adddf3>:
 8000228:	b530      	push	{r4, r5, lr}
 800022a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000232:	ea94 0f05 	teq	r4, r5
 8000236:	bf08      	it	eq
 8000238:	ea90 0f02 	teqeq	r0, r2
 800023c:	bf1f      	itttt	ne
 800023e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000242:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000246:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024e:	f000 80e2 	beq.w	8000416 <__adddf3+0x1ee>
 8000252:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000256:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025a:	bfb8      	it	lt
 800025c:	426d      	neglt	r5, r5
 800025e:	dd0c      	ble.n	800027a <__adddf3+0x52>
 8000260:	442c      	add	r4, r5
 8000262:	ea80 0202 	eor.w	r2, r0, r2
 8000266:	ea81 0303 	eor.w	r3, r1, r3
 800026a:	ea82 0000 	eor.w	r0, r2, r0
 800026e:	ea83 0101 	eor.w	r1, r3, r1
 8000272:	ea80 0202 	eor.w	r2, r0, r2
 8000276:	ea81 0303 	eor.w	r3, r1, r3
 800027a:	2d36      	cmp	r5, #54	; 0x36
 800027c:	bf88      	it	hi
 800027e:	bd30      	pophi	{r4, r5, pc}
 8000280:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000284:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000288:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800028c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x70>
 8000292:	4240      	negs	r0, r0
 8000294:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000298:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800029c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x84>
 80002a6:	4252      	negs	r2, r2
 80002a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002ac:	ea94 0f05 	teq	r4, r5
 80002b0:	f000 80a7 	beq.w	8000402 <__adddf3+0x1da>
 80002b4:	f1a4 0401 	sub.w	r4, r4, #1
 80002b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80002bc:	db0d      	blt.n	80002da <__adddf3+0xb2>
 80002be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c2:	fa22 f205 	lsr.w	r2, r2, r5
 80002c6:	1880      	adds	r0, r0, r2
 80002c8:	f141 0100 	adc.w	r1, r1, #0
 80002cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d0:	1880      	adds	r0, r0, r2
 80002d2:	fa43 f305 	asr.w	r3, r3, r5
 80002d6:	4159      	adcs	r1, r3
 80002d8:	e00e      	b.n	80002f8 <__adddf3+0xd0>
 80002da:	f1a5 0520 	sub.w	r5, r5, #32
 80002de:	f10e 0e20 	add.w	lr, lr, #32
 80002e2:	2a01      	cmp	r2, #1
 80002e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e8:	bf28      	it	cs
 80002ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	18c0      	adds	r0, r0, r3
 80002f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002fc:	d507      	bpl.n	800030e <__adddf3+0xe6>
 80002fe:	f04f 0e00 	mov.w	lr, #0
 8000302:	f1dc 0c00 	rsbs	ip, ip, #0
 8000306:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030a:	eb6e 0101 	sbc.w	r1, lr, r1
 800030e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000312:	d31b      	bcc.n	800034c <__adddf3+0x124>
 8000314:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000318:	d30c      	bcc.n	8000334 <__adddf3+0x10c>
 800031a:	0849      	lsrs	r1, r1, #1
 800031c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000320:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000324:	f104 0401 	add.w	r4, r4, #1
 8000328:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800032c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000330:	f080 809a 	bcs.w	8000468 <__adddf3+0x240>
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	bf08      	it	eq
 800033a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033e:	f150 0000 	adcs.w	r0, r0, #0
 8000342:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000346:	ea41 0105 	orr.w	r1, r1, r5
 800034a:	bd30      	pop	{r4, r5, pc}
 800034c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000350:	4140      	adcs	r0, r0
 8000352:	eb41 0101 	adc.w	r1, r1, r1
 8000356:	3c01      	subs	r4, #1
 8000358:	bf28      	it	cs
 800035a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035e:	d2e9      	bcs.n	8000334 <__adddf3+0x10c>
 8000360:	f091 0f00 	teq	r1, #0
 8000364:	bf04      	itt	eq
 8000366:	4601      	moveq	r1, r0
 8000368:	2000      	moveq	r0, #0
 800036a:	fab1 f381 	clz	r3, r1
 800036e:	bf08      	it	eq
 8000370:	3320      	addeq	r3, #32
 8000372:	f1a3 030b 	sub.w	r3, r3, #11
 8000376:	f1b3 0220 	subs.w	r2, r3, #32
 800037a:	da0c      	bge.n	8000396 <__adddf3+0x16e>
 800037c:	320c      	adds	r2, #12
 800037e:	dd08      	ble.n	8000392 <__adddf3+0x16a>
 8000380:	f102 0c14 	add.w	ip, r2, #20
 8000384:	f1c2 020c 	rsb	r2, r2, #12
 8000388:	fa01 f00c 	lsl.w	r0, r1, ip
 800038c:	fa21 f102 	lsr.w	r1, r1, r2
 8000390:	e00c      	b.n	80003ac <__adddf3+0x184>
 8000392:	f102 0214 	add.w	r2, r2, #20
 8000396:	bfd8      	it	le
 8000398:	f1c2 0c20 	rsble	ip, r2, #32
 800039c:	fa01 f102 	lsl.w	r1, r1, r2
 80003a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a4:	bfdc      	itt	le
 80003a6:	ea41 010c 	orrle.w	r1, r1, ip
 80003aa:	4090      	lslle	r0, r2
 80003ac:	1ae4      	subs	r4, r4, r3
 80003ae:	bfa2      	ittt	ge
 80003b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b4:	4329      	orrge	r1, r5
 80003b6:	bd30      	popge	{r4, r5, pc}
 80003b8:	ea6f 0404 	mvn.w	r4, r4
 80003bc:	3c1f      	subs	r4, #31
 80003be:	da1c      	bge.n	80003fa <__adddf3+0x1d2>
 80003c0:	340c      	adds	r4, #12
 80003c2:	dc0e      	bgt.n	80003e2 <__adddf3+0x1ba>
 80003c4:	f104 0414 	add.w	r4, r4, #20
 80003c8:	f1c4 0220 	rsb	r2, r4, #32
 80003cc:	fa20 f004 	lsr.w	r0, r0, r4
 80003d0:	fa01 f302 	lsl.w	r3, r1, r2
 80003d4:	ea40 0003 	orr.w	r0, r0, r3
 80003d8:	fa21 f304 	lsr.w	r3, r1, r4
 80003dc:	ea45 0103 	orr.w	r1, r5, r3
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	f1c4 040c 	rsb	r4, r4, #12
 80003e6:	f1c4 0220 	rsb	r2, r4, #32
 80003ea:	fa20 f002 	lsr.w	r0, r0, r2
 80003ee:	fa01 f304 	lsl.w	r3, r1, r4
 80003f2:	ea40 0003 	orr.w	r0, r0, r3
 80003f6:	4629      	mov	r1, r5
 80003f8:	bd30      	pop	{r4, r5, pc}
 80003fa:	fa21 f004 	lsr.w	r0, r1, r4
 80003fe:	4629      	mov	r1, r5
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	f094 0f00 	teq	r4, #0
 8000406:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800040a:	bf06      	itte	eq
 800040c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000410:	3401      	addeq	r4, #1
 8000412:	3d01      	subne	r5, #1
 8000414:	e74e      	b.n	80002b4 <__adddf3+0x8c>
 8000416:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041a:	bf18      	it	ne
 800041c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000420:	d029      	beq.n	8000476 <__adddf3+0x24e>
 8000422:	ea94 0f05 	teq	r4, r5
 8000426:	bf08      	it	eq
 8000428:	ea90 0f02 	teqeq	r0, r2
 800042c:	d005      	beq.n	800043a <__adddf3+0x212>
 800042e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000432:	bf04      	itt	eq
 8000434:	4619      	moveq	r1, r3
 8000436:	4610      	moveq	r0, r2
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea91 0f03 	teq	r1, r3
 800043e:	bf1e      	ittt	ne
 8000440:	2100      	movne	r1, #0
 8000442:	2000      	movne	r0, #0
 8000444:	bd30      	popne	{r4, r5, pc}
 8000446:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044a:	d105      	bne.n	8000458 <__adddf3+0x230>
 800044c:	0040      	lsls	r0, r0, #1
 800044e:	4149      	adcs	r1, r1
 8000450:	bf28      	it	cs
 8000452:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000456:	bd30      	pop	{r4, r5, pc}
 8000458:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800045c:	bf3c      	itt	cc
 800045e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000462:	bd30      	popcc	{r4, r5, pc}
 8000464:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000468:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800046c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047a:	bf1a      	itte	ne
 800047c:	4619      	movne	r1, r3
 800047e:	4610      	movne	r0, r2
 8000480:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000484:	bf1c      	itt	ne
 8000486:	460b      	movne	r3, r1
 8000488:	4602      	movne	r2, r0
 800048a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048e:	bf06      	itte	eq
 8000490:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000494:	ea91 0f03 	teqeq	r1, r3
 8000498:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	bf00      	nop

080004a0 <__aeabi_ui2d>:
 80004a0:	f090 0f00 	teq	r0, #0
 80004a4:	bf04      	itt	eq
 80004a6:	2100      	moveq	r1, #0
 80004a8:	4770      	bxeq	lr
 80004aa:	b530      	push	{r4, r5, lr}
 80004ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b4:	f04f 0500 	mov.w	r5, #0
 80004b8:	f04f 0100 	mov.w	r1, #0
 80004bc:	e750      	b.n	8000360 <__adddf3+0x138>
 80004be:	bf00      	nop

080004c0 <__aeabi_i2d>:
 80004c0:	f090 0f00 	teq	r0, #0
 80004c4:	bf04      	itt	eq
 80004c6:	2100      	moveq	r1, #0
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d8:	bf48      	it	mi
 80004da:	4240      	negmi	r0, r0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e73e      	b.n	8000360 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_f2d>:
 80004e4:	0042      	lsls	r2, r0, #1
 80004e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f2:	bf1f      	itttt	ne
 80004f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000500:	4770      	bxne	lr
 8000502:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000506:	bf08      	it	eq
 8000508:	4770      	bxeq	lr
 800050a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050e:	bf04      	itt	eq
 8000510:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 7460 	mov.w	r4, #896	; 0x380
 800051c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000520:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000524:	e71c      	b.n	8000360 <__adddf3+0x138>
 8000526:	bf00      	nop

08000528 <__aeabi_ul2d>:
 8000528:	ea50 0201 	orrs.w	r2, r0, r1
 800052c:	bf08      	it	eq
 800052e:	4770      	bxeq	lr
 8000530:	b530      	push	{r4, r5, lr}
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	e00a      	b.n	800054e <__aeabi_l2d+0x16>

08000538 <__aeabi_l2d>:
 8000538:	ea50 0201 	orrs.w	r2, r0, r1
 800053c:	bf08      	it	eq
 800053e:	4770      	bxeq	lr
 8000540:	b530      	push	{r4, r5, lr}
 8000542:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000546:	d502      	bpl.n	800054e <__aeabi_l2d+0x16>
 8000548:	4240      	negs	r0, r0
 800054a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000552:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000556:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055a:	f43f aed8 	beq.w	800030e <__adddf3+0xe6>
 800055e:	f04f 0203 	mov.w	r2, #3
 8000562:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000566:	bf18      	it	ne
 8000568:	3203      	addne	r2, #3
 800056a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056e:	bf18      	it	ne
 8000570:	3203      	addne	r2, #3
 8000572:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000576:	f1c2 0320 	rsb	r3, r2, #32
 800057a:	fa00 fc03 	lsl.w	ip, r0, r3
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 fe03 	lsl.w	lr, r1, r3
 8000586:	ea40 000e 	orr.w	r0, r0, lr
 800058a:	fa21 f102 	lsr.w	r1, r1, r2
 800058e:	4414      	add	r4, r2
 8000590:	e6bd      	b.n	800030e <__adddf3+0xe6>
 8000592:	bf00      	nop

08000594 <__aeabi_dmul>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800059a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a2:	bf1d      	ittte	ne
 80005a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a8:	ea94 0f0c 	teqne	r4, ip
 80005ac:	ea95 0f0c 	teqne	r5, ip
 80005b0:	f000 f8de 	bleq	8000770 <__aeabi_dmul+0x1dc>
 80005b4:	442c      	add	r4, r5
 80005b6:	ea81 0603 	eor.w	r6, r1, r3
 80005ba:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005be:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c6:	bf18      	it	ne
 80005c8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d4:	d038      	beq.n	8000648 <__aeabi_dmul+0xb4>
 80005d6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005da:	f04f 0500 	mov.w	r5, #0
 80005de:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ea:	f04f 0600 	mov.w	r6, #0
 80005ee:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f2:	f09c 0f00 	teq	ip, #0
 80005f6:	bf18      	it	ne
 80005f8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005fc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000600:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000604:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000608:	d204      	bcs.n	8000614 <__aeabi_dmul+0x80>
 800060a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060e:	416d      	adcs	r5, r5
 8000610:	eb46 0606 	adc.w	r6, r6, r6
 8000614:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000618:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800061c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000620:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000624:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000628:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800062c:	bf88      	it	hi
 800062e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000632:	d81e      	bhi.n	8000672 <__aeabi_dmul+0xde>
 8000634:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000638:	bf08      	it	eq
 800063a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063e:	f150 0000 	adcs.w	r0, r0, #0
 8000642:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000646:	bd70      	pop	{r4, r5, r6, pc}
 8000648:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800064c:	ea46 0101 	orr.w	r1, r6, r1
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	ea81 0103 	eor.w	r1, r1, r3
 8000658:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800065c:	bfc2      	ittt	gt
 800065e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000662:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000666:	bd70      	popgt	{r4, r5, r6, pc}
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f04f 0e00 	mov.w	lr, #0
 8000670:	3c01      	subs	r4, #1
 8000672:	f300 80ab 	bgt.w	80007cc <__aeabi_dmul+0x238>
 8000676:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800067a:	bfde      	ittt	le
 800067c:	2000      	movle	r0, #0
 800067e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000682:	bd70      	pople	{r4, r5, r6, pc}
 8000684:	f1c4 0400 	rsb	r4, r4, #0
 8000688:	3c20      	subs	r4, #32
 800068a:	da35      	bge.n	80006f8 <__aeabi_dmul+0x164>
 800068c:	340c      	adds	r4, #12
 800068e:	dc1b      	bgt.n	80006c8 <__aeabi_dmul+0x134>
 8000690:	f104 0414 	add.w	r4, r4, #20
 8000694:	f1c4 0520 	rsb	r5, r4, #32
 8000698:	fa00 f305 	lsl.w	r3, r0, r5
 800069c:	fa20 f004 	lsr.w	r0, r0, r4
 80006a0:	fa01 f205 	lsl.w	r2, r1, r5
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b4:	fa21 f604 	lsr.w	r6, r1, r4
 80006b8:	eb42 0106 	adc.w	r1, r2, r6
 80006bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c0:	bf08      	it	eq
 80006c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c6:	bd70      	pop	{r4, r5, r6, pc}
 80006c8:	f1c4 040c 	rsb	r4, r4, #12
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f304 	lsl.w	r3, r0, r4
 80006d4:	fa20 f005 	lsr.w	r0, r0, r5
 80006d8:	fa01 f204 	lsl.w	r2, r1, r4
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e8:	f141 0100 	adc.w	r1, r1, #0
 80006ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f0:	bf08      	it	eq
 80006f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f6:	bd70      	pop	{r4, r5, r6, pc}
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f205 	lsl.w	r2, r0, r5
 8000700:	ea4e 0e02 	orr.w	lr, lr, r2
 8000704:	fa20 f304 	lsr.w	r3, r0, r4
 8000708:	fa01 f205 	lsl.w	r2, r1, r5
 800070c:	ea43 0302 	orr.w	r3, r3, r2
 8000710:	fa21 f004 	lsr.w	r0, r1, r4
 8000714:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000718:	fa21 f204 	lsr.w	r2, r1, r4
 800071c:	ea20 0002 	bic.w	r0, r0, r2
 8000720:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000724:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000728:	bf08      	it	eq
 800072a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072e:	bd70      	pop	{r4, r5, r6, pc}
 8000730:	f094 0f00 	teq	r4, #0
 8000734:	d10f      	bne.n	8000756 <__aeabi_dmul+0x1c2>
 8000736:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800073a:	0040      	lsls	r0, r0, #1
 800073c:	eb41 0101 	adc.w	r1, r1, r1
 8000740:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000744:	bf08      	it	eq
 8000746:	3c01      	subeq	r4, #1
 8000748:	d0f7      	beq.n	800073a <__aeabi_dmul+0x1a6>
 800074a:	ea41 0106 	orr.w	r1, r1, r6
 800074e:	f095 0f00 	teq	r5, #0
 8000752:	bf18      	it	ne
 8000754:	4770      	bxne	lr
 8000756:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800075a:	0052      	lsls	r2, r2, #1
 800075c:	eb43 0303 	adc.w	r3, r3, r3
 8000760:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000764:	bf08      	it	eq
 8000766:	3d01      	subeq	r5, #1
 8000768:	d0f7      	beq.n	800075a <__aeabi_dmul+0x1c6>
 800076a:	ea43 0306 	orr.w	r3, r3, r6
 800076e:	4770      	bx	lr
 8000770:	ea94 0f0c 	teq	r4, ip
 8000774:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000778:	bf18      	it	ne
 800077a:	ea95 0f0c 	teqne	r5, ip
 800077e:	d00c      	beq.n	800079a <__aeabi_dmul+0x206>
 8000780:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000784:	bf18      	it	ne
 8000786:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078a:	d1d1      	bne.n	8000730 <__aeabi_dmul+0x19c>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079e:	bf06      	itte	eq
 80007a0:	4610      	moveq	r0, r2
 80007a2:	4619      	moveq	r1, r3
 80007a4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a8:	d019      	beq.n	80007de <__aeabi_dmul+0x24a>
 80007aa:	ea94 0f0c 	teq	r4, ip
 80007ae:	d102      	bne.n	80007b6 <__aeabi_dmul+0x222>
 80007b0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b4:	d113      	bne.n	80007de <__aeabi_dmul+0x24a>
 80007b6:	ea95 0f0c 	teq	r5, ip
 80007ba:	d105      	bne.n	80007c8 <__aeabi_dmul+0x234>
 80007bc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c0:	bf1c      	itt	ne
 80007c2:	4610      	movne	r0, r2
 80007c4:	4619      	movne	r1, r3
 80007c6:	d10a      	bne.n	80007de <__aeabi_dmul+0x24a>
 80007c8:	ea81 0103 	eor.w	r1, r1, r3
 80007cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d8:	f04f 0000 	mov.w	r0, #0
 80007dc:	bd70      	pop	{r4, r5, r6, pc}
 80007de:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e6:	bd70      	pop	{r4, r5, r6, pc}

080007e8 <__aeabi_ddiv>:
 80007e8:	b570      	push	{r4, r5, r6, lr}
 80007ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f6:	bf1d      	ittte	ne
 80007f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007fc:	ea94 0f0c 	teqne	r4, ip
 8000800:	ea95 0f0c 	teqne	r5, ip
 8000804:	f000 f8a7 	bleq	8000956 <__aeabi_ddiv+0x16e>
 8000808:	eba4 0405 	sub.w	r4, r4, r5
 800080c:	ea81 0e03 	eor.w	lr, r1, r3
 8000810:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000814:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000818:	f000 8088 	beq.w	800092c <__aeabi_ddiv+0x144>
 800081c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000820:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000824:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000828:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800082c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000830:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000834:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000838:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800083c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000840:	429d      	cmp	r5, r3
 8000842:	bf08      	it	eq
 8000844:	4296      	cmpeq	r6, r2
 8000846:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800084a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084e:	d202      	bcs.n	8000856 <__aeabi_ddiv+0x6e>
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	1ab6      	subs	r6, r6, r2
 8000858:	eb65 0503 	sbc.w	r5, r5, r3
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000866:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800086a:	ebb6 0e02 	subs.w	lr, r6, r2
 800086e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000872:	bf22      	ittt	cs
 8000874:	1ab6      	subcs	r6, r6, r2
 8000876:	4675      	movcs	r5, lr
 8000878:	ea40 000c 	orrcs.w	r0, r0, ip
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	ebb6 0e02 	subs.w	lr, r6, r2
 8000886:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088a:	bf22      	ittt	cs
 800088c:	1ab6      	subcs	r6, r6, r2
 800088e:	4675      	movcs	r5, lr
 8000890:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000894:	085b      	lsrs	r3, r3, #1
 8000896:	ea4f 0232 	mov.w	r2, r2, rrx
 800089a:	ebb6 0e02 	subs.w	lr, r6, r2
 800089e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a2:	bf22      	ittt	cs
 80008a4:	1ab6      	subcs	r6, r6, r2
 80008a6:	4675      	movcs	r5, lr
 80008a8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ba:	bf22      	ittt	cs
 80008bc:	1ab6      	subcs	r6, r6, r2
 80008be:	4675      	movcs	r5, lr
 80008c0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c4:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c8:	d018      	beq.n	80008fc <__aeabi_ddiv+0x114>
 80008ca:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ce:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008da:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008de:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e6:	d1c0      	bne.n	800086a <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	d10b      	bne.n	8000906 <__aeabi_ddiv+0x11e>
 80008ee:	ea41 0100 	orr.w	r1, r1, r0
 80008f2:	f04f 0000 	mov.w	r0, #0
 80008f6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008fa:	e7b6      	b.n	800086a <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	bf04      	itt	eq
 8000902:	4301      	orreq	r1, r0
 8000904:	2000      	moveq	r0, #0
 8000906:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800090a:	bf88      	it	hi
 800090c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000910:	f63f aeaf 	bhi.w	8000672 <__aeabi_dmul+0xde>
 8000914:	ebb5 0c03 	subs.w	ip, r5, r3
 8000918:	bf04      	itt	eq
 800091a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000922:	f150 0000 	adcs.w	r0, r0, #0
 8000926:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092a:	bd70      	pop	{r4, r5, r6, pc}
 800092c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000930:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000934:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000938:	bfc2      	ittt	gt
 800093a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000942:	bd70      	popgt	{r4, r5, r6, pc}
 8000944:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000948:	f04f 0e00 	mov.w	lr, #0
 800094c:	3c01      	subs	r4, #1
 800094e:	e690      	b.n	8000672 <__aeabi_dmul+0xde>
 8000950:	ea45 0e06 	orr.w	lr, r5, r6
 8000954:	e68d      	b.n	8000672 <__aeabi_dmul+0xde>
 8000956:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095a:	ea94 0f0c 	teq	r4, ip
 800095e:	bf08      	it	eq
 8000960:	ea95 0f0c 	teqeq	r5, ip
 8000964:	f43f af3b 	beq.w	80007de <__aeabi_dmul+0x24a>
 8000968:	ea94 0f0c 	teq	r4, ip
 800096c:	d10a      	bne.n	8000984 <__aeabi_ddiv+0x19c>
 800096e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000972:	f47f af34 	bne.w	80007de <__aeabi_dmul+0x24a>
 8000976:	ea95 0f0c 	teq	r5, ip
 800097a:	f47f af25 	bne.w	80007c8 <__aeabi_dmul+0x234>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e72c      	b.n	80007de <__aeabi_dmul+0x24a>
 8000984:	ea95 0f0c 	teq	r5, ip
 8000988:	d106      	bne.n	8000998 <__aeabi_ddiv+0x1b0>
 800098a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098e:	f43f aefd 	beq.w	800078c <__aeabi_dmul+0x1f8>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e722      	b.n	80007de <__aeabi_dmul+0x24a>
 8000998:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800099c:	bf18      	it	ne
 800099e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a2:	f47f aec5 	bne.w	8000730 <__aeabi_dmul+0x19c>
 80009a6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009aa:	f47f af0d 	bne.w	80007c8 <__aeabi_dmul+0x234>
 80009ae:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b2:	f47f aeeb 	bne.w	800078c <__aeabi_dmul+0x1f8>
 80009b6:	e712      	b.n	80007de <__aeabi_dmul+0x24a>

080009b8 <__gedf2>:
 80009b8:	f04f 3cff 	mov.w	ip, #4294967295
 80009bc:	e006      	b.n	80009cc <__cmpdf2+0x4>
 80009be:	bf00      	nop

080009c0 <__ledf2>:
 80009c0:	f04f 0c01 	mov.w	ip, #1
 80009c4:	e002      	b.n	80009cc <__cmpdf2+0x4>
 80009c6:	bf00      	nop

080009c8 <__cmpdf2>:
 80009c8:	f04f 0c01 	mov.w	ip, #1
 80009cc:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	bf18      	it	ne
 80009de:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009e2:	d01b      	beq.n	8000a1c <__cmpdf2+0x54>
 80009e4:	b001      	add	sp, #4
 80009e6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ea:	bf0c      	ite	eq
 80009ec:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009f0:	ea91 0f03 	teqne	r1, r3
 80009f4:	bf02      	ittt	eq
 80009f6:	ea90 0f02 	teqeq	r0, r2
 80009fa:	2000      	moveq	r0, #0
 80009fc:	4770      	bxeq	lr
 80009fe:	f110 0f00 	cmn.w	r0, #0
 8000a02:	ea91 0f03 	teq	r1, r3
 8000a06:	bf58      	it	pl
 8000a08:	4299      	cmppl	r1, r3
 8000a0a:	bf08      	it	eq
 8000a0c:	4290      	cmpeq	r0, r2
 8000a0e:	bf2c      	ite	cs
 8000a10:	17d8      	asrcs	r0, r3, #31
 8000a12:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a16:	f040 0001 	orr.w	r0, r0, #1
 8000a1a:	4770      	bx	lr
 8000a1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__cmpdf2+0x64>
 8000a26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2a:	d107      	bne.n	8000a3c <__cmpdf2+0x74>
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	d1d6      	bne.n	80009e4 <__cmpdf2+0x1c>
 8000a36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3a:	d0d3      	beq.n	80009e4 <__cmpdf2+0x1c>
 8000a3c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <__aeabi_cdrcmple>:
 8000a44:	4684      	mov	ip, r0
 8000a46:	4610      	mov	r0, r2
 8000a48:	4662      	mov	r2, ip
 8000a4a:	468c      	mov	ip, r1
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4663      	mov	r3, ip
 8000a50:	e000      	b.n	8000a54 <__aeabi_cdcmpeq>
 8000a52:	bf00      	nop

08000a54 <__aeabi_cdcmpeq>:
 8000a54:	b501      	push	{r0, lr}
 8000a56:	f7ff ffb7 	bl	80009c8 <__cmpdf2>
 8000a5a:	2800      	cmp	r0, #0
 8000a5c:	bf48      	it	mi
 8000a5e:	f110 0f00 	cmnmi.w	r0, #0
 8000a62:	bd01      	pop	{r0, pc}

08000a64 <__aeabi_dcmpeq>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff fff4 	bl	8000a54 <__aeabi_cdcmpeq>
 8000a6c:	bf0c      	ite	eq
 8000a6e:	2001      	moveq	r0, #1
 8000a70:	2000      	movne	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmplt>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffea 	bl	8000a54 <__aeabi_cdcmpeq>
 8000a80:	bf34      	ite	cc
 8000a82:	2001      	movcc	r0, #1
 8000a84:	2000      	movcs	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmple>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffe0 	bl	8000a54 <__aeabi_cdcmpeq>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpge>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffce 	bl	8000a44 <__aeabi_cdrcmple>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpgt>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffc4 	bl	8000a44 <__aeabi_cdrcmple>
 8000abc:	bf34      	ite	cc
 8000abe:	2001      	movcc	r0, #1
 8000ac0:	2000      	movcs	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_d2iz>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad0:	d215      	bcs.n	8000afe <__aeabi_d2iz+0x36>
 8000ad2:	d511      	bpl.n	8000af8 <__aeabi_d2iz+0x30>
 8000ad4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000adc:	d912      	bls.n	8000b04 <__aeabi_d2iz+0x3c>
 8000ade:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	fa23 f002 	lsr.w	r0, r3, r2
 8000af2:	bf18      	it	ne
 8000af4:	4240      	negne	r0, r0
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b02:	d105      	bne.n	8000b10 <__aeabi_d2iz+0x48>
 8000b04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	bf08      	it	eq
 8000b0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_d2uiz>:
 8000b18:	004a      	lsls	r2, r1, #1
 8000b1a:	d211      	bcs.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d211      	bcs.n	8000b46 <__aeabi_d2uiz+0x2e>
 8000b22:	d50d      	bpl.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d40e      	bmi.n	8000b4c <__aeabi_d2uiz+0x34>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_d2uiz+0x3a>
 8000b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0000 	mov.w	r0, #0
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b96e 	b.w	8000e4c <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9d08      	ldr	r5, [sp, #32]
 8000b8e:	4604      	mov	r4, r0
 8000b90:	468c      	mov	ip, r1
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	f040 8083 	bne.w	8000c9e <__udivmoddi4+0x116>
 8000b98:	428a      	cmp	r2, r1
 8000b9a:	4617      	mov	r7, r2
 8000b9c:	d947      	bls.n	8000c2e <__udivmoddi4+0xa6>
 8000b9e:	fab2 f282 	clz	r2, r2
 8000ba2:	b142      	cbz	r2, 8000bb6 <__udivmoddi4+0x2e>
 8000ba4:	f1c2 0020 	rsb	r0, r2, #32
 8000ba8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bac:	4091      	lsls	r1, r2
 8000bae:	4097      	lsls	r7, r2
 8000bb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000bb4:	4094      	lsls	r4, r2
 8000bb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bba:	0c23      	lsrs	r3, r4, #16
 8000bbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000bc0:	fa1f fe87 	uxth.w	lr, r7
 8000bc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000bc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bcc:	fb06 f10e 	mul.w	r1, r6, lr
 8000bd0:	4299      	cmp	r1, r3
 8000bd2:	d909      	bls.n	8000be8 <__udivmoddi4+0x60>
 8000bd4:	18fb      	adds	r3, r7, r3
 8000bd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bda:	f080 8119 	bcs.w	8000e10 <__udivmoddi4+0x288>
 8000bde:	4299      	cmp	r1, r3
 8000be0:	f240 8116 	bls.w	8000e10 <__udivmoddi4+0x288>
 8000be4:	3e02      	subs	r6, #2
 8000be6:	443b      	add	r3, r7
 8000be8:	1a5b      	subs	r3, r3, r1
 8000bea:	b2a4      	uxth	r4, r4
 8000bec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000bfc:	45a6      	cmp	lr, r4
 8000bfe:	d909      	bls.n	8000c14 <__udivmoddi4+0x8c>
 8000c00:	193c      	adds	r4, r7, r4
 8000c02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c06:	f080 8105 	bcs.w	8000e14 <__udivmoddi4+0x28c>
 8000c0a:	45a6      	cmp	lr, r4
 8000c0c:	f240 8102 	bls.w	8000e14 <__udivmoddi4+0x28c>
 8000c10:	3802      	subs	r0, #2
 8000c12:	443c      	add	r4, r7
 8000c14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c18:	eba4 040e 	sub.w	r4, r4, lr
 8000c1c:	2600      	movs	r6, #0
 8000c1e:	b11d      	cbz	r5, 8000c28 <__udivmoddi4+0xa0>
 8000c20:	40d4      	lsrs	r4, r2
 8000c22:	2300      	movs	r3, #0
 8000c24:	e9c5 4300 	strd	r4, r3, [r5]
 8000c28:	4631      	mov	r1, r6
 8000c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2e:	b902      	cbnz	r2, 8000c32 <__udivmoddi4+0xaa>
 8000c30:	deff      	udf	#255	; 0xff
 8000c32:	fab2 f282 	clz	r2, r2
 8000c36:	2a00      	cmp	r2, #0
 8000c38:	d150      	bne.n	8000cdc <__udivmoddi4+0x154>
 8000c3a:	1bcb      	subs	r3, r1, r7
 8000c3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c40:	fa1f f887 	uxth.w	r8, r7
 8000c44:	2601      	movs	r6, #1
 8000c46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c4a:	0c21      	lsrs	r1, r4, #16
 8000c4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c54:	fb08 f30c 	mul.w	r3, r8, ip
 8000c58:	428b      	cmp	r3, r1
 8000c5a:	d907      	bls.n	8000c6c <__udivmoddi4+0xe4>
 8000c5c:	1879      	adds	r1, r7, r1
 8000c5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c62:	d202      	bcs.n	8000c6a <__udivmoddi4+0xe2>
 8000c64:	428b      	cmp	r3, r1
 8000c66:	f200 80e9 	bhi.w	8000e3c <__udivmoddi4+0x2b4>
 8000c6a:	4684      	mov	ip, r0
 8000c6c:	1ac9      	subs	r1, r1, r3
 8000c6e:	b2a3      	uxth	r3, r4
 8000c70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c7c:	fb08 f800 	mul.w	r8, r8, r0
 8000c80:	45a0      	cmp	r8, r4
 8000c82:	d907      	bls.n	8000c94 <__udivmoddi4+0x10c>
 8000c84:	193c      	adds	r4, r7, r4
 8000c86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8a:	d202      	bcs.n	8000c92 <__udivmoddi4+0x10a>
 8000c8c:	45a0      	cmp	r8, r4
 8000c8e:	f200 80d9 	bhi.w	8000e44 <__udivmoddi4+0x2bc>
 8000c92:	4618      	mov	r0, r3
 8000c94:	eba4 0408 	sub.w	r4, r4, r8
 8000c98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c9c:	e7bf      	b.n	8000c1e <__udivmoddi4+0x96>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x12e>
 8000ca2:	2d00      	cmp	r5, #0
 8000ca4:	f000 80b1 	beq.w	8000e0a <__udivmoddi4+0x282>
 8000ca8:	2600      	movs	r6, #0
 8000caa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cae:	4630      	mov	r0, r6
 8000cb0:	4631      	mov	r1, r6
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	fab3 f683 	clz	r6, r3
 8000cba:	2e00      	cmp	r6, #0
 8000cbc:	d14a      	bne.n	8000d54 <__udivmoddi4+0x1cc>
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d302      	bcc.n	8000cc8 <__udivmoddi4+0x140>
 8000cc2:	4282      	cmp	r2, r0
 8000cc4:	f200 80b8 	bhi.w	8000e38 <__udivmoddi4+0x2b0>
 8000cc8:	1a84      	subs	r4, r0, r2
 8000cca:	eb61 0103 	sbc.w	r1, r1, r3
 8000cce:	2001      	movs	r0, #1
 8000cd0:	468c      	mov	ip, r1
 8000cd2:	2d00      	cmp	r5, #0
 8000cd4:	d0a8      	beq.n	8000c28 <__udivmoddi4+0xa0>
 8000cd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000cda:	e7a5      	b.n	8000c28 <__udivmoddi4+0xa0>
 8000cdc:	f1c2 0320 	rsb	r3, r2, #32
 8000ce0:	fa20 f603 	lsr.w	r6, r0, r3
 8000ce4:	4097      	lsls	r7, r2
 8000ce6:	fa01 f002 	lsl.w	r0, r1, r2
 8000cea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cee:	40d9      	lsrs	r1, r3
 8000cf0:	4330      	orrs	r0, r6
 8000cf2:	0c03      	lsrs	r3, r0, #16
 8000cf4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000cf8:	fa1f f887 	uxth.w	r8, r7
 8000cfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d04:	fb06 f108 	mul.w	r1, r6, r8
 8000d08:	4299      	cmp	r1, r3
 8000d0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d0e:	d909      	bls.n	8000d24 <__udivmoddi4+0x19c>
 8000d10:	18fb      	adds	r3, r7, r3
 8000d12:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d16:	f080 808d 	bcs.w	8000e34 <__udivmoddi4+0x2ac>
 8000d1a:	4299      	cmp	r1, r3
 8000d1c:	f240 808a 	bls.w	8000e34 <__udivmoddi4+0x2ac>
 8000d20:	3e02      	subs	r6, #2
 8000d22:	443b      	add	r3, r7
 8000d24:	1a5b      	subs	r3, r3, r1
 8000d26:	b281      	uxth	r1, r0
 8000d28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d34:	fb00 f308 	mul.w	r3, r0, r8
 8000d38:	428b      	cmp	r3, r1
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x1c4>
 8000d3c:	1879      	adds	r1, r7, r1
 8000d3e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d42:	d273      	bcs.n	8000e2c <__udivmoddi4+0x2a4>
 8000d44:	428b      	cmp	r3, r1
 8000d46:	d971      	bls.n	8000e2c <__udivmoddi4+0x2a4>
 8000d48:	3802      	subs	r0, #2
 8000d4a:	4439      	add	r1, r7
 8000d4c:	1acb      	subs	r3, r1, r3
 8000d4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d52:	e778      	b.n	8000c46 <__udivmoddi4+0xbe>
 8000d54:	f1c6 0c20 	rsb	ip, r6, #32
 8000d58:	fa03 f406 	lsl.w	r4, r3, r6
 8000d5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d60:	431c      	orrs	r4, r3
 8000d62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d66:	fa01 f306 	lsl.w	r3, r1, r6
 8000d6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d72:	431f      	orrs	r7, r3
 8000d74:	0c3b      	lsrs	r3, r7, #16
 8000d76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7a:	fa1f f884 	uxth.w	r8, r4
 8000d7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d86:	fb09 fa08 	mul.w	sl, r9, r8
 8000d8a:	458a      	cmp	sl, r1
 8000d8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000d90:	fa00 f306 	lsl.w	r3, r0, r6
 8000d94:	d908      	bls.n	8000da8 <__udivmoddi4+0x220>
 8000d96:	1861      	adds	r1, r4, r1
 8000d98:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d9c:	d248      	bcs.n	8000e30 <__udivmoddi4+0x2a8>
 8000d9e:	458a      	cmp	sl, r1
 8000da0:	d946      	bls.n	8000e30 <__udivmoddi4+0x2a8>
 8000da2:	f1a9 0902 	sub.w	r9, r9, #2
 8000da6:	4421      	add	r1, r4
 8000da8:	eba1 010a 	sub.w	r1, r1, sl
 8000dac:	b2bf      	uxth	r7, r7
 8000dae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000db6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dba:	fb00 f808 	mul.w	r8, r0, r8
 8000dbe:	45b8      	cmp	r8, r7
 8000dc0:	d907      	bls.n	8000dd2 <__udivmoddi4+0x24a>
 8000dc2:	19e7      	adds	r7, r4, r7
 8000dc4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc8:	d22e      	bcs.n	8000e28 <__udivmoddi4+0x2a0>
 8000dca:	45b8      	cmp	r8, r7
 8000dcc:	d92c      	bls.n	8000e28 <__udivmoddi4+0x2a0>
 8000dce:	3802      	subs	r0, #2
 8000dd0:	4427      	add	r7, r4
 8000dd2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dd6:	eba7 0708 	sub.w	r7, r7, r8
 8000dda:	fba0 8902 	umull	r8, r9, r0, r2
 8000dde:	454f      	cmp	r7, r9
 8000de0:	46c6      	mov	lr, r8
 8000de2:	4649      	mov	r1, r9
 8000de4:	d31a      	bcc.n	8000e1c <__udivmoddi4+0x294>
 8000de6:	d017      	beq.n	8000e18 <__udivmoddi4+0x290>
 8000de8:	b15d      	cbz	r5, 8000e02 <__udivmoddi4+0x27a>
 8000dea:	ebb3 020e 	subs.w	r2, r3, lr
 8000dee:	eb67 0701 	sbc.w	r7, r7, r1
 8000df2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000df6:	40f2      	lsrs	r2, r6
 8000df8:	ea4c 0202 	orr.w	r2, ip, r2
 8000dfc:	40f7      	lsrs	r7, r6
 8000dfe:	e9c5 2700 	strd	r2, r7, [r5]
 8000e02:	2600      	movs	r6, #0
 8000e04:	4631      	mov	r1, r6
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	462e      	mov	r6, r5
 8000e0c:	4628      	mov	r0, r5
 8000e0e:	e70b      	b.n	8000c28 <__udivmoddi4+0xa0>
 8000e10:	4606      	mov	r6, r0
 8000e12:	e6e9      	b.n	8000be8 <__udivmoddi4+0x60>
 8000e14:	4618      	mov	r0, r3
 8000e16:	e6fd      	b.n	8000c14 <__udivmoddi4+0x8c>
 8000e18:	4543      	cmp	r3, r8
 8000e1a:	d2e5      	bcs.n	8000de8 <__udivmoddi4+0x260>
 8000e1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e20:	eb69 0104 	sbc.w	r1, r9, r4
 8000e24:	3801      	subs	r0, #1
 8000e26:	e7df      	b.n	8000de8 <__udivmoddi4+0x260>
 8000e28:	4608      	mov	r0, r1
 8000e2a:	e7d2      	b.n	8000dd2 <__udivmoddi4+0x24a>
 8000e2c:	4660      	mov	r0, ip
 8000e2e:	e78d      	b.n	8000d4c <__udivmoddi4+0x1c4>
 8000e30:	4681      	mov	r9, r0
 8000e32:	e7b9      	b.n	8000da8 <__udivmoddi4+0x220>
 8000e34:	4666      	mov	r6, ip
 8000e36:	e775      	b.n	8000d24 <__udivmoddi4+0x19c>
 8000e38:	4630      	mov	r0, r6
 8000e3a:	e74a      	b.n	8000cd2 <__udivmoddi4+0x14a>
 8000e3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e40:	4439      	add	r1, r7
 8000e42:	e713      	b.n	8000c6c <__udivmoddi4+0xe4>
 8000e44:	3802      	subs	r0, #2
 8000e46:	443c      	add	r4, r7
 8000e48:	e724      	b.n	8000c94 <__udivmoddi4+0x10c>
 8000e4a:	bf00      	nop

08000e4c <__aeabi_idiv0>:
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop

08000e50 <delay_us>:
uint32_t sineVal[16];

uint8_t bufRec[256];


void delay_us(uint16_t us){
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3,0); // Set counter start to 0
 8000e5a:	4b09      	ldr	r3, [pc, #36]	; (8000e80 <delay_us+0x30>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	2200      	movs	r2, #0
 8000e60:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim3) < us);
 8000e62:	bf00      	nop
 8000e64:	4b06      	ldr	r3, [pc, #24]	; (8000e80 <delay_us+0x30>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e6a:	88fb      	ldrh	r3, [r7, #6]
 8000e6c:	429a      	cmp	r2, r3
 8000e6e:	d3f9      	bcc.n	8000e64 <delay_us+0x14>
}
 8000e70:	bf00      	nop
 8000e72:	bf00      	nop
 8000e74:	370c      	adds	r7, #12
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	20000110 	.word	0x20000110

08000e84 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	if(htim == &htim1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1){
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4a15      	ldr	r2, [pc, #84]	; (8000ee4 <HAL_TIM_IC_CaptureCallback+0x60>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d122      	bne.n	8000eda <HAL_TIM_IC_CaptureCallback+0x56>
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	7f1b      	ldrb	r3, [r3, #28]
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d11e      	bne.n	8000eda <HAL_TIM_IC_CaptureCallback+0x56>
		if(firstCaptured == 0) firstCaptured++;
 8000e9c:	4b12      	ldr	r3, [pc, #72]	; (8000ee8 <HAL_TIM_IC_CaptureCallback+0x64>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d105      	bne.n	8000eb0 <HAL_TIM_IC_CaptureCallback+0x2c>
 8000ea4:	4b10      	ldr	r3, [pc, #64]	; (8000ee8 <HAL_TIM_IC_CaptureCallback+0x64>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	4a0f      	ldr	r2, [pc, #60]	; (8000ee8 <HAL_TIM_IC_CaptureCallback+0x64>)
 8000eac:	6013      	str	r3, [r2, #0]
			totalTimeOne = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); //Retrieves pulse width value from ultrasonic
			calcObjDist(totalTimeOne);
			firstCaptured--;
		}
	}
}
 8000eae:	e014      	b.n	8000eda <HAL_TIM_IC_CaptureCallback+0x56>
		else if(firstCaptured == 1){
 8000eb0:	4b0d      	ldr	r3, [pc, #52]	; (8000ee8 <HAL_TIM_IC_CaptureCallback+0x64>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d110      	bne.n	8000eda <HAL_TIM_IC_CaptureCallback+0x56>
			totalTimeOne = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); //Retrieves pulse width value from ultrasonic
 8000eb8:	2104      	movs	r1, #4
 8000eba:	6878      	ldr	r0, [r7, #4]
 8000ebc:	f004 fb6e 	bl	800559c <HAL_TIM_ReadCapturedValue>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	4a0a      	ldr	r2, [pc, #40]	; (8000eec <HAL_TIM_IC_CaptureCallback+0x68>)
 8000ec4:	6013      	str	r3, [r2, #0]
			calcObjDist(totalTimeOne);
 8000ec6:	4b09      	ldr	r3, [pc, #36]	; (8000eec <HAL_TIM_IC_CaptureCallback+0x68>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f000 f810 	bl	8000ef0 <calcObjDist>
			firstCaptured--;
 8000ed0:	4b05      	ldr	r3, [pc, #20]	; (8000ee8 <HAL_TIM_IC_CaptureCallback+0x64>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	3b01      	subs	r3, #1
 8000ed6:	4a04      	ldr	r2, [pc, #16]	; (8000ee8 <HAL_TIM_IC_CaptureCallback+0x64>)
 8000ed8:	6013      	str	r3, [r2, #0]
}
 8000eda:	bf00      	nop
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	200002d0 	.word	0x200002d0
 8000ee8:	20000030 	.word	0x20000030
 8000eec:	20000034 	.word	0x20000034

08000ef0 <calcObjDist>:
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
	  }
	}
}

void calcObjDist(uint32_t totalTime){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
	totalFinal = totalTime/2;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	085b      	lsrs	r3, r3, #1
 8000efc:	461a      	mov	r2, r3
 8000efe:	4b10      	ldr	r3, [pc, #64]	; (8000f40 <calcObjDist+0x50>)
 8000f00:	601a      	str	r2, [r3, #0]
	distance = totalFinal * velSound * pow(10,-6);
 8000f02:	4b0f      	ldr	r3, [pc, #60]	; (8000f40 <calcObjDist+0x50>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a0f      	ldr	r2, [pc, #60]	; (8000f44 <calcObjDist+0x54>)
 8000f08:	6812      	ldr	r2, [r2, #0]
 8000f0a:	fb02 f303 	mul.w	r3, r2, r3
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff fad6 	bl	80004c0 <__aeabi_i2d>
 8000f14:	a308      	add	r3, pc, #32	; (adr r3, 8000f38 <calcObjDist+0x48>)
 8000f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f1a:	f7ff fb3b 	bl	8000594 <__aeabi_dmul>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	460b      	mov	r3, r1
 8000f22:	4610      	mov	r0, r2
 8000f24:	4619      	mov	r1, r3
 8000f26:	f7ff fdcf 	bl	8000ac8 <__aeabi_d2iz>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	4a06      	ldr	r2, [pc, #24]	; (8000f48 <calcObjDist+0x58>)
 8000f2e:	6013      	str	r3, [r2, #0]
}
 8000f30:	bf00      	nop
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	a0b5ed8d 	.word	0xa0b5ed8d
 8000f3c:	3eb0c6f7 	.word	0x3eb0c6f7
 8000f40:	20000038 	.word	0x20000038
 8000f44:	20000000 	.word	0x20000000
 8000f48:	2000003c 	.word	0x2000003c

08000f4c <sentryFireRoutine>:
	delay_us(10);
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
	HAL_Delay(100);
}

void sentryFireRoutine(){
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
  for(int i = 0; i < 12; i++){
 8000f52:	2300      	movs	r3, #0
 8000f54:	607b      	str	r3, [r7, #4]
 8000f56:	e012      	b.n	8000f7e <sentryFireRoutine+0x32>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 8000f58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f5c:	480c      	ldr	r0, [pc, #48]	; (8000f90 <sentryFireRoutine+0x44>)
 8000f5e:	f002 fac6 	bl	80034ee <HAL_GPIO_TogglePin>
	  HAL_Delay(10);
 8000f62:	200a      	movs	r0, #10
 8000f64:	f001 f8fe 	bl	8002164 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 8000f68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f6c:	4808      	ldr	r0, [pc, #32]	; (8000f90 <sentryFireRoutine+0x44>)
 8000f6e:	f002 fabe 	bl	80034ee <HAL_GPIO_TogglePin>
	  HAL_Delay(240);
 8000f72:	20f0      	movs	r0, #240	; 0xf0
 8000f74:	f001 f8f6 	bl	8002164 <HAL_Delay>
  for(int i = 0; i < 12; i++){
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	607b      	str	r3, [r7, #4]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2b0b      	cmp	r3, #11
 8000f82:	dde9      	ble.n	8000f58 <sentryFireRoutine+0xc>
  }
}
 8000f84:	bf00      	nop
 8000f86:	bf00      	nop
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40020400 	.word	0x40020400
 8000f94:	00000000 	.word	0x00000000

08000f98 <getSineVal>:

void getSineVal(){
 8000f98:	b5b0      	push	{r4, r5, r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
	for(int i = 0; i < samples; i++){
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	607b      	str	r3, [r7, #4]
 8000fa2:	e040      	b.n	8001026 <getSineVal+0x8e>
		sineVal[i] = (sin(2*i*PI/samples)+1)*((0xFFF+1)/2);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	005b      	lsls	r3, r3, #1
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff fa89 	bl	80004c0 <__aeabi_i2d>
 8000fae:	a328      	add	r3, pc, #160	; (adr r3, 8001050 <getSineVal+0xb8>)
 8000fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb4:	f7ff faee 	bl	8000594 <__aeabi_dmul>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	460b      	mov	r3, r1
 8000fbc:	4614      	mov	r4, r2
 8000fbe:	461d      	mov	r5, r3
 8000fc0:	4b1f      	ldr	r3, [pc, #124]	; (8001040 <getSineVal+0xa8>)
 8000fc2:	881b      	ldrh	r3, [r3, #0]
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff fa7b 	bl	80004c0 <__aeabi_i2d>
 8000fca:	4602      	mov	r2, r0
 8000fcc:	460b      	mov	r3, r1
 8000fce:	4620      	mov	r0, r4
 8000fd0:	4629      	mov	r1, r5
 8000fd2:	f7ff fc09 	bl	80007e8 <__aeabi_ddiv>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	460b      	mov	r3, r1
 8000fda:	ec43 2b17 	vmov	d7, r2, r3
 8000fde:	eeb0 0a47 	vmov.f32	s0, s14
 8000fe2:	eef0 0a67 	vmov.f32	s1, s15
 8000fe6:	f006 f803 	bl	8006ff0 <sin>
 8000fea:	ec51 0b10 	vmov	r0, r1, d0
 8000fee:	f04f 0200 	mov.w	r2, #0
 8000ff2:	4b14      	ldr	r3, [pc, #80]	; (8001044 <getSineVal+0xac>)
 8000ff4:	f7ff f918 	bl	8000228 <__adddf3>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	4610      	mov	r0, r2
 8000ffe:	4619      	mov	r1, r3
 8001000:	f04f 0200 	mov.w	r2, #0
 8001004:	4b10      	ldr	r3, [pc, #64]	; (8001048 <getSineVal+0xb0>)
 8001006:	f7ff fac5 	bl	8000594 <__aeabi_dmul>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	4610      	mov	r0, r2
 8001010:	4619      	mov	r1, r3
 8001012:	f7ff fd81 	bl	8000b18 <__aeabi_d2uiz>
 8001016:	4602      	mov	r2, r0
 8001018:	490c      	ldr	r1, [pc, #48]	; (800104c <getSineVal+0xb4>)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < samples; i++){
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3301      	adds	r3, #1
 8001024:	607b      	str	r3, [r7, #4]
 8001026:	4b06      	ldr	r3, [pc, #24]	; (8001040 <getSineVal+0xa8>)
 8001028:	881b      	ldrh	r3, [r3, #0]
 800102a:	461a      	mov	r2, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	4293      	cmp	r3, r2
 8001030:	dbb8      	blt.n	8000fa4 <getSineVal+0xc>
	}
}
 8001032:	bf00      	nop
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bdb0      	pop	{r4, r5, r7, pc}
 800103c:	f3af 8000 	nop.w
 8001040:	20000004 	.word	0x20000004
 8001044:	3ff00000 	.word	0x3ff00000
 8001048:	40a00000 	.word	0x40a00000
 800104c:	200003cc 	.word	0x200003cc
 8001050:	4d12d84a 	.word	0x4d12d84a
 8001054:	400921fb 	.word	0x400921fb

08001058 <stepper_set_rpm>:

#define stepsPerRev 200

void stepper_set_rpm(float rpm){
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	ed87 0a01 	vstr	s0, [r7, #4]
	delay_us(60000000/stepsPerRev/rpm);
 8001062:	eddf 6a09 	vldr	s13, [pc, #36]	; 8001088 <stepper_set_rpm+0x30>
 8001066:	ed97 7a01 	vldr	s14, [r7, #4]
 800106a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800106e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001072:	ee17 3a90 	vmov	r3, s15
 8001076:	b29b      	uxth	r3, r3
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff fee9 	bl	8000e50 <delay_us>
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	48927c00 	.word	0x48927c00

0800108c <full_step>:

void full_step(int step){
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2b03      	cmp	r3, #3
 8001098:	d86e      	bhi.n	8001178 <full_step+0xec>
 800109a:	a201      	add	r2, pc, #4	; (adr r2, 80010a0 <full_step+0x14>)
 800109c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010a0:	08001115 	.word	0x08001115
 80010a4:	08001147 	.word	0x08001147
 80010a8:	080010b1 	.word	0x080010b1
 80010ac:	080010e3 	.word	0x080010e3
		break;
	}*/
	switch(step){
		case 2:
			//1010
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 80010b0:	2201      	movs	r2, #1
 80010b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010b6:	4832      	ldr	r0, [pc, #200]	; (8001180 <full_step+0xf4>)
 80010b8:	f002 fa00 	bl	80034bc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010c2:	482f      	ldr	r0, [pc, #188]	; (8001180 <full_step+0xf4>)
 80010c4:	f002 f9fa 	bl	80034bc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 80010c8:	2201      	movs	r2, #1
 80010ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010ce:	482c      	ldr	r0, [pc, #176]	; (8001180 <full_step+0xf4>)
 80010d0:	f002 f9f4 	bl	80034bc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
 80010d4:	2200      	movs	r2, #0
 80010d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010da:	4829      	ldr	r0, [pc, #164]	; (8001180 <full_step+0xf4>)
 80010dc:	f002 f9ee 	bl	80034bc <HAL_GPIO_WritePin>
			break;
 80010e0:	e04a      	b.n	8001178 <full_step+0xec>
		case 3:
			//0110
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80010e2:	2200      	movs	r2, #0
 80010e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010e8:	4825      	ldr	r0, [pc, #148]	; (8001180 <full_step+0xf4>)
 80010ea:	f002 f9e7 	bl	80034bc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 80010ee:	2201      	movs	r2, #1
 80010f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010f4:	4822      	ldr	r0, [pc, #136]	; (8001180 <full_step+0xf4>)
 80010f6:	f002 f9e1 	bl	80034bc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 80010fa:	2201      	movs	r2, #1
 80010fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001100:	481f      	ldr	r0, [pc, #124]	; (8001180 <full_step+0xf4>)
 8001102:	f002 f9db 	bl	80034bc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
 8001106:	2200      	movs	r2, #0
 8001108:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800110c:	481c      	ldr	r0, [pc, #112]	; (8001180 <full_step+0xf4>)
 800110e:	f002 f9d5 	bl	80034bc <HAL_GPIO_WritePin>
			break;
 8001112:	e031      	b.n	8001178 <full_step+0xec>
		case 0:
			//0101
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8001114:	2200      	movs	r2, #0
 8001116:	f44f 7180 	mov.w	r1, #256	; 0x100
 800111a:	4819      	ldr	r0, [pc, #100]	; (8001180 <full_step+0xf4>)
 800111c:	f002 f9ce 	bl	80034bc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8001120:	2201      	movs	r2, #1
 8001122:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001126:	4816      	ldr	r0, [pc, #88]	; (8001180 <full_step+0xf4>)
 8001128:	f002 f9c8 	bl	80034bc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 800112c:	2200      	movs	r2, #0
 800112e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001132:	4813      	ldr	r0, [pc, #76]	; (8001180 <full_step+0xf4>)
 8001134:	f002 f9c2 	bl	80034bc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET);
 8001138:	2201      	movs	r2, #1
 800113a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800113e:	4810      	ldr	r0, [pc, #64]	; (8001180 <full_step+0xf4>)
 8001140:	f002 f9bc 	bl	80034bc <HAL_GPIO_WritePin>
			break;
 8001144:	e018      	b.n	8001178 <full_step+0xec>
		case 1:
			//1001
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8001146:	2201      	movs	r2, #1
 8001148:	f44f 7180 	mov.w	r1, #256	; 0x100
 800114c:	480c      	ldr	r0, [pc, #48]	; (8001180 <full_step+0xf4>)
 800114e:	f002 f9b5 	bl	80034bc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001152:	2200      	movs	r2, #0
 8001154:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001158:	4809      	ldr	r0, [pc, #36]	; (8001180 <full_step+0xf4>)
 800115a:	f002 f9af 	bl	80034bc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 800115e:	2200      	movs	r2, #0
 8001160:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001164:	4806      	ldr	r0, [pc, #24]	; (8001180 <full_step+0xf4>)
 8001166:	f002 f9a9 	bl	80034bc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET);
 800116a:	2201      	movs	r2, #1
 800116c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001170:	4803      	ldr	r0, [pc, #12]	; (8001180 <full_step+0xf4>)
 8001172:	f002 f9a3 	bl	80034bc <HAL_GPIO_WritePin>
			break;
 8001176:	bf00      	nop
		}

	//AA!BB!
}
 8001178:	bf00      	nop
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	40020800 	.word	0x40020800

08001184 <stepper_step_angle>:

void stepper_step_angle(float angle, float rpm){
 8001184:	b580      	push	{r7, lr}
 8001186:	b086      	sub	sp, #24
 8001188:	af00      	add	r7, sp, #0
 800118a:	ed87 0a01 	vstr	s0, [r7, #4]
 800118e:	edc7 0a00 	vstr	s1, [r7]
	float anglePerStep = 1.8*4; // For some reason, multiply by 4
 8001192:	4b16      	ldr	r3, [pc, #88]	; (80011ec <stepper_step_angle+0x68>)
 8001194:	60fb      	str	r3, [r7, #12]
	int numOfSteps = (int) (angle/anglePerStep);
 8001196:	edd7 6a01 	vldr	s13, [r7, #4]
 800119a:	ed97 7a03 	vldr	s14, [r7, #12]
 800119e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011a6:	ee17 3a90 	vmov	r3, s15
 80011aa:	60bb      	str	r3, [r7, #8]

	for(int i = 0; i < numOfSteps; i++){
 80011ac:	2300      	movs	r3, #0
 80011ae:	617b      	str	r3, [r7, #20]
 80011b0:	e012      	b.n	80011d8 <stepper_step_angle+0x54>
		for(int j = 0; j < 4; j++){
 80011b2:	2300      	movs	r3, #0
 80011b4:	613b      	str	r3, [r7, #16]
 80011b6:	e009      	b.n	80011cc <stepper_step_angle+0x48>
			full_step(j);
 80011b8:	6938      	ldr	r0, [r7, #16]
 80011ba:	f7ff ff67 	bl	800108c <full_step>
			stepper_set_rpm(rpm);
 80011be:	ed97 0a00 	vldr	s0, [r7]
 80011c2:	f7ff ff49 	bl	8001058 <stepper_set_rpm>
		for(int j = 0; j < 4; j++){
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	3301      	adds	r3, #1
 80011ca:	613b      	str	r3, [r7, #16]
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	2b03      	cmp	r3, #3
 80011d0:	ddf2      	ble.n	80011b8 <stepper_step_angle+0x34>
	for(int i = 0; i < numOfSteps; i++){
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	3301      	adds	r3, #1
 80011d6:	617b      	str	r3, [r7, #20]
 80011d8:	697a      	ldr	r2, [r7, #20]
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	429a      	cmp	r2, r3
 80011de:	dbe8      	blt.n	80011b2 <stepper_step_angle+0x2e>
		}
	}
}
 80011e0:	bf00      	nop
 80011e2:	bf00      	nop
 80011e4:	3718      	adds	r7, #24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40e66666 	.word	0x40e66666

080011f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011f6:	f000 ff58 	bl	80020aa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011fa:	f000 f857 	bl	80012ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011fe:	f000 fb3f 	bl	8001880 <MX_GPIO_Init>
  MX_DMA_Init();
 8001202:	f000 fb1f 	bl	8001844 <MX_DMA_Init>
  MX_TIM1_Init();
 8001206:	f000 f93b 	bl	8001480 <MX_TIM1_Init>
  MX_TIM3_Init();
 800120a:	f000 fa4f 	bl	80016ac <MX_TIM3_Init>
  MX_DAC_Init();
 800120e:	f000 f8cf 	bl	80013b0 <MX_DAC_Init>
  MX_TIM2_Init();
 8001212:	f000 f9d5 	bl	80015c0 <MX_TIM2_Init>
  MX_SPI1_Init();
 8001216:	f000 f8f5 	bl	8001404 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 800121a:	f000 fae3 	bl	80017e4 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 800121e:	f000 fa93 	bl	8001748 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8001222:	2100      	movs	r1, #0
 8001224:	4818      	ldr	r0, [pc, #96]	; (8001288 <main+0x98>)
 8001226:	f003 fca3 	bl	8004b70 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 800122a:	2104      	movs	r1, #4
 800122c:	4816      	ldr	r0, [pc, #88]	; (8001288 <main+0x98>)
 800122e:	f003 fc9f 	bl	8004b70 <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start(&htim3);
 8001232:	4816      	ldr	r0, [pc, #88]	; (800128c <main+0x9c>)
 8001234:	f003 fb6a 	bl	800490c <HAL_TIM_Base_Start>

  getSineVal();
 8001238:	f7ff feae 	bl	8000f98 <getSineVal>
  HAL_TIM_Base_Start(&htim4);
 800123c:	4814      	ldr	r0, [pc, #80]	; (8001290 <main+0xa0>)
 800123e:	f003 fb65 	bl	800490c <HAL_TIM_Base_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8001242:	2100      	movs	r1, #0
 8001244:	4813      	ldr	r0, [pc, #76]	; (8001294 <main+0xa4>)
 8001246:	f001 f8e4 	bl	8002412 <HAL_DAC_Start>
  HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, sineVal, samples, DAC_ALIGN_12B_R);
 800124a:	4b13      	ldr	r3, [pc, #76]	; (8001298 <main+0xa8>)
 800124c:	881b      	ldrh	r3, [r3, #0]
 800124e:	461a      	mov	r2, r3
 8001250:	2300      	movs	r3, #0
 8001252:	9300      	str	r3, [sp, #0]
 8001254:	4613      	mov	r3, r2
 8001256:	4a11      	ldr	r2, [pc, #68]	; (800129c <main+0xac>)
 8001258:	2100      	movs	r1, #0
 800125a:	480e      	ldr	r0, [pc, #56]	; (8001294 <main+0xa4>)
 800125c:	f001 f92c 	bl	80024b8 <HAL_DAC_Start_DMA>

  //HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);

  int i = 0;
 8001260:	2300      	movs	r3, #0
 8001262:	607b      	str	r3, [r7, #4]
	  //HAL_UART_Transmit(&huart3,buffer,sizeof(buffer),HAL_MAX_DELAY);
	  //HAL_UART_Receive_IT(&huart3,bufRec,sizeof(bufRec));

	  //stepper_step_angle(90,7.5);
	  //HAL_Delay(1000);
	  stepper_step_angle(90,240);
 8001264:	eddf 0a0e 	vldr	s1, [pc, #56]	; 80012a0 <main+0xb0>
 8001268:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80012a4 <main+0xb4>
 800126c:	f7ff ff8a 	bl	8001184 <stepper_step_angle>
	  //HAL_Delay(1000);

	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET){
 8001270:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001274:	480c      	ldr	r0, [pc, #48]	; (80012a8 <main+0xb8>)
 8001276:	f002 f909 	bl	800348c <HAL_GPIO_ReadPin>
 800127a:	4603      	mov	r3, r0
 800127c:	2b01      	cmp	r3, #1
 800127e:	d1f1      	bne.n	8001264 <main+0x74>
		  sentryFireRoutine();
 8001280:	f7ff fe64 	bl	8000f4c <sentryFireRoutine>
	  stepper_step_angle(90,240);
 8001284:	e7ee      	b.n	8001264 <main+0x74>
 8001286:	bf00      	nop
 8001288:	200002d0 	.word	0x200002d0
 800128c:	20000110 	.word	0x20000110
 8001290:	20000040 	.word	0x20000040
 8001294:	200001bc 	.word	0x200001bc
 8001298:	20000004 	.word	0x20000004
 800129c:	200003cc 	.word	0x200003cc
 80012a0:	43700000 	.word	0x43700000
 80012a4:	42b40000 	.word	0x42b40000
 80012a8:	40020800 	.word	0x40020800

080012ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b0b4      	sub	sp, #208	; 0xd0
 80012b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012b2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80012b6:	2230      	movs	r2, #48	; 0x30
 80012b8:	2100      	movs	r1, #0
 80012ba:	4618      	mov	r0, r3
 80012bc:	f005 fe8e 	bl	8006fdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012c0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	605a      	str	r2, [r3, #4]
 80012ca:	609a      	str	r2, [r3, #8]
 80012cc:	60da      	str	r2, [r3, #12]
 80012ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012d0:	f107 0308 	add.w	r3, r7, #8
 80012d4:	2284      	movs	r2, #132	; 0x84
 80012d6:	2100      	movs	r1, #0
 80012d8:	4618      	mov	r0, r3
 80012da:	f005 fe7f 	bl	8006fdc <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012de:	4b32      	ldr	r3, [pc, #200]	; (80013a8 <SystemClock_Config+0xfc>)
 80012e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e2:	4a31      	ldr	r2, [pc, #196]	; (80013a8 <SystemClock_Config+0xfc>)
 80012e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012e8:	6413      	str	r3, [r2, #64]	; 0x40
 80012ea:	4b2f      	ldr	r3, [pc, #188]	; (80013a8 <SystemClock_Config+0xfc>)
 80012ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012f2:	607b      	str	r3, [r7, #4]
 80012f4:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80012f6:	4b2d      	ldr	r3, [pc, #180]	; (80013ac <SystemClock_Config+0x100>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80012fe:	4a2b      	ldr	r2, [pc, #172]	; (80013ac <SystemClock_Config+0x100>)
 8001300:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001304:	6013      	str	r3, [r2, #0]
 8001306:	4b29      	ldr	r3, [pc, #164]	; (80013ac <SystemClock_Config+0x100>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800130e:	603b      	str	r3, [r7, #0]
 8001310:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001312:	2302      	movs	r3, #2
 8001314:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001318:	2301      	movs	r3, #1
 800131a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800131e:	2310      	movs	r3, #16
 8001320:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001324:	2300      	movs	r3, #0
 8001326:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800132a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800132e:	4618      	mov	r0, r3
 8001330:	f002 f91c 	bl	800356c <HAL_RCC_OscConfig>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800133a:	f000 fbf1 	bl	8001b20 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800133e:	230f      	movs	r3, #15
 8001340:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001344:	2300      	movs	r3, #0
 8001346:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800134a:	2300      	movs	r3, #0
 800134c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8001350:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001354:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8001358:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800135c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001360:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001364:	2100      	movs	r1, #0
 8001366:	4618      	mov	r0, r3
 8001368:	f002 fba4 	bl	8003ab4 <HAL_RCC_ClockConfig>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001372:	f000 fbd5 	bl	8001b20 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001376:	f44f 7380 	mov.w	r3, #256	; 0x100
 800137a:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800137c:	2300      	movs	r3, #0
 800137e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001380:	f107 0308 	add.w	r3, r7, #8
 8001384:	4618      	mov	r0, r3
 8001386:	f002 fdcf 	bl	8003f28 <HAL_RCCEx_PeriphCLKConfig>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8001390:	f000 fbc6 	bl	8001b20 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8001394:	2200      	movs	r2, #0
 8001396:	2100      	movs	r1, #0
 8001398:	2000      	movs	r0, #0
 800139a:	f002 fc77 	bl	8003c8c <HAL_RCC_MCOConfig>
}
 800139e:	bf00      	nop
 80013a0:	37d0      	adds	r7, #208	; 0xd0
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40023800 	.word	0x40023800
 80013ac:	40007000 	.word	0x40007000

080013b0 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80013b6:	463b      	mov	r3, r7
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80013be:	4b0f      	ldr	r3, [pc, #60]	; (80013fc <MX_DAC_Init+0x4c>)
 80013c0:	4a0f      	ldr	r2, [pc, #60]	; (8001400 <MX_DAC_Init+0x50>)
 80013c2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80013c4:	480d      	ldr	r0, [pc, #52]	; (80013fc <MX_DAC_Init+0x4c>)
 80013c6:	f001 f802 	bl	80023ce <HAL_DAC_Init>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80013d0:	f000 fba6 	bl	8001b20 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T4_TRGO;
 80013d4:	232c      	movs	r3, #44	; 0x2c
 80013d6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80013d8:	2300      	movs	r3, #0
 80013da:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80013dc:	463b      	mov	r3, r7
 80013de:	2200      	movs	r2, #0
 80013e0:	4619      	mov	r1, r3
 80013e2:	4806      	ldr	r0, [pc, #24]	; (80013fc <MX_DAC_Init+0x4c>)
 80013e4:	f001 f9b8 	bl	8002758 <HAL_DAC_ConfigChannel>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80013ee:	f000 fb97 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200001bc 	.word	0x200001bc
 8001400:	40007400 	.word	0x40007400

08001404 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001408:	4b1b      	ldr	r3, [pc, #108]	; (8001478 <MX_SPI1_Init+0x74>)
 800140a:	4a1c      	ldr	r2, [pc, #112]	; (800147c <MX_SPI1_Init+0x78>)
 800140c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800140e:	4b1a      	ldr	r3, [pc, #104]	; (8001478 <MX_SPI1_Init+0x74>)
 8001410:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001414:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001416:	4b18      	ldr	r3, [pc, #96]	; (8001478 <MX_SPI1_Init+0x74>)
 8001418:	2200      	movs	r2, #0
 800141a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800141c:	4b16      	ldr	r3, [pc, #88]	; (8001478 <MX_SPI1_Init+0x74>)
 800141e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001422:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001424:	4b14      	ldr	r3, [pc, #80]	; (8001478 <MX_SPI1_Init+0x74>)
 8001426:	2200      	movs	r2, #0
 8001428:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800142a:	4b13      	ldr	r3, [pc, #76]	; (8001478 <MX_SPI1_Init+0x74>)
 800142c:	2200      	movs	r2, #0
 800142e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001430:	4b11      	ldr	r3, [pc, #68]	; (8001478 <MX_SPI1_Init+0x74>)
 8001432:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001436:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001438:	4b0f      	ldr	r3, [pc, #60]	; (8001478 <MX_SPI1_Init+0x74>)
 800143a:	2200      	movs	r2, #0
 800143c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800143e:	4b0e      	ldr	r3, [pc, #56]	; (8001478 <MX_SPI1_Init+0x74>)
 8001440:	2200      	movs	r2, #0
 8001442:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001444:	4b0c      	ldr	r3, [pc, #48]	; (8001478 <MX_SPI1_Init+0x74>)
 8001446:	2200      	movs	r2, #0
 8001448:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800144a:	4b0b      	ldr	r3, [pc, #44]	; (8001478 <MX_SPI1_Init+0x74>)
 800144c:	2200      	movs	r2, #0
 800144e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001450:	4b09      	ldr	r3, [pc, #36]	; (8001478 <MX_SPI1_Init+0x74>)
 8001452:	2207      	movs	r2, #7
 8001454:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001456:	4b08      	ldr	r3, [pc, #32]	; (8001478 <MX_SPI1_Init+0x74>)
 8001458:	2200      	movs	r2, #0
 800145a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800145c:	4b06      	ldr	r3, [pc, #24]	; (8001478 <MX_SPI1_Init+0x74>)
 800145e:	2208      	movs	r2, #8
 8001460:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001462:	4805      	ldr	r0, [pc, #20]	; (8001478 <MX_SPI1_Init+0x74>)
 8001464:	f003 f950 	bl	8004708 <HAL_SPI_Init>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800146e:	f000 fb57 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	2000031c 	.word	0x2000031c
 800147c:	40013000 	.word	0x40013000

08001480 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b090      	sub	sp, #64	; 0x40
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001486:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]
 8001490:	609a      	str	r2, [r3, #8]
 8001492:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001494:	f107 031c 	add.w	r3, r7, #28
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014a4:	f107 0310 	add.w	r3, r7, #16
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80014b0:	463b      	mov	r3, r7
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014bc:	4b3e      	ldr	r3, [pc, #248]	; (80015b8 <MX_TIM1_Init+0x138>)
 80014be:	4a3f      	ldr	r2, [pc, #252]	; (80015bc <MX_TIM1_Init+0x13c>)
 80014c0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2-1;
 80014c2:	4b3d      	ldr	r3, [pc, #244]	; (80015b8 <MX_TIM1_Init+0x138>)
 80014c4:	2201      	movs	r2, #1
 80014c6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014c8:	4b3b      	ldr	r3, [pc, #236]	; (80015b8 <MX_TIM1_Init+0x138>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80014ce:	4b3a      	ldr	r3, [pc, #232]	; (80015b8 <MX_TIM1_Init+0x138>)
 80014d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014d4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014d6:	4b38      	ldr	r3, [pc, #224]	; (80015b8 <MX_TIM1_Init+0x138>)
 80014d8:	2200      	movs	r2, #0
 80014da:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014dc:	4b36      	ldr	r3, [pc, #216]	; (80015b8 <MX_TIM1_Init+0x138>)
 80014de:	2200      	movs	r2, #0
 80014e0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014e2:	4b35      	ldr	r3, [pc, #212]	; (80015b8 <MX_TIM1_Init+0x138>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014e8:	4833      	ldr	r0, [pc, #204]	; (80015b8 <MX_TIM1_Init+0x138>)
 80014ea:	f003 f9b8 	bl	800485e <HAL_TIM_Base_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80014f4:	f000 fb14 	bl	8001b20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014fc:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80014fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001502:	4619      	mov	r1, r3
 8001504:	482c      	ldr	r0, [pc, #176]	; (80015b8 <MX_TIM1_Init+0x138>)
 8001506:	f003 ff41 	bl	800538c <HAL_TIM_ConfigClockSource>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001510:	f000 fb06 	bl	8001b20 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001514:	4828      	ldr	r0, [pc, #160]	; (80015b8 <MX_TIM1_Init+0x138>)
 8001516:	f003 faca 	bl	8004aae <HAL_TIM_IC_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001520:	f000 fafe 	bl	8001b20 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001524:	2304      	movs	r3, #4
 8001526:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001528:	2350      	movs	r3, #80	; 0x50
 800152a:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800152c:	2300      	movs	r3, #0
 800152e:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 8001530:	2300      	movs	r3, #0
 8001532:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001534:	f107 031c 	add.w	r3, r7, #28
 8001538:	4619      	mov	r1, r3
 800153a:	481f      	ldr	r0, [pc, #124]	; (80015b8 <MX_TIM1_Init+0x138>)
 800153c:	f003 ffec 	bl	8005518 <HAL_TIM_SlaveConfigSynchro>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001546:	f000 faeb 	bl	8001b20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800154a:	2300      	movs	r3, #0
 800154c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001552:	2300      	movs	r3, #0
 8001554:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001556:	f107 0310 	add.w	r3, r7, #16
 800155a:	4619      	mov	r1, r3
 800155c:	4816      	ldr	r0, [pc, #88]	; (80015b8 <MX_TIM1_Init+0x138>)
 800155e:	f004 fe01 	bl	8006164 <HAL_TIMEx_MasterConfigSynchronization>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8001568:	f000 fada 	bl	8001b20 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800156c:	2300      	movs	r3, #0
 800156e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001570:	2301      	movs	r3, #1
 8001572:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001574:	2300      	movs	r3, #0
 8001576:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001578:	2300      	movs	r3, #0
 800157a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800157c:	463b      	mov	r3, r7
 800157e:	2200      	movs	r2, #0
 8001580:	4619      	mov	r1, r3
 8001582:	480d      	ldr	r0, [pc, #52]	; (80015b8 <MX_TIM1_Init+0x138>)
 8001584:	f003 fd5d 	bl	8005042 <HAL_TIM_IC_ConfigChannel>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 800158e:	f000 fac7 	bl	8001b20 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001592:	2302      	movs	r3, #2
 8001594:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001596:	2302      	movs	r3, #2
 8001598:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800159a:	463b      	mov	r3, r7
 800159c:	2204      	movs	r2, #4
 800159e:	4619      	mov	r1, r3
 80015a0:	4805      	ldr	r0, [pc, #20]	; (80015b8 <MX_TIM1_Init+0x138>)
 80015a2:	f003 fd4e 	bl	8005042 <HAL_TIM_IC_ConfigChannel>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 80015ac:	f000 fab8 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80015b0:	bf00      	nop
 80015b2:	3740      	adds	r7, #64	; 0x40
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	200002d0 	.word	0x200002d0
 80015bc:	40010000 	.word	0x40010000

080015c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08e      	sub	sp, #56	; 0x38
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	605a      	str	r2, [r3, #4]
 80015d0:	609a      	str	r2, [r3, #8]
 80015d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d4:	f107 031c 	add.w	r3, r7, #28
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015e0:	463b      	mov	r3, r7
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]
 80015e8:	609a      	str	r2, [r3, #8]
 80015ea:	60da      	str	r2, [r3, #12]
 80015ec:	611a      	str	r2, [r3, #16]
 80015ee:	615a      	str	r2, [r3, #20]
 80015f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015f2:	4b2d      	ldr	r3, [pc, #180]	; (80016a8 <MX_TIM2_Init+0xe8>)
 80015f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015f8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 400-1;
 80015fa:	4b2b      	ldr	r3, [pc, #172]	; (80016a8 <MX_TIM2_Init+0xe8>)
 80015fc:	f240 128f 	movw	r2, #399	; 0x18f
 8001600:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001602:	4b29      	ldr	r3, [pc, #164]	; (80016a8 <MX_TIM2_Init+0xe8>)
 8001604:	2200      	movs	r2, #0
 8001606:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001608:	4b27      	ldr	r3, [pc, #156]	; (80016a8 <MX_TIM2_Init+0xe8>)
 800160a:	2263      	movs	r2, #99	; 0x63
 800160c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800160e:	4b26      	ldr	r3, [pc, #152]	; (80016a8 <MX_TIM2_Init+0xe8>)
 8001610:	2200      	movs	r2, #0
 8001612:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001614:	4b24      	ldr	r3, [pc, #144]	; (80016a8 <MX_TIM2_Init+0xe8>)
 8001616:	2200      	movs	r2, #0
 8001618:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800161a:	4823      	ldr	r0, [pc, #140]	; (80016a8 <MX_TIM2_Init+0xe8>)
 800161c:	f003 f91f 	bl	800485e <HAL_TIM_Base_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001626:	f000 fa7b 	bl	8001b20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800162a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800162e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001630:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001634:	4619      	mov	r1, r3
 8001636:	481c      	ldr	r0, [pc, #112]	; (80016a8 <MX_TIM2_Init+0xe8>)
 8001638:	f003 fea8 	bl	800538c <HAL_TIM_ConfigClockSource>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001642:	f000 fa6d 	bl	8001b20 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001646:	4818      	ldr	r0, [pc, #96]	; (80016a8 <MX_TIM2_Init+0xe8>)
 8001648:	f003 f9d0 	bl	80049ec <HAL_TIM_PWM_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001652:	f000 fa65 	bl	8001b20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001656:	2300      	movs	r3, #0
 8001658:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800165a:	2300      	movs	r3, #0
 800165c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800165e:	f107 031c 	add.w	r3, r7, #28
 8001662:	4619      	mov	r1, r3
 8001664:	4810      	ldr	r0, [pc, #64]	; (80016a8 <MX_TIM2_Init+0xe8>)
 8001666:	f004 fd7d 	bl	8006164 <HAL_TIMEx_MasterConfigSynchronization>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001670:	f000 fa56 	bl	8001b20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001674:	2360      	movs	r3, #96	; 0x60
 8001676:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001678:	2300      	movs	r3, #0
 800167a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800167c:	2300      	movs	r3, #0
 800167e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001680:	2300      	movs	r3, #0
 8001682:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001684:	463b      	mov	r3, r7
 8001686:	2200      	movs	r2, #0
 8001688:	4619      	mov	r1, r3
 800168a:	4807      	ldr	r0, [pc, #28]	; (80016a8 <MX_TIM2_Init+0xe8>)
 800168c:	f003 fd6e 	bl	800516c <HAL_TIM_PWM_ConfigChannel>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001696:	f000 fa43 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800169a:	4803      	ldr	r0, [pc, #12]	; (80016a8 <MX_TIM2_Init+0xe8>)
 800169c:	f000 fbd0 	bl	8001e40 <HAL_TIM_MspPostInit>

}
 80016a0:	bf00      	nop
 80016a2:	3738      	adds	r7, #56	; 0x38
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20000380 	.word	0x20000380

080016ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b088      	sub	sp, #32
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016b2:	f107 0310 	add.w	r3, r7, #16
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	605a      	str	r2, [r3, #4]
 80016bc:	609a      	str	r2, [r3, #8]
 80016be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016c0:	1d3b      	adds	r3, r7, #4
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	605a      	str	r2, [r3, #4]
 80016c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016ca:	4b1d      	ldr	r3, [pc, #116]	; (8001740 <MX_TIM3_Init+0x94>)
 80016cc:	4a1d      	ldr	r2, [pc, #116]	; (8001744 <MX_TIM3_Init+0x98>)
 80016ce:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2-1;
 80016d0:	4b1b      	ldr	r3, [pc, #108]	; (8001740 <MX_TIM3_Init+0x94>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016d6:	4b1a      	ldr	r3, [pc, #104]	; (8001740 <MX_TIM3_Init+0x94>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535-1;
 80016dc:	4b18      	ldr	r3, [pc, #96]	; (8001740 <MX_TIM3_Init+0x94>)
 80016de:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80016e2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016e4:	4b16      	ldr	r3, [pc, #88]	; (8001740 <MX_TIM3_Init+0x94>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ea:	4b15      	ldr	r3, [pc, #84]	; (8001740 <MX_TIM3_Init+0x94>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80016f0:	4813      	ldr	r0, [pc, #76]	; (8001740 <MX_TIM3_Init+0x94>)
 80016f2:	f003 f8b4 	bl	800485e <HAL_TIM_Base_Init>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80016fc:	f000 fa10 	bl	8001b20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001700:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001704:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001706:	f107 0310 	add.w	r3, r7, #16
 800170a:	4619      	mov	r1, r3
 800170c:	480c      	ldr	r0, [pc, #48]	; (8001740 <MX_TIM3_Init+0x94>)
 800170e:	f003 fe3d 	bl	800538c <HAL_TIM_ConfigClockSource>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001718:	f000 fa02 	bl	8001b20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171c:	2300      	movs	r3, #0
 800171e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001720:	2300      	movs	r3, #0
 8001722:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001724:	1d3b      	adds	r3, r7, #4
 8001726:	4619      	mov	r1, r3
 8001728:	4805      	ldr	r0, [pc, #20]	; (8001740 <MX_TIM3_Init+0x94>)
 800172a:	f004 fd1b 	bl	8006164 <HAL_TIMEx_MasterConfigSynchronization>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001734:	f000 f9f4 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001738:	bf00      	nop
 800173a:	3720      	adds	r7, #32
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20000110 	.word	0x20000110
 8001744:	40000400 	.word	0x40000400

08001748 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800174e:	f107 0310 	add.w	r3, r7, #16
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	605a      	str	r2, [r3, #4]
 8001758:	609a      	str	r2, [r3, #8]
 800175a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800175c:	1d3b      	adds	r3, r7, #4
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001766:	4b1d      	ldr	r3, [pc, #116]	; (80017dc <MX_TIM4_Init+0x94>)
 8001768:	4a1d      	ldr	r2, [pc, #116]	; (80017e0 <MX_TIM4_Init+0x98>)
 800176a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800176c:	4b1b      	ldr	r3, [pc, #108]	; (80017dc <MX_TIM4_Init+0x94>)
 800176e:	2200      	movs	r2, #0
 8001770:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001772:	4b1a      	ldr	r3, [pc, #104]	; (80017dc <MX_TIM4_Init+0x94>)
 8001774:	2200      	movs	r2, #0
 8001776:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 255;
 8001778:	4b18      	ldr	r3, [pc, #96]	; (80017dc <MX_TIM4_Init+0x94>)
 800177a:	22ff      	movs	r2, #255	; 0xff
 800177c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800177e:	4b17      	ldr	r3, [pc, #92]	; (80017dc <MX_TIM4_Init+0x94>)
 8001780:	2200      	movs	r2, #0
 8001782:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001784:	4b15      	ldr	r3, [pc, #84]	; (80017dc <MX_TIM4_Init+0x94>)
 8001786:	2200      	movs	r2, #0
 8001788:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800178a:	4814      	ldr	r0, [pc, #80]	; (80017dc <MX_TIM4_Init+0x94>)
 800178c:	f003 f867 	bl	800485e <HAL_TIM_Base_Init>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001796:	f000 f9c3 	bl	8001b20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800179a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800179e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80017a0:	f107 0310 	add.w	r3, r7, #16
 80017a4:	4619      	mov	r1, r3
 80017a6:	480d      	ldr	r0, [pc, #52]	; (80017dc <MX_TIM4_Init+0x94>)
 80017a8:	f003 fdf0 	bl	800538c <HAL_TIM_ConfigClockSource>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80017b2:	f000 f9b5 	bl	8001b20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80017b6:	2320      	movs	r3, #32
 80017b8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ba:	2300      	movs	r3, #0
 80017bc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017be:	1d3b      	adds	r3, r7, #4
 80017c0:	4619      	mov	r1, r3
 80017c2:	4806      	ldr	r0, [pc, #24]	; (80017dc <MX_TIM4_Init+0x94>)
 80017c4:	f004 fcce 	bl	8006164 <HAL_TIMEx_MasterConfigSynchronization>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80017ce:	f000 f9a7 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80017d2:	bf00      	nop
 80017d4:	3720      	adds	r7, #32
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000040 	.word	0x20000040
 80017e0:	40000800 	.word	0x40000800

080017e4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017e8:	4b14      	ldr	r3, [pc, #80]	; (800183c <MX_USART3_UART_Init+0x58>)
 80017ea:	4a15      	ldr	r2, [pc, #84]	; (8001840 <MX_USART3_UART_Init+0x5c>)
 80017ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80017ee:	4b13      	ldr	r3, [pc, #76]	; (800183c <MX_USART3_UART_Init+0x58>)
 80017f0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80017f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017f6:	4b11      	ldr	r3, [pc, #68]	; (800183c <MX_USART3_UART_Init+0x58>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017fc:	4b0f      	ldr	r3, [pc, #60]	; (800183c <MX_USART3_UART_Init+0x58>)
 80017fe:	2200      	movs	r2, #0
 8001800:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001802:	4b0e      	ldr	r3, [pc, #56]	; (800183c <MX_USART3_UART_Init+0x58>)
 8001804:	2200      	movs	r2, #0
 8001806:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001808:	4b0c      	ldr	r3, [pc, #48]	; (800183c <MX_USART3_UART_Init+0x58>)
 800180a:	220c      	movs	r2, #12
 800180c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800180e:	4b0b      	ldr	r3, [pc, #44]	; (800183c <MX_USART3_UART_Init+0x58>)
 8001810:	2200      	movs	r2, #0
 8001812:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001814:	4b09      	ldr	r3, [pc, #36]	; (800183c <MX_USART3_UART_Init+0x58>)
 8001816:	2200      	movs	r2, #0
 8001818:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800181a:	4b08      	ldr	r3, [pc, #32]	; (800183c <MX_USART3_UART_Init+0x58>)
 800181c:	2200      	movs	r2, #0
 800181e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001820:	4b06      	ldr	r3, [pc, #24]	; (800183c <MX_USART3_UART_Init+0x58>)
 8001822:	2200      	movs	r2, #0
 8001824:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001826:	4805      	ldr	r0, [pc, #20]	; (800183c <MX_USART3_UART_Init+0x58>)
 8001828:	f004 fd48 	bl	80062bc <HAL_UART_Init>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001832:	f000 f975 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	2000008c 	.word	0x2000008c
 8001840:	40004800 	.word	0x40004800

08001844 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800184a:	4b0c      	ldr	r3, [pc, #48]	; (800187c <MX_DMA_Init+0x38>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	4a0b      	ldr	r2, [pc, #44]	; (800187c <MX_DMA_Init+0x38>)
 8001850:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001854:	6313      	str	r3, [r2, #48]	; 0x30
 8001856:	4b09      	ldr	r3, [pc, #36]	; (800187c <MX_DMA_Init+0x38>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800185e:	607b      	str	r3, [r7, #4]
 8001860:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001862:	2200      	movs	r2, #0
 8001864:	2100      	movs	r1, #0
 8001866:	2010      	movs	r0, #16
 8001868:	f000 fd7b 	bl	8002362 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800186c:	2010      	movs	r0, #16
 800186e:	f000 fd94 	bl	800239a <HAL_NVIC_EnableIRQ>

}
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40023800 	.word	0x40023800

08001880 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08e      	sub	sp, #56	; 0x38
 8001884:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001886:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800188a:	2200      	movs	r2, #0
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	605a      	str	r2, [r3, #4]
 8001890:	609a      	str	r2, [r3, #8]
 8001892:	60da      	str	r2, [r3, #12]
 8001894:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001896:	4b9a      	ldr	r3, [pc, #616]	; (8001b00 <MX_GPIO_Init+0x280>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	4a99      	ldr	r2, [pc, #612]	; (8001b00 <MX_GPIO_Init+0x280>)
 800189c:	f043 0304 	orr.w	r3, r3, #4
 80018a0:	6313      	str	r3, [r2, #48]	; 0x30
 80018a2:	4b97      	ldr	r3, [pc, #604]	; (8001b00 <MX_GPIO_Init+0x280>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	f003 0304 	and.w	r3, r3, #4
 80018aa:	623b      	str	r3, [r7, #32]
 80018ac:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018ae:	4b94      	ldr	r3, [pc, #592]	; (8001b00 <MX_GPIO_Init+0x280>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	4a93      	ldr	r2, [pc, #588]	; (8001b00 <MX_GPIO_Init+0x280>)
 80018b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018b8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ba:	4b91      	ldr	r3, [pc, #580]	; (8001b00 <MX_GPIO_Init+0x280>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018c2:	61fb      	str	r3, [r7, #28]
 80018c4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c6:	4b8e      	ldr	r3, [pc, #568]	; (8001b00 <MX_GPIO_Init+0x280>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	4a8d      	ldr	r2, [pc, #564]	; (8001b00 <MX_GPIO_Init+0x280>)
 80018cc:	f043 0301 	orr.w	r3, r3, #1
 80018d0:	6313      	str	r3, [r2, #48]	; 0x30
 80018d2:	4b8b      	ldr	r3, [pc, #556]	; (8001b00 <MX_GPIO_Init+0x280>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	61bb      	str	r3, [r7, #24]
 80018dc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018de:	4b88      	ldr	r3, [pc, #544]	; (8001b00 <MX_GPIO_Init+0x280>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	4a87      	ldr	r2, [pc, #540]	; (8001b00 <MX_GPIO_Init+0x280>)
 80018e4:	f043 0302 	orr.w	r3, r3, #2
 80018e8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ea:	4b85      	ldr	r3, [pc, #532]	; (8001b00 <MX_GPIO_Init+0x280>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	617b      	str	r3, [r7, #20]
 80018f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018f6:	4b82      	ldr	r3, [pc, #520]	; (8001b00 <MX_GPIO_Init+0x280>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	4a81      	ldr	r2, [pc, #516]	; (8001b00 <MX_GPIO_Init+0x280>)
 80018fc:	f043 0320 	orr.w	r3, r3, #32
 8001900:	6313      	str	r3, [r2, #48]	; 0x30
 8001902:	4b7f      	ldr	r3, [pc, #508]	; (8001b00 <MX_GPIO_Init+0x280>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001906:	f003 0320 	and.w	r3, r3, #32
 800190a:	613b      	str	r3, [r7, #16]
 800190c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800190e:	4b7c      	ldr	r3, [pc, #496]	; (8001b00 <MX_GPIO_Init+0x280>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	4a7b      	ldr	r2, [pc, #492]	; (8001b00 <MX_GPIO_Init+0x280>)
 8001914:	f043 0310 	orr.w	r3, r3, #16
 8001918:	6313      	str	r3, [r2, #48]	; 0x30
 800191a:	4b79      	ldr	r3, [pc, #484]	; (8001b00 <MX_GPIO_Init+0x280>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	f003 0310 	and.w	r3, r3, #16
 8001922:	60fb      	str	r3, [r7, #12]
 8001924:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001926:	4b76      	ldr	r3, [pc, #472]	; (8001b00 <MX_GPIO_Init+0x280>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192a:	4a75      	ldr	r2, [pc, #468]	; (8001b00 <MX_GPIO_Init+0x280>)
 800192c:	f043 0308 	orr.w	r3, r3, #8
 8001930:	6313      	str	r3, [r2, #48]	; 0x30
 8001932:	4b73      	ldr	r3, [pc, #460]	; (8001b00 <MX_GPIO_Init+0x280>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001936:	f003 0308 	and.w	r3, r3, #8
 800193a:	60bb      	str	r3, [r7, #8]
 800193c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800193e:	4b70      	ldr	r3, [pc, #448]	; (8001b00 <MX_GPIO_Init+0x280>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	4a6f      	ldr	r2, [pc, #444]	; (8001b00 <MX_GPIO_Init+0x280>)
 8001944:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001948:	6313      	str	r3, [r2, #48]	; 0x30
 800194a:	4b6d      	ldr	r3, [pc, #436]	; (8001b00 <MX_GPIO_Init+0x280>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001952:	607b      	str	r3, [r7, #4]
 8001954:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001956:	2200      	movs	r2, #0
 8001958:	f640 7101 	movw	r1, #3841	; 0xf01
 800195c:	4869      	ldr	r0, [pc, #420]	; (8001b04 <MX_GPIO_Init+0x284>)
 800195e:	f001 fdad 	bl	80034bc <HAL_GPIO_WritePin>
                          |GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001962:	2200      	movs	r2, #0
 8001964:	2102      	movs	r1, #2
 8001966:	4868      	ldr	r0, [pc, #416]	; (8001b08 <MX_GPIO_Init+0x288>)
 8001968:	f001 fda8 	bl	80034bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 800196c:	2200      	movs	r2, #0
 800196e:	f240 1181 	movw	r1, #385	; 0x181
 8001972:	4866      	ldr	r0, [pc, #408]	; (8001b0c <MX_GPIO_Init+0x28c>)
 8001974:	f001 fda2 	bl	80034bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 8001978:	2200      	movs	r2, #0
 800197a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800197e:	4864      	ldr	r0, [pc, #400]	; (8001b10 <MX_GPIO_Init+0x290>)
 8001980:	f001 fd9c 	bl	80034bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8001984:	2200      	movs	r2, #0
 8001986:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800198a:	4862      	ldr	r0, [pc, #392]	; (8001b14 <MX_GPIO_Init+0x294>)
 800198c:	f001 fd96 	bl	80034bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, GPIO_PIN_SET);
 8001990:	2201      	movs	r2, #1
 8001992:	2108      	movs	r1, #8
 8001994:	4860      	ldr	r0, [pc, #384]	; (8001b18 <MX_GPIO_Init+0x298>)
 8001996:	f001 fd91 	bl	80034bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800199a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800199e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019a0:	4b5e      	ldr	r3, [pc, #376]	; (8001b1c <MX_GPIO_Init+0x29c>)
 80019a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a4:	2300      	movs	r3, #0
 80019a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80019a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019ac:	4619      	mov	r1, r3
 80019ae:	4855      	ldr	r0, [pc, #340]	; (8001b04 <MX_GPIO_Init+0x284>)
 80019b0:	f001 fbc0 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80019b4:	2301      	movs	r3, #1
 80019b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b8:	2301      	movs	r3, #1
 80019ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019bc:	2301      	movs	r3, #1
 80019be:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c0:	2300      	movs	r3, #0
 80019c2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019c8:	4619      	mov	r1, r3
 80019ca:	484e      	ldr	r0, [pc, #312]	; (8001b04 <MX_GPIO_Init+0x284>)
 80019cc:	f001 fbb2 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80019d0:	2302      	movs	r3, #2
 80019d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d4:	2301      	movs	r3, #1
 80019d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d8:	2300      	movs	r3, #0
 80019da:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019dc:	2300      	movs	r3, #0
 80019de:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019e4:	4619      	mov	r1, r3
 80019e6:	4848      	ldr	r0, [pc, #288]	; (8001b08 <MX_GPIO_Init+0x288>)
 80019e8:	f001 fba4 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80019ec:	2308      	movs	r3, #8
 80019ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019f0:	4b4a      	ldr	r3, [pc, #296]	; (8001b1c <MX_GPIO_Init+0x29c>)
 80019f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019fc:	4619      	mov	r1, r3
 80019fe:	4842      	ldr	r0, [pc, #264]	; (8001b08 <MX_GPIO_Init+0x288>)
 8001a00:	f001 fb98 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 8001a04:	2381      	movs	r3, #129	; 0x81
 8001a06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a10:	2300      	movs	r3, #0
 8001a12:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a18:	4619      	mov	r1, r3
 8001a1a:	483c      	ldr	r0, [pc, #240]	; (8001b0c <MX_GPIO_Init+0x28c>)
 8001a1c:	f001 fb8a 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a26:	2301      	movs	r3, #1
 8001a28:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a36:	4619      	mov	r1, r3
 8001a38:	4835      	ldr	r0, [pc, #212]	; (8001b10 <MX_GPIO_Init+0x290>)
 8001a3a:	f001 fb7b 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001a3e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a44:	2301      	movs	r3, #1
 8001a46:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a54:	4619      	mov	r1, r3
 8001a56:	482f      	ldr	r0, [pc, #188]	; (8001b14 <MX_GPIO_Init+0x294>)
 8001a58:	f001 fb6c 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a5c:	2308      	movs	r3, #8
 8001a5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a60:	2301      	movs	r3, #1
 8001a62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a70:	4619      	mov	r1, r3
 8001a72:	4829      	ldr	r0, [pc, #164]	; (8001b18 <MX_GPIO_Init+0x298>)
 8001a74:	f001 fb5e 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001a78:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001a7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a86:	2300      	movs	r3, #0
 8001a88:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a8e:	4619      	mov	r1, r3
 8001a90:	481c      	ldr	r0, [pc, #112]	; (8001b04 <MX_GPIO_Init+0x284>)
 8001a92:	f001 fb4f 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001a96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4815      	ldr	r0, [pc, #84]	; (8001b08 <MX_GPIO_Init+0x288>)
 8001ab4:	f001 fb3e 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001ab8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001abc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ace:	4619      	mov	r1, r3
 8001ad0:	480e      	ldr	r0, [pc, #56]	; (8001b0c <MX_GPIO_Init+0x28c>)
 8001ad2:	f001 fb2f 	bl	8003134 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	2100      	movs	r1, #0
 8001ada:	2009      	movs	r0, #9
 8001adc:	f000 fc41 	bl	8002362 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001ae0:	2009      	movs	r0, #9
 8001ae2:	f000 fc5a 	bl	800239a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	2100      	movs	r1, #0
 8001aea:	2028      	movs	r0, #40	; 0x28
 8001aec:	f000 fc39 	bl	8002362 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001af0:	2028      	movs	r0, #40	; 0x28
 8001af2:	f000 fc52 	bl	800239a <HAL_NVIC_EnableIRQ>

}
 8001af6:	bf00      	nop
 8001af8:	3738      	adds	r7, #56	; 0x38
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40023800 	.word	0x40023800
 8001b04:	40020800 	.word	0x40020800
 8001b08:	40020000 	.word	0x40020000
 8001b0c:	40020400 	.word	0x40020400
 8001b10:	40021400 	.word	0x40021400
 8001b14:	40020c00 	.word	0x40020c00
 8001b18:	40021800 	.word	0x40021800
 8001b1c:	10110000 	.word	0x10110000

08001b20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b24:	b672      	cpsid	i
}
 8001b26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b28:	e7fe      	b.n	8001b28 <Error_Handler+0x8>
	...

08001b2c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001b32:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <HAL_MspInit+0x44>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b36:	4a0e      	ldr	r2, [pc, #56]	; (8001b70 <HAL_MspInit+0x44>)
 8001b38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <HAL_MspInit+0x44>)
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b46:	607b      	str	r3, [r7, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b4a:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <HAL_MspInit+0x44>)
 8001b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b4e:	4a08      	ldr	r2, [pc, #32]	; (8001b70 <HAL_MspInit+0x44>)
 8001b50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b54:	6453      	str	r3, [r2, #68]	; 0x44
 8001b56:	4b06      	ldr	r3, [pc, #24]	; (8001b70 <HAL_MspInit+0x44>)
 8001b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b5e:	603b      	str	r3, [r7, #0]
 8001b60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	40023800 	.word	0x40023800

08001b74 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b08a      	sub	sp, #40	; 0x28
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	605a      	str	r2, [r3, #4]
 8001b86:	609a      	str	r2, [r3, #8]
 8001b88:	60da      	str	r2, [r3, #12]
 8001b8a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a32      	ldr	r2, [pc, #200]	; (8001c5c <HAL_DAC_MspInit+0xe8>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d15d      	bne.n	8001c52 <HAL_DAC_MspInit+0xde>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001b96:	4b32      	ldr	r3, [pc, #200]	; (8001c60 <HAL_DAC_MspInit+0xec>)
 8001b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9a:	4a31      	ldr	r2, [pc, #196]	; (8001c60 <HAL_DAC_MspInit+0xec>)
 8001b9c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001ba0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ba2:	4b2f      	ldr	r3, [pc, #188]	; (8001c60 <HAL_DAC_MspInit+0xec>)
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001baa:	613b      	str	r3, [r7, #16]
 8001bac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bae:	4b2c      	ldr	r3, [pc, #176]	; (8001c60 <HAL_DAC_MspInit+0xec>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb2:	4a2b      	ldr	r2, [pc, #172]	; (8001c60 <HAL_DAC_MspInit+0xec>)
 8001bb4:	f043 0301 	orr.w	r3, r3, #1
 8001bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bba:	4b29      	ldr	r3, [pc, #164]	; (8001c60 <HAL_DAC_MspInit+0xec>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001bc6:	2310      	movs	r3, #16
 8001bc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd2:	f107 0314 	add.w	r3, r7, #20
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4822      	ldr	r0, [pc, #136]	; (8001c64 <HAL_DAC_MspInit+0xf0>)
 8001bda:	f001 faab 	bl	8003134 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8001bde:	4b22      	ldr	r3, [pc, #136]	; (8001c68 <HAL_DAC_MspInit+0xf4>)
 8001be0:	4a22      	ldr	r2, [pc, #136]	; (8001c6c <HAL_DAC_MspInit+0xf8>)
 8001be2:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8001be4:	4b20      	ldr	r3, [pc, #128]	; (8001c68 <HAL_DAC_MspInit+0xf4>)
 8001be6:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001bea:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001bec:	4b1e      	ldr	r3, [pc, #120]	; (8001c68 <HAL_DAC_MspInit+0xf4>)
 8001bee:	2240      	movs	r2, #64	; 0x40
 8001bf0:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bf2:	4b1d      	ldr	r3, [pc, #116]	; (8001c68 <HAL_DAC_MspInit+0xf4>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8001bf8:	4b1b      	ldr	r3, [pc, #108]	; (8001c68 <HAL_DAC_MspInit+0xf4>)
 8001bfa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bfe:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c00:	4b19      	ldr	r3, [pc, #100]	; (8001c68 <HAL_DAC_MspInit+0xf4>)
 8001c02:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c06:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c08:	4b17      	ldr	r3, [pc, #92]	; (8001c68 <HAL_DAC_MspInit+0xf4>)
 8001c0a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c0e:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8001c10:	4b15      	ldr	r3, [pc, #84]	; (8001c68 <HAL_DAC_MspInit+0xf4>)
 8001c12:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c16:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_HIGH;
 8001c18:	4b13      	ldr	r3, [pc, #76]	; (8001c68 <HAL_DAC_MspInit+0xf4>)
 8001c1a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c1e:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c20:	4b11      	ldr	r3, [pc, #68]	; (8001c68 <HAL_DAC_MspInit+0xf4>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8001c26:	4810      	ldr	r0, [pc, #64]	; (8001c68 <HAL_DAC_MspInit+0xf4>)
 8001c28:	f000 fe7a 	bl	8002920 <HAL_DMA_Init>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <HAL_DAC_MspInit+0xc2>
    {
      Error_Handler();
 8001c32:	f7ff ff75 	bl	8001b20 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a0b      	ldr	r2, [pc, #44]	; (8001c68 <HAL_DAC_MspInit+0xf4>)
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	4a0a      	ldr	r2, [pc, #40]	; (8001c68 <HAL_DAC_MspInit+0xf4>)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001c42:	2200      	movs	r2, #0
 8001c44:	2100      	movs	r1, #0
 8001c46:	2036      	movs	r0, #54	; 0x36
 8001c48:	f000 fb8b 	bl	8002362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001c4c:	2036      	movs	r0, #54	; 0x36
 8001c4e:	f000 fba4 	bl	800239a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001c52:	bf00      	nop
 8001c54:	3728      	adds	r7, #40	; 0x28
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40007400 	.word	0x40007400
 8001c60:	40023800 	.word	0x40023800
 8001c64:	40020000 	.word	0x40020000
 8001c68:	2000015c 	.word	0x2000015c
 8001c6c:	40026088 	.word	0x40026088

08001c70 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b08a      	sub	sp, #40	; 0x28
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c78:	f107 0314 	add.w	r3, r7, #20
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	605a      	str	r2, [r3, #4]
 8001c82:	609a      	str	r2, [r3, #8]
 8001c84:	60da      	str	r2, [r3, #12]
 8001c86:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a25      	ldr	r2, [pc, #148]	; (8001d24 <HAL_SPI_MspInit+0xb4>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d143      	bne.n	8001d1a <HAL_SPI_MspInit+0xaa>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c92:	4b25      	ldr	r3, [pc, #148]	; (8001d28 <HAL_SPI_MspInit+0xb8>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c96:	4a24      	ldr	r2, [pc, #144]	; (8001d28 <HAL_SPI_MspInit+0xb8>)
 8001c98:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c9c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c9e:	4b22      	ldr	r3, [pc, #136]	; (8001d28 <HAL_SPI_MspInit+0xb8>)
 8001ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ca6:	613b      	str	r3, [r7, #16]
 8001ca8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001caa:	4b1f      	ldr	r3, [pc, #124]	; (8001d28 <HAL_SPI_MspInit+0xb8>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	4a1e      	ldr	r2, [pc, #120]	; (8001d28 <HAL_SPI_MspInit+0xb8>)
 8001cb0:	f043 0301 	orr.w	r3, r3, #1
 8001cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cb6:	4b1c      	ldr	r3, [pc, #112]	; (8001d28 <HAL_SPI_MspInit+0xb8>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	f003 0301 	and.w	r3, r3, #1
 8001cbe:	60fb      	str	r3, [r7, #12]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cc2:	4b19      	ldr	r3, [pc, #100]	; (8001d28 <HAL_SPI_MspInit+0xb8>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	4a18      	ldr	r2, [pc, #96]	; (8001d28 <HAL_SPI_MspInit+0xb8>)
 8001cc8:	f043 0302 	orr.w	r3, r3, #2
 8001ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cce:	4b16      	ldr	r3, [pc, #88]	; (8001d28 <HAL_SPI_MspInit+0xb8>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	60bb      	str	r3, [r7, #8]
 8001cd8:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cda:	23c0      	movs	r3, #192	; 0xc0
 8001cdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cde:	2302      	movs	r3, #2
 8001ce0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001cea:	2305      	movs	r3, #5
 8001cec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cee:	f107 0314 	add.w	r3, r7, #20
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	480d      	ldr	r0, [pc, #52]	; (8001d2c <HAL_SPI_MspInit+0xbc>)
 8001cf6:	f001 fa1d 	bl	8003134 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001cfa:	2308      	movs	r3, #8
 8001cfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d02:	2302      	movs	r3, #2
 8001d04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d06:	2303      	movs	r3, #3
 8001d08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d0a:	2305      	movs	r3, #5
 8001d0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d0e:	f107 0314 	add.w	r3, r7, #20
 8001d12:	4619      	mov	r1, r3
 8001d14:	4806      	ldr	r0, [pc, #24]	; (8001d30 <HAL_SPI_MspInit+0xc0>)
 8001d16:	f001 fa0d 	bl	8003134 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001d1a:	bf00      	nop
 8001d1c:	3728      	adds	r7, #40	; 0x28
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40013000 	.word	0x40013000
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	40020000 	.word	0x40020000
 8001d30:	40020400 	.word	0x40020400

08001d34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b08c      	sub	sp, #48	; 0x30
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3c:	f107 031c 	add.w	r3, r7, #28
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	605a      	str	r2, [r3, #4]
 8001d46:	609a      	str	r2, [r3, #8]
 8001d48:	60da      	str	r2, [r3, #12]
 8001d4a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a36      	ldr	r2, [pc, #216]	; (8001e2c <HAL_TIM_Base_MspInit+0xf8>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d131      	bne.n	8001dba <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d56:	4b36      	ldr	r3, [pc, #216]	; (8001e30 <HAL_TIM_Base_MspInit+0xfc>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d5a:	4a35      	ldr	r2, [pc, #212]	; (8001e30 <HAL_TIM_Base_MspInit+0xfc>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	6453      	str	r3, [r2, #68]	; 0x44
 8001d62:	4b33      	ldr	r3, [pc, #204]	; (8001e30 <HAL_TIM_Base_MspInit+0xfc>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	61bb      	str	r3, [r7, #24]
 8001d6c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d6e:	4b30      	ldr	r3, [pc, #192]	; (8001e30 <HAL_TIM_Base_MspInit+0xfc>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d72:	4a2f      	ldr	r2, [pc, #188]	; (8001e30 <HAL_TIM_Base_MspInit+0xfc>)
 8001d74:	f043 0310 	orr.w	r3, r3, #16
 8001d78:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7a:	4b2d      	ldr	r3, [pc, #180]	; (8001e30 <HAL_TIM_Base_MspInit+0xfc>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	f003 0310 	and.w	r3, r3, #16
 8001d82:	617b      	str	r3, [r7, #20]
 8001d84:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d94:	2300      	movs	r3, #0
 8001d96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d9c:	f107 031c 	add.w	r3, r7, #28
 8001da0:	4619      	mov	r1, r3
 8001da2:	4824      	ldr	r0, [pc, #144]	; (8001e34 <HAL_TIM_Base_MspInit+0x100>)
 8001da4:	f001 f9c6 	bl	8003134 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001da8:	2200      	movs	r2, #0
 8001daa:	2100      	movs	r1, #0
 8001dac:	201b      	movs	r0, #27
 8001dae:	f000 fad8 	bl	8002362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001db2:	201b      	movs	r0, #27
 8001db4:	f000 faf1 	bl	800239a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001db8:	e034      	b.n	8001e24 <HAL_TIM_Base_MspInit+0xf0>
  else if(htim_base->Instance==TIM2)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dc2:	d10c      	bne.n	8001dde <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dc4:	4b1a      	ldr	r3, [pc, #104]	; (8001e30 <HAL_TIM_Base_MspInit+0xfc>)
 8001dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc8:	4a19      	ldr	r2, [pc, #100]	; (8001e30 <HAL_TIM_Base_MspInit+0xfc>)
 8001dca:	f043 0301 	orr.w	r3, r3, #1
 8001dce:	6413      	str	r3, [r2, #64]	; 0x40
 8001dd0:	4b17      	ldr	r3, [pc, #92]	; (8001e30 <HAL_TIM_Base_MspInit+0xfc>)
 8001dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd4:	f003 0301 	and.w	r3, r3, #1
 8001dd8:	613b      	str	r3, [r7, #16]
 8001dda:	693b      	ldr	r3, [r7, #16]
}
 8001ddc:	e022      	b.n	8001e24 <HAL_TIM_Base_MspInit+0xf0>
  else if(htim_base->Instance==TIM3)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a15      	ldr	r2, [pc, #84]	; (8001e38 <HAL_TIM_Base_MspInit+0x104>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d10c      	bne.n	8001e02 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001de8:	4b11      	ldr	r3, [pc, #68]	; (8001e30 <HAL_TIM_Base_MspInit+0xfc>)
 8001dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dec:	4a10      	ldr	r2, [pc, #64]	; (8001e30 <HAL_TIM_Base_MspInit+0xfc>)
 8001dee:	f043 0302 	orr.w	r3, r3, #2
 8001df2:	6413      	str	r3, [r2, #64]	; 0x40
 8001df4:	4b0e      	ldr	r3, [pc, #56]	; (8001e30 <HAL_TIM_Base_MspInit+0xfc>)
 8001df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df8:	f003 0302 	and.w	r3, r3, #2
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
}
 8001e00:	e010      	b.n	8001e24 <HAL_TIM_Base_MspInit+0xf0>
  else if(htim_base->Instance==TIM4)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a0d      	ldr	r2, [pc, #52]	; (8001e3c <HAL_TIM_Base_MspInit+0x108>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d10b      	bne.n	8001e24 <HAL_TIM_Base_MspInit+0xf0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e0c:	4b08      	ldr	r3, [pc, #32]	; (8001e30 <HAL_TIM_Base_MspInit+0xfc>)
 8001e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e10:	4a07      	ldr	r2, [pc, #28]	; (8001e30 <HAL_TIM_Base_MspInit+0xfc>)
 8001e12:	f043 0304 	orr.w	r3, r3, #4
 8001e16:	6413      	str	r3, [r2, #64]	; 0x40
 8001e18:	4b05      	ldr	r3, [pc, #20]	; (8001e30 <HAL_TIM_Base_MspInit+0xfc>)
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1c:	f003 0304 	and.w	r3, r3, #4
 8001e20:	60bb      	str	r3, [r7, #8]
 8001e22:	68bb      	ldr	r3, [r7, #8]
}
 8001e24:	bf00      	nop
 8001e26:	3730      	adds	r7, #48	; 0x30
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	40010000 	.word	0x40010000
 8001e30:	40023800 	.word	0x40023800
 8001e34:	40021000 	.word	0x40021000
 8001e38:	40000400 	.word	0x40000400
 8001e3c:	40000800 	.word	0x40000800

08001e40 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b088      	sub	sp, #32
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e48:	f107 030c 	add.w	r3, r7, #12
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e60:	d11b      	bne.n	8001e9a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e62:	4b10      	ldr	r3, [pc, #64]	; (8001ea4 <HAL_TIM_MspPostInit+0x64>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e66:	4a0f      	ldr	r2, [pc, #60]	; (8001ea4 <HAL_TIM_MspPostInit+0x64>)
 8001e68:	f043 0301 	orr.w	r3, r3, #1
 8001e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e6e:	4b0d      	ldr	r3, [pc, #52]	; (8001ea4 <HAL_TIM_MspPostInit+0x64>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	60bb      	str	r3, [r7, #8]
 8001e78:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0/WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e7e:	2302      	movs	r3, #2
 8001e80:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e82:	2300      	movs	r3, #0
 8001e84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e86:	2300      	movs	r3, #0
 8001e88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e8e:	f107 030c 	add.w	r3, r7, #12
 8001e92:	4619      	mov	r1, r3
 8001e94:	4804      	ldr	r0, [pc, #16]	; (8001ea8 <HAL_TIM_MspPostInit+0x68>)
 8001e96:	f001 f94d 	bl	8003134 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001e9a:	bf00      	nop
 8001e9c:	3720      	adds	r7, #32
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	40023800 	.word	0x40023800
 8001ea8:	40020000 	.word	0x40020000

08001eac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b08a      	sub	sp, #40	; 0x28
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb4:	f107 0314 	add.w	r3, r7, #20
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	60da      	str	r2, [r3, #12]
 8001ec2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a1b      	ldr	r2, [pc, #108]	; (8001f38 <HAL_UART_MspInit+0x8c>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d130      	bne.n	8001f30 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ece:	4b1b      	ldr	r3, [pc, #108]	; (8001f3c <HAL_UART_MspInit+0x90>)
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed2:	4a1a      	ldr	r2, [pc, #104]	; (8001f3c <HAL_UART_MspInit+0x90>)
 8001ed4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ed8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eda:	4b18      	ldr	r3, [pc, #96]	; (8001f3c <HAL_UART_MspInit+0x90>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ede:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ee2:	613b      	str	r3, [r7, #16]
 8001ee4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee6:	4b15      	ldr	r3, [pc, #84]	; (8001f3c <HAL_UART_MspInit+0x90>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	4a14      	ldr	r2, [pc, #80]	; (8001f3c <HAL_UART_MspInit+0x90>)
 8001eec:	f043 0302 	orr.w	r3, r3, #2
 8001ef0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef2:	4b12      	ldr	r3, [pc, #72]	; (8001f3c <HAL_UART_MspInit+0x90>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef6:	f003 0302 	and.w	r3, r3, #2
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001efe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001f02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f04:	2302      	movs	r3, #2
 8001f06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f10:	2307      	movs	r3, #7
 8001f12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f14:	f107 0314 	add.w	r3, r7, #20
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4809      	ldr	r0, [pc, #36]	; (8001f40 <HAL_UART_MspInit+0x94>)
 8001f1c:	f001 f90a 	bl	8003134 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001f20:	2200      	movs	r2, #0
 8001f22:	2100      	movs	r1, #0
 8001f24:	2027      	movs	r0, #39	; 0x27
 8001f26:	f000 fa1c 	bl	8002362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001f2a:	2027      	movs	r0, #39	; 0x27
 8001f2c:	f000 fa35 	bl	800239a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001f30:	bf00      	nop
 8001f32:	3728      	adds	r7, #40	; 0x28
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40004800 	.word	0x40004800
 8001f3c:	40023800 	.word	0x40023800
 8001f40:	40020400 	.word	0x40020400

08001f44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f48:	e7fe      	b.n	8001f48 <NMI_Handler+0x4>

08001f4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f4e:	e7fe      	b.n	8001f4e <HardFault_Handler+0x4>

08001f50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f54:	e7fe      	b.n	8001f54 <MemManage_Handler+0x4>

08001f56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f56:	b480      	push	{r7}
 8001f58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f5a:	e7fe      	b.n	8001f5a <BusFault_Handler+0x4>

08001f5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f60:	e7fe      	b.n	8001f60 <UsageFault_Handler+0x4>

08001f62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f62:	b480      	push	{r7}
 8001f64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f66:	bf00      	nop
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f74:	bf00      	nop
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr

08001f7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f82:	bf00      	nop
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f90:	f000 f8c8 	bl	8002124 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f94:	bf00      	nop
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001f9c:	2008      	movs	r0, #8
 8001f9e:	f001 fac1 	bl	8003524 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
	...

08001fa8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8001fac:	4802      	ldr	r0, [pc, #8]	; (8001fb8 <DMA1_Stream5_IRQHandler+0x10>)
 8001fae:	f000 fe57 	bl	8002c60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001fb2:	bf00      	nop
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	2000015c 	.word	0x2000015c

08001fbc <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001fc0:	4802      	ldr	r0, [pc, #8]	; (8001fcc <TIM1_CC_IRQHandler+0x10>)
 8001fc2:	f002 ff1f 	bl	8004e04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	200002d0 	.word	0x200002d0

08001fd0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001fd6:	480a      	ldr	r0, [pc, #40]	; (8002000 <USART3_IRQHandler+0x30>)
 8001fd8:	f004 f9be 	bl	8006358 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */
  int result;
  result = strcmp(bufRec, "hello");
 8001fdc:	4909      	ldr	r1, [pc, #36]	; (8002004 <USART3_IRQHandler+0x34>)
 8001fde:	480a      	ldr	r0, [pc, #40]	; (8002008 <USART3_IRQHandler+0x38>)
 8001fe0:	f7fe f912 	bl	8000208 <strcmp>
 8001fe4:	6078      	str	r0, [r7, #4]
  if(result == 0){
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d104      	bne.n	8001ff6 <USART3_IRQHandler+0x26>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8001fec:	2201      	movs	r2, #1
 8001fee:	2180      	movs	r1, #128	; 0x80
 8001ff0:	4806      	ldr	r0, [pc, #24]	; (800200c <USART3_IRQHandler+0x3c>)
 8001ff2:	f001 fa63 	bl	80034bc <HAL_GPIO_WritePin>
  }
  /* USER CODE END USART3_IRQn 1 */
}
 8001ff6:	bf00      	nop
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	2000008c 	.word	0x2000008c
 8002004:	08008078 	.word	0x08008078
 8002008:	200001d0 	.word	0x200001d0
 800200c:	40020400 	.word	0x40020400

08002010 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002014:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002018:	f001 fa84 	bl	8003524 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800201c:	bf00      	nop
 800201e:	bd80      	pop	{r7, pc}

08002020 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8002024:	4802      	ldr	r0, [pc, #8]	; (8002030 <TIM6_DAC_IRQHandler+0x10>)
 8002026:	f000 fb15 	bl	8002654 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800202a:	bf00      	nop
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	200001bc 	.word	0x200001bc

08002034 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002038:	4b06      	ldr	r3, [pc, #24]	; (8002054 <SystemInit+0x20>)
 800203a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800203e:	4a05      	ldr	r2, [pc, #20]	; (8002054 <SystemInit+0x20>)
 8002040:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002044:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	e000ed00 	.word	0xe000ed00

08002058 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002058:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002090 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800205c:	480d      	ldr	r0, [pc, #52]	; (8002094 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800205e:	490e      	ldr	r1, [pc, #56]	; (8002098 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002060:	4a0e      	ldr	r2, [pc, #56]	; (800209c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002062:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002064:	e002      	b.n	800206c <LoopCopyDataInit>

08002066 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002066:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002068:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800206a:	3304      	adds	r3, #4

0800206c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800206c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800206e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002070:	d3f9      	bcc.n	8002066 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002072:	4a0b      	ldr	r2, [pc, #44]	; (80020a0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002074:	4c0b      	ldr	r4, [pc, #44]	; (80020a4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002076:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002078:	e001      	b.n	800207e <LoopFillZerobss>

0800207a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800207a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800207c:	3204      	adds	r2, #4

0800207e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800207e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002080:	d3fb      	bcc.n	800207a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002082:	f7ff ffd7 	bl	8002034 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002086:	f004 ff85 	bl	8006f94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800208a:	f7ff f8b1 	bl	80011f0 <main>
  bx  lr    
 800208e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002090:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002094:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002098:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800209c:	08008288 	.word	0x08008288
  ldr r2, =_sbss
 80020a0:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80020a4:	20000410 	.word	0x20000410

080020a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020a8:	e7fe      	b.n	80020a8 <ADC_IRQHandler>

080020aa <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020aa:	b580      	push	{r7, lr}
 80020ac:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020ae:	2003      	movs	r0, #3
 80020b0:	f000 f94c 	bl	800234c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020b4:	2000      	movs	r0, #0
 80020b6:	f000 f805 	bl	80020c4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80020ba:	f7ff fd37 	bl	8001b2c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80020be:	2300      	movs	r3, #0
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020cc:	4b12      	ldr	r3, [pc, #72]	; (8002118 <HAL_InitTick+0x54>)
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	4b12      	ldr	r3, [pc, #72]	; (800211c <HAL_InitTick+0x58>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	4619      	mov	r1, r3
 80020d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020da:	fbb3 f3f1 	udiv	r3, r3, r1
 80020de:	fbb2 f3f3 	udiv	r3, r2, r3
 80020e2:	4618      	mov	r0, r3
 80020e4:	f000 f967 	bl	80023b6 <HAL_SYSTICK_Config>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e00e      	b.n	8002110 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2b0f      	cmp	r3, #15
 80020f6:	d80a      	bhi.n	800210e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020f8:	2200      	movs	r2, #0
 80020fa:	6879      	ldr	r1, [r7, #4]
 80020fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002100:	f000 f92f 	bl	8002362 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002104:	4a06      	ldr	r2, [pc, #24]	; (8002120 <HAL_InitTick+0x5c>)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800210a:	2300      	movs	r3, #0
 800210c:	e000      	b.n	8002110 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
}
 8002110:	4618      	mov	r0, r3
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	20000008 	.word	0x20000008
 800211c:	20000010 	.word	0x20000010
 8002120:	2000000c 	.word	0x2000000c

08002124 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002128:	4b06      	ldr	r3, [pc, #24]	; (8002144 <HAL_IncTick+0x20>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	461a      	mov	r2, r3
 800212e:	4b06      	ldr	r3, [pc, #24]	; (8002148 <HAL_IncTick+0x24>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4413      	add	r3, r2
 8002134:	4a04      	ldr	r2, [pc, #16]	; (8002148 <HAL_IncTick+0x24>)
 8002136:	6013      	str	r3, [r2, #0]
}
 8002138:	bf00      	nop
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	20000010 	.word	0x20000010
 8002148:	2000040c 	.word	0x2000040c

0800214c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  return uwTick;
 8002150:	4b03      	ldr	r3, [pc, #12]	; (8002160 <HAL_GetTick+0x14>)
 8002152:	681b      	ldr	r3, [r3, #0]
}
 8002154:	4618      	mov	r0, r3
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	2000040c 	.word	0x2000040c

08002164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800216c:	f7ff ffee 	bl	800214c <HAL_GetTick>
 8002170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800217c:	d005      	beq.n	800218a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800217e:	4b0a      	ldr	r3, [pc, #40]	; (80021a8 <HAL_Delay+0x44>)
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	461a      	mov	r2, r3
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	4413      	add	r3, r2
 8002188:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800218a:	bf00      	nop
 800218c:	f7ff ffde 	bl	800214c <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	68fa      	ldr	r2, [r7, #12]
 8002198:	429a      	cmp	r2, r3
 800219a:	d8f7      	bhi.n	800218c <HAL_Delay+0x28>
  {
  }
}
 800219c:	bf00      	nop
 800219e:	bf00      	nop
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20000010 	.word	0x20000010

080021ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f003 0307 	and.w	r3, r3, #7
 80021ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021bc:	4b0b      	ldr	r3, [pc, #44]	; (80021ec <__NVIC_SetPriorityGrouping+0x40>)
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021c2:	68ba      	ldr	r2, [r7, #8]
 80021c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021c8:	4013      	ands	r3, r2
 80021ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80021d4:	4b06      	ldr	r3, [pc, #24]	; (80021f0 <__NVIC_SetPriorityGrouping+0x44>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021da:	4a04      	ldr	r2, [pc, #16]	; (80021ec <__NVIC_SetPriorityGrouping+0x40>)
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	60d3      	str	r3, [r2, #12]
}
 80021e0:	bf00      	nop
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	e000ed00 	.word	0xe000ed00
 80021f0:	05fa0000 	.word	0x05fa0000

080021f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021f8:	4b04      	ldr	r3, [pc, #16]	; (800220c <__NVIC_GetPriorityGrouping+0x18>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	0a1b      	lsrs	r3, r3, #8
 80021fe:	f003 0307 	and.w	r3, r3, #7
}
 8002202:	4618      	mov	r0, r3
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr
 800220c:	e000ed00 	.word	0xe000ed00

08002210 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800221a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221e:	2b00      	cmp	r3, #0
 8002220:	db0b      	blt.n	800223a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002222:	79fb      	ldrb	r3, [r7, #7]
 8002224:	f003 021f 	and.w	r2, r3, #31
 8002228:	4907      	ldr	r1, [pc, #28]	; (8002248 <__NVIC_EnableIRQ+0x38>)
 800222a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222e:	095b      	lsrs	r3, r3, #5
 8002230:	2001      	movs	r0, #1
 8002232:	fa00 f202 	lsl.w	r2, r0, r2
 8002236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800223a:	bf00      	nop
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	e000e100 	.word	0xe000e100

0800224c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	6039      	str	r1, [r7, #0]
 8002256:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225c:	2b00      	cmp	r3, #0
 800225e:	db0a      	blt.n	8002276 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	b2da      	uxtb	r2, r3
 8002264:	490c      	ldr	r1, [pc, #48]	; (8002298 <__NVIC_SetPriority+0x4c>)
 8002266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226a:	0112      	lsls	r2, r2, #4
 800226c:	b2d2      	uxtb	r2, r2
 800226e:	440b      	add	r3, r1
 8002270:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002274:	e00a      	b.n	800228c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	b2da      	uxtb	r2, r3
 800227a:	4908      	ldr	r1, [pc, #32]	; (800229c <__NVIC_SetPriority+0x50>)
 800227c:	79fb      	ldrb	r3, [r7, #7]
 800227e:	f003 030f 	and.w	r3, r3, #15
 8002282:	3b04      	subs	r3, #4
 8002284:	0112      	lsls	r2, r2, #4
 8002286:	b2d2      	uxtb	r2, r2
 8002288:	440b      	add	r3, r1
 800228a:	761a      	strb	r2, [r3, #24]
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	e000e100 	.word	0xe000e100
 800229c:	e000ed00 	.word	0xe000ed00

080022a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b089      	sub	sp, #36	; 0x24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f003 0307 	and.w	r3, r3, #7
 80022b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	f1c3 0307 	rsb	r3, r3, #7
 80022ba:	2b04      	cmp	r3, #4
 80022bc:	bf28      	it	cs
 80022be:	2304      	movcs	r3, #4
 80022c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	3304      	adds	r3, #4
 80022c6:	2b06      	cmp	r3, #6
 80022c8:	d902      	bls.n	80022d0 <NVIC_EncodePriority+0x30>
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	3b03      	subs	r3, #3
 80022ce:	e000      	b.n	80022d2 <NVIC_EncodePriority+0x32>
 80022d0:	2300      	movs	r3, #0
 80022d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d4:	f04f 32ff 	mov.w	r2, #4294967295
 80022d8:	69bb      	ldr	r3, [r7, #24]
 80022da:	fa02 f303 	lsl.w	r3, r2, r3
 80022de:	43da      	mvns	r2, r3
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	401a      	ands	r2, r3
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022e8:	f04f 31ff 	mov.w	r1, #4294967295
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	fa01 f303 	lsl.w	r3, r1, r3
 80022f2:	43d9      	mvns	r1, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022f8:	4313      	orrs	r3, r2
         );
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3724      	adds	r7, #36	; 0x24
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
	...

08002308 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	3b01      	subs	r3, #1
 8002314:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002318:	d301      	bcc.n	800231e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800231a:	2301      	movs	r3, #1
 800231c:	e00f      	b.n	800233e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800231e:	4a0a      	ldr	r2, [pc, #40]	; (8002348 <SysTick_Config+0x40>)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	3b01      	subs	r3, #1
 8002324:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002326:	210f      	movs	r1, #15
 8002328:	f04f 30ff 	mov.w	r0, #4294967295
 800232c:	f7ff ff8e 	bl	800224c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002330:	4b05      	ldr	r3, [pc, #20]	; (8002348 <SysTick_Config+0x40>)
 8002332:	2200      	movs	r2, #0
 8002334:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002336:	4b04      	ldr	r3, [pc, #16]	; (8002348 <SysTick_Config+0x40>)
 8002338:	2207      	movs	r2, #7
 800233a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	e000e010 	.word	0xe000e010

0800234c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	f7ff ff29 	bl	80021ac <__NVIC_SetPriorityGrouping>
}
 800235a:	bf00      	nop
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002362:	b580      	push	{r7, lr}
 8002364:	b086      	sub	sp, #24
 8002366:	af00      	add	r7, sp, #0
 8002368:	4603      	mov	r3, r0
 800236a:	60b9      	str	r1, [r7, #8]
 800236c:	607a      	str	r2, [r7, #4]
 800236e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002370:	2300      	movs	r3, #0
 8002372:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002374:	f7ff ff3e 	bl	80021f4 <__NVIC_GetPriorityGrouping>
 8002378:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	68b9      	ldr	r1, [r7, #8]
 800237e:	6978      	ldr	r0, [r7, #20]
 8002380:	f7ff ff8e 	bl	80022a0 <NVIC_EncodePriority>
 8002384:	4602      	mov	r2, r0
 8002386:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800238a:	4611      	mov	r1, r2
 800238c:	4618      	mov	r0, r3
 800238e:	f7ff ff5d 	bl	800224c <__NVIC_SetPriority>
}
 8002392:	bf00      	nop
 8002394:	3718      	adds	r7, #24
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}

0800239a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800239a:	b580      	push	{r7, lr}
 800239c:	b082      	sub	sp, #8
 800239e:	af00      	add	r7, sp, #0
 80023a0:	4603      	mov	r3, r0
 80023a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7ff ff31 	bl	8002210 <__NVIC_EnableIRQ>
}
 80023ae:	bf00      	nop
 80023b0:	3708      	adds	r7, #8
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b082      	sub	sp, #8
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f7ff ffa2 	bl	8002308 <SysTick_Config>
 80023c4:	4603      	mov	r3, r0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3708      	adds	r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b082      	sub	sp, #8
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d101      	bne.n	80023e0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e014      	b.n	800240a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	791b      	ldrb	r3, [r3, #4]
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d105      	bne.n	80023f6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f7ff fbbf 	bl	8001b74 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2202      	movs	r2, #2
 80023fa:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2201      	movs	r2, #1
 8002406:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002412:	b480      	push	{r7}
 8002414:	b083      	sub	sp, #12
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
 800241a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	795b      	ldrb	r3, [r3, #5]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d101      	bne.n	8002428 <HAL_DAC_Start+0x16>
 8002424:	2302      	movs	r3, #2
 8002426:	e040      	b.n	80024aa <HAL_DAC_Start+0x98>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2201      	movs	r2, #1
 800242c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2202      	movs	r2, #2
 8002432:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	6819      	ldr	r1, [r3, #0]
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	f003 0310 	and.w	r3, r3, #16
 8002440:	2201      	movs	r2, #1
 8002442:	409a      	lsls	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	430a      	orrs	r2, r1
 800244a:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d10f      	bne.n	8002472 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 800245c:	2b3c      	cmp	r3, #60	; 0x3c
 800245e:	d11d      	bne.n	800249c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	685a      	ldr	r2, [r3, #4]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f042 0201 	orr.w	r2, r2, #1
 800246e:	605a      	str	r2, [r3, #4]
 8002470:	e014      	b.n	800249c <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	f003 0310 	and.w	r3, r3, #16
 8002482:	213c      	movs	r1, #60	; 0x3c
 8002484:	fa01 f303 	lsl.w	r3, r1, r3
 8002488:	429a      	cmp	r2, r3
 800248a:	d107      	bne.n	800249c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	685a      	ldr	r2, [r3, #4]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f042 0202 	orr.w	r2, r2, #2
 800249a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2201      	movs	r2, #1
 80024a0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80024a8:	2300      	movs	r3, #0
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
	...

080024b8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
 80024c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0U;
 80024ca:	2300      	movs	r3, #0
 80024cc:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	795b      	ldrb	r3, [r3, #5]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d101      	bne.n	80024da <HAL_DAC_Start_DMA+0x22>
 80024d6:	2302      	movs	r3, #2
 80024d8:	e0ab      	b.n	8002632 <HAL_DAC_Start_DMA+0x17a>
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2201      	movs	r2, #1
 80024de:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2202      	movs	r2, #2
 80024e4:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d12f      	bne.n	800254c <HAL_DAC_Start_DMA+0x94>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	4a52      	ldr	r2, [pc, #328]	; (800263c <HAL_DAC_Start_DMA+0x184>)
 80024f2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	4a51      	ldr	r2, [pc, #324]	; (8002640 <HAL_DAC_Start_DMA+0x188>)
 80024fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	4a50      	ldr	r2, [pc, #320]	; (8002644 <HAL_DAC_Start_DMA+0x18c>)
 8002502:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002512:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002514:	6a3b      	ldr	r3, [r7, #32]
 8002516:	2b08      	cmp	r3, #8
 8002518:	d013      	beq.n	8002542 <HAL_DAC_Start_DMA+0x8a>
 800251a:	6a3b      	ldr	r3, [r7, #32]
 800251c:	2b08      	cmp	r3, #8
 800251e:	d845      	bhi.n	80025ac <HAL_DAC_Start_DMA+0xf4>
 8002520:	6a3b      	ldr	r3, [r7, #32]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d003      	beq.n	800252e <HAL_DAC_Start_DMA+0x76>
 8002526:	6a3b      	ldr	r3, [r7, #32]
 8002528:	2b04      	cmp	r3, #4
 800252a:	d005      	beq.n	8002538 <HAL_DAC_Start_DMA+0x80>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800252c:	e03e      	b.n	80025ac <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	3308      	adds	r3, #8
 8002534:	613b      	str	r3, [r7, #16]
        break;
 8002536:	e03c      	b.n	80025b2 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	330c      	adds	r3, #12
 800253e:	613b      	str	r3, [r7, #16]
        break;
 8002540:	e037      	b.n	80025b2 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	3310      	adds	r3, #16
 8002548:	613b      	str	r3, [r7, #16]
        break;
 800254a:	e032      	b.n	80025b2 <HAL_DAC_Start_DMA+0xfa>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	4a3d      	ldr	r2, [pc, #244]	; (8002648 <HAL_DAC_Start_DMA+0x190>)
 8002552:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	4a3c      	ldr	r2, [pc, #240]	; (800264c <HAL_DAC_Start_DMA+0x194>)
 800255a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	4a3b      	ldr	r2, [pc, #236]	; (8002650 <HAL_DAC_Start_DMA+0x198>)
 8002562:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002572:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002574:	6a3b      	ldr	r3, [r7, #32]
 8002576:	2b08      	cmp	r3, #8
 8002578:	d013      	beq.n	80025a2 <HAL_DAC_Start_DMA+0xea>
 800257a:	6a3b      	ldr	r3, [r7, #32]
 800257c:	2b08      	cmp	r3, #8
 800257e:	d817      	bhi.n	80025b0 <HAL_DAC_Start_DMA+0xf8>
 8002580:	6a3b      	ldr	r3, [r7, #32]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d003      	beq.n	800258e <HAL_DAC_Start_DMA+0xd6>
 8002586:	6a3b      	ldr	r3, [r7, #32]
 8002588:	2b04      	cmp	r3, #4
 800258a:	d005      	beq.n	8002598 <HAL_DAC_Start_DMA+0xe0>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800258c:	e010      	b.n	80025b0 <HAL_DAC_Start_DMA+0xf8>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	3314      	adds	r3, #20
 8002594:	613b      	str	r3, [r7, #16]
        break;
 8002596:	e00c      	b.n	80025b2 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	3318      	adds	r3, #24
 800259e:	613b      	str	r3, [r7, #16]
        break;
 80025a0:	e007      	b.n	80025b2 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	331c      	adds	r3, #28
 80025a8:	613b      	str	r3, [r7, #16]
        break;
 80025aa:	e002      	b.n	80025b2 <HAL_DAC_Start_DMA+0xfa>
        break;
 80025ac:	bf00      	nop
 80025ae:	e000      	b.n	80025b2 <HAL_DAC_Start_DMA+0xfa>
        break;
 80025b0:	bf00      	nop
    }
  }


  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d111      	bne.n	80025dc <HAL_DAC_Start_DMA+0x124>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025c6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6898      	ldr	r0, [r3, #8]
 80025cc:	6879      	ldr	r1, [r7, #4]
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	693a      	ldr	r2, [r7, #16]
 80025d2:	f000 fa53 	bl	8002a7c <HAL_DMA_Start_IT>
 80025d6:	4603      	mov	r3, r0
 80025d8:	75fb      	strb	r3, [r7, #23]
 80025da:	e010      	b.n	80025fe <HAL_DAC_Start_DMA+0x146>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80025ea:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	68d8      	ldr	r0, [r3, #12]
 80025f0:	6879      	ldr	r1, [r7, #4]
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	f000 fa41 	bl	8002a7c <HAL_DMA_Start_IT>
 80025fa:	4603      	mov	r3, r0
 80025fc:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2200      	movs	r2, #0
 8002602:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002604:	7dfb      	ldrb	r3, [r7, #23]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d10c      	bne.n	8002624 <HAL_DAC_Start_DMA+0x16c>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	6819      	ldr	r1, [r3, #0]
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	f003 0310 	and.w	r3, r3, #16
 8002616:	2201      	movs	r2, #1
 8002618:	409a      	lsls	r2, r3
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	430a      	orrs	r2, r1
 8002620:	601a      	str	r2, [r3, #0]
 8002622:	e005      	b.n	8002630 <HAL_DAC_Start_DMA+0x178>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	691b      	ldr	r3, [r3, #16]
 8002628:	f043 0204 	orr.w	r2, r3, #4
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002630:	7dfb      	ldrb	r3, [r7, #23]
}
 8002632:	4618      	mov	r0, r3
 8002634:	3718      	adds	r7, #24
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	080027f7 	.word	0x080027f7
 8002640:	08002819 	.word	0x08002819
 8002644:	08002835 	.word	0x08002835
 8002648:	080028b3 	.word	0x080028b3
 800264c:	080028d5 	.word	0x080028d5
 8002650:	080028f1 	.word	0x080028f1

08002654 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002666:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800266a:	d120      	bne.n	80026ae <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002672:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002676:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800267a:	d118      	bne.n	80026ae <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2204      	movs	r2, #4
 8002680:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	f043 0201 	orr.w	r2, r3, #1
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002696:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80026a6:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f000 f84b 	bl	8002744 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80026b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80026bc:	d120      	bne.n	8002700 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80026c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80026cc:	d118      	bne.n	8002700 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2204      	movs	r2, #4
 80026d2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	691b      	ldr	r3, [r3, #16]
 80026d8:	f043 0202 	orr.w	r2, r3, #2
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80026e8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80026f8:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 f8cf 	bl	800289e <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8002700:	bf00      	nop
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002724:	bf00      	nop
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002738:	bf00      	nop
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800274c:	bf00      	nop
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002758:	b480      	push	{r7}
 800275a:	b087      	sub	sp, #28
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	795b      	ldrb	r3, [r3, #5]
 8002768:	2b01      	cmp	r3, #1
 800276a:	d101      	bne.n	8002770 <HAL_DAC_ConfigChannel+0x18>
 800276c:	2302      	movs	r3, #2
 800276e:	e03c      	b.n	80027ea <HAL_DAC_ConfigChannel+0x92>
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2201      	movs	r2, #1
 8002774:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2202      	movs	r2, #2
 800277a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f003 0310 	and.w	r3, r3, #16
 800278a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800278e:	fa02 f303 	lsl.w	r3, r2, r3
 8002792:	43db      	mvns	r3, r3
 8002794:	697a      	ldr	r2, [r7, #20]
 8002796:	4013      	ands	r3, r2
 8002798:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f003 0310 	and.w	r3, r3, #16
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	697a      	ldr	r2, [r7, #20]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	697a      	ldr	r2, [r7, #20]
 80027be:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	6819      	ldr	r1, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f003 0310 	and.w	r3, r3, #16
 80027cc:	22c0      	movs	r2, #192	; 0xc0
 80027ce:	fa02 f303 	lsl.w	r3, r2, r3
 80027d2:	43da      	mvns	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	400a      	ands	r2, r1
 80027da:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2201      	movs	r2, #1
 80027e0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	371c      	adds	r7, #28
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr

080027f6 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b084      	sub	sp, #16
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002802:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002804:	68f8      	ldr	r0, [r7, #12]
 8002806:	f7ff ff7f 	bl	8002708 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2201      	movs	r2, #1
 800280e:	711a      	strb	r2, [r3, #4]
}
 8002810:	bf00      	nop
 8002812:	3710      	adds	r7, #16
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002824:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002826:	68f8      	ldr	r0, [r7, #12]
 8002828:	f7ff ff78 	bl	800271c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800282c:	bf00      	nop
 800282e:	3710      	adds	r7, #16
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}

08002834 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002840:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	691b      	ldr	r3, [r3, #16]
 8002846:	f043 0204 	orr.w	r2, r3, #4
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800284e:	68f8      	ldr	r0, [r7, #12]
 8002850:	f7ff ff6e 	bl	8002730 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2201      	movs	r2, #1
 8002858:	711a      	strb	r2, [r3, #4]
}
 800285a:	bf00      	nop
 800285c:	3710      	adds	r7, #16
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002862:	b480      	push	{r7}
 8002864:	b083      	sub	sp, #12
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002876:	b480      	push	{r7}
 8002878:	b083      	sub	sp, #12
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800288a:	b480      	push	{r7}
 800288c:	b083      	sub	sp, #12
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002892:	bf00      	nop
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr

0800289e <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800289e:	b480      	push	{r7}
 80028a0:	b083      	sub	sp, #12
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80028a6:	bf00      	nop
 80028a8:	370c      	adds	r7, #12
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr

080028b2 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80028b2:	b580      	push	{r7, lr}
 80028b4:	b084      	sub	sp, #16
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028be:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	f7ff ffce 	bl	8002862 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2201      	movs	r2, #1
 80028ca:	711a      	strb	r2, [r3, #4]
}
 80028cc:	bf00      	nop
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028e0:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f7ff ffc7 	bl	8002876 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80028e8:	bf00      	nop
 80028ea:	3710      	adds	r7, #16
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028fc:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	f043 0204 	orr.w	r2, r3, #4
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800290a:	68f8      	ldr	r0, [r7, #12]
 800290c:	f7ff ffbd 	bl	800288a <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2201      	movs	r2, #1
 8002914:	711a      	strb	r2, [r3, #4]
}
 8002916:	bf00      	nop
 8002918:	3710      	adds	r7, #16
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
	...

08002920 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002928:	2300      	movs	r3, #0
 800292a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800292c:	f7ff fc0e 	bl	800214c <HAL_GetTick>
 8002930:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d101      	bne.n	800293c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e099      	b.n	8002a70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2202      	movs	r2, #2
 8002948:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f022 0201 	bic.w	r2, r2, #1
 800295a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800295c:	e00f      	b.n	800297e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800295e:	f7ff fbf5 	bl	800214c <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b05      	cmp	r3, #5
 800296a:	d908      	bls.n	800297e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2220      	movs	r2, #32
 8002970:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2203      	movs	r2, #3
 8002976:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e078      	b.n	8002a70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0301 	and.w	r3, r3, #1
 8002988:	2b00      	cmp	r3, #0
 800298a:	d1e8      	bne.n	800295e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002994:	697a      	ldr	r2, [r7, #20]
 8002996:	4b38      	ldr	r3, [pc, #224]	; (8002a78 <HAL_DMA_Init+0x158>)
 8002998:	4013      	ands	r3, r2
 800299a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685a      	ldr	r2, [r3, #4]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	691b      	ldr	r3, [r3, #16]
 80029b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	699b      	ldr	r3, [r3, #24]
 80029bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a1b      	ldr	r3, [r3, #32]
 80029c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029ca:	697a      	ldr	r2, [r7, #20]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d4:	2b04      	cmp	r3, #4
 80029d6:	d107      	bne.n	80029e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e0:	4313      	orrs	r3, r2
 80029e2:	697a      	ldr	r2, [r7, #20]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	697a      	ldr	r2, [r7, #20]
 80029ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	695b      	ldr	r3, [r3, #20]
 80029f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	f023 0307 	bic.w	r3, r3, #7
 80029fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a04:	697a      	ldr	r2, [r7, #20]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0e:	2b04      	cmp	r3, #4
 8002a10:	d117      	bne.n	8002a42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d00e      	beq.n	8002a42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	f000 fb09 	bl	800303c <DMA_CheckFifoParam>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d008      	beq.n	8002a42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2240      	movs	r2, #64	; 0x40
 8002a34:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e016      	b.n	8002a70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	697a      	ldr	r2, [r7, #20]
 8002a48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 fac0 	bl	8002fd0 <DMA_CalcBaseAndBitshift>
 8002a50:	4603      	mov	r3, r0
 8002a52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a58:	223f      	movs	r2, #63	; 0x3f
 8002a5a:	409a      	lsls	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2201      	movs	r2, #1
 8002a6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002a6e:	2300      	movs	r3, #0
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3718      	adds	r7, #24
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	f010803f 	.word	0xf010803f

08002a7c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
 8002a88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a92:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d101      	bne.n	8002aa2 <HAL_DMA_Start_IT+0x26>
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	e048      	b.n	8002b34 <HAL_DMA_Start_IT+0xb8>
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d137      	bne.n	8002b26 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2202      	movs	r2, #2
 8002aba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	68b9      	ldr	r1, [r7, #8]
 8002aca:	68f8      	ldr	r0, [r7, #12]
 8002acc:	f000 fa52 	bl	8002f74 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ad4:	223f      	movs	r2, #63	; 0x3f
 8002ad6:	409a      	lsls	r2, r3
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f042 0216 	orr.w	r2, r2, #22
 8002aea:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	695a      	ldr	r2, [r3, #20]
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002afa:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d007      	beq.n	8002b14 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f042 0208 	orr.w	r2, r2, #8
 8002b12:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f042 0201 	orr.w	r2, r2, #1
 8002b22:	601a      	str	r2, [r3, #0]
 8002b24:	e005      	b.n	8002b32 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002b2e:	2302      	movs	r3, #2
 8002b30:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002b32:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3718      	adds	r7, #24
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b48:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b4a:	f7ff faff 	bl	800214c <HAL_GetTick>
 8002b4e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d008      	beq.n	8002b6e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2280      	movs	r2, #128	; 0x80
 8002b60:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e052      	b.n	8002c14 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f022 0216 	bic.w	r2, r2, #22
 8002b7c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	695a      	ldr	r2, [r3, #20]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b8c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d103      	bne.n	8002b9e <HAL_DMA_Abort+0x62>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d007      	beq.n	8002bae <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f022 0208 	bic.w	r2, r2, #8
 8002bac:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f022 0201 	bic.w	r2, r2, #1
 8002bbc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bbe:	e013      	b.n	8002be8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002bc0:	f7ff fac4 	bl	800214c <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b05      	cmp	r3, #5
 8002bcc:	d90c      	bls.n	8002be8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2220      	movs	r2, #32
 8002bd2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2203      	movs	r2, #3
 8002be0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002be4:	2303      	movs	r3, #3
 8002be6:	e015      	b.n	8002c14 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1e4      	bne.n	8002bc0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bfa:	223f      	movs	r2, #63	; 0x3f
 8002bfc:	409a      	lsls	r2, r3
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002c12:	2300      	movs	r3, #0
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3710      	adds	r7, #16
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d004      	beq.n	8002c3a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2280      	movs	r2, #128	; 0x80
 8002c34:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e00c      	b.n	8002c54 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2205      	movs	r2, #5
 8002c3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f022 0201 	bic.w	r2, r2, #1
 8002c50:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c52:	2300      	movs	r3, #0
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b086      	sub	sp, #24
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002c6c:	4b92      	ldr	r3, [pc, #584]	; (8002eb8 <HAL_DMA_IRQHandler+0x258>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a92      	ldr	r2, [pc, #584]	; (8002ebc <HAL_DMA_IRQHandler+0x25c>)
 8002c72:	fba2 2303 	umull	r2, r3, r2, r3
 8002c76:	0a9b      	lsrs	r3, r3, #10
 8002c78:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c7e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c8a:	2208      	movs	r2, #8
 8002c8c:	409a      	lsls	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	4013      	ands	r3, r2
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d01a      	beq.n	8002ccc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0304 	and.w	r3, r3, #4
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d013      	beq.n	8002ccc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f022 0204 	bic.w	r2, r2, #4
 8002cb2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cb8:	2208      	movs	r2, #8
 8002cba:	409a      	lsls	r2, r3
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cc4:	f043 0201 	orr.w	r2, r3, #1
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	409a      	lsls	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d012      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00b      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cee:	2201      	movs	r2, #1
 8002cf0:	409a      	lsls	r2, r3
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cfa:	f043 0202 	orr.w	r2, r3, #2
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d06:	2204      	movs	r2, #4
 8002d08:	409a      	lsls	r2, r3
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d012      	beq.n	8002d38 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0302 	and.w	r3, r3, #2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d00b      	beq.n	8002d38 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d24:	2204      	movs	r2, #4
 8002d26:	409a      	lsls	r2, r3
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d30:	f043 0204 	orr.w	r2, r3, #4
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d3c:	2210      	movs	r2, #16
 8002d3e:	409a      	lsls	r2, r3
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	4013      	ands	r3, r2
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d043      	beq.n	8002dd0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0308 	and.w	r3, r3, #8
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d03c      	beq.n	8002dd0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d5a:	2210      	movs	r2, #16
 8002d5c:	409a      	lsls	r2, r3
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d018      	beq.n	8002da2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d108      	bne.n	8002d90 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d024      	beq.n	8002dd0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	4798      	blx	r3
 8002d8e:	e01f      	b.n	8002dd0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d01b      	beq.n	8002dd0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	4798      	blx	r3
 8002da0:	e016      	b.n	8002dd0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d107      	bne.n	8002dc0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f022 0208 	bic.w	r2, r2, #8
 8002dbe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d003      	beq.n	8002dd0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dd4:	2220      	movs	r2, #32
 8002dd6:	409a      	lsls	r2, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	4013      	ands	r3, r2
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	f000 808e 	beq.w	8002efe <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 0310 	and.w	r3, r3, #16
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f000 8086 	beq.w	8002efe <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002df6:	2220      	movs	r2, #32
 8002df8:	409a      	lsls	r2, r3
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	2b05      	cmp	r3, #5
 8002e08:	d136      	bne.n	8002e78 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f022 0216 	bic.w	r2, r2, #22
 8002e18:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	695a      	ldr	r2, [r3, #20]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e28:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d103      	bne.n	8002e3a <HAL_DMA_IRQHandler+0x1da>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d007      	beq.n	8002e4a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f022 0208 	bic.w	r2, r2, #8
 8002e48:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e4e:	223f      	movs	r2, #63	; 0x3f
 8002e50:	409a      	lsls	r2, r3
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d07d      	beq.n	8002f6a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	4798      	blx	r3
        }
        return;
 8002e76:	e078      	b.n	8002f6a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d01c      	beq.n	8002ec0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d108      	bne.n	8002ea6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d030      	beq.n	8002efe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	4798      	blx	r3
 8002ea4:	e02b      	b.n	8002efe <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d027      	beq.n	8002efe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	4798      	blx	r3
 8002eb6:	e022      	b.n	8002efe <HAL_DMA_IRQHandler+0x29e>
 8002eb8:	20000008 	.word	0x20000008
 8002ebc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d10f      	bne.n	8002eee <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f022 0210 	bic.w	r2, r2, #16
 8002edc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d003      	beq.n	8002efe <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d032      	beq.n	8002f6c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d022      	beq.n	8002f58 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2205      	movs	r2, #5
 8002f16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f022 0201 	bic.w	r2, r2, #1
 8002f28:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	60bb      	str	r3, [r7, #8]
 8002f30:	697a      	ldr	r2, [r7, #20]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d307      	bcc.n	8002f46 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0301 	and.w	r3, r3, #1
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1f2      	bne.n	8002f2a <HAL_DMA_IRQHandler+0x2ca>
 8002f44:	e000      	b.n	8002f48 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002f46:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d005      	beq.n	8002f6c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	4798      	blx	r3
 8002f68:	e000      	b.n	8002f6c <HAL_DMA_IRQHandler+0x30c>
        return;
 8002f6a:	bf00      	nop
    }
  }
}
 8002f6c:	3718      	adds	r7, #24
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop

08002f74 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b085      	sub	sp, #20
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
 8002f80:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f90:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	683a      	ldr	r2, [r7, #0]
 8002f98:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	2b40      	cmp	r3, #64	; 0x40
 8002fa0:	d108      	bne.n	8002fb4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68ba      	ldr	r2, [r7, #8]
 8002fb0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002fb2:	e007      	b.n	8002fc4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68ba      	ldr	r2, [r7, #8]
 8002fba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	60da      	str	r2, [r3, #12]
}
 8002fc4:	bf00      	nop
 8002fc6:	3714      	adds	r7, #20
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	3b10      	subs	r3, #16
 8002fe0:	4a13      	ldr	r2, [pc, #76]	; (8003030 <DMA_CalcBaseAndBitshift+0x60>)
 8002fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe6:	091b      	lsrs	r3, r3, #4
 8002fe8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002fea:	4a12      	ldr	r2, [pc, #72]	; (8003034 <DMA_CalcBaseAndBitshift+0x64>)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	4413      	add	r3, r2
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2b03      	cmp	r3, #3
 8002ffc:	d908      	bls.n	8003010 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	461a      	mov	r2, r3
 8003004:	4b0c      	ldr	r3, [pc, #48]	; (8003038 <DMA_CalcBaseAndBitshift+0x68>)
 8003006:	4013      	ands	r3, r2
 8003008:	1d1a      	adds	r2, r3, #4
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	659a      	str	r2, [r3, #88]	; 0x58
 800300e:	e006      	b.n	800301e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	461a      	mov	r2, r3
 8003016:	4b08      	ldr	r3, [pc, #32]	; (8003038 <DMA_CalcBaseAndBitshift+0x68>)
 8003018:	4013      	ands	r3, r2
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003022:	4618      	mov	r0, r3
 8003024:	3714      	adds	r7, #20
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	aaaaaaab 	.word	0xaaaaaaab
 8003034:	08008098 	.word	0x08008098
 8003038:	fffffc00 	.word	0xfffffc00

0800303c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003044:	2300      	movs	r3, #0
 8003046:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800304c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	699b      	ldr	r3, [r3, #24]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d11f      	bne.n	8003096 <DMA_CheckFifoParam+0x5a>
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	2b03      	cmp	r3, #3
 800305a:	d856      	bhi.n	800310a <DMA_CheckFifoParam+0xce>
 800305c:	a201      	add	r2, pc, #4	; (adr r2, 8003064 <DMA_CheckFifoParam+0x28>)
 800305e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003062:	bf00      	nop
 8003064:	08003075 	.word	0x08003075
 8003068:	08003087 	.word	0x08003087
 800306c:	08003075 	.word	0x08003075
 8003070:	0800310b 	.word	0x0800310b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003078:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d046      	beq.n	800310e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003084:	e043      	b.n	800310e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800308a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800308e:	d140      	bne.n	8003112 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003094:	e03d      	b.n	8003112 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800309e:	d121      	bne.n	80030e4 <DMA_CheckFifoParam+0xa8>
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	2b03      	cmp	r3, #3
 80030a4:	d837      	bhi.n	8003116 <DMA_CheckFifoParam+0xda>
 80030a6:	a201      	add	r2, pc, #4	; (adr r2, 80030ac <DMA_CheckFifoParam+0x70>)
 80030a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030ac:	080030bd 	.word	0x080030bd
 80030b0:	080030c3 	.word	0x080030c3
 80030b4:	080030bd 	.word	0x080030bd
 80030b8:	080030d5 	.word	0x080030d5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	73fb      	strb	r3, [r7, #15]
      break;
 80030c0:	e030      	b.n	8003124 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d025      	beq.n	800311a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030d2:	e022      	b.n	800311a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80030dc:	d11f      	bne.n	800311e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80030e2:	e01c      	b.n	800311e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d903      	bls.n	80030f2 <DMA_CheckFifoParam+0xb6>
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	2b03      	cmp	r3, #3
 80030ee:	d003      	beq.n	80030f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80030f0:	e018      	b.n	8003124 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	73fb      	strb	r3, [r7, #15]
      break;
 80030f6:	e015      	b.n	8003124 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d00e      	beq.n	8003122 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	73fb      	strb	r3, [r7, #15]
      break;
 8003108:	e00b      	b.n	8003122 <DMA_CheckFifoParam+0xe6>
      break;
 800310a:	bf00      	nop
 800310c:	e00a      	b.n	8003124 <DMA_CheckFifoParam+0xe8>
      break;
 800310e:	bf00      	nop
 8003110:	e008      	b.n	8003124 <DMA_CheckFifoParam+0xe8>
      break;
 8003112:	bf00      	nop
 8003114:	e006      	b.n	8003124 <DMA_CheckFifoParam+0xe8>
      break;
 8003116:	bf00      	nop
 8003118:	e004      	b.n	8003124 <DMA_CheckFifoParam+0xe8>
      break;
 800311a:	bf00      	nop
 800311c:	e002      	b.n	8003124 <DMA_CheckFifoParam+0xe8>
      break;   
 800311e:	bf00      	nop
 8003120:	e000      	b.n	8003124 <DMA_CheckFifoParam+0xe8>
      break;
 8003122:	bf00      	nop
    }
  } 
  
  return status; 
 8003124:	7bfb      	ldrb	r3, [r7, #15]
}
 8003126:	4618      	mov	r0, r3
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop

08003134 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003134:	b480      	push	{r7}
 8003136:	b089      	sub	sp, #36	; 0x24
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800313e:	2300      	movs	r3, #0
 8003140:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003142:	2300      	movs	r3, #0
 8003144:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003146:	2300      	movs	r3, #0
 8003148:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800314a:	2300      	movs	r3, #0
 800314c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800314e:	2300      	movs	r3, #0
 8003150:	61fb      	str	r3, [r7, #28]
 8003152:	e175      	b.n	8003440 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003154:	2201      	movs	r2, #1
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	fa02 f303 	lsl.w	r3, r2, r3
 800315c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	697a      	ldr	r2, [r7, #20]
 8003164:	4013      	ands	r3, r2
 8003166:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	429a      	cmp	r2, r3
 800316e:	f040 8164 	bne.w	800343a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	2b01      	cmp	r3, #1
 8003178:	d00b      	beq.n	8003192 <HAL_GPIO_Init+0x5e>
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	2b02      	cmp	r3, #2
 8003180:	d007      	beq.n	8003192 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003186:	2b11      	cmp	r3, #17
 8003188:	d003      	beq.n	8003192 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	2b12      	cmp	r3, #18
 8003190:	d130      	bne.n	80031f4 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	005b      	lsls	r3, r3, #1
 800319c:	2203      	movs	r2, #3
 800319e:	fa02 f303 	lsl.w	r3, r2, r3
 80031a2:	43db      	mvns	r3, r3
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	4013      	ands	r3, r2
 80031a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	68da      	ldr	r2, [r3, #12]
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	69ba      	ldr	r2, [r7, #24]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	69ba      	ldr	r2, [r7, #24]
 80031c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031c8:	2201      	movs	r2, #1
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	43db      	mvns	r3, r3
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	4013      	ands	r3, r2
 80031d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	091b      	lsrs	r3, r3, #4
 80031de:	f003 0201 	and.w	r2, r3, #1
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	fa02 f303 	lsl.w	r3, r2, r3
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	2203      	movs	r2, #3
 8003200:	fa02 f303 	lsl.w	r3, r2, r3
 8003204:	43db      	mvns	r3, r3
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	4013      	ands	r3, r2
 800320a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	689a      	ldr	r2, [r3, #8]
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	005b      	lsls	r3, r3, #1
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	69ba      	ldr	r2, [r7, #24]
 800321a:	4313      	orrs	r3, r2
 800321c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	2b02      	cmp	r3, #2
 800322a:	d003      	beq.n	8003234 <HAL_GPIO_Init+0x100>
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	2b12      	cmp	r3, #18
 8003232:	d123      	bne.n	800327c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	08da      	lsrs	r2, r3, #3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	3208      	adds	r2, #8
 800323c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003240:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	f003 0307 	and.w	r3, r3, #7
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	220f      	movs	r2, #15
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	43db      	mvns	r3, r3
 8003252:	69ba      	ldr	r2, [r7, #24]
 8003254:	4013      	ands	r3, r2
 8003256:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	691a      	ldr	r2, [r3, #16]
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	4313      	orrs	r3, r2
 800326c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	08da      	lsrs	r2, r3, #3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	3208      	adds	r2, #8
 8003276:	69b9      	ldr	r1, [r7, #24]
 8003278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	2203      	movs	r2, #3
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	43db      	mvns	r3, r3
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	4013      	ands	r3, r2
 8003292:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f003 0203 	and.w	r2, r3, #3
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	f000 80be 	beq.w	800343a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032be:	4b66      	ldr	r3, [pc, #408]	; (8003458 <HAL_GPIO_Init+0x324>)
 80032c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032c2:	4a65      	ldr	r2, [pc, #404]	; (8003458 <HAL_GPIO_Init+0x324>)
 80032c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032c8:	6453      	str	r3, [r2, #68]	; 0x44
 80032ca:	4b63      	ldr	r3, [pc, #396]	; (8003458 <HAL_GPIO_Init+0x324>)
 80032cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032d2:	60fb      	str	r3, [r7, #12]
 80032d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80032d6:	4a61      	ldr	r2, [pc, #388]	; (800345c <HAL_GPIO_Init+0x328>)
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	089b      	lsrs	r3, r3, #2
 80032dc:	3302      	adds	r3, #2
 80032de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	f003 0303 	and.w	r3, r3, #3
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	220f      	movs	r2, #15
 80032ee:	fa02 f303 	lsl.w	r3, r2, r3
 80032f2:	43db      	mvns	r3, r3
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	4013      	ands	r3, r2
 80032f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a58      	ldr	r2, [pc, #352]	; (8003460 <HAL_GPIO_Init+0x32c>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d037      	beq.n	8003372 <HAL_GPIO_Init+0x23e>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a57      	ldr	r2, [pc, #348]	; (8003464 <HAL_GPIO_Init+0x330>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d031      	beq.n	800336e <HAL_GPIO_Init+0x23a>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a56      	ldr	r2, [pc, #344]	; (8003468 <HAL_GPIO_Init+0x334>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d02b      	beq.n	800336a <HAL_GPIO_Init+0x236>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a55      	ldr	r2, [pc, #340]	; (800346c <HAL_GPIO_Init+0x338>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d025      	beq.n	8003366 <HAL_GPIO_Init+0x232>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a54      	ldr	r2, [pc, #336]	; (8003470 <HAL_GPIO_Init+0x33c>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d01f      	beq.n	8003362 <HAL_GPIO_Init+0x22e>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a53      	ldr	r2, [pc, #332]	; (8003474 <HAL_GPIO_Init+0x340>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d019      	beq.n	800335e <HAL_GPIO_Init+0x22a>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a52      	ldr	r2, [pc, #328]	; (8003478 <HAL_GPIO_Init+0x344>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d013      	beq.n	800335a <HAL_GPIO_Init+0x226>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a51      	ldr	r2, [pc, #324]	; (800347c <HAL_GPIO_Init+0x348>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d00d      	beq.n	8003356 <HAL_GPIO_Init+0x222>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a50      	ldr	r2, [pc, #320]	; (8003480 <HAL_GPIO_Init+0x34c>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d007      	beq.n	8003352 <HAL_GPIO_Init+0x21e>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a4f      	ldr	r2, [pc, #316]	; (8003484 <HAL_GPIO_Init+0x350>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d101      	bne.n	800334e <HAL_GPIO_Init+0x21a>
 800334a:	2309      	movs	r3, #9
 800334c:	e012      	b.n	8003374 <HAL_GPIO_Init+0x240>
 800334e:	230a      	movs	r3, #10
 8003350:	e010      	b.n	8003374 <HAL_GPIO_Init+0x240>
 8003352:	2308      	movs	r3, #8
 8003354:	e00e      	b.n	8003374 <HAL_GPIO_Init+0x240>
 8003356:	2307      	movs	r3, #7
 8003358:	e00c      	b.n	8003374 <HAL_GPIO_Init+0x240>
 800335a:	2306      	movs	r3, #6
 800335c:	e00a      	b.n	8003374 <HAL_GPIO_Init+0x240>
 800335e:	2305      	movs	r3, #5
 8003360:	e008      	b.n	8003374 <HAL_GPIO_Init+0x240>
 8003362:	2304      	movs	r3, #4
 8003364:	e006      	b.n	8003374 <HAL_GPIO_Init+0x240>
 8003366:	2303      	movs	r3, #3
 8003368:	e004      	b.n	8003374 <HAL_GPIO_Init+0x240>
 800336a:	2302      	movs	r3, #2
 800336c:	e002      	b.n	8003374 <HAL_GPIO_Init+0x240>
 800336e:	2301      	movs	r3, #1
 8003370:	e000      	b.n	8003374 <HAL_GPIO_Init+0x240>
 8003372:	2300      	movs	r3, #0
 8003374:	69fa      	ldr	r2, [r7, #28]
 8003376:	f002 0203 	and.w	r2, r2, #3
 800337a:	0092      	lsls	r2, r2, #2
 800337c:	4093      	lsls	r3, r2
 800337e:	69ba      	ldr	r2, [r7, #24]
 8003380:	4313      	orrs	r3, r2
 8003382:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003384:	4935      	ldr	r1, [pc, #212]	; (800345c <HAL_GPIO_Init+0x328>)
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	089b      	lsrs	r3, r3, #2
 800338a:	3302      	adds	r3, #2
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003392:	4b3d      	ldr	r3, [pc, #244]	; (8003488 <HAL_GPIO_Init+0x354>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	43db      	mvns	r3, r3
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	4013      	ands	r3, r2
 80033a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d003      	beq.n	80033b6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033b6:	4a34      	ldr	r2, [pc, #208]	; (8003488 <HAL_GPIO_Init+0x354>)
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80033bc:	4b32      	ldr	r3, [pc, #200]	; (8003488 <HAL_GPIO_Init+0x354>)
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	43db      	mvns	r3, r3
 80033c6:	69ba      	ldr	r2, [r7, #24]
 80033c8:	4013      	ands	r3, r2
 80033ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d003      	beq.n	80033e0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	4313      	orrs	r3, r2
 80033de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033e0:	4a29      	ldr	r2, [pc, #164]	; (8003488 <HAL_GPIO_Init+0x354>)
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033e6:	4b28      	ldr	r3, [pc, #160]	; (8003488 <HAL_GPIO_Init+0x354>)
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	43db      	mvns	r3, r3
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	4013      	ands	r3, r2
 80033f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d003      	beq.n	800340a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003402:	69ba      	ldr	r2, [r7, #24]
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	4313      	orrs	r3, r2
 8003408:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800340a:	4a1f      	ldr	r2, [pc, #124]	; (8003488 <HAL_GPIO_Init+0x354>)
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003410:	4b1d      	ldr	r3, [pc, #116]	; (8003488 <HAL_GPIO_Init+0x354>)
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	43db      	mvns	r3, r3
 800341a:	69ba      	ldr	r2, [r7, #24]
 800341c:	4013      	ands	r3, r2
 800341e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d003      	beq.n	8003434 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800342c:	69ba      	ldr	r2, [r7, #24]
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	4313      	orrs	r3, r2
 8003432:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003434:	4a14      	ldr	r2, [pc, #80]	; (8003488 <HAL_GPIO_Init+0x354>)
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	3301      	adds	r3, #1
 800343e:	61fb      	str	r3, [r7, #28]
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	2b0f      	cmp	r3, #15
 8003444:	f67f ae86 	bls.w	8003154 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003448:	bf00      	nop
 800344a:	bf00      	nop
 800344c:	3724      	adds	r7, #36	; 0x24
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	40023800 	.word	0x40023800
 800345c:	40013800 	.word	0x40013800
 8003460:	40020000 	.word	0x40020000
 8003464:	40020400 	.word	0x40020400
 8003468:	40020800 	.word	0x40020800
 800346c:	40020c00 	.word	0x40020c00
 8003470:	40021000 	.word	0x40021000
 8003474:	40021400 	.word	0x40021400
 8003478:	40021800 	.word	0x40021800
 800347c:	40021c00 	.word	0x40021c00
 8003480:	40022000 	.word	0x40022000
 8003484:	40022400 	.word	0x40022400
 8003488:	40013c00 	.word	0x40013c00

0800348c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	460b      	mov	r3, r1
 8003496:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	691a      	ldr	r2, [r3, #16]
 800349c:	887b      	ldrh	r3, [r7, #2]
 800349e:	4013      	ands	r3, r2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d002      	beq.n	80034aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034a4:	2301      	movs	r3, #1
 80034a6:	73fb      	strb	r3, [r7, #15]
 80034a8:	e001      	b.n	80034ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034aa:	2300      	movs	r3, #0
 80034ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3714      	adds	r7, #20
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	460b      	mov	r3, r1
 80034c6:	807b      	strh	r3, [r7, #2]
 80034c8:	4613      	mov	r3, r2
 80034ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034cc:	787b      	ldrb	r3, [r7, #1]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d003      	beq.n	80034da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034d2:	887a      	ldrh	r2, [r7, #2]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80034d8:	e003      	b.n	80034e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80034da:	887b      	ldrh	r3, [r7, #2]
 80034dc:	041a      	lsls	r2, r3, #16
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	619a      	str	r2, [r3, #24]
}
 80034e2:	bf00      	nop
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr

080034ee <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034ee:	b480      	push	{r7}
 80034f0:	b085      	sub	sp, #20
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
 80034f6:	460b      	mov	r3, r1
 80034f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003500:	887a      	ldrh	r2, [r7, #2]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	4013      	ands	r3, r2
 8003506:	041a      	lsls	r2, r3, #16
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	43d9      	mvns	r1, r3
 800350c:	887b      	ldrh	r3, [r7, #2]
 800350e:	400b      	ands	r3, r1
 8003510:	431a      	orrs	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	619a      	str	r2, [r3, #24]
}
 8003516:	bf00      	nop
 8003518:	3714      	adds	r7, #20
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
	...

08003524 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	4603      	mov	r3, r0
 800352c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800352e:	4b08      	ldr	r3, [pc, #32]	; (8003550 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003530:	695a      	ldr	r2, [r3, #20]
 8003532:	88fb      	ldrh	r3, [r7, #6]
 8003534:	4013      	ands	r3, r2
 8003536:	2b00      	cmp	r3, #0
 8003538:	d006      	beq.n	8003548 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800353a:	4a05      	ldr	r2, [pc, #20]	; (8003550 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800353c:	88fb      	ldrh	r3, [r7, #6]
 800353e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003540:	88fb      	ldrh	r3, [r7, #6]
 8003542:	4618      	mov	r0, r3
 8003544:	f000 f806 	bl	8003554 <HAL_GPIO_EXTI_Callback>
  }
}
 8003548:	bf00      	nop
 800354a:	3708      	adds	r7, #8
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40013c00 	.word	0x40013c00

08003554 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	4603      	mov	r3, r0
 800355c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800355e:	bf00      	nop
 8003560:	370c      	adds	r7, #12
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
	...

0800356c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b086      	sub	sp, #24
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003574:	2300      	movs	r3, #0
 8003576:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d101      	bne.n	8003582 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e291      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0301 	and.w	r3, r3, #1
 800358a:	2b00      	cmp	r3, #0
 800358c:	f000 8087 	beq.w	800369e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003590:	4b96      	ldr	r3, [pc, #600]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	f003 030c 	and.w	r3, r3, #12
 8003598:	2b04      	cmp	r3, #4
 800359a:	d00c      	beq.n	80035b6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800359c:	4b93      	ldr	r3, [pc, #588]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f003 030c 	and.w	r3, r3, #12
 80035a4:	2b08      	cmp	r3, #8
 80035a6:	d112      	bne.n	80035ce <HAL_RCC_OscConfig+0x62>
 80035a8:	4b90      	ldr	r3, [pc, #576]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035b4:	d10b      	bne.n	80035ce <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035b6:	4b8d      	ldr	r3, [pc, #564]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d06c      	beq.n	800369c <HAL_RCC_OscConfig+0x130>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d168      	bne.n	800369c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e26b      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035d6:	d106      	bne.n	80035e6 <HAL_RCC_OscConfig+0x7a>
 80035d8:	4b84      	ldr	r3, [pc, #528]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a83      	ldr	r2, [pc, #524]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80035de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035e2:	6013      	str	r3, [r2, #0]
 80035e4:	e02e      	b.n	8003644 <HAL_RCC_OscConfig+0xd8>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d10c      	bne.n	8003608 <HAL_RCC_OscConfig+0x9c>
 80035ee:	4b7f      	ldr	r3, [pc, #508]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a7e      	ldr	r2, [pc, #504]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80035f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035f8:	6013      	str	r3, [r2, #0]
 80035fa:	4b7c      	ldr	r3, [pc, #496]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a7b      	ldr	r2, [pc, #492]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003600:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003604:	6013      	str	r3, [r2, #0]
 8003606:	e01d      	b.n	8003644 <HAL_RCC_OscConfig+0xd8>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003610:	d10c      	bne.n	800362c <HAL_RCC_OscConfig+0xc0>
 8003612:	4b76      	ldr	r3, [pc, #472]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a75      	ldr	r2, [pc, #468]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003618:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800361c:	6013      	str	r3, [r2, #0]
 800361e:	4b73      	ldr	r3, [pc, #460]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a72      	ldr	r2, [pc, #456]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003624:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003628:	6013      	str	r3, [r2, #0]
 800362a:	e00b      	b.n	8003644 <HAL_RCC_OscConfig+0xd8>
 800362c:	4b6f      	ldr	r3, [pc, #444]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a6e      	ldr	r2, [pc, #440]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003632:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003636:	6013      	str	r3, [r2, #0]
 8003638:	4b6c      	ldr	r3, [pc, #432]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a6b      	ldr	r2, [pc, #428]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 800363e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003642:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d013      	beq.n	8003674 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800364c:	f7fe fd7e 	bl	800214c <HAL_GetTick>
 8003650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003652:	e008      	b.n	8003666 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003654:	f7fe fd7a 	bl	800214c <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b64      	cmp	r3, #100	; 0x64
 8003660:	d901      	bls.n	8003666 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e21f      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003666:	4b61      	ldr	r3, [pc, #388]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d0f0      	beq.n	8003654 <HAL_RCC_OscConfig+0xe8>
 8003672:	e014      	b.n	800369e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003674:	f7fe fd6a 	bl	800214c <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800367c:	f7fe fd66 	bl	800214c <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b64      	cmp	r3, #100	; 0x64
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e20b      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800368e:	4b57      	ldr	r3, [pc, #348]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1f0      	bne.n	800367c <HAL_RCC_OscConfig+0x110>
 800369a:	e000      	b.n	800369e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800369c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d069      	beq.n	800377e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80036aa:	4b50      	ldr	r3, [pc, #320]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f003 030c 	and.w	r3, r3, #12
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00b      	beq.n	80036ce <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036b6:	4b4d      	ldr	r3, [pc, #308]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f003 030c 	and.w	r3, r3, #12
 80036be:	2b08      	cmp	r3, #8
 80036c0:	d11c      	bne.n	80036fc <HAL_RCC_OscConfig+0x190>
 80036c2:	4b4a      	ldr	r3, [pc, #296]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d116      	bne.n	80036fc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036ce:	4b47      	ldr	r3, [pc, #284]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d005      	beq.n	80036e6 <HAL_RCC_OscConfig+0x17a>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d001      	beq.n	80036e6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e1df      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036e6:	4b41      	ldr	r3, [pc, #260]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	691b      	ldr	r3, [r3, #16]
 80036f2:	00db      	lsls	r3, r3, #3
 80036f4:	493d      	ldr	r1, [pc, #244]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036fa:	e040      	b.n	800377e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d023      	beq.n	800374c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003704:	4b39      	ldr	r3, [pc, #228]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a38      	ldr	r2, [pc, #224]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 800370a:	f043 0301 	orr.w	r3, r3, #1
 800370e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003710:	f7fe fd1c 	bl	800214c <HAL_GetTick>
 8003714:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003716:	e008      	b.n	800372a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003718:	f7fe fd18 	bl	800214c <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d901      	bls.n	800372a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e1bd      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800372a:	4b30      	ldr	r3, [pc, #192]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0302 	and.w	r3, r3, #2
 8003732:	2b00      	cmp	r3, #0
 8003734:	d0f0      	beq.n	8003718 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003736:	4b2d      	ldr	r3, [pc, #180]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	00db      	lsls	r3, r3, #3
 8003744:	4929      	ldr	r1, [pc, #164]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003746:	4313      	orrs	r3, r2
 8003748:	600b      	str	r3, [r1, #0]
 800374a:	e018      	b.n	800377e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800374c:	4b27      	ldr	r3, [pc, #156]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a26      	ldr	r2, [pc, #152]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003752:	f023 0301 	bic.w	r3, r3, #1
 8003756:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003758:	f7fe fcf8 	bl	800214c <HAL_GetTick>
 800375c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800375e:	e008      	b.n	8003772 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003760:	f7fe fcf4 	bl	800214c <HAL_GetTick>
 8003764:	4602      	mov	r2, r0
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	2b02      	cmp	r3, #2
 800376c:	d901      	bls.n	8003772 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e199      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003772:	4b1e      	ldr	r3, [pc, #120]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1f0      	bne.n	8003760 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0308 	and.w	r3, r3, #8
 8003786:	2b00      	cmp	r3, #0
 8003788:	d038      	beq.n	80037fc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d019      	beq.n	80037c6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003792:	4b16      	ldr	r3, [pc, #88]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003794:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003796:	4a15      	ldr	r2, [pc, #84]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 8003798:	f043 0301 	orr.w	r3, r3, #1
 800379c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800379e:	f7fe fcd5 	bl	800214c <HAL_GetTick>
 80037a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037a4:	e008      	b.n	80037b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037a6:	f7fe fcd1 	bl	800214c <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	d901      	bls.n	80037b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80037b4:	2303      	movs	r3, #3
 80037b6:	e176      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037b8:	4b0c      	ldr	r3, [pc, #48]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80037ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037bc:	f003 0302 	and.w	r3, r3, #2
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0f0      	beq.n	80037a6 <HAL_RCC_OscConfig+0x23a>
 80037c4:	e01a      	b.n	80037fc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037c6:	4b09      	ldr	r3, [pc, #36]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80037c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037ca:	4a08      	ldr	r2, [pc, #32]	; (80037ec <HAL_RCC_OscConfig+0x280>)
 80037cc:	f023 0301 	bic.w	r3, r3, #1
 80037d0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037d2:	f7fe fcbb 	bl	800214c <HAL_GetTick>
 80037d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037d8:	e00a      	b.n	80037f0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037da:	f7fe fcb7 	bl	800214c <HAL_GetTick>
 80037de:	4602      	mov	r2, r0
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	2b02      	cmp	r3, #2
 80037e6:	d903      	bls.n	80037f0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	e15c      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>
 80037ec:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037f0:	4b91      	ldr	r3, [pc, #580]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 80037f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037f4:	f003 0302 	and.w	r3, r3, #2
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1ee      	bne.n	80037da <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0304 	and.w	r3, r3, #4
 8003804:	2b00      	cmp	r3, #0
 8003806:	f000 80a4 	beq.w	8003952 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800380a:	4b8b      	ldr	r3, [pc, #556]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 800380c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d10d      	bne.n	8003832 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003816:	4b88      	ldr	r3, [pc, #544]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 8003818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381a:	4a87      	ldr	r2, [pc, #540]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 800381c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003820:	6413      	str	r3, [r2, #64]	; 0x40
 8003822:	4b85      	ldr	r3, [pc, #532]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 8003824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800382a:	60bb      	str	r3, [r7, #8]
 800382c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800382e:	2301      	movs	r3, #1
 8003830:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003832:	4b82      	ldr	r3, [pc, #520]	; (8003a3c <HAL_RCC_OscConfig+0x4d0>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800383a:	2b00      	cmp	r3, #0
 800383c:	d118      	bne.n	8003870 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800383e:	4b7f      	ldr	r3, [pc, #508]	; (8003a3c <HAL_RCC_OscConfig+0x4d0>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a7e      	ldr	r2, [pc, #504]	; (8003a3c <HAL_RCC_OscConfig+0x4d0>)
 8003844:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003848:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800384a:	f7fe fc7f 	bl	800214c <HAL_GetTick>
 800384e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003850:	e008      	b.n	8003864 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003852:	f7fe fc7b 	bl	800214c <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	2b64      	cmp	r3, #100	; 0x64
 800385e:	d901      	bls.n	8003864 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e120      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003864:	4b75      	ldr	r3, [pc, #468]	; (8003a3c <HAL_RCC_OscConfig+0x4d0>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800386c:	2b00      	cmp	r3, #0
 800386e:	d0f0      	beq.n	8003852 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d106      	bne.n	8003886 <HAL_RCC_OscConfig+0x31a>
 8003878:	4b6f      	ldr	r3, [pc, #444]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 800387a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800387c:	4a6e      	ldr	r2, [pc, #440]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 800387e:	f043 0301 	orr.w	r3, r3, #1
 8003882:	6713      	str	r3, [r2, #112]	; 0x70
 8003884:	e02d      	b.n	80038e2 <HAL_RCC_OscConfig+0x376>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10c      	bne.n	80038a8 <HAL_RCC_OscConfig+0x33c>
 800388e:	4b6a      	ldr	r3, [pc, #424]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 8003890:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003892:	4a69      	ldr	r2, [pc, #420]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 8003894:	f023 0301 	bic.w	r3, r3, #1
 8003898:	6713      	str	r3, [r2, #112]	; 0x70
 800389a:	4b67      	ldr	r3, [pc, #412]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 800389c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800389e:	4a66      	ldr	r2, [pc, #408]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 80038a0:	f023 0304 	bic.w	r3, r3, #4
 80038a4:	6713      	str	r3, [r2, #112]	; 0x70
 80038a6:	e01c      	b.n	80038e2 <HAL_RCC_OscConfig+0x376>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	2b05      	cmp	r3, #5
 80038ae:	d10c      	bne.n	80038ca <HAL_RCC_OscConfig+0x35e>
 80038b0:	4b61      	ldr	r3, [pc, #388]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 80038b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b4:	4a60      	ldr	r2, [pc, #384]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 80038b6:	f043 0304 	orr.w	r3, r3, #4
 80038ba:	6713      	str	r3, [r2, #112]	; 0x70
 80038bc:	4b5e      	ldr	r3, [pc, #376]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 80038be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038c0:	4a5d      	ldr	r2, [pc, #372]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 80038c2:	f043 0301 	orr.w	r3, r3, #1
 80038c6:	6713      	str	r3, [r2, #112]	; 0x70
 80038c8:	e00b      	b.n	80038e2 <HAL_RCC_OscConfig+0x376>
 80038ca:	4b5b      	ldr	r3, [pc, #364]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 80038cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ce:	4a5a      	ldr	r2, [pc, #360]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 80038d0:	f023 0301 	bic.w	r3, r3, #1
 80038d4:	6713      	str	r3, [r2, #112]	; 0x70
 80038d6:	4b58      	ldr	r3, [pc, #352]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 80038d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038da:	4a57      	ldr	r2, [pc, #348]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 80038dc:	f023 0304 	bic.w	r3, r3, #4
 80038e0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d015      	beq.n	8003916 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ea:	f7fe fc2f 	bl	800214c <HAL_GetTick>
 80038ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038f0:	e00a      	b.n	8003908 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038f2:	f7fe fc2b 	bl	800214c <HAL_GetTick>
 80038f6:	4602      	mov	r2, r0
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003900:	4293      	cmp	r3, r2
 8003902:	d901      	bls.n	8003908 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e0ce      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003908:	4b4b      	ldr	r3, [pc, #300]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 800390a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d0ee      	beq.n	80038f2 <HAL_RCC_OscConfig+0x386>
 8003914:	e014      	b.n	8003940 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003916:	f7fe fc19 	bl	800214c <HAL_GetTick>
 800391a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800391c:	e00a      	b.n	8003934 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800391e:	f7fe fc15 	bl	800214c <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	f241 3288 	movw	r2, #5000	; 0x1388
 800392c:	4293      	cmp	r3, r2
 800392e:	d901      	bls.n	8003934 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003930:	2303      	movs	r3, #3
 8003932:	e0b8      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003934:	4b40      	ldr	r3, [pc, #256]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 8003936:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003938:	f003 0302 	and.w	r3, r3, #2
 800393c:	2b00      	cmp	r3, #0
 800393e:	d1ee      	bne.n	800391e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003940:	7dfb      	ldrb	r3, [r7, #23]
 8003942:	2b01      	cmp	r3, #1
 8003944:	d105      	bne.n	8003952 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003946:	4b3c      	ldr	r3, [pc, #240]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 8003948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394a:	4a3b      	ldr	r2, [pc, #236]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 800394c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003950:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	699b      	ldr	r3, [r3, #24]
 8003956:	2b00      	cmp	r3, #0
 8003958:	f000 80a4 	beq.w	8003aa4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800395c:	4b36      	ldr	r3, [pc, #216]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	f003 030c 	and.w	r3, r3, #12
 8003964:	2b08      	cmp	r3, #8
 8003966:	d06b      	beq.n	8003a40 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	699b      	ldr	r3, [r3, #24]
 800396c:	2b02      	cmp	r3, #2
 800396e:	d149      	bne.n	8003a04 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003970:	4b31      	ldr	r3, [pc, #196]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a30      	ldr	r2, [pc, #192]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 8003976:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800397a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800397c:	f7fe fbe6 	bl	800214c <HAL_GetTick>
 8003980:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003982:	e008      	b.n	8003996 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003984:	f7fe fbe2 	bl	800214c <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	2b02      	cmp	r3, #2
 8003990:	d901      	bls.n	8003996 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e087      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003996:	4b28      	ldr	r3, [pc, #160]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1f0      	bne.n	8003984 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	69da      	ldr	r2, [r3, #28]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a1b      	ldr	r3, [r3, #32]
 80039aa:	431a      	orrs	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b0:	019b      	lsls	r3, r3, #6
 80039b2:	431a      	orrs	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039b8:	085b      	lsrs	r3, r3, #1
 80039ba:	3b01      	subs	r3, #1
 80039bc:	041b      	lsls	r3, r3, #16
 80039be:	431a      	orrs	r2, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c4:	061b      	lsls	r3, r3, #24
 80039c6:	4313      	orrs	r3, r2
 80039c8:	4a1b      	ldr	r2, [pc, #108]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 80039ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80039ce:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039d0:	4b19      	ldr	r3, [pc, #100]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a18      	ldr	r2, [pc, #96]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 80039d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039dc:	f7fe fbb6 	bl	800214c <HAL_GetTick>
 80039e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039e2:	e008      	b.n	80039f6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039e4:	f7fe fbb2 	bl	800214c <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d901      	bls.n	80039f6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80039f2:	2303      	movs	r3, #3
 80039f4:	e057      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039f6:	4b10      	ldr	r3, [pc, #64]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d0f0      	beq.n	80039e4 <HAL_RCC_OscConfig+0x478>
 8003a02:	e04f      	b.n	8003aa4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a04:	4b0c      	ldr	r3, [pc, #48]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a0b      	ldr	r2, [pc, #44]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 8003a0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a10:	f7fe fb9c 	bl	800214c <HAL_GetTick>
 8003a14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a16:	e008      	b.n	8003a2a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a18:	f7fe fb98 	bl	800214c <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e03d      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a2a:	4b03      	ldr	r3, [pc, #12]	; (8003a38 <HAL_RCC_OscConfig+0x4cc>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d1f0      	bne.n	8003a18 <HAL_RCC_OscConfig+0x4ac>
 8003a36:	e035      	b.n	8003aa4 <HAL_RCC_OscConfig+0x538>
 8003a38:	40023800 	.word	0x40023800
 8003a3c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003a40:	4b1b      	ldr	r3, [pc, #108]	; (8003ab0 <HAL_RCC_OscConfig+0x544>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d028      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d121      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d11a      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003a70:	4013      	ands	r3, r2
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a76:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d111      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a86:	085b      	lsrs	r3, r3, #1
 8003a88:	3b01      	subs	r3, #1
 8003a8a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d107      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a9a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d001      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e000      	b.n	8003aa6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3718      	adds	r7, #24
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	40023800 	.word	0x40023800

08003ab4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d101      	bne.n	8003acc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e0d0      	b.n	8003c6e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003acc:	4b6a      	ldr	r3, [pc, #424]	; (8003c78 <HAL_RCC_ClockConfig+0x1c4>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 030f 	and.w	r3, r3, #15
 8003ad4:	683a      	ldr	r2, [r7, #0]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d910      	bls.n	8003afc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ada:	4b67      	ldr	r3, [pc, #412]	; (8003c78 <HAL_RCC_ClockConfig+0x1c4>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f023 020f 	bic.w	r2, r3, #15
 8003ae2:	4965      	ldr	r1, [pc, #404]	; (8003c78 <HAL_RCC_ClockConfig+0x1c4>)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aea:	4b63      	ldr	r3, [pc, #396]	; (8003c78 <HAL_RCC_ClockConfig+0x1c4>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 030f 	and.w	r3, r3, #15
 8003af2:	683a      	ldr	r2, [r7, #0]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d001      	beq.n	8003afc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e0b8      	b.n	8003c6e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0302 	and.w	r3, r3, #2
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d020      	beq.n	8003b4a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0304 	and.w	r3, r3, #4
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d005      	beq.n	8003b20 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b14:	4b59      	ldr	r3, [pc, #356]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	4a58      	ldr	r2, [pc, #352]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003b1a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003b1e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0308 	and.w	r3, r3, #8
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d005      	beq.n	8003b38 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b2c:	4b53      	ldr	r3, [pc, #332]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	4a52      	ldr	r2, [pc, #328]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003b32:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003b36:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b38:	4b50      	ldr	r3, [pc, #320]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	494d      	ldr	r1, [pc, #308]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d040      	beq.n	8003bd8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d107      	bne.n	8003b6e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b5e:	4b47      	ldr	r3, [pc, #284]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d115      	bne.n	8003b96 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e07f      	b.n	8003c6e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d107      	bne.n	8003b86 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b76:	4b41      	ldr	r3, [pc, #260]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d109      	bne.n	8003b96 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e073      	b.n	8003c6e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b86:	4b3d      	ldr	r3, [pc, #244]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d101      	bne.n	8003b96 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e06b      	b.n	8003c6e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b96:	4b39      	ldr	r3, [pc, #228]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f023 0203 	bic.w	r2, r3, #3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	4936      	ldr	r1, [pc, #216]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ba8:	f7fe fad0 	bl	800214c <HAL_GetTick>
 8003bac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bae:	e00a      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bb0:	f7fe facc 	bl	800214c <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d901      	bls.n	8003bc6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e053      	b.n	8003c6e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bc6:	4b2d      	ldr	r3, [pc, #180]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	f003 020c 	and.w	r2, r3, #12
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d1eb      	bne.n	8003bb0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bd8:	4b27      	ldr	r3, [pc, #156]	; (8003c78 <HAL_RCC_ClockConfig+0x1c4>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 030f 	and.w	r3, r3, #15
 8003be0:	683a      	ldr	r2, [r7, #0]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d210      	bcs.n	8003c08 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003be6:	4b24      	ldr	r3, [pc, #144]	; (8003c78 <HAL_RCC_ClockConfig+0x1c4>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f023 020f 	bic.w	r2, r3, #15
 8003bee:	4922      	ldr	r1, [pc, #136]	; (8003c78 <HAL_RCC_ClockConfig+0x1c4>)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bf6:	4b20      	ldr	r3, [pc, #128]	; (8003c78 <HAL_RCC_ClockConfig+0x1c4>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 030f 	and.w	r3, r3, #15
 8003bfe:	683a      	ldr	r2, [r7, #0]
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d001      	beq.n	8003c08 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e032      	b.n	8003c6e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0304 	and.w	r3, r3, #4
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d008      	beq.n	8003c26 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c14:	4b19      	ldr	r3, [pc, #100]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	4916      	ldr	r1, [pc, #88]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0308 	and.w	r3, r3, #8
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d009      	beq.n	8003c46 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003c32:	4b12      	ldr	r3, [pc, #72]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	00db      	lsls	r3, r3, #3
 8003c40:	490e      	ldr	r1, [pc, #56]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c46:	f000 f885 	bl	8003d54 <HAL_RCC_GetSysClockFreq>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	4b0b      	ldr	r3, [pc, #44]	; (8003c7c <HAL_RCC_ClockConfig+0x1c8>)
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	091b      	lsrs	r3, r3, #4
 8003c52:	f003 030f 	and.w	r3, r3, #15
 8003c56:	490a      	ldr	r1, [pc, #40]	; (8003c80 <HAL_RCC_ClockConfig+0x1cc>)
 8003c58:	5ccb      	ldrb	r3, [r1, r3]
 8003c5a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c5e:	4a09      	ldr	r2, [pc, #36]	; (8003c84 <HAL_RCC_ClockConfig+0x1d0>)
 8003c60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003c62:	4b09      	ldr	r3, [pc, #36]	; (8003c88 <HAL_RCC_ClockConfig+0x1d4>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4618      	mov	r0, r3
 8003c68:	f7fe fa2c 	bl	80020c4 <HAL_InitTick>

  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	40023c00 	.word	0x40023c00
 8003c7c:	40023800 	.word	0x40023800
 8003c80:	08008080 	.word	0x08008080
 8003c84:	20000008 	.word	0x20000008
 8003c88:	2000000c 	.word	0x2000000c

08003c8c <HAL_RCC_MCOConfig>:
  *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
  *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b08c      	sub	sp, #48	; 0x30
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	60b9      	str	r1, [r7, #8]
 8003c96:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d127      	bne.n	8003cee <HAL_RCC_MCOConfig+0x62>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8003c9e:	4b2a      	ldr	r3, [pc, #168]	; (8003d48 <HAL_RCC_MCOConfig+0xbc>)
 8003ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca2:	4a29      	ldr	r2, [pc, #164]	; (8003d48 <HAL_RCC_MCOConfig+0xbc>)
 8003ca4:	f043 0301 	orr.w	r3, r3, #1
 8003ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8003caa:	4b27      	ldr	r3, [pc, #156]	; (8003d48 <HAL_RCC_MCOConfig+0xbc>)
 8003cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	61bb      	str	r3, [r7, #24]
 8003cb4:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8003cb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003cba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8003ccc:	f107 031c 	add.w	r3, r7, #28
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	481e      	ldr	r0, [pc, #120]	; (8003d4c <HAL_RCC_MCOConfig+0xc0>)
 8003cd4:	f7ff fa2e 	bl	8003134 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8003cd8:	4b1b      	ldr	r3, [pc, #108]	; (8003d48 <HAL_RCC_MCOConfig+0xbc>)
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8003ce0:	68b9      	ldr	r1, [r7, #8]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	430b      	orrs	r3, r1
 8003ce6:	4918      	ldr	r1, [pc, #96]	; (8003d48 <HAL_RCC_MCOConfig+0xbc>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	608b      	str	r3, [r1, #8]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3)));
  }
}
 8003cec:	e027      	b.n	8003d3e <HAL_RCC_MCOConfig+0xb2>
    MCO2_CLK_ENABLE();
 8003cee:	4b16      	ldr	r3, [pc, #88]	; (8003d48 <HAL_RCC_MCOConfig+0xbc>)
 8003cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf2:	4a15      	ldr	r2, [pc, #84]	; (8003d48 <HAL_RCC_MCOConfig+0xbc>)
 8003cf4:	f043 0304 	orr.w	r3, r3, #4
 8003cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8003cfa:	4b13      	ldr	r3, [pc, #76]	; (8003d48 <HAL_RCC_MCOConfig+0xbc>)
 8003cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cfe:	f003 0304 	and.w	r3, r3, #4
 8003d02:	617b      	str	r3, [r7, #20]
 8003d04:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8003d06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8003d10:	2303      	movs	r3, #3
 8003d12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d14:	2300      	movs	r3, #0
 8003d16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8003d1c:	f107 031c 	add.w	r3, r7, #28
 8003d20:	4619      	mov	r1, r3
 8003d22:	480b      	ldr	r0, [pc, #44]	; (8003d50 <HAL_RCC_MCOConfig+0xc4>)
 8003d24:	f7ff fa06 	bl	8003134 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3)));
 8003d28:	4b07      	ldr	r3, [pc, #28]	; (8003d48 <HAL_RCC_MCOConfig+0xbc>)
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	00d9      	lsls	r1, r3, #3
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	430b      	orrs	r3, r1
 8003d38:	4903      	ldr	r1, [pc, #12]	; (8003d48 <HAL_RCC_MCOConfig+0xbc>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	608b      	str	r3, [r1, #8]
}
 8003d3e:	bf00      	nop
 8003d40:	3730      	adds	r7, #48	; 0x30
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop
 8003d48:	40023800 	.word	0x40023800
 8003d4c:	40020000 	.word	0x40020000
 8003d50:	40020800 	.word	0x40020800

08003d54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d54:	b5b0      	push	{r4, r5, r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003d5a:	2100      	movs	r1, #0
 8003d5c:	6079      	str	r1, [r7, #4]
 8003d5e:	2100      	movs	r1, #0
 8003d60:	60f9      	str	r1, [r7, #12]
 8003d62:	2100      	movs	r1, #0
 8003d64:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003d66:	2100      	movs	r1, #0
 8003d68:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d6a:	4952      	ldr	r1, [pc, #328]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x160>)
 8003d6c:	6889      	ldr	r1, [r1, #8]
 8003d6e:	f001 010c 	and.w	r1, r1, #12
 8003d72:	2908      	cmp	r1, #8
 8003d74:	d00d      	beq.n	8003d92 <HAL_RCC_GetSysClockFreq+0x3e>
 8003d76:	2908      	cmp	r1, #8
 8003d78:	f200 8094 	bhi.w	8003ea4 <HAL_RCC_GetSysClockFreq+0x150>
 8003d7c:	2900      	cmp	r1, #0
 8003d7e:	d002      	beq.n	8003d86 <HAL_RCC_GetSysClockFreq+0x32>
 8003d80:	2904      	cmp	r1, #4
 8003d82:	d003      	beq.n	8003d8c <HAL_RCC_GetSysClockFreq+0x38>
 8003d84:	e08e      	b.n	8003ea4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d86:	4b4c      	ldr	r3, [pc, #304]	; (8003eb8 <HAL_RCC_GetSysClockFreq+0x164>)
 8003d88:	60bb      	str	r3, [r7, #8]
      break;
 8003d8a:	e08e      	b.n	8003eaa <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d8c:	4b4b      	ldr	r3, [pc, #300]	; (8003ebc <HAL_RCC_GetSysClockFreq+0x168>)
 8003d8e:	60bb      	str	r3, [r7, #8]
      break;
 8003d90:	e08b      	b.n	8003eaa <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d92:	4948      	ldr	r1, [pc, #288]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x160>)
 8003d94:	6849      	ldr	r1, [r1, #4]
 8003d96:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8003d9a:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003d9c:	4945      	ldr	r1, [pc, #276]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x160>)
 8003d9e:	6849      	ldr	r1, [r1, #4]
 8003da0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003da4:	2900      	cmp	r1, #0
 8003da6:	d024      	beq.n	8003df2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003da8:	4942      	ldr	r1, [pc, #264]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x160>)
 8003daa:	6849      	ldr	r1, [r1, #4]
 8003dac:	0989      	lsrs	r1, r1, #6
 8003dae:	4608      	mov	r0, r1
 8003db0:	f04f 0100 	mov.w	r1, #0
 8003db4:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003db8:	f04f 0500 	mov.w	r5, #0
 8003dbc:	ea00 0204 	and.w	r2, r0, r4
 8003dc0:	ea01 0305 	and.w	r3, r1, r5
 8003dc4:	493d      	ldr	r1, [pc, #244]	; (8003ebc <HAL_RCC_GetSysClockFreq+0x168>)
 8003dc6:	fb01 f003 	mul.w	r0, r1, r3
 8003dca:	2100      	movs	r1, #0
 8003dcc:	fb01 f102 	mul.w	r1, r1, r2
 8003dd0:	1844      	adds	r4, r0, r1
 8003dd2:	493a      	ldr	r1, [pc, #232]	; (8003ebc <HAL_RCC_GetSysClockFreq+0x168>)
 8003dd4:	fba2 0101 	umull	r0, r1, r2, r1
 8003dd8:	1863      	adds	r3, r4, r1
 8003dda:	4619      	mov	r1, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	461a      	mov	r2, r3
 8003de0:	f04f 0300 	mov.w	r3, #0
 8003de4:	f7fc feb8 	bl	8000b58 <__aeabi_uldivmod>
 8003de8:	4602      	mov	r2, r0
 8003dea:	460b      	mov	r3, r1
 8003dec:	4613      	mov	r3, r2
 8003dee:	60fb      	str	r3, [r7, #12]
 8003df0:	e04a      	b.n	8003e88 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003df2:	4b30      	ldr	r3, [pc, #192]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x160>)
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	099b      	lsrs	r3, r3, #6
 8003df8:	461a      	mov	r2, r3
 8003dfa:	f04f 0300 	mov.w	r3, #0
 8003dfe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003e02:	f04f 0100 	mov.w	r1, #0
 8003e06:	ea02 0400 	and.w	r4, r2, r0
 8003e0a:	ea03 0501 	and.w	r5, r3, r1
 8003e0e:	4620      	mov	r0, r4
 8003e10:	4629      	mov	r1, r5
 8003e12:	f04f 0200 	mov.w	r2, #0
 8003e16:	f04f 0300 	mov.w	r3, #0
 8003e1a:	014b      	lsls	r3, r1, #5
 8003e1c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003e20:	0142      	lsls	r2, r0, #5
 8003e22:	4610      	mov	r0, r2
 8003e24:	4619      	mov	r1, r3
 8003e26:	1b00      	subs	r0, r0, r4
 8003e28:	eb61 0105 	sbc.w	r1, r1, r5
 8003e2c:	f04f 0200 	mov.w	r2, #0
 8003e30:	f04f 0300 	mov.w	r3, #0
 8003e34:	018b      	lsls	r3, r1, #6
 8003e36:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003e3a:	0182      	lsls	r2, r0, #6
 8003e3c:	1a12      	subs	r2, r2, r0
 8003e3e:	eb63 0301 	sbc.w	r3, r3, r1
 8003e42:	f04f 0000 	mov.w	r0, #0
 8003e46:	f04f 0100 	mov.w	r1, #0
 8003e4a:	00d9      	lsls	r1, r3, #3
 8003e4c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003e50:	00d0      	lsls	r0, r2, #3
 8003e52:	4602      	mov	r2, r0
 8003e54:	460b      	mov	r3, r1
 8003e56:	1912      	adds	r2, r2, r4
 8003e58:	eb45 0303 	adc.w	r3, r5, r3
 8003e5c:	f04f 0000 	mov.w	r0, #0
 8003e60:	f04f 0100 	mov.w	r1, #0
 8003e64:	0299      	lsls	r1, r3, #10
 8003e66:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003e6a:	0290      	lsls	r0, r2, #10
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	460b      	mov	r3, r1
 8003e70:	4610      	mov	r0, r2
 8003e72:	4619      	mov	r1, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	461a      	mov	r2, r3
 8003e78:	f04f 0300 	mov.w	r3, #0
 8003e7c:	f7fc fe6c 	bl	8000b58 <__aeabi_uldivmod>
 8003e80:	4602      	mov	r2, r0
 8003e82:	460b      	mov	r3, r1
 8003e84:	4613      	mov	r3, r2
 8003e86:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003e88:	4b0a      	ldr	r3, [pc, #40]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x160>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	0c1b      	lsrs	r3, r3, #16
 8003e8e:	f003 0303 	and.w	r3, r3, #3
 8003e92:	3301      	adds	r3, #1
 8003e94:	005b      	lsls	r3, r3, #1
 8003e96:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ea0:	60bb      	str	r3, [r7, #8]
      break;
 8003ea2:	e002      	b.n	8003eaa <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ea4:	4b04      	ldr	r3, [pc, #16]	; (8003eb8 <HAL_RCC_GetSysClockFreq+0x164>)
 8003ea6:	60bb      	str	r3, [r7, #8]
      break;
 8003ea8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003eaa:	68bb      	ldr	r3, [r7, #8]
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3710      	adds	r7, #16
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bdb0      	pop	{r4, r5, r7, pc}
 8003eb4:	40023800 	.word	0x40023800
 8003eb8:	00f42400 	.word	0x00f42400
 8003ebc:	017d7840 	.word	0x017d7840

08003ec0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ec4:	4b03      	ldr	r3, [pc, #12]	; (8003ed4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	20000008 	.word	0x20000008

08003ed8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003edc:	f7ff fff0 	bl	8003ec0 <HAL_RCC_GetHCLKFreq>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	4b05      	ldr	r3, [pc, #20]	; (8003ef8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	0a9b      	lsrs	r3, r3, #10
 8003ee8:	f003 0307 	and.w	r3, r3, #7
 8003eec:	4903      	ldr	r1, [pc, #12]	; (8003efc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003eee:	5ccb      	ldrb	r3, [r1, r3]
 8003ef0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	40023800 	.word	0x40023800
 8003efc:	08008090 	.word	0x08008090

08003f00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f04:	f7ff ffdc 	bl	8003ec0 <HAL_RCC_GetHCLKFreq>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	4b05      	ldr	r3, [pc, #20]	; (8003f20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	0b5b      	lsrs	r3, r3, #13
 8003f10:	f003 0307 	and.w	r3, r3, #7
 8003f14:	4903      	ldr	r1, [pc, #12]	; (8003f24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f16:	5ccb      	ldrb	r3, [r1, r3]
 8003f18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	40023800 	.word	0x40023800
 8003f24:	08008090 	.word	0x08008090

08003f28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b088      	sub	sp, #32
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003f30:	2300      	movs	r3, #0
 8003f32:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003f34:	2300      	movs	r3, #0
 8003f36:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003f40:	2300      	movs	r3, #0
 8003f42:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0301 	and.w	r3, r3, #1
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d012      	beq.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003f50:	4b69      	ldr	r3, [pc, #420]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	4a68      	ldr	r2, [pc, #416]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f56:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003f5a:	6093      	str	r3, [r2, #8]
 8003f5c:	4b66      	ldr	r3, [pc, #408]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f5e:	689a      	ldr	r2, [r3, #8]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f64:	4964      	ldr	r1, [pc, #400]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003f72:	2301      	movs	r3, #1
 8003f74:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d017      	beq.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f82:	4b5d      	ldr	r3, [pc, #372]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f88:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f90:	4959      	ldr	r1, [pc, #356]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f9c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fa0:	d101      	bne.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d017      	beq.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003fbe:	4b4e      	ldr	r3, [pc, #312]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fc4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fcc:	494a      	ldr	r1, [pc, #296]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fdc:	d101      	bne.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003fea:	2301      	movs	r3, #1
 8003fec:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d001      	beq.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0320 	and.w	r3, r3, #32
 8004006:	2b00      	cmp	r3, #0
 8004008:	f000 808b 	beq.w	8004122 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800400c:	4b3a      	ldr	r3, [pc, #232]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800400e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004010:	4a39      	ldr	r2, [pc, #228]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004012:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004016:	6413      	str	r3, [r2, #64]	; 0x40
 8004018:	4b37      	ldr	r3, [pc, #220]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800401a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004020:	60bb      	str	r3, [r7, #8]
 8004022:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004024:	4b35      	ldr	r3, [pc, #212]	; (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a34      	ldr	r2, [pc, #208]	; (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800402a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800402e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004030:	f7fe f88c 	bl	800214c <HAL_GetTick>
 8004034:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004036:	e008      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004038:	f7fe f888 	bl	800214c <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b64      	cmp	r3, #100	; 0x64
 8004044:	d901      	bls.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e357      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800404a:	4b2c      	ldr	r3, [pc, #176]	; (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004052:	2b00      	cmp	r3, #0
 8004054:	d0f0      	beq.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004056:	4b28      	ldr	r3, [pc, #160]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800405a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800405e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d035      	beq.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800406a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800406e:	693a      	ldr	r2, [r7, #16]
 8004070:	429a      	cmp	r2, r3
 8004072:	d02e      	beq.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004074:	4b20      	ldr	r3, [pc, #128]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004078:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800407c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800407e:	4b1e      	ldr	r3, [pc, #120]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004080:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004082:	4a1d      	ldr	r2, [pc, #116]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004088:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800408a:	4b1b      	ldr	r3, [pc, #108]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800408c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800408e:	4a1a      	ldr	r2, [pc, #104]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004090:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004094:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004096:	4a18      	ldr	r2, [pc, #96]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800409c:	4b16      	ldr	r3, [pc, #88]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800409e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040a0:	f003 0301 	and.w	r3, r3, #1
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d114      	bne.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a8:	f7fe f850 	bl	800214c <HAL_GetTick>
 80040ac:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040ae:	e00a      	b.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040b0:	f7fe f84c 	bl	800214c <HAL_GetTick>
 80040b4:	4602      	mov	r2, r0
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	1ad3      	subs	r3, r2, r3
 80040ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80040be:	4293      	cmp	r3, r2
 80040c0:	d901      	bls.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e319      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040c6:	4b0c      	ldr	r3, [pc, #48]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d0ee      	beq.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80040de:	d111      	bne.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80040e0:	4b05      	ldr	r3, [pc, #20]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040ec:	4b04      	ldr	r3, [pc, #16]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80040ee:	400b      	ands	r3, r1
 80040f0:	4901      	ldr	r1, [pc, #4]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	608b      	str	r3, [r1, #8]
 80040f6:	e00b      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80040f8:	40023800 	.word	0x40023800
 80040fc:	40007000 	.word	0x40007000
 8004100:	0ffffcff 	.word	0x0ffffcff
 8004104:	4bb1      	ldr	r3, [pc, #708]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	4ab0      	ldr	r2, [pc, #704]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800410a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800410e:	6093      	str	r3, [r2, #8]
 8004110:	4bae      	ldr	r3, [pc, #696]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004112:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004118:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800411c:	49ab      	ldr	r1, [pc, #684]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800411e:	4313      	orrs	r3, r2
 8004120:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0310 	and.w	r3, r3, #16
 800412a:	2b00      	cmp	r3, #0
 800412c:	d010      	beq.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800412e:	4ba7      	ldr	r3, [pc, #668]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004130:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004134:	4aa5      	ldr	r2, [pc, #660]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004136:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800413a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800413e:	4ba3      	ldr	r3, [pc, #652]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004140:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004148:	49a0      	ldr	r1, [pc, #640]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800414a:	4313      	orrs	r3, r2
 800414c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d00a      	beq.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800415c:	4b9b      	ldr	r3, [pc, #620]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800415e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004162:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800416a:	4998      	ldr	r1, [pc, #608]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800416c:	4313      	orrs	r3, r2
 800416e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d00a      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800417e:	4b93      	ldr	r3, [pc, #588]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004180:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004184:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800418c:	498f      	ldr	r1, [pc, #572]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800418e:	4313      	orrs	r3, r2
 8004190:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d00a      	beq.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80041a0:	4b8a      	ldr	r3, [pc, #552]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80041a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041a6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041ae:	4987      	ldr	r1, [pc, #540]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00a      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80041c2:	4b82      	ldr	r3, [pc, #520]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80041c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041c8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d0:	497e      	ldr	r1, [pc, #504]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80041d2:	4313      	orrs	r3, r2
 80041d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00a      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80041e4:	4b79      	ldr	r3, [pc, #484]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80041e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041ea:	f023 0203 	bic.w	r2, r3, #3
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f2:	4976      	ldr	r1, [pc, #472]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004202:	2b00      	cmp	r3, #0
 8004204:	d00a      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004206:	4b71      	ldr	r3, [pc, #452]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004208:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800420c:	f023 020c 	bic.w	r2, r3, #12
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004214:	496d      	ldr	r1, [pc, #436]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004216:	4313      	orrs	r3, r2
 8004218:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004224:	2b00      	cmp	r3, #0
 8004226:	d00a      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004228:	4b68      	ldr	r3, [pc, #416]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800422a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800422e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004236:	4965      	ldr	r1, [pc, #404]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004238:	4313      	orrs	r3, r2
 800423a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004246:	2b00      	cmp	r3, #0
 8004248:	d00a      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800424a:	4b60      	ldr	r3, [pc, #384]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800424c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004250:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004258:	495c      	ldr	r1, [pc, #368]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800425a:	4313      	orrs	r3, r2
 800425c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004268:	2b00      	cmp	r3, #0
 800426a:	d00a      	beq.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800426c:	4b57      	ldr	r3, [pc, #348]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800426e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004272:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800427a:	4954      	ldr	r1, [pc, #336]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800427c:	4313      	orrs	r3, r2
 800427e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800428a:	2b00      	cmp	r3, #0
 800428c:	d00a      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800428e:	4b4f      	ldr	r3, [pc, #316]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004290:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004294:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800429c:	494b      	ldr	r1, [pc, #300]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d00a      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80042b0:	4b46      	ldr	r3, [pc, #280]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80042b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042b6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042be:	4943      	ldr	r1, [pc, #268]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00a      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80042d2:	4b3e      	ldr	r3, [pc, #248]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80042d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042d8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042e0:	493a      	ldr	r1, [pc, #232]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80042e2:	4313      	orrs	r3, r2
 80042e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d00a      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80042f4:	4b35      	ldr	r3, [pc, #212]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80042f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042fa:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004302:	4932      	ldr	r1, [pc, #200]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004304:	4313      	orrs	r3, r2
 8004306:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004312:	2b00      	cmp	r3, #0
 8004314:	d011      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004316:	4b2d      	ldr	r3, [pc, #180]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004318:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800431c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004324:	4929      	ldr	r1, [pc, #164]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004326:	4313      	orrs	r3, r2
 8004328:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004330:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004334:	d101      	bne.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004336:	2301      	movs	r3, #1
 8004338:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0308 	and.w	r3, r3, #8
 8004342:	2b00      	cmp	r3, #0
 8004344:	d001      	beq.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004346:	2301      	movs	r3, #1
 8004348:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00a      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004356:	4b1d      	ldr	r3, [pc, #116]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004358:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800435c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004364:	4919      	ldr	r1, [pc, #100]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004366:	4313      	orrs	r3, r2
 8004368:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d00b      	beq.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004378:	4b14      	ldr	r3, [pc, #80]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800437a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800437e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004388:	4910      	ldr	r1, [pc, #64]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800438a:	4313      	orrs	r3, r2
 800438c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d006      	beq.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	f000 80d9 	beq.w	8004556 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80043a4:	4b09      	ldr	r3, [pc, #36]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a08      	ldr	r2, [pc, #32]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80043aa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80043ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043b0:	f7fd fecc 	bl	800214c <HAL_GetTick>
 80043b4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80043b6:	e00b      	b.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80043b8:	f7fd fec8 	bl	800214c <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b64      	cmp	r3, #100	; 0x64
 80043c4:	d904      	bls.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e197      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80043ca:	bf00      	nop
 80043cc:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80043d0:	4b6c      	ldr	r3, [pc, #432]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d1ed      	bne.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0301 	and.w	r3, r3, #1
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d021      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x504>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d11d      	bne.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80043f0:	4b64      	ldr	r3, [pc, #400]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043f6:	0c1b      	lsrs	r3, r3, #16
 80043f8:	f003 0303 	and.w	r3, r3, #3
 80043fc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80043fe:	4b61      	ldr	r3, [pc, #388]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004400:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004404:	0e1b      	lsrs	r3, r3, #24
 8004406:	f003 030f 	and.w	r3, r3, #15
 800440a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	019a      	lsls	r2, r3, #6
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	041b      	lsls	r3, r3, #16
 8004416:	431a      	orrs	r2, r3
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	061b      	lsls	r3, r3, #24
 800441c:	431a      	orrs	r2, r3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	071b      	lsls	r3, r3, #28
 8004424:	4957      	ldr	r1, [pc, #348]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004426:	4313      	orrs	r3, r2
 8004428:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d004      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800443c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004440:	d00a      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800444a:	2b00      	cmp	r3, #0
 800444c:	d02e      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004452:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004456:	d129      	bne.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004458:	4b4a      	ldr	r3, [pc, #296]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800445a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800445e:	0c1b      	lsrs	r3, r3, #16
 8004460:	f003 0303 	and.w	r3, r3, #3
 8004464:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004466:	4b47      	ldr	r3, [pc, #284]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004468:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800446c:	0f1b      	lsrs	r3, r3, #28
 800446e:	f003 0307 	and.w	r3, r3, #7
 8004472:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	019a      	lsls	r2, r3, #6
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	041b      	lsls	r3, r3, #16
 800447e:	431a      	orrs	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	061b      	lsls	r3, r3, #24
 8004486:	431a      	orrs	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	071b      	lsls	r3, r3, #28
 800448c:	493d      	ldr	r1, [pc, #244]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800448e:	4313      	orrs	r3, r2
 8004490:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004494:	4b3b      	ldr	r3, [pc, #236]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004496:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800449a:	f023 021f 	bic.w	r2, r3, #31
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a2:	3b01      	subs	r3, #1
 80044a4:	4937      	ldr	r1, [pc, #220]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d01d      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80044b8:	4b32      	ldr	r3, [pc, #200]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044be:	0e1b      	lsrs	r3, r3, #24
 80044c0:	f003 030f 	and.w	r3, r3, #15
 80044c4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80044c6:	4b2f      	ldr	r3, [pc, #188]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044cc:	0f1b      	lsrs	r3, r3, #28
 80044ce:	f003 0307 	and.w	r3, r3, #7
 80044d2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	019a      	lsls	r2, r3, #6
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	041b      	lsls	r3, r3, #16
 80044e0:	431a      	orrs	r2, r3
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	061b      	lsls	r3, r3, #24
 80044e6:	431a      	orrs	r2, r3
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	071b      	lsls	r3, r3, #28
 80044ec:	4925      	ldr	r1, [pc, #148]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d011      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	019a      	lsls	r2, r3, #6
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	041b      	lsls	r3, r3, #16
 800450c:	431a      	orrs	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	061b      	lsls	r3, r3, #24
 8004514:	431a      	orrs	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	071b      	lsls	r3, r3, #28
 800451c:	4919      	ldr	r1, [pc, #100]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800451e:	4313      	orrs	r3, r2
 8004520:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004524:	4b17      	ldr	r3, [pc, #92]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a16      	ldr	r2, [pc, #88]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800452a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800452e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004530:	f7fd fe0c 	bl	800214c <HAL_GetTick>
 8004534:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004536:	e008      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004538:	f7fd fe08 	bl	800214c <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b64      	cmp	r3, #100	; 0x64
 8004544:	d901      	bls.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e0d7      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800454a:	4b0e      	ldr	r3, [pc, #56]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d0f0      	beq.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	2b01      	cmp	r3, #1
 800455a:	f040 80cd 	bne.w	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800455e:	4b09      	ldr	r3, [pc, #36]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a08      	ldr	r2, [pc, #32]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004564:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004568:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800456a:	f7fd fdef 	bl	800214c <HAL_GetTick>
 800456e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004570:	e00a      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004572:	f7fd fdeb 	bl	800214c <HAL_GetTick>
 8004576:	4602      	mov	r2, r0
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	2b64      	cmp	r3, #100	; 0x64
 800457e:	d903      	bls.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e0ba      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004584:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004588:	4b5e      	ldr	r3, [pc, #376]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004590:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004594:	d0ed      	beq.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d003      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x682>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d009      	beq.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d02e      	beq.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d12a      	bne.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80045be:	4b51      	ldr	r3, [pc, #324]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80045c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045c4:	0c1b      	lsrs	r3, r3, #16
 80045c6:	f003 0303 	and.w	r3, r3, #3
 80045ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80045cc:	4b4d      	ldr	r3, [pc, #308]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80045ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045d2:	0f1b      	lsrs	r3, r3, #28
 80045d4:	f003 0307 	and.w	r3, r3, #7
 80045d8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	019a      	lsls	r2, r3, #6
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	041b      	lsls	r3, r3, #16
 80045e4:	431a      	orrs	r2, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	699b      	ldr	r3, [r3, #24]
 80045ea:	061b      	lsls	r3, r3, #24
 80045ec:	431a      	orrs	r2, r3
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	071b      	lsls	r3, r3, #28
 80045f2:	4944      	ldr	r1, [pc, #272]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80045fa:	4b42      	ldr	r3, [pc, #264]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80045fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004600:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004608:	3b01      	subs	r3, #1
 800460a:	021b      	lsls	r3, r3, #8
 800460c:	493d      	ldr	r1, [pc, #244]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800460e:	4313      	orrs	r3, r2
 8004610:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d022      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004624:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004628:	d11d      	bne.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800462a:	4b36      	ldr	r3, [pc, #216]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800462c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004630:	0e1b      	lsrs	r3, r3, #24
 8004632:	f003 030f 	and.w	r3, r3, #15
 8004636:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004638:	4b32      	ldr	r3, [pc, #200]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800463a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800463e:	0f1b      	lsrs	r3, r3, #28
 8004640:	f003 0307 	and.w	r3, r3, #7
 8004644:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	019a      	lsls	r2, r3, #6
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a1b      	ldr	r3, [r3, #32]
 8004650:	041b      	lsls	r3, r3, #16
 8004652:	431a      	orrs	r2, r3
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	061b      	lsls	r3, r3, #24
 8004658:	431a      	orrs	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	071b      	lsls	r3, r3, #28
 800465e:	4929      	ldr	r1, [pc, #164]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004660:	4313      	orrs	r3, r2
 8004662:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0308 	and.w	r3, r3, #8
 800466e:	2b00      	cmp	r3, #0
 8004670:	d028      	beq.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004672:	4b24      	ldr	r3, [pc, #144]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004674:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004678:	0e1b      	lsrs	r3, r3, #24
 800467a:	f003 030f 	and.w	r3, r3, #15
 800467e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004680:	4b20      	ldr	r3, [pc, #128]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004682:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004686:	0c1b      	lsrs	r3, r3, #16
 8004688:	f003 0303 	and.w	r3, r3, #3
 800468c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	695b      	ldr	r3, [r3, #20]
 8004692:	019a      	lsls	r2, r3, #6
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	041b      	lsls	r3, r3, #16
 8004698:	431a      	orrs	r2, r3
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	061b      	lsls	r3, r3, #24
 800469e:	431a      	orrs	r2, r3
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	69db      	ldr	r3, [r3, #28]
 80046a4:	071b      	lsls	r3, r3, #28
 80046a6:	4917      	ldr	r1, [pc, #92]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80046ae:	4b15      	ldr	r3, [pc, #84]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80046b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80046b4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046bc:	4911      	ldr	r1, [pc, #68]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80046c4:	4b0f      	ldr	r3, [pc, #60]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a0e      	ldr	r2, [pc, #56]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80046ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046d0:	f7fd fd3c 	bl	800214c <HAL_GetTick>
 80046d4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80046d6:	e008      	b.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80046d8:	f7fd fd38 	bl	800214c <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	2b64      	cmp	r3, #100	; 0x64
 80046e4:	d901      	bls.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e007      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80046ea:	4b06      	ldr	r3, [pc, #24]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80046f6:	d1ef      	bne.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80046f8:	2300      	movs	r3, #0
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3720      	adds	r7, #32
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}
 8004702:	bf00      	nop
 8004704:	40023800 	.word	0x40023800

08004708 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d101      	bne.n	800471a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e09d      	b.n	8004856 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471e:	2b00      	cmp	r3, #0
 8004720:	d108      	bne.n	8004734 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800472a:	d009      	beq.n	8004740 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	61da      	str	r2, [r3, #28]
 8004732:	e005      	b.n	8004740 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800474c:	b2db      	uxtb	r3, r3
 800474e:	2b00      	cmp	r3, #0
 8004750:	d106      	bne.n	8004760 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f7fd fa88 	bl	8001c70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2202      	movs	r2, #2
 8004764:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004776:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004780:	d902      	bls.n	8004788 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004782:	2300      	movs	r3, #0
 8004784:	60fb      	str	r3, [r7, #12]
 8004786:	e002      	b.n	800478e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004788:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800478c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	68db      	ldr	r3, [r3, #12]
 8004792:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004796:	d007      	beq.n	80047a8 <HAL_SPI_Init+0xa0>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80047a0:	d002      	beq.n	80047a8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80047b8:	431a      	orrs	r2, r3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	431a      	orrs	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	f003 0301 	and.w	r3, r3, #1
 80047cc:	431a      	orrs	r2, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	699b      	ldr	r3, [r3, #24]
 80047d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047d6:	431a      	orrs	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	69db      	ldr	r3, [r3, #28]
 80047dc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80047e0:	431a      	orrs	r2, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a1b      	ldr	r3, [r3, #32]
 80047e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047ea:	ea42 0103 	orr.w	r1, r2, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047f2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	430a      	orrs	r2, r1
 80047fc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	699b      	ldr	r3, [r3, #24]
 8004802:	0c1b      	lsrs	r3, r3, #16
 8004804:	f003 0204 	and.w	r2, r3, #4
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480c:	f003 0310 	and.w	r3, r3, #16
 8004810:	431a      	orrs	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004816:	f003 0308 	and.w	r3, r3, #8
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004824:	ea42 0103 	orr.w	r1, r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	430a      	orrs	r2, r1
 8004834:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	69da      	ldr	r2, [r3, #28]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004844:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004854:	2300      	movs	r3, #0
}
 8004856:	4618      	mov	r0, r3
 8004858:	3710      	adds	r7, #16
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}

0800485e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800485e:	b580      	push	{r7, lr}
 8004860:	b082      	sub	sp, #8
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d101      	bne.n	8004870 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	e049      	b.n	8004904 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2b00      	cmp	r3, #0
 800487a:	d106      	bne.n	800488a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2200      	movs	r2, #0
 8004880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f7fd fa55 	bl	8001d34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2202      	movs	r2, #2
 800488e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	3304      	adds	r3, #4
 800489a:	4619      	mov	r1, r3
 800489c:	4610      	mov	r0, r2
 800489e:	f000 fee9 	bl	8005674 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2201      	movs	r2, #1
 80048a6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2201      	movs	r2, #1
 80048b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2201      	movs	r2, #1
 80048ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2201      	movs	r2, #1
 80048ee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004902:	2300      	movs	r3, #0
}
 8004904:	4618      	mov	r0, r3
 8004906:	3708      	adds	r7, #8
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}

0800490c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800490c:	b480      	push	{r7}
 800490e:	b085      	sub	sp, #20
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800491a:	b2db      	uxtb	r3, r3
 800491c:	2b01      	cmp	r3, #1
 800491e:	d001      	beq.n	8004924 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e04c      	b.n	80049be <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2202      	movs	r2, #2
 8004928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a26      	ldr	r2, [pc, #152]	; (80049cc <HAL_TIM_Base_Start+0xc0>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d022      	beq.n	800497c <HAL_TIM_Base_Start+0x70>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800493e:	d01d      	beq.n	800497c <HAL_TIM_Base_Start+0x70>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a22      	ldr	r2, [pc, #136]	; (80049d0 <HAL_TIM_Base_Start+0xc4>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d018      	beq.n	800497c <HAL_TIM_Base_Start+0x70>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a21      	ldr	r2, [pc, #132]	; (80049d4 <HAL_TIM_Base_Start+0xc8>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d013      	beq.n	800497c <HAL_TIM_Base_Start+0x70>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a1f      	ldr	r2, [pc, #124]	; (80049d8 <HAL_TIM_Base_Start+0xcc>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d00e      	beq.n	800497c <HAL_TIM_Base_Start+0x70>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a1e      	ldr	r2, [pc, #120]	; (80049dc <HAL_TIM_Base_Start+0xd0>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d009      	beq.n	800497c <HAL_TIM_Base_Start+0x70>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a1c      	ldr	r2, [pc, #112]	; (80049e0 <HAL_TIM_Base_Start+0xd4>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d004      	beq.n	800497c <HAL_TIM_Base_Start+0x70>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a1b      	ldr	r2, [pc, #108]	; (80049e4 <HAL_TIM_Base_Start+0xd8>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d115      	bne.n	80049a8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	689a      	ldr	r2, [r3, #8]
 8004982:	4b19      	ldr	r3, [pc, #100]	; (80049e8 <HAL_TIM_Base_Start+0xdc>)
 8004984:	4013      	ands	r3, r2
 8004986:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2b06      	cmp	r3, #6
 800498c:	d015      	beq.n	80049ba <HAL_TIM_Base_Start+0xae>
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004994:	d011      	beq.n	80049ba <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f042 0201 	orr.w	r2, r2, #1
 80049a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049a6:	e008      	b.n	80049ba <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f042 0201 	orr.w	r2, r2, #1
 80049b6:	601a      	str	r2, [r3, #0]
 80049b8:	e000      	b.n	80049bc <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80049bc:	2300      	movs	r3, #0
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3714      	adds	r7, #20
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	40010000 	.word	0x40010000
 80049d0:	40000400 	.word	0x40000400
 80049d4:	40000800 	.word	0x40000800
 80049d8:	40000c00 	.word	0x40000c00
 80049dc:	40010400 	.word	0x40010400
 80049e0:	40014000 	.word	0x40014000
 80049e4:	40001800 	.word	0x40001800
 80049e8:	00010007 	.word	0x00010007

080049ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e049      	b.n	8004a92 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d106      	bne.n	8004a18 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 f841 	bl	8004a9a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	3304      	adds	r3, #4
 8004a28:	4619      	mov	r1, r3
 8004a2a:	4610      	mov	r0, r2
 8004a2c:	f000 fe22 	bl	8005674 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a90:	2300      	movs	r3, #0
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3708      	adds	r7, #8
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}

08004a9a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a9a:	b480      	push	{r7}
 8004a9c:	b083      	sub	sp, #12
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004aa2:	bf00      	nop
 8004aa4:	370c      	adds	r7, #12
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr

08004aae <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004aae:	b580      	push	{r7, lr}
 8004ab0:	b082      	sub	sp, #8
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d101      	bne.n	8004ac0 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e049      	b.n	8004b54 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d106      	bne.n	8004ada <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f000 f841 	bl	8004b5c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2202      	movs	r2, #2
 8004ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	3304      	adds	r3, #4
 8004aea:	4619      	mov	r1, r3
 8004aec:	4610      	mov	r0, r2
 8004aee:	f000 fdc1 	bl	8005674 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2201      	movs	r2, #1
 8004af6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2201      	movs	r2, #1
 8004afe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2201      	movs	r2, #1
 8004b06:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2201      	movs	r2, #1
 8004b16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2201      	movs	r2, #1
 8004b26:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2201      	movs	r2, #1
 8004b36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b52:	2300      	movs	r3, #0
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3708      	adds	r7, #8
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004b64:	bf00      	nop
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d104      	bne.n	8004b8a <HAL_TIM_IC_Start_IT+0x1a>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	e023      	b.n	8004bd2 <HAL_TIM_IC_Start_IT+0x62>
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	2b04      	cmp	r3, #4
 8004b8e:	d104      	bne.n	8004b9a <HAL_TIM_IC_Start_IT+0x2a>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	e01b      	b.n	8004bd2 <HAL_TIM_IC_Start_IT+0x62>
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	2b08      	cmp	r3, #8
 8004b9e:	d104      	bne.n	8004baa <HAL_TIM_IC_Start_IT+0x3a>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	e013      	b.n	8004bd2 <HAL_TIM_IC_Start_IT+0x62>
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	2b0c      	cmp	r3, #12
 8004bae:	d104      	bne.n	8004bba <HAL_TIM_IC_Start_IT+0x4a>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	e00b      	b.n	8004bd2 <HAL_TIM_IC_Start_IT+0x62>
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	2b10      	cmp	r3, #16
 8004bbe:	d104      	bne.n	8004bca <HAL_TIM_IC_Start_IT+0x5a>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	e003      	b.n	8004bd2 <HAL_TIM_IC_Start_IT+0x62>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d104      	bne.n	8004be4 <HAL_TIM_IC_Start_IT+0x74>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	e013      	b.n	8004c0c <HAL_TIM_IC_Start_IT+0x9c>
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	2b04      	cmp	r3, #4
 8004be8:	d104      	bne.n	8004bf4 <HAL_TIM_IC_Start_IT+0x84>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	e00b      	b.n	8004c0c <HAL_TIM_IC_Start_IT+0x9c>
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	2b08      	cmp	r3, #8
 8004bf8:	d104      	bne.n	8004c04 <HAL_TIM_IC_Start_IT+0x94>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	e003      	b.n	8004c0c <HAL_TIM_IC_Start_IT+0x9c>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c0e:	7bfb      	ldrb	r3, [r7, #15]
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d102      	bne.n	8004c1a <HAL_TIM_IC_Start_IT+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c14:	7bbb      	ldrb	r3, [r7, #14]
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d001      	beq.n	8004c1e <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e0dd      	b.n	8004dda <HAL_TIM_IC_Start_IT+0x26a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d104      	bne.n	8004c2e <HAL_TIM_IC_Start_IT+0xbe>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2202      	movs	r2, #2
 8004c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c2c:	e023      	b.n	8004c76 <HAL_TIM_IC_Start_IT+0x106>
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	2b04      	cmp	r3, #4
 8004c32:	d104      	bne.n	8004c3e <HAL_TIM_IC_Start_IT+0xce>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2202      	movs	r2, #2
 8004c38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c3c:	e01b      	b.n	8004c76 <HAL_TIM_IC_Start_IT+0x106>
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	2b08      	cmp	r3, #8
 8004c42:	d104      	bne.n	8004c4e <HAL_TIM_IC_Start_IT+0xde>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2202      	movs	r2, #2
 8004c48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c4c:	e013      	b.n	8004c76 <HAL_TIM_IC_Start_IT+0x106>
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	2b0c      	cmp	r3, #12
 8004c52:	d104      	bne.n	8004c5e <HAL_TIM_IC_Start_IT+0xee>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2202      	movs	r2, #2
 8004c58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004c5c:	e00b      	b.n	8004c76 <HAL_TIM_IC_Start_IT+0x106>
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	2b10      	cmp	r3, #16
 8004c62:	d104      	bne.n	8004c6e <HAL_TIM_IC_Start_IT+0xfe>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2202      	movs	r2, #2
 8004c68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c6c:	e003      	b.n	8004c76 <HAL_TIM_IC_Start_IT+0x106>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2202      	movs	r2, #2
 8004c72:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d104      	bne.n	8004c86 <HAL_TIM_IC_Start_IT+0x116>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2202      	movs	r2, #2
 8004c80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c84:	e013      	b.n	8004cae <HAL_TIM_IC_Start_IT+0x13e>
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	2b04      	cmp	r3, #4
 8004c8a:	d104      	bne.n	8004c96 <HAL_TIM_IC_Start_IT+0x126>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c94:	e00b      	b.n	8004cae <HAL_TIM_IC_Start_IT+0x13e>
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	2b08      	cmp	r3, #8
 8004c9a:	d104      	bne.n	8004ca6 <HAL_TIM_IC_Start_IT+0x136>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2202      	movs	r2, #2
 8004ca0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004ca4:	e003      	b.n	8004cae <HAL_TIM_IC_Start_IT+0x13e>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2202      	movs	r2, #2
 8004caa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	2b0c      	cmp	r3, #12
 8004cb2:	d841      	bhi.n	8004d38 <HAL_TIM_IC_Start_IT+0x1c8>
 8004cb4:	a201      	add	r2, pc, #4	; (adr r2, 8004cbc <HAL_TIM_IC_Start_IT+0x14c>)
 8004cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cba:	bf00      	nop
 8004cbc:	08004cf1 	.word	0x08004cf1
 8004cc0:	08004d39 	.word	0x08004d39
 8004cc4:	08004d39 	.word	0x08004d39
 8004cc8:	08004d39 	.word	0x08004d39
 8004ccc:	08004d03 	.word	0x08004d03
 8004cd0:	08004d39 	.word	0x08004d39
 8004cd4:	08004d39 	.word	0x08004d39
 8004cd8:	08004d39 	.word	0x08004d39
 8004cdc:	08004d15 	.word	0x08004d15
 8004ce0:	08004d39 	.word	0x08004d39
 8004ce4:	08004d39 	.word	0x08004d39
 8004ce8:	08004d39 	.word	0x08004d39
 8004cec:	08004d27 	.word	0x08004d27
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68da      	ldr	r2, [r3, #12]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f042 0202 	orr.w	r2, r2, #2
 8004cfe:	60da      	str	r2, [r3, #12]
      break;
 8004d00:	e01b      	b.n	8004d3a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	68da      	ldr	r2, [r3, #12]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f042 0204 	orr.w	r2, r2, #4
 8004d10:	60da      	str	r2, [r3, #12]
      break;
 8004d12:	e012      	b.n	8004d3a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68da      	ldr	r2, [r3, #12]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f042 0208 	orr.w	r2, r2, #8
 8004d22:	60da      	str	r2, [r3, #12]
      break;
 8004d24:	e009      	b.n	8004d3a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68da      	ldr	r2, [r3, #12]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f042 0210 	orr.w	r2, r2, #16
 8004d34:	60da      	str	r2, [r3, #12]
      break;
 8004d36:	e000      	b.n	8004d3a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 8004d38:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	6839      	ldr	r1, [r7, #0]
 8004d42:	4618      	mov	r0, r3
 8004d44:	f001 f9e8 	bl	8006118 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a25      	ldr	r2, [pc, #148]	; (8004de4 <HAL_TIM_IC_Start_IT+0x274>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d022      	beq.n	8004d98 <HAL_TIM_IC_Start_IT+0x228>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d5a:	d01d      	beq.n	8004d98 <HAL_TIM_IC_Start_IT+0x228>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a21      	ldr	r2, [pc, #132]	; (8004de8 <HAL_TIM_IC_Start_IT+0x278>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d018      	beq.n	8004d98 <HAL_TIM_IC_Start_IT+0x228>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a20      	ldr	r2, [pc, #128]	; (8004dec <HAL_TIM_IC_Start_IT+0x27c>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d013      	beq.n	8004d98 <HAL_TIM_IC_Start_IT+0x228>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a1e      	ldr	r2, [pc, #120]	; (8004df0 <HAL_TIM_IC_Start_IT+0x280>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d00e      	beq.n	8004d98 <HAL_TIM_IC_Start_IT+0x228>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a1d      	ldr	r2, [pc, #116]	; (8004df4 <HAL_TIM_IC_Start_IT+0x284>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d009      	beq.n	8004d98 <HAL_TIM_IC_Start_IT+0x228>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a1b      	ldr	r2, [pc, #108]	; (8004df8 <HAL_TIM_IC_Start_IT+0x288>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d004      	beq.n	8004d98 <HAL_TIM_IC_Start_IT+0x228>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a1a      	ldr	r2, [pc, #104]	; (8004dfc <HAL_TIM_IC_Start_IT+0x28c>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d115      	bne.n	8004dc4 <HAL_TIM_IC_Start_IT+0x254>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	689a      	ldr	r2, [r3, #8]
 8004d9e:	4b18      	ldr	r3, [pc, #96]	; (8004e00 <HAL_TIM_IC_Start_IT+0x290>)
 8004da0:	4013      	ands	r3, r2
 8004da2:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	2b06      	cmp	r3, #6
 8004da8:	d015      	beq.n	8004dd6 <HAL_TIM_IC_Start_IT+0x266>
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004db0:	d011      	beq.n	8004dd6 <HAL_TIM_IC_Start_IT+0x266>
    {
      __HAL_TIM_ENABLE(htim);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f042 0201 	orr.w	r2, r2, #1
 8004dc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dc2:	e008      	b.n	8004dd6 <HAL_TIM_IC_Start_IT+0x266>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f042 0201 	orr.w	r2, r2, #1
 8004dd2:	601a      	str	r2, [r3, #0]
 8004dd4:	e000      	b.n	8004dd8 <HAL_TIM_IC_Start_IT+0x268>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dd6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004dd8:	2300      	movs	r3, #0
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3710      	adds	r7, #16
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	40010000 	.word	0x40010000
 8004de8:	40000400 	.word	0x40000400
 8004dec:	40000800 	.word	0x40000800
 8004df0:	40000c00 	.word	0x40000c00
 8004df4:	40010400 	.word	0x40010400
 8004df8:	40014000 	.word	0x40014000
 8004dfc:	40001800 	.word	0x40001800
 8004e00:	00010007 	.word	0x00010007

08004e04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b082      	sub	sp, #8
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	f003 0302 	and.w	r3, r3, #2
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	d122      	bne.n	8004e60 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	68db      	ldr	r3, [r3, #12]
 8004e20:	f003 0302 	and.w	r3, r3, #2
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d11b      	bne.n	8004e60 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f06f 0202 	mvn.w	r2, #2
 8004e30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2201      	movs	r2, #1
 8004e36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	699b      	ldr	r3, [r3, #24]
 8004e3e:	f003 0303 	and.w	r3, r3, #3
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d003      	beq.n	8004e4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f7fc f81c 	bl	8000e84 <HAL_TIM_IC_CaptureCallback>
 8004e4c:	e005      	b.n	8004e5a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f000 fbf2 	bl	8005638 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f000 fbf9 	bl	800564c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	f003 0304 	and.w	r3, r3, #4
 8004e6a:	2b04      	cmp	r3, #4
 8004e6c:	d122      	bne.n	8004eb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	f003 0304 	and.w	r3, r3, #4
 8004e78:	2b04      	cmp	r3, #4
 8004e7a:	d11b      	bne.n	8004eb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f06f 0204 	mvn.w	r2, #4
 8004e84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2202      	movs	r2, #2
 8004e8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	699b      	ldr	r3, [r3, #24]
 8004e92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d003      	beq.n	8004ea2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f7fb fff2 	bl	8000e84 <HAL_TIM_IC_CaptureCallback>
 8004ea0:	e005      	b.n	8004eae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 fbc8 	bl	8005638 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f000 fbcf 	bl	800564c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	f003 0308 	and.w	r3, r3, #8
 8004ebe:	2b08      	cmp	r3, #8
 8004ec0:	d122      	bne.n	8004f08 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	f003 0308 	and.w	r3, r3, #8
 8004ecc:	2b08      	cmp	r3, #8
 8004ece:	d11b      	bne.n	8004f08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f06f 0208 	mvn.w	r2, #8
 8004ed8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2204      	movs	r2, #4
 8004ede:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	69db      	ldr	r3, [r3, #28]
 8004ee6:	f003 0303 	and.w	r3, r3, #3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d003      	beq.n	8004ef6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f7fb ffc8 	bl	8000e84 <HAL_TIM_IC_CaptureCallback>
 8004ef4:	e005      	b.n	8004f02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 fb9e 	bl	8005638 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 fba5 	bl	800564c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	691b      	ldr	r3, [r3, #16]
 8004f0e:	f003 0310 	and.w	r3, r3, #16
 8004f12:	2b10      	cmp	r3, #16
 8004f14:	d122      	bne.n	8004f5c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	f003 0310 	and.w	r3, r3, #16
 8004f20:	2b10      	cmp	r3, #16
 8004f22:	d11b      	bne.n	8004f5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f06f 0210 	mvn.w	r2, #16
 8004f2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2208      	movs	r2, #8
 8004f32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	69db      	ldr	r3, [r3, #28]
 8004f3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d003      	beq.n	8004f4a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f7fb ff9e 	bl	8000e84 <HAL_TIM_IC_CaptureCallback>
 8004f48:	e005      	b.n	8004f56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 fb74 	bl	8005638 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f000 fb7b 	bl	800564c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	f003 0301 	and.w	r3, r3, #1
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d10e      	bne.n	8004f88 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	f003 0301 	and.w	r3, r3, #1
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d107      	bne.n	8004f88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f06f 0201 	mvn.w	r2, #1
 8004f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 fb4e 	bl	8005624 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f92:	2b80      	cmp	r3, #128	; 0x80
 8004f94:	d10e      	bne.n	8004fb4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fa0:	2b80      	cmp	r3, #128	; 0x80
 8004fa2:	d107      	bne.n	8004fb4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004fac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f001 f970 	bl	8006294 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fc2:	d10e      	bne.n	8004fe2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fce:	2b80      	cmp	r3, #128	; 0x80
 8004fd0:	d107      	bne.n	8004fe2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004fda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f001 f963 	bl	80062a8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	691b      	ldr	r3, [r3, #16]
 8004fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fec:	2b40      	cmp	r3, #64	; 0x40
 8004fee:	d10e      	bne.n	800500e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ffa:	2b40      	cmp	r3, #64	; 0x40
 8004ffc:	d107      	bne.n	800500e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005006:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	f000 fb29 	bl	8005660 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	691b      	ldr	r3, [r3, #16]
 8005014:	f003 0320 	and.w	r3, r3, #32
 8005018:	2b20      	cmp	r3, #32
 800501a:	d10e      	bne.n	800503a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	f003 0320 	and.w	r3, r3, #32
 8005026:	2b20      	cmp	r3, #32
 8005028:	d107      	bne.n	800503a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f06f 0220 	mvn.w	r2, #32
 8005032:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f001 f923 	bl	8006280 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800503a:	bf00      	nop
 800503c:	3708      	adds	r7, #8
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}

08005042 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005042:	b580      	push	{r7, lr}
 8005044:	b084      	sub	sp, #16
 8005046:	af00      	add	r7, sp, #0
 8005048:	60f8      	str	r0, [r7, #12]
 800504a:	60b9      	str	r1, [r7, #8]
 800504c:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005054:	2b01      	cmp	r3, #1
 8005056:	d101      	bne.n	800505c <HAL_TIM_IC_ConfigChannel+0x1a>
 8005058:	2302      	movs	r3, #2
 800505a:	e082      	b.n	8005162 <HAL_TIM_IC_ConfigChannel+0x120>
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d11b      	bne.n	80050a2 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6818      	ldr	r0, [r3, #0]
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	6819      	ldr	r1, [r3, #0]
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	685a      	ldr	r2, [r3, #4]
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	f000 fe89 	bl	8005d90 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	699a      	ldr	r2, [r3, #24]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f022 020c 	bic.w	r2, r2, #12
 800508c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	6999      	ldr	r1, [r3, #24]
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	689a      	ldr	r2, [r3, #8]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	430a      	orrs	r2, r1
 800509e:	619a      	str	r2, [r3, #24]
 80050a0:	e05a      	b.n	8005158 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2b04      	cmp	r3, #4
 80050a6:	d11c      	bne.n	80050e2 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6818      	ldr	r0, [r3, #0]
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	6819      	ldr	r1, [r3, #0]
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	685a      	ldr	r2, [r3, #4]
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	f000 ff0d 	bl	8005ed6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	699a      	ldr	r2, [r3, #24]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80050ca:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	6999      	ldr	r1, [r3, #24]
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	021a      	lsls	r2, r3, #8
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	430a      	orrs	r2, r1
 80050de:	619a      	str	r2, [r3, #24]
 80050e0:	e03a      	b.n	8005158 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2b08      	cmp	r3, #8
 80050e6:	d11b      	bne.n	8005120 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6818      	ldr	r0, [r3, #0]
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	6819      	ldr	r1, [r3, #0]
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	685a      	ldr	r2, [r3, #4]
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	f000 ff5a 	bl	8005fb0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	69da      	ldr	r2, [r3, #28]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f022 020c 	bic.w	r2, r2, #12
 800510a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	69d9      	ldr	r1, [r3, #28]
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	689a      	ldr	r2, [r3, #8]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	430a      	orrs	r2, r1
 800511c:	61da      	str	r2, [r3, #28]
 800511e:	e01b      	b.n	8005158 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6818      	ldr	r0, [r3, #0]
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	6819      	ldr	r1, [r3, #0]
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	685a      	ldr	r2, [r3, #4]
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	f000 ff7a 	bl	8006028 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	69da      	ldr	r2, [r3, #28]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005142:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	69d9      	ldr	r1, [r3, #28]
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	021a      	lsls	r2, r3, #8
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	430a      	orrs	r2, r1
 8005156:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3710      	adds	r7, #16
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
	...

0800516c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b084      	sub	sp, #16
 8005170:	af00      	add	r7, sp, #0
 8005172:	60f8      	str	r0, [r7, #12]
 8005174:	60b9      	str	r1, [r7, #8]
 8005176:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800517e:	2b01      	cmp	r3, #1
 8005180:	d101      	bne.n	8005186 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005182:	2302      	movs	r3, #2
 8005184:	e0fd      	b.n	8005382 <HAL_TIM_PWM_ConfigChannel+0x216>
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2b14      	cmp	r3, #20
 8005192:	f200 80f0 	bhi.w	8005376 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8005196:	a201      	add	r2, pc, #4	; (adr r2, 800519c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800519c:	080051f1 	.word	0x080051f1
 80051a0:	08005377 	.word	0x08005377
 80051a4:	08005377 	.word	0x08005377
 80051a8:	08005377 	.word	0x08005377
 80051ac:	08005231 	.word	0x08005231
 80051b0:	08005377 	.word	0x08005377
 80051b4:	08005377 	.word	0x08005377
 80051b8:	08005377 	.word	0x08005377
 80051bc:	08005273 	.word	0x08005273
 80051c0:	08005377 	.word	0x08005377
 80051c4:	08005377 	.word	0x08005377
 80051c8:	08005377 	.word	0x08005377
 80051cc:	080052b3 	.word	0x080052b3
 80051d0:	08005377 	.word	0x08005377
 80051d4:	08005377 	.word	0x08005377
 80051d8:	08005377 	.word	0x08005377
 80051dc:	080052f5 	.word	0x080052f5
 80051e0:	08005377 	.word	0x08005377
 80051e4:	08005377 	.word	0x08005377
 80051e8:	08005377 	.word	0x08005377
 80051ec:	08005335 	.word	0x08005335
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68b9      	ldr	r1, [r7, #8]
 80051f6:	4618      	mov	r0, r3
 80051f8:	f000 fadc 	bl	80057b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	699a      	ldr	r2, [r3, #24]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f042 0208 	orr.w	r2, r2, #8
 800520a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	699a      	ldr	r2, [r3, #24]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f022 0204 	bic.w	r2, r2, #4
 800521a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	6999      	ldr	r1, [r3, #24]
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	691a      	ldr	r2, [r3, #16]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	430a      	orrs	r2, r1
 800522c:	619a      	str	r2, [r3, #24]
      break;
 800522e:	e0a3      	b.n	8005378 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68b9      	ldr	r1, [r7, #8]
 8005236:	4618      	mov	r0, r3
 8005238:	f000 fb2e 	bl	8005898 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	699a      	ldr	r2, [r3, #24]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800524a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	699a      	ldr	r2, [r3, #24]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800525a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	6999      	ldr	r1, [r3, #24]
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	691b      	ldr	r3, [r3, #16]
 8005266:	021a      	lsls	r2, r3, #8
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	430a      	orrs	r2, r1
 800526e:	619a      	str	r2, [r3, #24]
      break;
 8005270:	e082      	b.n	8005378 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68b9      	ldr	r1, [r7, #8]
 8005278:	4618      	mov	r0, r3
 800527a:	f000 fb85 	bl	8005988 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	69da      	ldr	r2, [r3, #28]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f042 0208 	orr.w	r2, r2, #8
 800528c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	69da      	ldr	r2, [r3, #28]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f022 0204 	bic.w	r2, r2, #4
 800529c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	69d9      	ldr	r1, [r3, #28]
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	691a      	ldr	r2, [r3, #16]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	430a      	orrs	r2, r1
 80052ae:	61da      	str	r2, [r3, #28]
      break;
 80052b0:	e062      	b.n	8005378 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68b9      	ldr	r1, [r7, #8]
 80052b8:	4618      	mov	r0, r3
 80052ba:	f000 fbdb 	bl	8005a74 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	69da      	ldr	r2, [r3, #28]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	69da      	ldr	r2, [r3, #28]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	69d9      	ldr	r1, [r3, #28]
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	691b      	ldr	r3, [r3, #16]
 80052e8:	021a      	lsls	r2, r3, #8
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	430a      	orrs	r2, r1
 80052f0:	61da      	str	r2, [r3, #28]
      break;
 80052f2:	e041      	b.n	8005378 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68b9      	ldr	r1, [r7, #8]
 80052fa:	4618      	mov	r0, r3
 80052fc:	f000 fc12 	bl	8005b24 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f042 0208 	orr.w	r2, r2, #8
 800530e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f022 0204 	bic.w	r2, r2, #4
 800531e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	691a      	ldr	r2, [r3, #16]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	430a      	orrs	r2, r1
 8005330:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005332:	e021      	b.n	8005378 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68b9      	ldr	r1, [r7, #8]
 800533a:	4618      	mov	r0, r3
 800533c:	f000 fc44 	bl	8005bc8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800534e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800535e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	021a      	lsls	r2, r3, #8
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	430a      	orrs	r2, r1
 8005372:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005374:	e000      	b.n	8005378 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8005376:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3710      	adds	r7, #16
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop

0800538c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800539c:	2b01      	cmp	r3, #1
 800539e:	d101      	bne.n	80053a4 <HAL_TIM_ConfigClockSource+0x18>
 80053a0:	2302      	movs	r3, #2
 80053a2:	e0b3      	b.n	800550c <HAL_TIM_ConfigClockSource+0x180>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2202      	movs	r2, #2
 80053b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	4b55      	ldr	r3, [pc, #340]	; (8005514 <HAL_TIM_ConfigClockSource+0x188>)
 80053c0:	4013      	ands	r3, r2
 80053c2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80053ca:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	68fa      	ldr	r2, [r7, #12]
 80053d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053dc:	d03e      	beq.n	800545c <HAL_TIM_ConfigClockSource+0xd0>
 80053de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053e2:	f200 8087 	bhi.w	80054f4 <HAL_TIM_ConfigClockSource+0x168>
 80053e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053ea:	f000 8085 	beq.w	80054f8 <HAL_TIM_ConfigClockSource+0x16c>
 80053ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053f2:	d87f      	bhi.n	80054f4 <HAL_TIM_ConfigClockSource+0x168>
 80053f4:	2b70      	cmp	r3, #112	; 0x70
 80053f6:	d01a      	beq.n	800542e <HAL_TIM_ConfigClockSource+0xa2>
 80053f8:	2b70      	cmp	r3, #112	; 0x70
 80053fa:	d87b      	bhi.n	80054f4 <HAL_TIM_ConfigClockSource+0x168>
 80053fc:	2b60      	cmp	r3, #96	; 0x60
 80053fe:	d050      	beq.n	80054a2 <HAL_TIM_ConfigClockSource+0x116>
 8005400:	2b60      	cmp	r3, #96	; 0x60
 8005402:	d877      	bhi.n	80054f4 <HAL_TIM_ConfigClockSource+0x168>
 8005404:	2b50      	cmp	r3, #80	; 0x50
 8005406:	d03c      	beq.n	8005482 <HAL_TIM_ConfigClockSource+0xf6>
 8005408:	2b50      	cmp	r3, #80	; 0x50
 800540a:	d873      	bhi.n	80054f4 <HAL_TIM_ConfigClockSource+0x168>
 800540c:	2b40      	cmp	r3, #64	; 0x40
 800540e:	d058      	beq.n	80054c2 <HAL_TIM_ConfigClockSource+0x136>
 8005410:	2b40      	cmp	r3, #64	; 0x40
 8005412:	d86f      	bhi.n	80054f4 <HAL_TIM_ConfigClockSource+0x168>
 8005414:	2b30      	cmp	r3, #48	; 0x30
 8005416:	d064      	beq.n	80054e2 <HAL_TIM_ConfigClockSource+0x156>
 8005418:	2b30      	cmp	r3, #48	; 0x30
 800541a:	d86b      	bhi.n	80054f4 <HAL_TIM_ConfigClockSource+0x168>
 800541c:	2b20      	cmp	r3, #32
 800541e:	d060      	beq.n	80054e2 <HAL_TIM_ConfigClockSource+0x156>
 8005420:	2b20      	cmp	r3, #32
 8005422:	d867      	bhi.n	80054f4 <HAL_TIM_ConfigClockSource+0x168>
 8005424:	2b00      	cmp	r3, #0
 8005426:	d05c      	beq.n	80054e2 <HAL_TIM_ConfigClockSource+0x156>
 8005428:	2b10      	cmp	r3, #16
 800542a:	d05a      	beq.n	80054e2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800542c:	e062      	b.n	80054f4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6818      	ldr	r0, [r3, #0]
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	6899      	ldr	r1, [r3, #8]
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	685a      	ldr	r2, [r3, #4]
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	f000 fe4b 	bl	80060d8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005450:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	609a      	str	r2, [r3, #8]
      break;
 800545a:	e04e      	b.n	80054fa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6818      	ldr	r0, [r3, #0]
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	6899      	ldr	r1, [r3, #8]
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	685a      	ldr	r2, [r3, #4]
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	f000 fe34 	bl	80060d8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	689a      	ldr	r2, [r3, #8]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800547e:	609a      	str	r2, [r3, #8]
      break;
 8005480:	e03b      	b.n	80054fa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6818      	ldr	r0, [r3, #0]
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	6859      	ldr	r1, [r3, #4]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	68db      	ldr	r3, [r3, #12]
 800548e:	461a      	mov	r2, r3
 8005490:	f000 fcf2 	bl	8005e78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2150      	movs	r1, #80	; 0x50
 800549a:	4618      	mov	r0, r3
 800549c:	f000 fe01 	bl	80060a2 <TIM_ITRx_SetConfig>
      break;
 80054a0:	e02b      	b.n	80054fa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6818      	ldr	r0, [r3, #0]
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	6859      	ldr	r1, [r3, #4]
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	461a      	mov	r2, r3
 80054b0:	f000 fd4e 	bl	8005f50 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2160      	movs	r1, #96	; 0x60
 80054ba:	4618      	mov	r0, r3
 80054bc:	f000 fdf1 	bl	80060a2 <TIM_ITRx_SetConfig>
      break;
 80054c0:	e01b      	b.n	80054fa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6818      	ldr	r0, [r3, #0]
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	6859      	ldr	r1, [r3, #4]
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	461a      	mov	r2, r3
 80054d0:	f000 fcd2 	bl	8005e78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2140      	movs	r1, #64	; 0x40
 80054da:	4618      	mov	r0, r3
 80054dc:	f000 fde1 	bl	80060a2 <TIM_ITRx_SetConfig>
      break;
 80054e0:	e00b      	b.n	80054fa <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4619      	mov	r1, r3
 80054ec:	4610      	mov	r0, r2
 80054ee:	f000 fdd8 	bl	80060a2 <TIM_ITRx_SetConfig>
        break;
 80054f2:	e002      	b.n	80054fa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80054f4:	bf00      	nop
 80054f6:	e000      	b.n	80054fa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80054f8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800550a:	2300      	movs	r3, #0
}
 800550c:	4618      	mov	r0, r3
 800550e:	3710      	adds	r7, #16
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}
 8005514:	fffeff88 	.word	0xfffeff88

08005518 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005528:	2b01      	cmp	r3, #1
 800552a:	d101      	bne.n	8005530 <HAL_TIM_SlaveConfigSynchro+0x18>
 800552c:	2302      	movs	r3, #2
 800552e:	e031      	b.n	8005594 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2202      	movs	r2, #2
 800553c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005540:	6839      	ldr	r1, [r7, #0]
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 fb94 	bl	8005c70 <TIM_SlaveTimer_SetConfig>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d009      	beq.n	8005562 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2201      	movs	r2, #1
 8005552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e018      	b.n	8005594 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68da      	ldr	r2, [r3, #12]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005570:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	68da      	ldr	r2, [r3, #12]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005580:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2201      	movs	r2, #1
 8005586:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3708      	adds	r7, #8
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}

0800559c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800559c:	b480      	push	{r7}
 800559e:	b085      	sub	sp, #20
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80055a6:	2300      	movs	r3, #0
 80055a8:	60fb      	str	r3, [r7, #12]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	2b0c      	cmp	r3, #12
 80055ae:	d831      	bhi.n	8005614 <HAL_TIM_ReadCapturedValue+0x78>
 80055b0:	a201      	add	r2, pc, #4	; (adr r2, 80055b8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80055b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b6:	bf00      	nop
 80055b8:	080055ed 	.word	0x080055ed
 80055bc:	08005615 	.word	0x08005615
 80055c0:	08005615 	.word	0x08005615
 80055c4:	08005615 	.word	0x08005615
 80055c8:	080055f7 	.word	0x080055f7
 80055cc:	08005615 	.word	0x08005615
 80055d0:	08005615 	.word	0x08005615
 80055d4:	08005615 	.word	0x08005615
 80055d8:	08005601 	.word	0x08005601
 80055dc:	08005615 	.word	0x08005615
 80055e0:	08005615 	.word	0x08005615
 80055e4:	08005615 	.word	0x08005615
 80055e8:	0800560b 	.word	0x0800560b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055f2:	60fb      	str	r3, [r7, #12]

      break;
 80055f4:	e00f      	b.n	8005616 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055fc:	60fb      	str	r3, [r7, #12]

      break;
 80055fe:	e00a      	b.n	8005616 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005606:	60fb      	str	r3, [r7, #12]

      break;
 8005608:	e005      	b.n	8005616 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005610:	60fb      	str	r3, [r7, #12]

      break;
 8005612:	e000      	b.n	8005616 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005614:	bf00      	nop
  }

  return tmpreg;
 8005616:	68fb      	ldr	r3, [r7, #12]
}
 8005618:	4618      	mov	r0, r3
 800561a:	3714      	adds	r7, #20
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800562c:	bf00      	nop
 800562e:	370c      	adds	r7, #12
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr

08005638 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005640:	bf00      	nop
 8005642:	370c      	adds	r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr

0800564c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800564c:	b480      	push	{r7}
 800564e:	b083      	sub	sp, #12
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005654:	bf00      	nop
 8005656:	370c      	adds	r7, #12
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr

08005660 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005660:	b480      	push	{r7}
 8005662:	b083      	sub	sp, #12
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005668:	bf00      	nop
 800566a:	370c      	adds	r7, #12
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr

08005674 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005674:	b480      	push	{r7}
 8005676:	b085      	sub	sp, #20
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4a40      	ldr	r2, [pc, #256]	; (8005788 <TIM_Base_SetConfig+0x114>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d013      	beq.n	80056b4 <TIM_Base_SetConfig+0x40>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005692:	d00f      	beq.n	80056b4 <TIM_Base_SetConfig+0x40>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	4a3d      	ldr	r2, [pc, #244]	; (800578c <TIM_Base_SetConfig+0x118>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d00b      	beq.n	80056b4 <TIM_Base_SetConfig+0x40>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a3c      	ldr	r2, [pc, #240]	; (8005790 <TIM_Base_SetConfig+0x11c>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d007      	beq.n	80056b4 <TIM_Base_SetConfig+0x40>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	4a3b      	ldr	r2, [pc, #236]	; (8005794 <TIM_Base_SetConfig+0x120>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d003      	beq.n	80056b4 <TIM_Base_SetConfig+0x40>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4a3a      	ldr	r2, [pc, #232]	; (8005798 <TIM_Base_SetConfig+0x124>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d108      	bne.n	80056c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	68fa      	ldr	r2, [r7, #12]
 80056c2:	4313      	orrs	r3, r2
 80056c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a2f      	ldr	r2, [pc, #188]	; (8005788 <TIM_Base_SetConfig+0x114>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d02b      	beq.n	8005726 <TIM_Base_SetConfig+0xb2>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056d4:	d027      	beq.n	8005726 <TIM_Base_SetConfig+0xb2>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a2c      	ldr	r2, [pc, #176]	; (800578c <TIM_Base_SetConfig+0x118>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d023      	beq.n	8005726 <TIM_Base_SetConfig+0xb2>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a2b      	ldr	r2, [pc, #172]	; (8005790 <TIM_Base_SetConfig+0x11c>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d01f      	beq.n	8005726 <TIM_Base_SetConfig+0xb2>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a2a      	ldr	r2, [pc, #168]	; (8005794 <TIM_Base_SetConfig+0x120>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d01b      	beq.n	8005726 <TIM_Base_SetConfig+0xb2>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a29      	ldr	r2, [pc, #164]	; (8005798 <TIM_Base_SetConfig+0x124>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d017      	beq.n	8005726 <TIM_Base_SetConfig+0xb2>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a28      	ldr	r2, [pc, #160]	; (800579c <TIM_Base_SetConfig+0x128>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d013      	beq.n	8005726 <TIM_Base_SetConfig+0xb2>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a27      	ldr	r2, [pc, #156]	; (80057a0 <TIM_Base_SetConfig+0x12c>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d00f      	beq.n	8005726 <TIM_Base_SetConfig+0xb2>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a26      	ldr	r2, [pc, #152]	; (80057a4 <TIM_Base_SetConfig+0x130>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d00b      	beq.n	8005726 <TIM_Base_SetConfig+0xb2>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a25      	ldr	r2, [pc, #148]	; (80057a8 <TIM_Base_SetConfig+0x134>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d007      	beq.n	8005726 <TIM_Base_SetConfig+0xb2>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a24      	ldr	r2, [pc, #144]	; (80057ac <TIM_Base_SetConfig+0x138>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d003      	beq.n	8005726 <TIM_Base_SetConfig+0xb2>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a23      	ldr	r2, [pc, #140]	; (80057b0 <TIM_Base_SetConfig+0x13c>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d108      	bne.n	8005738 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800572c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	68fa      	ldr	r2, [r7, #12]
 8005734:	4313      	orrs	r3, r2
 8005736:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	695b      	ldr	r3, [r3, #20]
 8005742:	4313      	orrs	r3, r2
 8005744:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	68fa      	ldr	r2, [r7, #12]
 800574a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	689a      	ldr	r2, [r3, #8]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	4a0a      	ldr	r2, [pc, #40]	; (8005788 <TIM_Base_SetConfig+0x114>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d003      	beq.n	800576c <TIM_Base_SetConfig+0xf8>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a0c      	ldr	r2, [pc, #48]	; (8005798 <TIM_Base_SetConfig+0x124>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d103      	bne.n	8005774 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	691a      	ldr	r2, [r3, #16]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	615a      	str	r2, [r3, #20]
}
 800577a:	bf00      	nop
 800577c:	3714      	adds	r7, #20
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	40010000 	.word	0x40010000
 800578c:	40000400 	.word	0x40000400
 8005790:	40000800 	.word	0x40000800
 8005794:	40000c00 	.word	0x40000c00
 8005798:	40010400 	.word	0x40010400
 800579c:	40014000 	.word	0x40014000
 80057a0:	40014400 	.word	0x40014400
 80057a4:	40014800 	.word	0x40014800
 80057a8:	40001800 	.word	0x40001800
 80057ac:	40001c00 	.word	0x40001c00
 80057b0:	40002000 	.word	0x40002000

080057b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b087      	sub	sp, #28
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a1b      	ldr	r3, [r3, #32]
 80057c2:	f023 0201 	bic.w	r2, r3, #1
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a1b      	ldr	r3, [r3, #32]
 80057ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	699b      	ldr	r3, [r3, #24]
 80057da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057dc:	68fa      	ldr	r2, [r7, #12]
 80057de:	4b2b      	ldr	r3, [pc, #172]	; (800588c <TIM_OC1_SetConfig+0xd8>)
 80057e0:	4013      	ands	r3, r2
 80057e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f023 0303 	bic.w	r3, r3, #3
 80057ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	f023 0302 	bic.w	r3, r3, #2
 80057fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	697a      	ldr	r2, [r7, #20]
 8005804:	4313      	orrs	r3, r2
 8005806:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	4a21      	ldr	r2, [pc, #132]	; (8005890 <TIM_OC1_SetConfig+0xdc>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d003      	beq.n	8005818 <TIM_OC1_SetConfig+0x64>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	4a20      	ldr	r2, [pc, #128]	; (8005894 <TIM_OC1_SetConfig+0xe0>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d10c      	bne.n	8005832 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	f023 0308 	bic.w	r3, r3, #8
 800581e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	697a      	ldr	r2, [r7, #20]
 8005826:	4313      	orrs	r3, r2
 8005828:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	f023 0304 	bic.w	r3, r3, #4
 8005830:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a16      	ldr	r2, [pc, #88]	; (8005890 <TIM_OC1_SetConfig+0xdc>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d003      	beq.n	8005842 <TIM_OC1_SetConfig+0x8e>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a15      	ldr	r2, [pc, #84]	; (8005894 <TIM_OC1_SetConfig+0xe0>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d111      	bne.n	8005866 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005848:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005850:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	695b      	ldr	r3, [r3, #20]
 8005856:	693a      	ldr	r2, [r7, #16]
 8005858:	4313      	orrs	r3, r2
 800585a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	4313      	orrs	r3, r2
 8005864:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	693a      	ldr	r2, [r7, #16]
 800586a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	685a      	ldr	r2, [r3, #4]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	697a      	ldr	r2, [r7, #20]
 800587e:	621a      	str	r2, [r3, #32]
}
 8005880:	bf00      	nop
 8005882:	371c      	adds	r7, #28
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr
 800588c:	fffeff8f 	.word	0xfffeff8f
 8005890:	40010000 	.word	0x40010000
 8005894:	40010400 	.word	0x40010400

08005898 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005898:	b480      	push	{r7}
 800589a:	b087      	sub	sp, #28
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a1b      	ldr	r3, [r3, #32]
 80058a6:	f023 0210 	bic.w	r2, r3, #16
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a1b      	ldr	r3, [r3, #32]
 80058b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	699b      	ldr	r3, [r3, #24]
 80058be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058c0:	68fa      	ldr	r2, [r7, #12]
 80058c2:	4b2e      	ldr	r3, [pc, #184]	; (800597c <TIM_OC2_SetConfig+0xe4>)
 80058c4:	4013      	ands	r3, r2
 80058c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	021b      	lsls	r3, r3, #8
 80058d6:	68fa      	ldr	r2, [r7, #12]
 80058d8:	4313      	orrs	r3, r2
 80058da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	f023 0320 	bic.w	r3, r3, #32
 80058e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	011b      	lsls	r3, r3, #4
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a23      	ldr	r2, [pc, #140]	; (8005980 <TIM_OC2_SetConfig+0xe8>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d003      	beq.n	8005900 <TIM_OC2_SetConfig+0x68>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a22      	ldr	r2, [pc, #136]	; (8005984 <TIM_OC2_SetConfig+0xec>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d10d      	bne.n	800591c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005906:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	011b      	lsls	r3, r3, #4
 800590e:	697a      	ldr	r2, [r7, #20]
 8005910:	4313      	orrs	r3, r2
 8005912:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800591a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a18      	ldr	r2, [pc, #96]	; (8005980 <TIM_OC2_SetConfig+0xe8>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d003      	beq.n	800592c <TIM_OC2_SetConfig+0x94>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a17      	ldr	r2, [pc, #92]	; (8005984 <TIM_OC2_SetConfig+0xec>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d113      	bne.n	8005954 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005932:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800593a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	695b      	ldr	r3, [r3, #20]
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	693a      	ldr	r2, [r7, #16]
 8005944:	4313      	orrs	r3, r2
 8005946:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	699b      	ldr	r3, [r3, #24]
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	4313      	orrs	r3, r2
 8005952:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	693a      	ldr	r2, [r7, #16]
 8005958:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	685a      	ldr	r2, [r3, #4]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	621a      	str	r2, [r3, #32]
}
 800596e:	bf00      	nop
 8005970:	371c      	adds	r7, #28
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr
 800597a:	bf00      	nop
 800597c:	feff8fff 	.word	0xfeff8fff
 8005980:	40010000 	.word	0x40010000
 8005984:	40010400 	.word	0x40010400

08005988 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005988:	b480      	push	{r7}
 800598a:	b087      	sub	sp, #28
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a1b      	ldr	r3, [r3, #32]
 8005996:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	69db      	ldr	r3, [r3, #28]
 80059ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059b0:	68fa      	ldr	r2, [r7, #12]
 80059b2:	4b2d      	ldr	r3, [pc, #180]	; (8005a68 <TIM_OC3_SetConfig+0xe0>)
 80059b4:	4013      	ands	r3, r2
 80059b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f023 0303 	bic.w	r3, r3, #3
 80059be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68fa      	ldr	r2, [r7, #12]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	021b      	lsls	r3, r3, #8
 80059d8:	697a      	ldr	r2, [r7, #20]
 80059da:	4313      	orrs	r3, r2
 80059dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a22      	ldr	r2, [pc, #136]	; (8005a6c <TIM_OC3_SetConfig+0xe4>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d003      	beq.n	80059ee <TIM_OC3_SetConfig+0x66>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a21      	ldr	r2, [pc, #132]	; (8005a70 <TIM_OC3_SetConfig+0xe8>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d10d      	bne.n	8005a0a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	68db      	ldr	r3, [r3, #12]
 80059fa:	021b      	lsls	r3, r3, #8
 80059fc:	697a      	ldr	r2, [r7, #20]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a17      	ldr	r2, [pc, #92]	; (8005a6c <TIM_OC3_SetConfig+0xe4>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d003      	beq.n	8005a1a <TIM_OC3_SetConfig+0x92>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a16      	ldr	r2, [pc, #88]	; (8005a70 <TIM_OC3_SetConfig+0xe8>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d113      	bne.n	8005a42 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	011b      	lsls	r3, r3, #4
 8005a30:	693a      	ldr	r2, [r7, #16]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	699b      	ldr	r3, [r3, #24]
 8005a3a:	011b      	lsls	r3, r3, #4
 8005a3c:	693a      	ldr	r2, [r7, #16]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	693a      	ldr	r2, [r7, #16]
 8005a46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	68fa      	ldr	r2, [r7, #12]
 8005a4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	685a      	ldr	r2, [r3, #4]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	697a      	ldr	r2, [r7, #20]
 8005a5a:	621a      	str	r2, [r3, #32]
}
 8005a5c:	bf00      	nop
 8005a5e:	371c      	adds	r7, #28
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr
 8005a68:	fffeff8f 	.word	0xfffeff8f
 8005a6c:	40010000 	.word	0x40010000
 8005a70:	40010400 	.word	0x40010400

08005a74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b087      	sub	sp, #28
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a1b      	ldr	r3, [r3, #32]
 8005a82:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a1b      	ldr	r3, [r3, #32]
 8005a8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	69db      	ldr	r3, [r3, #28]
 8005a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	4b1e      	ldr	r3, [pc, #120]	; (8005b18 <TIM_OC4_SetConfig+0xa4>)
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005aaa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	021b      	lsls	r3, r3, #8
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005abe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	031b      	lsls	r3, r3, #12
 8005ac6:	693a      	ldr	r2, [r7, #16]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a13      	ldr	r2, [pc, #76]	; (8005b1c <TIM_OC4_SetConfig+0xa8>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d003      	beq.n	8005adc <TIM_OC4_SetConfig+0x68>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4a12      	ldr	r2, [pc, #72]	; (8005b20 <TIM_OC4_SetConfig+0xac>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d109      	bne.n	8005af0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ae2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	695b      	ldr	r3, [r3, #20]
 8005ae8:	019b      	lsls	r3, r3, #6
 8005aea:	697a      	ldr	r2, [r7, #20]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	697a      	ldr	r2, [r7, #20]
 8005af4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68fa      	ldr	r2, [r7, #12]
 8005afa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	685a      	ldr	r2, [r3, #4]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	693a      	ldr	r2, [r7, #16]
 8005b08:	621a      	str	r2, [r3, #32]
}
 8005b0a:	bf00      	nop
 8005b0c:	371c      	adds	r7, #28
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	feff8fff 	.word	0xfeff8fff
 8005b1c:	40010000 	.word	0x40010000
 8005b20:	40010400 	.word	0x40010400

08005b24 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b087      	sub	sp, #28
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6a1b      	ldr	r3, [r3, #32]
 8005b32:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6a1b      	ldr	r3, [r3, #32]
 8005b3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005b4c:	68fa      	ldr	r2, [r7, #12]
 8005b4e:	4b1b      	ldr	r3, [pc, #108]	; (8005bbc <TIM_OC5_SetConfig+0x98>)
 8005b50:	4013      	ands	r3, r2
 8005b52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005b64:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	041b      	lsls	r3, r3, #16
 8005b6c:	693a      	ldr	r2, [r7, #16]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a12      	ldr	r2, [pc, #72]	; (8005bc0 <TIM_OC5_SetConfig+0x9c>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d003      	beq.n	8005b82 <TIM_OC5_SetConfig+0x5e>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a11      	ldr	r2, [pc, #68]	; (8005bc4 <TIM_OC5_SetConfig+0xa0>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d109      	bne.n	8005b96 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b88:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	021b      	lsls	r3, r3, #8
 8005b90:	697a      	ldr	r2, [r7, #20]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	697a      	ldr	r2, [r7, #20]
 8005b9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	68fa      	ldr	r2, [r7, #12]
 8005ba0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	685a      	ldr	r2, [r3, #4]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	693a      	ldr	r2, [r7, #16]
 8005bae:	621a      	str	r2, [r3, #32]
}
 8005bb0:	bf00      	nop
 8005bb2:	371c      	adds	r7, #28
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr
 8005bbc:	fffeff8f 	.word	0xfffeff8f
 8005bc0:	40010000 	.word	0x40010000
 8005bc4:	40010400 	.word	0x40010400

08005bc8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b087      	sub	sp, #28
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6a1b      	ldr	r3, [r3, #32]
 8005bd6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a1b      	ldr	r3, [r3, #32]
 8005be2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	4b1c      	ldr	r3, [pc, #112]	; (8005c64 <TIM_OC6_SetConfig+0x9c>)
 8005bf4:	4013      	ands	r3, r2
 8005bf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	021b      	lsls	r3, r3, #8
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005c0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	051b      	lsls	r3, r3, #20
 8005c12:	693a      	ldr	r2, [r7, #16]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	4a13      	ldr	r2, [pc, #76]	; (8005c68 <TIM_OC6_SetConfig+0xa0>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d003      	beq.n	8005c28 <TIM_OC6_SetConfig+0x60>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a12      	ldr	r2, [pc, #72]	; (8005c6c <TIM_OC6_SetConfig+0xa4>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d109      	bne.n	8005c3c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c2e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	695b      	ldr	r3, [r3, #20]
 8005c34:	029b      	lsls	r3, r3, #10
 8005c36:	697a      	ldr	r2, [r7, #20]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	68fa      	ldr	r2, [r7, #12]
 8005c46:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	685a      	ldr	r2, [r3, #4]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	693a      	ldr	r2, [r7, #16]
 8005c54:	621a      	str	r2, [r3, #32]
}
 8005c56:	bf00      	nop
 8005c58:	371c      	adds	r7, #28
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	feff8fff 	.word	0xfeff8fff
 8005c68:	40010000 	.word	0x40010000
 8005c6c:	40010400 	.word	0x40010400

08005c70 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b086      	sub	sp, #24
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c88:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	697a      	ldr	r2, [r7, #20]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005c94:	697a      	ldr	r2, [r7, #20]
 8005c96:	4b3d      	ldr	r3, [pc, #244]	; (8005d8c <TIM_SlaveTimer_SetConfig+0x11c>)
 8005c98:	4013      	ands	r3, r2
 8005c9a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	697a      	ldr	r2, [r7, #20]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	697a      	ldr	r2, [r7, #20]
 8005cac:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	2b70      	cmp	r3, #112	; 0x70
 8005cb4:	d01a      	beq.n	8005cec <TIM_SlaveTimer_SetConfig+0x7c>
 8005cb6:	2b70      	cmp	r3, #112	; 0x70
 8005cb8:	d860      	bhi.n	8005d7c <TIM_SlaveTimer_SetConfig+0x10c>
 8005cba:	2b60      	cmp	r3, #96	; 0x60
 8005cbc:	d054      	beq.n	8005d68 <TIM_SlaveTimer_SetConfig+0xf8>
 8005cbe:	2b60      	cmp	r3, #96	; 0x60
 8005cc0:	d85c      	bhi.n	8005d7c <TIM_SlaveTimer_SetConfig+0x10c>
 8005cc2:	2b50      	cmp	r3, #80	; 0x50
 8005cc4:	d046      	beq.n	8005d54 <TIM_SlaveTimer_SetConfig+0xe4>
 8005cc6:	2b50      	cmp	r3, #80	; 0x50
 8005cc8:	d858      	bhi.n	8005d7c <TIM_SlaveTimer_SetConfig+0x10c>
 8005cca:	2b40      	cmp	r3, #64	; 0x40
 8005ccc:	d019      	beq.n	8005d02 <TIM_SlaveTimer_SetConfig+0x92>
 8005cce:	2b40      	cmp	r3, #64	; 0x40
 8005cd0:	d854      	bhi.n	8005d7c <TIM_SlaveTimer_SetConfig+0x10c>
 8005cd2:	2b30      	cmp	r3, #48	; 0x30
 8005cd4:	d054      	beq.n	8005d80 <TIM_SlaveTimer_SetConfig+0x110>
 8005cd6:	2b30      	cmp	r3, #48	; 0x30
 8005cd8:	d850      	bhi.n	8005d7c <TIM_SlaveTimer_SetConfig+0x10c>
 8005cda:	2b20      	cmp	r3, #32
 8005cdc:	d050      	beq.n	8005d80 <TIM_SlaveTimer_SetConfig+0x110>
 8005cde:	2b20      	cmp	r3, #32
 8005ce0:	d84c      	bhi.n	8005d7c <TIM_SlaveTimer_SetConfig+0x10c>
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d04c      	beq.n	8005d80 <TIM_SlaveTimer_SetConfig+0x110>
 8005ce6:	2b10      	cmp	r3, #16
 8005ce8:	d04a      	beq.n	8005d80 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 8005cea:	e047      	b.n	8005d7c <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6818      	ldr	r0, [r3, #0]
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	68d9      	ldr	r1, [r3, #12]
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	689a      	ldr	r2, [r3, #8]
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	691b      	ldr	r3, [r3, #16]
 8005cfc:	f000 f9ec 	bl	80060d8 <TIM_ETR_SetConfig>
      break;
 8005d00:	e03f      	b.n	8005d82 <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	2b05      	cmp	r3, #5
 8005d08:	d101      	bne.n	8005d0e <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e03a      	b.n	8005d84 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	6a1b      	ldr	r3, [r3, #32]
 8005d14:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	6a1a      	ldr	r2, [r3, #32]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f022 0201 	bic.w	r2, r2, #1
 8005d24:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	699b      	ldr	r3, [r3, #24]
 8005d2c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d34:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	691b      	ldr	r3, [r3, #16]
 8005d3a:	011b      	lsls	r3, r3, #4
 8005d3c:	68fa      	ldr	r2, [r7, #12]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	693a      	ldr	r2, [r7, #16]
 8005d50:	621a      	str	r2, [r3, #32]
      break;
 8005d52:	e016      	b.n	8005d82 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6818      	ldr	r0, [r3, #0]
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	6899      	ldr	r1, [r3, #8]
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	691b      	ldr	r3, [r3, #16]
 8005d60:	461a      	mov	r2, r3
 8005d62:	f000 f889 	bl	8005e78 <TIM_TI1_ConfigInputStage>
      break;
 8005d66:	e00c      	b.n	8005d82 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6818      	ldr	r0, [r3, #0]
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	6899      	ldr	r1, [r3, #8]
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	691b      	ldr	r3, [r3, #16]
 8005d74:	461a      	mov	r2, r3
 8005d76:	f000 f8eb 	bl	8005f50 <TIM_TI2_ConfigInputStage>
      break;
 8005d7a:	e002      	b.n	8005d82 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8005d7c:	bf00      	nop
 8005d7e:	e000      	b.n	8005d82 <TIM_SlaveTimer_SetConfig+0x112>
        break;
 8005d80:	bf00      	nop
  }
  return HAL_OK;
 8005d82:	2300      	movs	r3, #0
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3718      	adds	r7, #24
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}
 8005d8c:	fffefff8 	.word	0xfffefff8

08005d90 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b087      	sub	sp, #28
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	60f8      	str	r0, [r7, #12]
 8005d98:	60b9      	str	r1, [r7, #8]
 8005d9a:	607a      	str	r2, [r7, #4]
 8005d9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	f023 0201 	bic.w	r2, r3, #1
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	699b      	ldr	r3, [r3, #24]
 8005dae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	6a1b      	ldr	r3, [r3, #32]
 8005db4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	4a28      	ldr	r2, [pc, #160]	; (8005e5c <TIM_TI1_SetConfig+0xcc>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d01b      	beq.n	8005df6 <TIM_TI1_SetConfig+0x66>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dc4:	d017      	beq.n	8005df6 <TIM_TI1_SetConfig+0x66>
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	4a25      	ldr	r2, [pc, #148]	; (8005e60 <TIM_TI1_SetConfig+0xd0>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d013      	beq.n	8005df6 <TIM_TI1_SetConfig+0x66>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	4a24      	ldr	r2, [pc, #144]	; (8005e64 <TIM_TI1_SetConfig+0xd4>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d00f      	beq.n	8005df6 <TIM_TI1_SetConfig+0x66>
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	4a23      	ldr	r2, [pc, #140]	; (8005e68 <TIM_TI1_SetConfig+0xd8>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d00b      	beq.n	8005df6 <TIM_TI1_SetConfig+0x66>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	4a22      	ldr	r2, [pc, #136]	; (8005e6c <TIM_TI1_SetConfig+0xdc>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d007      	beq.n	8005df6 <TIM_TI1_SetConfig+0x66>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	4a21      	ldr	r2, [pc, #132]	; (8005e70 <TIM_TI1_SetConfig+0xe0>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d003      	beq.n	8005df6 <TIM_TI1_SetConfig+0x66>
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	4a20      	ldr	r2, [pc, #128]	; (8005e74 <TIM_TI1_SetConfig+0xe4>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d101      	bne.n	8005dfa <TIM_TI1_SetConfig+0x6a>
 8005df6:	2301      	movs	r3, #1
 8005df8:	e000      	b.n	8005dfc <TIM_TI1_SetConfig+0x6c>
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d008      	beq.n	8005e12 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	f023 0303 	bic.w	r3, r3, #3
 8005e06:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005e08:	697a      	ldr	r2, [r7, #20]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	617b      	str	r3, [r7, #20]
 8005e10:	e003      	b.n	8005e1a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	f043 0301 	orr.w	r3, r3, #1
 8005e18:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	011b      	lsls	r3, r3, #4
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	697a      	ldr	r2, [r7, #20]
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	f023 030a 	bic.w	r3, r3, #10
 8005e34:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	f003 030a 	and.w	r3, r3, #10
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	697a      	ldr	r2, [r7, #20]
 8005e46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	693a      	ldr	r2, [r7, #16]
 8005e4c:	621a      	str	r2, [r3, #32]
}
 8005e4e:	bf00      	nop
 8005e50:	371c      	adds	r7, #28
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr
 8005e5a:	bf00      	nop
 8005e5c:	40010000 	.word	0x40010000
 8005e60:	40000400 	.word	0x40000400
 8005e64:	40000800 	.word	0x40000800
 8005e68:	40000c00 	.word	0x40000c00
 8005e6c:	40010400 	.word	0x40010400
 8005e70:	40014000 	.word	0x40014000
 8005e74:	40001800 	.word	0x40001800

08005e78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b087      	sub	sp, #28
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6a1b      	ldr	r3, [r3, #32]
 8005e88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6a1b      	ldr	r3, [r3, #32]
 8005e8e:	f023 0201 	bic.w	r2, r3, #1
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	699b      	ldr	r3, [r3, #24]
 8005e9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ea2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	011b      	lsls	r3, r3, #4
 8005ea8:	693a      	ldr	r2, [r7, #16]
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	f023 030a 	bic.w	r3, r3, #10
 8005eb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005eb6:	697a      	ldr	r2, [r7, #20]
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	693a      	ldr	r2, [r7, #16]
 8005ec2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	621a      	str	r2, [r3, #32]
}
 8005eca:	bf00      	nop
 8005ecc:	371c      	adds	r7, #28
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr

08005ed6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ed6:	b480      	push	{r7}
 8005ed8:	b087      	sub	sp, #28
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	60f8      	str	r0, [r7, #12]
 8005ede:	60b9      	str	r1, [r7, #8]
 8005ee0:	607a      	str	r2, [r7, #4]
 8005ee2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6a1b      	ldr	r3, [r3, #32]
 8005ee8:	f023 0210 	bic.w	r2, r3, #16
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	699b      	ldr	r3, [r3, #24]
 8005ef4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f02:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	021b      	lsls	r3, r3, #8
 8005f08:	697a      	ldr	r2, [r7, #20]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	031b      	lsls	r3, r3, #12
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	697a      	ldr	r2, [r7, #20]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005f28:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	011b      	lsls	r3, r3, #4
 8005f2e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005f32:	693a      	ldr	r2, [r7, #16]
 8005f34:	4313      	orrs	r3, r2
 8005f36:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	697a      	ldr	r2, [r7, #20]
 8005f3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	693a      	ldr	r2, [r7, #16]
 8005f42:	621a      	str	r2, [r3, #32]
}
 8005f44:	bf00      	nop
 8005f46:	371c      	adds	r7, #28
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b087      	sub	sp, #28
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6a1b      	ldr	r3, [r3, #32]
 8005f60:	f023 0210 	bic.w	r2, r3, #16
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	699b      	ldr	r3, [r3, #24]
 8005f6c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6a1b      	ldr	r3, [r3, #32]
 8005f72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f7a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	031b      	lsls	r3, r3, #12
 8005f80:	697a      	ldr	r2, [r7, #20]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005f8c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	011b      	lsls	r3, r3, #4
 8005f92:	693a      	ldr	r2, [r7, #16]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	697a      	ldr	r2, [r7, #20]
 8005f9c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	693a      	ldr	r2, [r7, #16]
 8005fa2:	621a      	str	r2, [r3, #32]
}
 8005fa4:	bf00      	nop
 8005fa6:	371c      	adds	r7, #28
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b087      	sub	sp, #28
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	60f8      	str	r0, [r7, #12]
 8005fb8:	60b9      	str	r1, [r7, #8]
 8005fba:	607a      	str	r2, [r7, #4]
 8005fbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6a1b      	ldr	r3, [r3, #32]
 8005fc2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	69db      	ldr	r3, [r3, #28]
 8005fce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6a1b      	ldr	r3, [r3, #32]
 8005fd4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	f023 0303 	bic.w	r3, r3, #3
 8005fdc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005fde:	697a      	ldr	r2, [r7, #20]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	011b      	lsls	r3, r3, #4
 8005ff2:	b2db      	uxtb	r3, r3
 8005ff4:	697a      	ldr	r2, [r7, #20]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006000:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	021b      	lsls	r3, r3, #8
 8006006:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800600a:	693a      	ldr	r2, [r7, #16]
 800600c:	4313      	orrs	r3, r2
 800600e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	697a      	ldr	r2, [r7, #20]
 8006014:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	693a      	ldr	r2, [r7, #16]
 800601a:	621a      	str	r2, [r3, #32]
}
 800601c:	bf00      	nop
 800601e:	371c      	adds	r7, #28
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006028:	b480      	push	{r7}
 800602a:	b087      	sub	sp, #28
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	607a      	str	r2, [r7, #4]
 8006034:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	69db      	ldr	r3, [r3, #28]
 8006046:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	6a1b      	ldr	r3, [r3, #32]
 800604c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006054:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	021b      	lsls	r3, r3, #8
 800605a:	697a      	ldr	r2, [r7, #20]
 800605c:	4313      	orrs	r3, r2
 800605e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006066:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	031b      	lsls	r3, r3, #12
 800606c:	b29b      	uxth	r3, r3
 800606e:	697a      	ldr	r2, [r7, #20]
 8006070:	4313      	orrs	r3, r2
 8006072:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800607a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	031b      	lsls	r3, r3, #12
 8006080:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006084:	693a      	ldr	r2, [r7, #16]
 8006086:	4313      	orrs	r3, r2
 8006088:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	697a      	ldr	r2, [r7, #20]
 800608e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	693a      	ldr	r2, [r7, #16]
 8006094:	621a      	str	r2, [r3, #32]
}
 8006096:	bf00      	nop
 8006098:	371c      	adds	r7, #28
 800609a:	46bd      	mov	sp, r7
 800609c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a0:	4770      	bx	lr

080060a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060a2:	b480      	push	{r7}
 80060a4:	b085      	sub	sp, #20
 80060a6:	af00      	add	r7, sp, #0
 80060a8:	6078      	str	r0, [r7, #4]
 80060aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80060ba:	683a      	ldr	r2, [r7, #0]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	4313      	orrs	r3, r2
 80060c0:	f043 0307 	orr.w	r3, r3, #7
 80060c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	68fa      	ldr	r2, [r7, #12]
 80060ca:	609a      	str	r2, [r3, #8]
}
 80060cc:	bf00      	nop
 80060ce:	3714      	adds	r7, #20
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060d8:	b480      	push	{r7}
 80060da:	b087      	sub	sp, #28
 80060dc:	af00      	add	r7, sp, #0
 80060de:	60f8      	str	r0, [r7, #12]
 80060e0:	60b9      	str	r1, [r7, #8]
 80060e2:	607a      	str	r2, [r7, #4]
 80060e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80060f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	021a      	lsls	r2, r3, #8
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	431a      	orrs	r2, r3
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	4313      	orrs	r3, r2
 8006100:	697a      	ldr	r2, [r7, #20]
 8006102:	4313      	orrs	r3, r2
 8006104:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	697a      	ldr	r2, [r7, #20]
 800610a:	609a      	str	r2, [r3, #8]
}
 800610c:	bf00      	nop
 800610e:	371c      	adds	r7, #28
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr

08006118 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006118:	b480      	push	{r7}
 800611a:	b087      	sub	sp, #28
 800611c:	af00      	add	r7, sp, #0
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	60b9      	str	r1, [r7, #8]
 8006122:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	f003 031f 	and.w	r3, r3, #31
 800612a:	2201      	movs	r2, #1
 800612c:	fa02 f303 	lsl.w	r3, r2, r3
 8006130:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	6a1a      	ldr	r2, [r3, #32]
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	43db      	mvns	r3, r3
 800613a:	401a      	ands	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	6a1a      	ldr	r2, [r3, #32]
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	f003 031f 	and.w	r3, r3, #31
 800614a:	6879      	ldr	r1, [r7, #4]
 800614c:	fa01 f303 	lsl.w	r3, r1, r3
 8006150:	431a      	orrs	r2, r3
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	621a      	str	r2, [r3, #32]
}
 8006156:	bf00      	nop
 8006158:	371c      	adds	r7, #28
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr
	...

08006164 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006164:	b480      	push	{r7}
 8006166:	b085      	sub	sp, #20
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006174:	2b01      	cmp	r3, #1
 8006176:	d101      	bne.n	800617c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006178:	2302      	movs	r3, #2
 800617a:	e06d      	b.n	8006258 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2202      	movs	r2, #2
 8006188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a30      	ldr	r2, [pc, #192]	; (8006264 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d004      	beq.n	80061b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a2f      	ldr	r2, [pc, #188]	; (8006268 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d108      	bne.n	80061c2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80061b6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	68fa      	ldr	r2, [r7, #12]
 80061be:	4313      	orrs	r3, r2
 80061c0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68fa      	ldr	r2, [r7, #12]
 80061d0:	4313      	orrs	r3, r2
 80061d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a20      	ldr	r2, [pc, #128]	; (8006264 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d022      	beq.n	800622c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061ee:	d01d      	beq.n	800622c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a1d      	ldr	r2, [pc, #116]	; (800626c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d018      	beq.n	800622c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a1c      	ldr	r2, [pc, #112]	; (8006270 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d013      	beq.n	800622c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a1a      	ldr	r2, [pc, #104]	; (8006274 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d00e      	beq.n	800622c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a15      	ldr	r2, [pc, #84]	; (8006268 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d009      	beq.n	800622c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a16      	ldr	r2, [pc, #88]	; (8006278 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d004      	beq.n	800622c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a15      	ldr	r2, [pc, #84]	; (800627c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d10c      	bne.n	8006246 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006232:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	68ba      	ldr	r2, [r7, #8]
 800623a:	4313      	orrs	r3, r2
 800623c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68ba      	ldr	r2, [r7, #8]
 8006244:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2201      	movs	r2, #1
 800624a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3714      	adds	r7, #20
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr
 8006264:	40010000 	.word	0x40010000
 8006268:	40010400 	.word	0x40010400
 800626c:	40000400 	.word	0x40000400
 8006270:	40000800 	.word	0x40000800
 8006274:	40000c00 	.word	0x40000c00
 8006278:	40014000 	.word	0x40014000
 800627c:	40001800 	.word	0x40001800

08006280 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006288:	bf00      	nop
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006294:	b480      	push	{r7}
 8006296:	b083      	sub	sp, #12
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800629c:	bf00      	nop
 800629e:	370c      	adds	r7, #12
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b083      	sub	sp, #12
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b082      	sub	sp, #8
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d101      	bne.n	80062ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e040      	b.n	8006350 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d106      	bne.n	80062e4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2200      	movs	r2, #0
 80062da:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f7fb fde4 	bl	8001eac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2224      	movs	r2, #36	; 0x24
 80062e8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f022 0201 	bic.w	r2, r2, #1
 80062f8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 fa38 	bl	8006770 <UART_SetConfig>
 8006300:	4603      	mov	r3, r0
 8006302:	2b01      	cmp	r3, #1
 8006304:	d101      	bne.n	800630a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e022      	b.n	8006350 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800630e:	2b00      	cmp	r3, #0
 8006310:	d002      	beq.n	8006318 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 fc8e 	bl	8006c34 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	685a      	ldr	r2, [r3, #4]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006326:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	689a      	ldr	r2, [r3, #8]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006336:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f042 0201 	orr.w	r2, r2, #1
 8006346:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f000 fd15 	bl	8006d78 <UART_CheckIdleState>
 800634e:	4603      	mov	r3, r0
}
 8006350:	4618      	mov	r0, r3
 8006352:	3708      	adds	r7, #8
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}

08006358 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b088      	sub	sp, #32
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	69db      	ldr	r3, [r3, #28]
 8006366:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006378:	69fa      	ldr	r2, [r7, #28]
 800637a:	f640 030f 	movw	r3, #2063	; 0x80f
 800637e:	4013      	ands	r3, r2
 8006380:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d113      	bne.n	80063b0 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	f003 0320 	and.w	r3, r3, #32
 800638e:	2b00      	cmp	r3, #0
 8006390:	d00e      	beq.n	80063b0 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006392:	69bb      	ldr	r3, [r7, #24]
 8006394:	f003 0320 	and.w	r3, r3, #32
 8006398:	2b00      	cmp	r3, #0
 800639a:	d009      	beq.n	80063b0 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f000 81b9 	beq.w	8006718 <HAL_UART_IRQHandler+0x3c0>
      {
        huart->RxISR(huart);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	4798      	blx	r3
      }
      return;
 80063ae:	e1b3      	b.n	8006718 <HAL_UART_IRQHandler+0x3c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	f000 80e3 	beq.w	800657e <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	f003 0301 	and.w	r3, r3, #1
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d105      	bne.n	80063ce <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80063c2:	69ba      	ldr	r2, [r7, #24]
 80063c4:	4ba5      	ldr	r3, [pc, #660]	; (800665c <HAL_UART_IRQHandler+0x304>)
 80063c6:	4013      	ands	r3, r2
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	f000 80d8 	beq.w	800657e <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	f003 0301 	and.w	r3, r3, #1
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d010      	beq.n	80063fa <HAL_UART_IRQHandler+0xa2>
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00b      	beq.n	80063fa <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2201      	movs	r2, #1
 80063e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063f0:	f043 0201 	orr.w	r2, r3, #1
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	f003 0302 	and.w	r3, r3, #2
 8006400:	2b00      	cmp	r3, #0
 8006402:	d010      	beq.n	8006426 <HAL_UART_IRQHandler+0xce>
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	f003 0301 	and.w	r3, r3, #1
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00b      	beq.n	8006426 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	2202      	movs	r2, #2
 8006414:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800641c:	f043 0204 	orr.w	r2, r3, #4
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	f003 0304 	and.w	r3, r3, #4
 800642c:	2b00      	cmp	r3, #0
 800642e:	d010      	beq.n	8006452 <HAL_UART_IRQHandler+0xfa>
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	f003 0301 	and.w	r3, r3, #1
 8006436:	2b00      	cmp	r3, #0
 8006438:	d00b      	beq.n	8006452 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2204      	movs	r2, #4
 8006440:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006448:	f043 0202 	orr.w	r2, r3, #2
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	f003 0308 	and.w	r3, r3, #8
 8006458:	2b00      	cmp	r3, #0
 800645a:	d015      	beq.n	8006488 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800645c:	69bb      	ldr	r3, [r7, #24]
 800645e:	f003 0320 	and.w	r3, r3, #32
 8006462:	2b00      	cmp	r3, #0
 8006464:	d104      	bne.n	8006470 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800646c:	2b00      	cmp	r3, #0
 800646e:	d00b      	beq.n	8006488 <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	2208      	movs	r2, #8
 8006476:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800647e:	f043 0208 	orr.w	r2, r3, #8
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800648e:	2b00      	cmp	r3, #0
 8006490:	d011      	beq.n	80064b6 <HAL_UART_IRQHandler+0x15e>
 8006492:	69bb      	ldr	r3, [r7, #24]
 8006494:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006498:	2b00      	cmp	r3, #0
 800649a:	d00c      	beq.n	80064b6 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80064a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80064ac:	f043 0220 	orr.w	r2, r3, #32
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80064bc:	2b00      	cmp	r3, #0
 80064be:	f000 812d 	beq.w	800671c <HAL_UART_IRQHandler+0x3c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80064c2:	69fb      	ldr	r3, [r7, #28]
 80064c4:	f003 0320 	and.w	r3, r3, #32
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d00c      	beq.n	80064e6 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80064cc:	69bb      	ldr	r3, [r7, #24]
 80064ce:	f003 0320 	and.w	r3, r3, #32
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d007      	beq.n	80064e6 <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d003      	beq.n	80064e6 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80064ec:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064f8:	2b40      	cmp	r3, #64	; 0x40
 80064fa:	d004      	beq.n	8006506 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006502:	2b00      	cmp	r3, #0
 8006504:	d031      	beq.n	800656a <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f000 fce5 	bl	8006ed6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006516:	2b40      	cmp	r3, #64	; 0x40
 8006518:	d123      	bne.n	8006562 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	689a      	ldr	r2, [r3, #8]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006528:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800652e:	2b00      	cmp	r3, #0
 8006530:	d013      	beq.n	800655a <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006536:	4a4a      	ldr	r2, [pc, #296]	; (8006660 <HAL_UART_IRQHandler+0x308>)
 8006538:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800653e:	4618      	mov	r0, r3
 8006540:	f7fc fb6c 	bl	8002c1c <HAL_DMA_Abort_IT>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d017      	beq.n	800657a <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800654e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006550:	687a      	ldr	r2, [r7, #4]
 8006552:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006554:	4610      	mov	r0, r2
 8006556:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006558:	e00f      	b.n	800657a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 f8f2 	bl	8006744 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006560:	e00b      	b.n	800657a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 f8ee 	bl	8006744 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006568:	e007      	b.n	800657a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f000 f8ea 	bl	8006744 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2200      	movs	r2, #0
 8006574:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006578:	e0d0      	b.n	800671c <HAL_UART_IRQHandler+0x3c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800657a:	bf00      	nop
    return;
 800657c:	e0ce      	b.n	800671c <HAL_UART_IRQHandler+0x3c4>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006582:	2b01      	cmp	r3, #1
 8006584:	f040 80a7 	bne.w	80066d6 <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	f003 0310 	and.w	r3, r3, #16
 800658e:	2b00      	cmp	r3, #0
 8006590:	f000 80a1 	beq.w	80066d6 <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006594:	69bb      	ldr	r3, [r7, #24]
 8006596:	f003 0310 	and.w	r3, r3, #16
 800659a:	2b00      	cmp	r3, #0
 800659c:	f000 809b 	beq.w	80066d6 <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2210      	movs	r2, #16
 80065a6:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065b2:	2b40      	cmp	r3, #64	; 0x40
 80065b4:	d156      	bne.n	8006664 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 80065c0:	893b      	ldrh	r3, [r7, #8]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	f000 80ac 	beq.w	8006720 <HAL_UART_IRQHandler+0x3c8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80065ce:	893a      	ldrh	r2, [r7, #8]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	f080 80a5 	bcs.w	8006720 <HAL_UART_IRQHandler+0x3c8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	893a      	ldrh	r2, [r7, #8]
 80065da:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065e2:	69db      	ldr	r3, [r3, #28]
 80065e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065e8:	d02a      	beq.n	8006640 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065f8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	689a      	ldr	r2, [r3, #8]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f022 0201 	bic.w	r2, r2, #1
 8006608:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	689a      	ldr	r2, [r3, #8]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006618:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2220      	movs	r2, #32
 800661e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f022 0210 	bic.w	r2, r2, #16
 8006634:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800663a:	4618      	mov	r0, r3
 800663c:	f7fc fa7e 	bl	8002b3c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800664c:	b29b      	uxth	r3, r3
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	b29b      	uxth	r3, r3
 8006652:	4619      	mov	r1, r3
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 f87f 	bl	8006758 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800665a:	e061      	b.n	8006720 <HAL_UART_IRQHandler+0x3c8>
 800665c:	04000120 	.word	0x04000120
 8006660:	08006f35 	.word	0x08006f35
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006670:	b29b      	uxth	r3, r3
 8006672:	1ad3      	subs	r3, r2, r3
 8006674:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800667c:	b29b      	uxth	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	d050      	beq.n	8006724 <HAL_UART_IRQHandler+0x3cc>
          && (nb_rx_data > 0U))
 8006682:	897b      	ldrh	r3, [r7, #10]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d04d      	beq.n	8006724 <HAL_UART_IRQHandler+0x3cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006696:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	689a      	ldr	r2, [r3, #8]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f022 0201 	bic.w	r2, r2, #1
 80066a6:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2220      	movs	r2, #32
 80066ac:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f022 0210 	bic.w	r2, r2, #16
 80066c8:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80066ca:	897b      	ldrh	r3, [r7, #10]
 80066cc:	4619      	mov	r1, r3
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 f842 	bl	8006758 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80066d4:	e026      	b.n	8006724 <HAL_UART_IRQHandler+0x3cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80066d6:	69fb      	ldr	r3, [r7, #28]
 80066d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d00d      	beq.n	80066fc <HAL_UART_IRQHandler+0x3a4>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d008      	beq.n	80066fc <HAL_UART_IRQHandler+0x3a4>
  {
    if (huart->TxISR != NULL)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d01a      	beq.n	8006728 <HAL_UART_IRQHandler+0x3d0>
    {
      huart->TxISR(huart);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	4798      	blx	r3
    }
    return;
 80066fa:	e015      	b.n	8006728 <HAL_UART_IRQHandler+0x3d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80066fc:	69fb      	ldr	r3, [r7, #28]
 80066fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006702:	2b00      	cmp	r3, #0
 8006704:	d011      	beq.n	800672a <HAL_UART_IRQHandler+0x3d2>
 8006706:	69bb      	ldr	r3, [r7, #24]
 8006708:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800670c:	2b00      	cmp	r3, #0
 800670e:	d00c      	beq.n	800672a <HAL_UART_IRQHandler+0x3d2>
  {
    UART_EndTransmit_IT(huart);
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f000 fc25 	bl	8006f60 <UART_EndTransmit_IT>
    return;
 8006716:	e008      	b.n	800672a <HAL_UART_IRQHandler+0x3d2>
      return;
 8006718:	bf00      	nop
 800671a:	e006      	b.n	800672a <HAL_UART_IRQHandler+0x3d2>
    return;
 800671c:	bf00      	nop
 800671e:	e004      	b.n	800672a <HAL_UART_IRQHandler+0x3d2>
      return;
 8006720:	bf00      	nop
 8006722:	e002      	b.n	800672a <HAL_UART_IRQHandler+0x3d2>
      return;
 8006724:	bf00      	nop
 8006726:	e000      	b.n	800672a <HAL_UART_IRQHandler+0x3d2>
    return;
 8006728:	bf00      	nop
  }

}
 800672a:	3720      	adds	r7, #32
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006730:	b480      	push	{r7}
 8006732:	b083      	sub	sp, #12
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006738:	bf00      	nop
 800673a:	370c      	adds	r7, #12
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr

08006744 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800674c:	bf00      	nop
 800674e:	370c      	adds	r7, #12
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr

08006758 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006758:	b480      	push	{r7}
 800675a:	b083      	sub	sp, #12
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	460b      	mov	r3, r1
 8006762:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006764:	bf00      	nop
 8006766:	370c      	adds	r7, #12
 8006768:	46bd      	mov	sp, r7
 800676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676e:	4770      	bx	lr

08006770 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b088      	sub	sp, #32
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006778:	2300      	movs	r3, #0
 800677a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	689a      	ldr	r2, [r3, #8]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	691b      	ldr	r3, [r3, #16]
 8006784:	431a      	orrs	r2, r3
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	431a      	orrs	r2, r3
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	69db      	ldr	r3, [r3, #28]
 8006790:	4313      	orrs	r3, r2
 8006792:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	681a      	ldr	r2, [r3, #0]
 800679a:	4ba7      	ldr	r3, [pc, #668]	; (8006a38 <UART_SetConfig+0x2c8>)
 800679c:	4013      	ands	r3, r2
 800679e:	687a      	ldr	r2, [r7, #4]
 80067a0:	6812      	ldr	r2, [r2, #0]
 80067a2:	6979      	ldr	r1, [r7, #20]
 80067a4:	430b      	orrs	r3, r1
 80067a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	68da      	ldr	r2, [r3, #12]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	430a      	orrs	r2, r1
 80067bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	699b      	ldr	r3, [r3, #24]
 80067c2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a1b      	ldr	r3, [r3, #32]
 80067c8:	697a      	ldr	r2, [r7, #20]
 80067ca:	4313      	orrs	r3, r2
 80067cc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	689b      	ldr	r3, [r3, #8]
 80067d4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	697a      	ldr	r2, [r7, #20]
 80067de:	430a      	orrs	r2, r1
 80067e0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a95      	ldr	r2, [pc, #596]	; (8006a3c <UART_SetConfig+0x2cc>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d120      	bne.n	800682e <UART_SetConfig+0xbe>
 80067ec:	4b94      	ldr	r3, [pc, #592]	; (8006a40 <UART_SetConfig+0x2d0>)
 80067ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067f2:	f003 0303 	and.w	r3, r3, #3
 80067f6:	2b03      	cmp	r3, #3
 80067f8:	d816      	bhi.n	8006828 <UART_SetConfig+0xb8>
 80067fa:	a201      	add	r2, pc, #4	; (adr r2, 8006800 <UART_SetConfig+0x90>)
 80067fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006800:	08006811 	.word	0x08006811
 8006804:	0800681d 	.word	0x0800681d
 8006808:	08006817 	.word	0x08006817
 800680c:	08006823 	.word	0x08006823
 8006810:	2301      	movs	r3, #1
 8006812:	77fb      	strb	r3, [r7, #31]
 8006814:	e14f      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006816:	2302      	movs	r3, #2
 8006818:	77fb      	strb	r3, [r7, #31]
 800681a:	e14c      	b.n	8006ab6 <UART_SetConfig+0x346>
 800681c:	2304      	movs	r3, #4
 800681e:	77fb      	strb	r3, [r7, #31]
 8006820:	e149      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006822:	2308      	movs	r3, #8
 8006824:	77fb      	strb	r3, [r7, #31]
 8006826:	e146      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006828:	2310      	movs	r3, #16
 800682a:	77fb      	strb	r3, [r7, #31]
 800682c:	e143      	b.n	8006ab6 <UART_SetConfig+0x346>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a84      	ldr	r2, [pc, #528]	; (8006a44 <UART_SetConfig+0x2d4>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d132      	bne.n	800689e <UART_SetConfig+0x12e>
 8006838:	4b81      	ldr	r3, [pc, #516]	; (8006a40 <UART_SetConfig+0x2d0>)
 800683a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800683e:	f003 030c 	and.w	r3, r3, #12
 8006842:	2b0c      	cmp	r3, #12
 8006844:	d828      	bhi.n	8006898 <UART_SetConfig+0x128>
 8006846:	a201      	add	r2, pc, #4	; (adr r2, 800684c <UART_SetConfig+0xdc>)
 8006848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800684c:	08006881 	.word	0x08006881
 8006850:	08006899 	.word	0x08006899
 8006854:	08006899 	.word	0x08006899
 8006858:	08006899 	.word	0x08006899
 800685c:	0800688d 	.word	0x0800688d
 8006860:	08006899 	.word	0x08006899
 8006864:	08006899 	.word	0x08006899
 8006868:	08006899 	.word	0x08006899
 800686c:	08006887 	.word	0x08006887
 8006870:	08006899 	.word	0x08006899
 8006874:	08006899 	.word	0x08006899
 8006878:	08006899 	.word	0x08006899
 800687c:	08006893 	.word	0x08006893
 8006880:	2300      	movs	r3, #0
 8006882:	77fb      	strb	r3, [r7, #31]
 8006884:	e117      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006886:	2302      	movs	r3, #2
 8006888:	77fb      	strb	r3, [r7, #31]
 800688a:	e114      	b.n	8006ab6 <UART_SetConfig+0x346>
 800688c:	2304      	movs	r3, #4
 800688e:	77fb      	strb	r3, [r7, #31]
 8006890:	e111      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006892:	2308      	movs	r3, #8
 8006894:	77fb      	strb	r3, [r7, #31]
 8006896:	e10e      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006898:	2310      	movs	r3, #16
 800689a:	77fb      	strb	r3, [r7, #31]
 800689c:	e10b      	b.n	8006ab6 <UART_SetConfig+0x346>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a69      	ldr	r2, [pc, #420]	; (8006a48 <UART_SetConfig+0x2d8>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d120      	bne.n	80068ea <UART_SetConfig+0x17a>
 80068a8:	4b65      	ldr	r3, [pc, #404]	; (8006a40 <UART_SetConfig+0x2d0>)
 80068aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068ae:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80068b2:	2b30      	cmp	r3, #48	; 0x30
 80068b4:	d013      	beq.n	80068de <UART_SetConfig+0x16e>
 80068b6:	2b30      	cmp	r3, #48	; 0x30
 80068b8:	d814      	bhi.n	80068e4 <UART_SetConfig+0x174>
 80068ba:	2b20      	cmp	r3, #32
 80068bc:	d009      	beq.n	80068d2 <UART_SetConfig+0x162>
 80068be:	2b20      	cmp	r3, #32
 80068c0:	d810      	bhi.n	80068e4 <UART_SetConfig+0x174>
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d002      	beq.n	80068cc <UART_SetConfig+0x15c>
 80068c6:	2b10      	cmp	r3, #16
 80068c8:	d006      	beq.n	80068d8 <UART_SetConfig+0x168>
 80068ca:	e00b      	b.n	80068e4 <UART_SetConfig+0x174>
 80068cc:	2300      	movs	r3, #0
 80068ce:	77fb      	strb	r3, [r7, #31]
 80068d0:	e0f1      	b.n	8006ab6 <UART_SetConfig+0x346>
 80068d2:	2302      	movs	r3, #2
 80068d4:	77fb      	strb	r3, [r7, #31]
 80068d6:	e0ee      	b.n	8006ab6 <UART_SetConfig+0x346>
 80068d8:	2304      	movs	r3, #4
 80068da:	77fb      	strb	r3, [r7, #31]
 80068dc:	e0eb      	b.n	8006ab6 <UART_SetConfig+0x346>
 80068de:	2308      	movs	r3, #8
 80068e0:	77fb      	strb	r3, [r7, #31]
 80068e2:	e0e8      	b.n	8006ab6 <UART_SetConfig+0x346>
 80068e4:	2310      	movs	r3, #16
 80068e6:	77fb      	strb	r3, [r7, #31]
 80068e8:	e0e5      	b.n	8006ab6 <UART_SetConfig+0x346>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a57      	ldr	r2, [pc, #348]	; (8006a4c <UART_SetConfig+0x2dc>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d120      	bne.n	8006936 <UART_SetConfig+0x1c6>
 80068f4:	4b52      	ldr	r3, [pc, #328]	; (8006a40 <UART_SetConfig+0x2d0>)
 80068f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068fa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80068fe:	2bc0      	cmp	r3, #192	; 0xc0
 8006900:	d013      	beq.n	800692a <UART_SetConfig+0x1ba>
 8006902:	2bc0      	cmp	r3, #192	; 0xc0
 8006904:	d814      	bhi.n	8006930 <UART_SetConfig+0x1c0>
 8006906:	2b80      	cmp	r3, #128	; 0x80
 8006908:	d009      	beq.n	800691e <UART_SetConfig+0x1ae>
 800690a:	2b80      	cmp	r3, #128	; 0x80
 800690c:	d810      	bhi.n	8006930 <UART_SetConfig+0x1c0>
 800690e:	2b00      	cmp	r3, #0
 8006910:	d002      	beq.n	8006918 <UART_SetConfig+0x1a8>
 8006912:	2b40      	cmp	r3, #64	; 0x40
 8006914:	d006      	beq.n	8006924 <UART_SetConfig+0x1b4>
 8006916:	e00b      	b.n	8006930 <UART_SetConfig+0x1c0>
 8006918:	2300      	movs	r3, #0
 800691a:	77fb      	strb	r3, [r7, #31]
 800691c:	e0cb      	b.n	8006ab6 <UART_SetConfig+0x346>
 800691e:	2302      	movs	r3, #2
 8006920:	77fb      	strb	r3, [r7, #31]
 8006922:	e0c8      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006924:	2304      	movs	r3, #4
 8006926:	77fb      	strb	r3, [r7, #31]
 8006928:	e0c5      	b.n	8006ab6 <UART_SetConfig+0x346>
 800692a:	2308      	movs	r3, #8
 800692c:	77fb      	strb	r3, [r7, #31]
 800692e:	e0c2      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006930:	2310      	movs	r3, #16
 8006932:	77fb      	strb	r3, [r7, #31]
 8006934:	e0bf      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a45      	ldr	r2, [pc, #276]	; (8006a50 <UART_SetConfig+0x2e0>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d125      	bne.n	800698c <UART_SetConfig+0x21c>
 8006940:	4b3f      	ldr	r3, [pc, #252]	; (8006a40 <UART_SetConfig+0x2d0>)
 8006942:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006946:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800694a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800694e:	d017      	beq.n	8006980 <UART_SetConfig+0x210>
 8006950:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006954:	d817      	bhi.n	8006986 <UART_SetConfig+0x216>
 8006956:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800695a:	d00b      	beq.n	8006974 <UART_SetConfig+0x204>
 800695c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006960:	d811      	bhi.n	8006986 <UART_SetConfig+0x216>
 8006962:	2b00      	cmp	r3, #0
 8006964:	d003      	beq.n	800696e <UART_SetConfig+0x1fe>
 8006966:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800696a:	d006      	beq.n	800697a <UART_SetConfig+0x20a>
 800696c:	e00b      	b.n	8006986 <UART_SetConfig+0x216>
 800696e:	2300      	movs	r3, #0
 8006970:	77fb      	strb	r3, [r7, #31]
 8006972:	e0a0      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006974:	2302      	movs	r3, #2
 8006976:	77fb      	strb	r3, [r7, #31]
 8006978:	e09d      	b.n	8006ab6 <UART_SetConfig+0x346>
 800697a:	2304      	movs	r3, #4
 800697c:	77fb      	strb	r3, [r7, #31]
 800697e:	e09a      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006980:	2308      	movs	r3, #8
 8006982:	77fb      	strb	r3, [r7, #31]
 8006984:	e097      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006986:	2310      	movs	r3, #16
 8006988:	77fb      	strb	r3, [r7, #31]
 800698a:	e094      	b.n	8006ab6 <UART_SetConfig+0x346>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a30      	ldr	r2, [pc, #192]	; (8006a54 <UART_SetConfig+0x2e4>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d125      	bne.n	80069e2 <UART_SetConfig+0x272>
 8006996:	4b2a      	ldr	r3, [pc, #168]	; (8006a40 <UART_SetConfig+0x2d0>)
 8006998:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800699c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80069a0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80069a4:	d017      	beq.n	80069d6 <UART_SetConfig+0x266>
 80069a6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80069aa:	d817      	bhi.n	80069dc <UART_SetConfig+0x26c>
 80069ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80069b0:	d00b      	beq.n	80069ca <UART_SetConfig+0x25a>
 80069b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80069b6:	d811      	bhi.n	80069dc <UART_SetConfig+0x26c>
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d003      	beq.n	80069c4 <UART_SetConfig+0x254>
 80069bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069c0:	d006      	beq.n	80069d0 <UART_SetConfig+0x260>
 80069c2:	e00b      	b.n	80069dc <UART_SetConfig+0x26c>
 80069c4:	2301      	movs	r3, #1
 80069c6:	77fb      	strb	r3, [r7, #31]
 80069c8:	e075      	b.n	8006ab6 <UART_SetConfig+0x346>
 80069ca:	2302      	movs	r3, #2
 80069cc:	77fb      	strb	r3, [r7, #31]
 80069ce:	e072      	b.n	8006ab6 <UART_SetConfig+0x346>
 80069d0:	2304      	movs	r3, #4
 80069d2:	77fb      	strb	r3, [r7, #31]
 80069d4:	e06f      	b.n	8006ab6 <UART_SetConfig+0x346>
 80069d6:	2308      	movs	r3, #8
 80069d8:	77fb      	strb	r3, [r7, #31]
 80069da:	e06c      	b.n	8006ab6 <UART_SetConfig+0x346>
 80069dc:	2310      	movs	r3, #16
 80069de:	77fb      	strb	r3, [r7, #31]
 80069e0:	e069      	b.n	8006ab6 <UART_SetConfig+0x346>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a1c      	ldr	r2, [pc, #112]	; (8006a58 <UART_SetConfig+0x2e8>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d137      	bne.n	8006a5c <UART_SetConfig+0x2ec>
 80069ec:	4b14      	ldr	r3, [pc, #80]	; (8006a40 <UART_SetConfig+0x2d0>)
 80069ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069f2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80069f6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80069fa:	d017      	beq.n	8006a2c <UART_SetConfig+0x2bc>
 80069fc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006a00:	d817      	bhi.n	8006a32 <UART_SetConfig+0x2c2>
 8006a02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a06:	d00b      	beq.n	8006a20 <UART_SetConfig+0x2b0>
 8006a08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a0c:	d811      	bhi.n	8006a32 <UART_SetConfig+0x2c2>
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d003      	beq.n	8006a1a <UART_SetConfig+0x2aa>
 8006a12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a16:	d006      	beq.n	8006a26 <UART_SetConfig+0x2b6>
 8006a18:	e00b      	b.n	8006a32 <UART_SetConfig+0x2c2>
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	77fb      	strb	r3, [r7, #31]
 8006a1e:	e04a      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006a20:	2302      	movs	r3, #2
 8006a22:	77fb      	strb	r3, [r7, #31]
 8006a24:	e047      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006a26:	2304      	movs	r3, #4
 8006a28:	77fb      	strb	r3, [r7, #31]
 8006a2a:	e044      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006a2c:	2308      	movs	r3, #8
 8006a2e:	77fb      	strb	r3, [r7, #31]
 8006a30:	e041      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006a32:	2310      	movs	r3, #16
 8006a34:	77fb      	strb	r3, [r7, #31]
 8006a36:	e03e      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006a38:	efff69f3 	.word	0xefff69f3
 8006a3c:	40011000 	.word	0x40011000
 8006a40:	40023800 	.word	0x40023800
 8006a44:	40004400 	.word	0x40004400
 8006a48:	40004800 	.word	0x40004800
 8006a4c:	40004c00 	.word	0x40004c00
 8006a50:	40005000 	.word	0x40005000
 8006a54:	40011400 	.word	0x40011400
 8006a58:	40007800 	.word	0x40007800
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a71      	ldr	r2, [pc, #452]	; (8006c28 <UART_SetConfig+0x4b8>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d125      	bne.n	8006ab2 <UART_SetConfig+0x342>
 8006a66:	4b71      	ldr	r3, [pc, #452]	; (8006c2c <UART_SetConfig+0x4bc>)
 8006a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a6c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006a70:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006a74:	d017      	beq.n	8006aa6 <UART_SetConfig+0x336>
 8006a76:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006a7a:	d817      	bhi.n	8006aac <UART_SetConfig+0x33c>
 8006a7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a80:	d00b      	beq.n	8006a9a <UART_SetConfig+0x32a>
 8006a82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a86:	d811      	bhi.n	8006aac <UART_SetConfig+0x33c>
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d003      	beq.n	8006a94 <UART_SetConfig+0x324>
 8006a8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006a90:	d006      	beq.n	8006aa0 <UART_SetConfig+0x330>
 8006a92:	e00b      	b.n	8006aac <UART_SetConfig+0x33c>
 8006a94:	2300      	movs	r3, #0
 8006a96:	77fb      	strb	r3, [r7, #31]
 8006a98:	e00d      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006a9a:	2302      	movs	r3, #2
 8006a9c:	77fb      	strb	r3, [r7, #31]
 8006a9e:	e00a      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006aa0:	2304      	movs	r3, #4
 8006aa2:	77fb      	strb	r3, [r7, #31]
 8006aa4:	e007      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006aa6:	2308      	movs	r3, #8
 8006aa8:	77fb      	strb	r3, [r7, #31]
 8006aaa:	e004      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006aac:	2310      	movs	r3, #16
 8006aae:	77fb      	strb	r3, [r7, #31]
 8006ab0:	e001      	b.n	8006ab6 <UART_SetConfig+0x346>
 8006ab2:	2310      	movs	r3, #16
 8006ab4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	69db      	ldr	r3, [r3, #28]
 8006aba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006abe:	d15b      	bne.n	8006b78 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8006ac0:	7ffb      	ldrb	r3, [r7, #31]
 8006ac2:	2b08      	cmp	r3, #8
 8006ac4:	d827      	bhi.n	8006b16 <UART_SetConfig+0x3a6>
 8006ac6:	a201      	add	r2, pc, #4	; (adr r2, 8006acc <UART_SetConfig+0x35c>)
 8006ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006acc:	08006af1 	.word	0x08006af1
 8006ad0:	08006af9 	.word	0x08006af9
 8006ad4:	08006b01 	.word	0x08006b01
 8006ad8:	08006b17 	.word	0x08006b17
 8006adc:	08006b07 	.word	0x08006b07
 8006ae0:	08006b17 	.word	0x08006b17
 8006ae4:	08006b17 	.word	0x08006b17
 8006ae8:	08006b17 	.word	0x08006b17
 8006aec:	08006b0f 	.word	0x08006b0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006af0:	f7fd f9f2 	bl	8003ed8 <HAL_RCC_GetPCLK1Freq>
 8006af4:	61b8      	str	r0, [r7, #24]
        break;
 8006af6:	e013      	b.n	8006b20 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006af8:	f7fd fa02 	bl	8003f00 <HAL_RCC_GetPCLK2Freq>
 8006afc:	61b8      	str	r0, [r7, #24]
        break;
 8006afe:	e00f      	b.n	8006b20 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b00:	4b4b      	ldr	r3, [pc, #300]	; (8006c30 <UART_SetConfig+0x4c0>)
 8006b02:	61bb      	str	r3, [r7, #24]
        break;
 8006b04:	e00c      	b.n	8006b20 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b06:	f7fd f925 	bl	8003d54 <HAL_RCC_GetSysClockFreq>
 8006b0a:	61b8      	str	r0, [r7, #24]
        break;
 8006b0c:	e008      	b.n	8006b20 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b12:	61bb      	str	r3, [r7, #24]
        break;
 8006b14:	e004      	b.n	8006b20 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8006b16:	2300      	movs	r3, #0
 8006b18:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	77bb      	strb	r3, [r7, #30]
        break;
 8006b1e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d074      	beq.n	8006c10 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006b26:	69bb      	ldr	r3, [r7, #24]
 8006b28:	005a      	lsls	r2, r3, #1
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	085b      	lsrs	r3, r3, #1
 8006b30:	441a      	add	r2, r3
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	2b0f      	cmp	r3, #15
 8006b42:	d916      	bls.n	8006b72 <UART_SetConfig+0x402>
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b4a:	d212      	bcs.n	8006b72 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	f023 030f 	bic.w	r3, r3, #15
 8006b54:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	085b      	lsrs	r3, r3, #1
 8006b5a:	b29b      	uxth	r3, r3
 8006b5c:	f003 0307 	and.w	r3, r3, #7
 8006b60:	b29a      	uxth	r2, r3
 8006b62:	89fb      	ldrh	r3, [r7, #14]
 8006b64:	4313      	orrs	r3, r2
 8006b66:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	89fa      	ldrh	r2, [r7, #14]
 8006b6e:	60da      	str	r2, [r3, #12]
 8006b70:	e04e      	b.n	8006c10 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006b72:	2301      	movs	r3, #1
 8006b74:	77bb      	strb	r3, [r7, #30]
 8006b76:	e04b      	b.n	8006c10 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b78:	7ffb      	ldrb	r3, [r7, #31]
 8006b7a:	2b08      	cmp	r3, #8
 8006b7c:	d827      	bhi.n	8006bce <UART_SetConfig+0x45e>
 8006b7e:	a201      	add	r2, pc, #4	; (adr r2, 8006b84 <UART_SetConfig+0x414>)
 8006b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b84:	08006ba9 	.word	0x08006ba9
 8006b88:	08006bb1 	.word	0x08006bb1
 8006b8c:	08006bb9 	.word	0x08006bb9
 8006b90:	08006bcf 	.word	0x08006bcf
 8006b94:	08006bbf 	.word	0x08006bbf
 8006b98:	08006bcf 	.word	0x08006bcf
 8006b9c:	08006bcf 	.word	0x08006bcf
 8006ba0:	08006bcf 	.word	0x08006bcf
 8006ba4:	08006bc7 	.word	0x08006bc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ba8:	f7fd f996 	bl	8003ed8 <HAL_RCC_GetPCLK1Freq>
 8006bac:	61b8      	str	r0, [r7, #24]
        break;
 8006bae:	e013      	b.n	8006bd8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006bb0:	f7fd f9a6 	bl	8003f00 <HAL_RCC_GetPCLK2Freq>
 8006bb4:	61b8      	str	r0, [r7, #24]
        break;
 8006bb6:	e00f      	b.n	8006bd8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006bb8:	4b1d      	ldr	r3, [pc, #116]	; (8006c30 <UART_SetConfig+0x4c0>)
 8006bba:	61bb      	str	r3, [r7, #24]
        break;
 8006bbc:	e00c      	b.n	8006bd8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006bbe:	f7fd f8c9 	bl	8003d54 <HAL_RCC_GetSysClockFreq>
 8006bc2:	61b8      	str	r0, [r7, #24]
        break;
 8006bc4:	e008      	b.n	8006bd8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006bc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006bca:	61bb      	str	r3, [r7, #24]
        break;
 8006bcc:	e004      	b.n	8006bd8 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	77bb      	strb	r3, [r7, #30]
        break;
 8006bd6:	bf00      	nop
    }

    if (pclk != 0U)
 8006bd8:	69bb      	ldr	r3, [r7, #24]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d018      	beq.n	8006c10 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	085a      	lsrs	r2, r3, #1
 8006be4:	69bb      	ldr	r3, [r7, #24]
 8006be6:	441a      	add	r2, r3
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	2b0f      	cmp	r3, #15
 8006bf8:	d908      	bls.n	8006c0c <UART_SetConfig+0x49c>
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c00:	d204      	bcs.n	8006c0c <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	693a      	ldr	r2, [r7, #16]
 8006c08:	60da      	str	r2, [r3, #12]
 8006c0a:	e001      	b.n	8006c10 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2200      	movs	r2, #0
 8006c14:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006c1c:	7fbb      	ldrb	r3, [r7, #30]
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3720      	adds	r7, #32
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}
 8006c26:	bf00      	nop
 8006c28:	40007c00 	.word	0x40007c00
 8006c2c:	40023800 	.word	0x40023800
 8006c30:	00f42400 	.word	0x00f42400

08006c34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c34:	b480      	push	{r7}
 8006c36:	b083      	sub	sp, #12
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c40:	f003 0301 	and.w	r3, r3, #1
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d00a      	beq.n	8006c5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	430a      	orrs	r2, r1
 8006c5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c62:	f003 0302 	and.w	r3, r3, #2
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d00a      	beq.n	8006c80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	430a      	orrs	r2, r1
 8006c7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c84:	f003 0304 	and.w	r3, r3, #4
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d00a      	beq.n	8006ca2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	430a      	orrs	r2, r1
 8006ca0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ca6:	f003 0308 	and.w	r3, r3, #8
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d00a      	beq.n	8006cc4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	430a      	orrs	r2, r1
 8006cc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cc8:	f003 0310 	and.w	r3, r3, #16
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d00a      	beq.n	8006ce6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	689b      	ldr	r3, [r3, #8]
 8006cd6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	430a      	orrs	r2, r1
 8006ce4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cea:	f003 0320 	and.w	r3, r3, #32
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d00a      	beq.n	8006d08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	430a      	orrs	r2, r1
 8006d06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d01a      	beq.n	8006d4a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	430a      	orrs	r2, r1
 8006d28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d32:	d10a      	bne.n	8006d4a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	430a      	orrs	r2, r1
 8006d48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d00a      	beq.n	8006d6c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	430a      	orrs	r2, r1
 8006d6a:	605a      	str	r2, [r3, #4]
  }
}
 8006d6c:	bf00      	nop
 8006d6e:	370c      	adds	r7, #12
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b086      	sub	sp, #24
 8006d7c:	af02      	add	r7, sp, #8
 8006d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d88:	f7fb f9e0 	bl	800214c <HAL_GetTick>
 8006d8c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f003 0308 	and.w	r3, r3, #8
 8006d98:	2b08      	cmp	r3, #8
 8006d9a:	d10e      	bne.n	8006dba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006da0:	9300      	str	r3, [sp, #0]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 f817 	bl	8006dde <UART_WaitOnFlagUntilTimeout>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d001      	beq.n	8006dba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006db6:	2303      	movs	r3, #3
 8006db8:	e00d      	b.n	8006dd6 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2220      	movs	r2, #32
 8006dbe:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2220      	movs	r2, #32
 8006dc4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006dd4:	2300      	movs	r3, #0
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	3710      	adds	r7, #16
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}

08006dde <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006dde:	b580      	push	{r7, lr}
 8006de0:	b084      	sub	sp, #16
 8006de2:	af00      	add	r7, sp, #0
 8006de4:	60f8      	str	r0, [r7, #12]
 8006de6:	60b9      	str	r1, [r7, #8]
 8006de8:	603b      	str	r3, [r7, #0]
 8006dea:	4613      	mov	r3, r2
 8006dec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dee:	e05e      	b.n	8006eae <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006df6:	d05a      	beq.n	8006eae <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006df8:	f7fb f9a8 	bl	800214c <HAL_GetTick>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	1ad3      	subs	r3, r2, r3
 8006e02:	69ba      	ldr	r2, [r7, #24]
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d302      	bcc.n	8006e0e <UART_WaitOnFlagUntilTimeout+0x30>
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d11b      	bne.n	8006e46 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006e1c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	689a      	ldr	r2, [r3, #8]
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f022 0201 	bic.w	r2, r2, #1
 8006e2c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2220      	movs	r2, #32
 8006e32:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2220      	movs	r2, #32
 8006e38:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006e42:	2303      	movs	r3, #3
 8006e44:	e043      	b.n	8006ece <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 0304 	and.w	r3, r3, #4
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d02c      	beq.n	8006eae <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	69db      	ldr	r3, [r3, #28]
 8006e5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e62:	d124      	bne.n	8006eae <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006e6c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006e7c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	689a      	ldr	r2, [r3, #8]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f022 0201 	bic.w	r2, r2, #1
 8006e8c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2220      	movs	r2, #32
 8006e92:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2220      	movs	r2, #32
 8006e98:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2220      	movs	r2, #32
 8006e9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e00f      	b.n	8006ece <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	69da      	ldr	r2, [r3, #28]
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	4013      	ands	r3, r2
 8006eb8:	68ba      	ldr	r2, [r7, #8]
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	bf0c      	ite	eq
 8006ebe:	2301      	moveq	r3, #1
 8006ec0:	2300      	movne	r3, #0
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	461a      	mov	r2, r3
 8006ec6:	79fb      	ldrb	r3, [r7, #7]
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d091      	beq.n	8006df0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ecc:	2300      	movs	r3, #0
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	3710      	adds	r7, #16
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}

08006ed6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ed6:	b480      	push	{r7}
 8006ed8:	b083      	sub	sp, #12
 8006eda:	af00      	add	r7, sp, #0
 8006edc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006eec:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	689a      	ldr	r2, [r3, #8]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f022 0201 	bic.w	r2, r2, #1
 8006efc:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	d107      	bne.n	8006f16 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f022 0210 	bic.w	r2, r2, #16
 8006f14:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2220      	movs	r2, #32
 8006f1a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006f28:	bf00      	nop
 8006f2a:	370c      	adds	r7, #12
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f32:	4770      	bx	lr

08006f34 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b084      	sub	sp, #16
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f40:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2200      	movs	r2, #0
 8006f46:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f52:	68f8      	ldr	r0, [r7, #12]
 8006f54:	f7ff fbf6 	bl	8006744 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f58:	bf00      	nop
 8006f5a:	3710      	adds	r7, #16
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f76:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2220      	movs	r2, #32
 8006f7c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2200      	movs	r2, #0
 8006f82:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f7ff fbd3 	bl	8006730 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f8a:	bf00      	nop
 8006f8c:	3708      	adds	r7, #8
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}
	...

08006f94 <__libc_init_array>:
 8006f94:	b570      	push	{r4, r5, r6, lr}
 8006f96:	4d0d      	ldr	r5, [pc, #52]	; (8006fcc <__libc_init_array+0x38>)
 8006f98:	4c0d      	ldr	r4, [pc, #52]	; (8006fd0 <__libc_init_array+0x3c>)
 8006f9a:	1b64      	subs	r4, r4, r5
 8006f9c:	10a4      	asrs	r4, r4, #2
 8006f9e:	2600      	movs	r6, #0
 8006fa0:	42a6      	cmp	r6, r4
 8006fa2:	d109      	bne.n	8006fb8 <__libc_init_array+0x24>
 8006fa4:	4d0b      	ldr	r5, [pc, #44]	; (8006fd4 <__libc_init_array+0x40>)
 8006fa6:	4c0c      	ldr	r4, [pc, #48]	; (8006fd8 <__libc_init_array+0x44>)
 8006fa8:	f001 f858 	bl	800805c <_init>
 8006fac:	1b64      	subs	r4, r4, r5
 8006fae:	10a4      	asrs	r4, r4, #2
 8006fb0:	2600      	movs	r6, #0
 8006fb2:	42a6      	cmp	r6, r4
 8006fb4:	d105      	bne.n	8006fc2 <__libc_init_array+0x2e>
 8006fb6:	bd70      	pop	{r4, r5, r6, pc}
 8006fb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fbc:	4798      	blx	r3
 8006fbe:	3601      	adds	r6, #1
 8006fc0:	e7ee      	b.n	8006fa0 <__libc_init_array+0xc>
 8006fc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fc6:	4798      	blx	r3
 8006fc8:	3601      	adds	r6, #1
 8006fca:	e7f2      	b.n	8006fb2 <__libc_init_array+0x1e>
 8006fcc:	08008280 	.word	0x08008280
 8006fd0:	08008280 	.word	0x08008280
 8006fd4:	08008280 	.word	0x08008280
 8006fd8:	08008284 	.word	0x08008284

08006fdc <memset>:
 8006fdc:	4402      	add	r2, r0
 8006fde:	4603      	mov	r3, r0
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d100      	bne.n	8006fe6 <memset+0xa>
 8006fe4:	4770      	bx	lr
 8006fe6:	f803 1b01 	strb.w	r1, [r3], #1
 8006fea:	e7f9      	b.n	8006fe0 <memset+0x4>
 8006fec:	0000      	movs	r0, r0
	...

08006ff0 <sin>:
 8006ff0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006ff2:	ec53 2b10 	vmov	r2, r3, d0
 8006ff6:	4826      	ldr	r0, [pc, #152]	; (8007090 <sin+0xa0>)
 8006ff8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8006ffc:	4281      	cmp	r1, r0
 8006ffe:	dc07      	bgt.n	8007010 <sin+0x20>
 8007000:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8007088 <sin+0x98>
 8007004:	2000      	movs	r0, #0
 8007006:	f000 fe5b 	bl	8007cc0 <__kernel_sin>
 800700a:	ec51 0b10 	vmov	r0, r1, d0
 800700e:	e007      	b.n	8007020 <sin+0x30>
 8007010:	4820      	ldr	r0, [pc, #128]	; (8007094 <sin+0xa4>)
 8007012:	4281      	cmp	r1, r0
 8007014:	dd09      	ble.n	800702a <sin+0x3a>
 8007016:	ee10 0a10 	vmov	r0, s0
 800701a:	4619      	mov	r1, r3
 800701c:	f7f9 f902 	bl	8000224 <__aeabi_dsub>
 8007020:	ec41 0b10 	vmov	d0, r0, r1
 8007024:	b005      	add	sp, #20
 8007026:	f85d fb04 	ldr.w	pc, [sp], #4
 800702a:	4668      	mov	r0, sp
 800702c:	f000 f834 	bl	8007098 <__ieee754_rem_pio2>
 8007030:	f000 0003 	and.w	r0, r0, #3
 8007034:	2801      	cmp	r0, #1
 8007036:	d008      	beq.n	800704a <sin+0x5a>
 8007038:	2802      	cmp	r0, #2
 800703a:	d00d      	beq.n	8007058 <sin+0x68>
 800703c:	b9d0      	cbnz	r0, 8007074 <sin+0x84>
 800703e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007042:	ed9d 0b00 	vldr	d0, [sp]
 8007046:	2001      	movs	r0, #1
 8007048:	e7dd      	b.n	8007006 <sin+0x16>
 800704a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800704e:	ed9d 0b00 	vldr	d0, [sp]
 8007052:	f000 fa2d 	bl	80074b0 <__kernel_cos>
 8007056:	e7d8      	b.n	800700a <sin+0x1a>
 8007058:	ed9d 1b02 	vldr	d1, [sp, #8]
 800705c:	ed9d 0b00 	vldr	d0, [sp]
 8007060:	2001      	movs	r0, #1
 8007062:	f000 fe2d 	bl	8007cc0 <__kernel_sin>
 8007066:	ec53 2b10 	vmov	r2, r3, d0
 800706a:	ee10 0a10 	vmov	r0, s0
 800706e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007072:	e7d5      	b.n	8007020 <sin+0x30>
 8007074:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007078:	ed9d 0b00 	vldr	d0, [sp]
 800707c:	f000 fa18 	bl	80074b0 <__kernel_cos>
 8007080:	e7f1      	b.n	8007066 <sin+0x76>
 8007082:	bf00      	nop
 8007084:	f3af 8000 	nop.w
	...
 8007090:	3fe921fb 	.word	0x3fe921fb
 8007094:	7fefffff 	.word	0x7fefffff

08007098 <__ieee754_rem_pio2>:
 8007098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800709c:	ed2d 8b02 	vpush	{d8}
 80070a0:	ec55 4b10 	vmov	r4, r5, d0
 80070a4:	4bca      	ldr	r3, [pc, #808]	; (80073d0 <__ieee754_rem_pio2+0x338>)
 80070a6:	b08b      	sub	sp, #44	; 0x2c
 80070a8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80070ac:	4598      	cmp	r8, r3
 80070ae:	4682      	mov	sl, r0
 80070b0:	9502      	str	r5, [sp, #8]
 80070b2:	dc08      	bgt.n	80070c6 <__ieee754_rem_pio2+0x2e>
 80070b4:	2200      	movs	r2, #0
 80070b6:	2300      	movs	r3, #0
 80070b8:	ed80 0b00 	vstr	d0, [r0]
 80070bc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80070c0:	f04f 0b00 	mov.w	fp, #0
 80070c4:	e028      	b.n	8007118 <__ieee754_rem_pio2+0x80>
 80070c6:	4bc3      	ldr	r3, [pc, #780]	; (80073d4 <__ieee754_rem_pio2+0x33c>)
 80070c8:	4598      	cmp	r8, r3
 80070ca:	dc78      	bgt.n	80071be <__ieee754_rem_pio2+0x126>
 80070cc:	9b02      	ldr	r3, [sp, #8]
 80070ce:	4ec2      	ldr	r6, [pc, #776]	; (80073d8 <__ieee754_rem_pio2+0x340>)
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	ee10 0a10 	vmov	r0, s0
 80070d6:	a3b0      	add	r3, pc, #704	; (adr r3, 8007398 <__ieee754_rem_pio2+0x300>)
 80070d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070dc:	4629      	mov	r1, r5
 80070de:	dd39      	ble.n	8007154 <__ieee754_rem_pio2+0xbc>
 80070e0:	f7f9 f8a0 	bl	8000224 <__aeabi_dsub>
 80070e4:	45b0      	cmp	r8, r6
 80070e6:	4604      	mov	r4, r0
 80070e8:	460d      	mov	r5, r1
 80070ea:	d01b      	beq.n	8007124 <__ieee754_rem_pio2+0x8c>
 80070ec:	a3ac      	add	r3, pc, #688	; (adr r3, 80073a0 <__ieee754_rem_pio2+0x308>)
 80070ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f2:	f7f9 f897 	bl	8000224 <__aeabi_dsub>
 80070f6:	4602      	mov	r2, r0
 80070f8:	460b      	mov	r3, r1
 80070fa:	e9ca 2300 	strd	r2, r3, [sl]
 80070fe:	4620      	mov	r0, r4
 8007100:	4629      	mov	r1, r5
 8007102:	f7f9 f88f 	bl	8000224 <__aeabi_dsub>
 8007106:	a3a6      	add	r3, pc, #664	; (adr r3, 80073a0 <__ieee754_rem_pio2+0x308>)
 8007108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800710c:	f7f9 f88a 	bl	8000224 <__aeabi_dsub>
 8007110:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007114:	f04f 0b01 	mov.w	fp, #1
 8007118:	4658      	mov	r0, fp
 800711a:	b00b      	add	sp, #44	; 0x2c
 800711c:	ecbd 8b02 	vpop	{d8}
 8007120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007124:	a3a0      	add	r3, pc, #640	; (adr r3, 80073a8 <__ieee754_rem_pio2+0x310>)
 8007126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712a:	f7f9 f87b 	bl	8000224 <__aeabi_dsub>
 800712e:	a3a0      	add	r3, pc, #640	; (adr r3, 80073b0 <__ieee754_rem_pio2+0x318>)
 8007130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007134:	4604      	mov	r4, r0
 8007136:	460d      	mov	r5, r1
 8007138:	f7f9 f874 	bl	8000224 <__aeabi_dsub>
 800713c:	4602      	mov	r2, r0
 800713e:	460b      	mov	r3, r1
 8007140:	e9ca 2300 	strd	r2, r3, [sl]
 8007144:	4620      	mov	r0, r4
 8007146:	4629      	mov	r1, r5
 8007148:	f7f9 f86c 	bl	8000224 <__aeabi_dsub>
 800714c:	a398      	add	r3, pc, #608	; (adr r3, 80073b0 <__ieee754_rem_pio2+0x318>)
 800714e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007152:	e7db      	b.n	800710c <__ieee754_rem_pio2+0x74>
 8007154:	f7f9 f868 	bl	8000228 <__adddf3>
 8007158:	45b0      	cmp	r8, r6
 800715a:	4604      	mov	r4, r0
 800715c:	460d      	mov	r5, r1
 800715e:	d016      	beq.n	800718e <__ieee754_rem_pio2+0xf6>
 8007160:	a38f      	add	r3, pc, #572	; (adr r3, 80073a0 <__ieee754_rem_pio2+0x308>)
 8007162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007166:	f7f9 f85f 	bl	8000228 <__adddf3>
 800716a:	4602      	mov	r2, r0
 800716c:	460b      	mov	r3, r1
 800716e:	e9ca 2300 	strd	r2, r3, [sl]
 8007172:	4620      	mov	r0, r4
 8007174:	4629      	mov	r1, r5
 8007176:	f7f9 f855 	bl	8000224 <__aeabi_dsub>
 800717a:	a389      	add	r3, pc, #548	; (adr r3, 80073a0 <__ieee754_rem_pio2+0x308>)
 800717c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007180:	f7f9 f852 	bl	8000228 <__adddf3>
 8007184:	f04f 3bff 	mov.w	fp, #4294967295
 8007188:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800718c:	e7c4      	b.n	8007118 <__ieee754_rem_pio2+0x80>
 800718e:	a386      	add	r3, pc, #536	; (adr r3, 80073a8 <__ieee754_rem_pio2+0x310>)
 8007190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007194:	f7f9 f848 	bl	8000228 <__adddf3>
 8007198:	a385      	add	r3, pc, #532	; (adr r3, 80073b0 <__ieee754_rem_pio2+0x318>)
 800719a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800719e:	4604      	mov	r4, r0
 80071a0:	460d      	mov	r5, r1
 80071a2:	f7f9 f841 	bl	8000228 <__adddf3>
 80071a6:	4602      	mov	r2, r0
 80071a8:	460b      	mov	r3, r1
 80071aa:	e9ca 2300 	strd	r2, r3, [sl]
 80071ae:	4620      	mov	r0, r4
 80071b0:	4629      	mov	r1, r5
 80071b2:	f7f9 f837 	bl	8000224 <__aeabi_dsub>
 80071b6:	a37e      	add	r3, pc, #504	; (adr r3, 80073b0 <__ieee754_rem_pio2+0x318>)
 80071b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071bc:	e7e0      	b.n	8007180 <__ieee754_rem_pio2+0xe8>
 80071be:	4b87      	ldr	r3, [pc, #540]	; (80073dc <__ieee754_rem_pio2+0x344>)
 80071c0:	4598      	cmp	r8, r3
 80071c2:	f300 80d9 	bgt.w	8007378 <__ieee754_rem_pio2+0x2e0>
 80071c6:	f000 fe39 	bl	8007e3c <fabs>
 80071ca:	ec55 4b10 	vmov	r4, r5, d0
 80071ce:	ee10 0a10 	vmov	r0, s0
 80071d2:	a379      	add	r3, pc, #484	; (adr r3, 80073b8 <__ieee754_rem_pio2+0x320>)
 80071d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d8:	4629      	mov	r1, r5
 80071da:	f7f9 f9db 	bl	8000594 <__aeabi_dmul>
 80071de:	4b80      	ldr	r3, [pc, #512]	; (80073e0 <__ieee754_rem_pio2+0x348>)
 80071e0:	2200      	movs	r2, #0
 80071e2:	f7f9 f821 	bl	8000228 <__adddf3>
 80071e6:	f7f9 fc6f 	bl	8000ac8 <__aeabi_d2iz>
 80071ea:	4683      	mov	fp, r0
 80071ec:	f7f9 f968 	bl	80004c0 <__aeabi_i2d>
 80071f0:	4602      	mov	r2, r0
 80071f2:	460b      	mov	r3, r1
 80071f4:	ec43 2b18 	vmov	d8, r2, r3
 80071f8:	a367      	add	r3, pc, #412	; (adr r3, 8007398 <__ieee754_rem_pio2+0x300>)
 80071fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071fe:	f7f9 f9c9 	bl	8000594 <__aeabi_dmul>
 8007202:	4602      	mov	r2, r0
 8007204:	460b      	mov	r3, r1
 8007206:	4620      	mov	r0, r4
 8007208:	4629      	mov	r1, r5
 800720a:	f7f9 f80b 	bl	8000224 <__aeabi_dsub>
 800720e:	a364      	add	r3, pc, #400	; (adr r3, 80073a0 <__ieee754_rem_pio2+0x308>)
 8007210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007214:	4606      	mov	r6, r0
 8007216:	460f      	mov	r7, r1
 8007218:	ec51 0b18 	vmov	r0, r1, d8
 800721c:	f7f9 f9ba 	bl	8000594 <__aeabi_dmul>
 8007220:	f1bb 0f1f 	cmp.w	fp, #31
 8007224:	4604      	mov	r4, r0
 8007226:	460d      	mov	r5, r1
 8007228:	dc0d      	bgt.n	8007246 <__ieee754_rem_pio2+0x1ae>
 800722a:	4b6e      	ldr	r3, [pc, #440]	; (80073e4 <__ieee754_rem_pio2+0x34c>)
 800722c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8007230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007234:	4543      	cmp	r3, r8
 8007236:	d006      	beq.n	8007246 <__ieee754_rem_pio2+0x1ae>
 8007238:	4622      	mov	r2, r4
 800723a:	462b      	mov	r3, r5
 800723c:	4630      	mov	r0, r6
 800723e:	4639      	mov	r1, r7
 8007240:	f7f8 fff0 	bl	8000224 <__aeabi_dsub>
 8007244:	e00f      	b.n	8007266 <__ieee754_rem_pio2+0x1ce>
 8007246:	462b      	mov	r3, r5
 8007248:	4622      	mov	r2, r4
 800724a:	4630      	mov	r0, r6
 800724c:	4639      	mov	r1, r7
 800724e:	f7f8 ffe9 	bl	8000224 <__aeabi_dsub>
 8007252:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007256:	9303      	str	r3, [sp, #12]
 8007258:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800725c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8007260:	f1b8 0f10 	cmp.w	r8, #16
 8007264:	dc02      	bgt.n	800726c <__ieee754_rem_pio2+0x1d4>
 8007266:	e9ca 0100 	strd	r0, r1, [sl]
 800726a:	e039      	b.n	80072e0 <__ieee754_rem_pio2+0x248>
 800726c:	a34e      	add	r3, pc, #312	; (adr r3, 80073a8 <__ieee754_rem_pio2+0x310>)
 800726e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007272:	ec51 0b18 	vmov	r0, r1, d8
 8007276:	f7f9 f98d 	bl	8000594 <__aeabi_dmul>
 800727a:	4604      	mov	r4, r0
 800727c:	460d      	mov	r5, r1
 800727e:	4602      	mov	r2, r0
 8007280:	460b      	mov	r3, r1
 8007282:	4630      	mov	r0, r6
 8007284:	4639      	mov	r1, r7
 8007286:	f7f8 ffcd 	bl	8000224 <__aeabi_dsub>
 800728a:	4602      	mov	r2, r0
 800728c:	460b      	mov	r3, r1
 800728e:	4680      	mov	r8, r0
 8007290:	4689      	mov	r9, r1
 8007292:	4630      	mov	r0, r6
 8007294:	4639      	mov	r1, r7
 8007296:	f7f8 ffc5 	bl	8000224 <__aeabi_dsub>
 800729a:	4622      	mov	r2, r4
 800729c:	462b      	mov	r3, r5
 800729e:	f7f8 ffc1 	bl	8000224 <__aeabi_dsub>
 80072a2:	a343      	add	r3, pc, #268	; (adr r3, 80073b0 <__ieee754_rem_pio2+0x318>)
 80072a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a8:	4604      	mov	r4, r0
 80072aa:	460d      	mov	r5, r1
 80072ac:	ec51 0b18 	vmov	r0, r1, d8
 80072b0:	f7f9 f970 	bl	8000594 <__aeabi_dmul>
 80072b4:	4622      	mov	r2, r4
 80072b6:	462b      	mov	r3, r5
 80072b8:	f7f8 ffb4 	bl	8000224 <__aeabi_dsub>
 80072bc:	4602      	mov	r2, r0
 80072be:	460b      	mov	r3, r1
 80072c0:	4604      	mov	r4, r0
 80072c2:	460d      	mov	r5, r1
 80072c4:	4640      	mov	r0, r8
 80072c6:	4649      	mov	r1, r9
 80072c8:	f7f8 ffac 	bl	8000224 <__aeabi_dsub>
 80072cc:	9a03      	ldr	r2, [sp, #12]
 80072ce:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80072d2:	1ad3      	subs	r3, r2, r3
 80072d4:	2b31      	cmp	r3, #49	; 0x31
 80072d6:	dc24      	bgt.n	8007322 <__ieee754_rem_pio2+0x28a>
 80072d8:	e9ca 0100 	strd	r0, r1, [sl]
 80072dc:	4646      	mov	r6, r8
 80072de:	464f      	mov	r7, r9
 80072e0:	e9da 8900 	ldrd	r8, r9, [sl]
 80072e4:	4630      	mov	r0, r6
 80072e6:	4642      	mov	r2, r8
 80072e8:	464b      	mov	r3, r9
 80072ea:	4639      	mov	r1, r7
 80072ec:	f7f8 ff9a 	bl	8000224 <__aeabi_dsub>
 80072f0:	462b      	mov	r3, r5
 80072f2:	4622      	mov	r2, r4
 80072f4:	f7f8 ff96 	bl	8000224 <__aeabi_dsub>
 80072f8:	9b02      	ldr	r3, [sp, #8]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007300:	f6bf af0a 	bge.w	8007118 <__ieee754_rem_pio2+0x80>
 8007304:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007308:	f8ca 3004 	str.w	r3, [sl, #4]
 800730c:	f8ca 8000 	str.w	r8, [sl]
 8007310:	f8ca 0008 	str.w	r0, [sl, #8]
 8007314:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007318:	f8ca 300c 	str.w	r3, [sl, #12]
 800731c:	f1cb 0b00 	rsb	fp, fp, #0
 8007320:	e6fa      	b.n	8007118 <__ieee754_rem_pio2+0x80>
 8007322:	a327      	add	r3, pc, #156	; (adr r3, 80073c0 <__ieee754_rem_pio2+0x328>)
 8007324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007328:	ec51 0b18 	vmov	r0, r1, d8
 800732c:	f7f9 f932 	bl	8000594 <__aeabi_dmul>
 8007330:	4604      	mov	r4, r0
 8007332:	460d      	mov	r5, r1
 8007334:	4602      	mov	r2, r0
 8007336:	460b      	mov	r3, r1
 8007338:	4640      	mov	r0, r8
 800733a:	4649      	mov	r1, r9
 800733c:	f7f8 ff72 	bl	8000224 <__aeabi_dsub>
 8007340:	4602      	mov	r2, r0
 8007342:	460b      	mov	r3, r1
 8007344:	4606      	mov	r6, r0
 8007346:	460f      	mov	r7, r1
 8007348:	4640      	mov	r0, r8
 800734a:	4649      	mov	r1, r9
 800734c:	f7f8 ff6a 	bl	8000224 <__aeabi_dsub>
 8007350:	4622      	mov	r2, r4
 8007352:	462b      	mov	r3, r5
 8007354:	f7f8 ff66 	bl	8000224 <__aeabi_dsub>
 8007358:	a31b      	add	r3, pc, #108	; (adr r3, 80073c8 <__ieee754_rem_pio2+0x330>)
 800735a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800735e:	4604      	mov	r4, r0
 8007360:	460d      	mov	r5, r1
 8007362:	ec51 0b18 	vmov	r0, r1, d8
 8007366:	f7f9 f915 	bl	8000594 <__aeabi_dmul>
 800736a:	4622      	mov	r2, r4
 800736c:	462b      	mov	r3, r5
 800736e:	f7f8 ff59 	bl	8000224 <__aeabi_dsub>
 8007372:	4604      	mov	r4, r0
 8007374:	460d      	mov	r5, r1
 8007376:	e75f      	b.n	8007238 <__ieee754_rem_pio2+0x1a0>
 8007378:	4b1b      	ldr	r3, [pc, #108]	; (80073e8 <__ieee754_rem_pio2+0x350>)
 800737a:	4598      	cmp	r8, r3
 800737c:	dd36      	ble.n	80073ec <__ieee754_rem_pio2+0x354>
 800737e:	ee10 2a10 	vmov	r2, s0
 8007382:	462b      	mov	r3, r5
 8007384:	4620      	mov	r0, r4
 8007386:	4629      	mov	r1, r5
 8007388:	f7f8 ff4c 	bl	8000224 <__aeabi_dsub>
 800738c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007390:	e9ca 0100 	strd	r0, r1, [sl]
 8007394:	e694      	b.n	80070c0 <__ieee754_rem_pio2+0x28>
 8007396:	bf00      	nop
 8007398:	54400000 	.word	0x54400000
 800739c:	3ff921fb 	.word	0x3ff921fb
 80073a0:	1a626331 	.word	0x1a626331
 80073a4:	3dd0b461 	.word	0x3dd0b461
 80073a8:	1a600000 	.word	0x1a600000
 80073ac:	3dd0b461 	.word	0x3dd0b461
 80073b0:	2e037073 	.word	0x2e037073
 80073b4:	3ba3198a 	.word	0x3ba3198a
 80073b8:	6dc9c883 	.word	0x6dc9c883
 80073bc:	3fe45f30 	.word	0x3fe45f30
 80073c0:	2e000000 	.word	0x2e000000
 80073c4:	3ba3198a 	.word	0x3ba3198a
 80073c8:	252049c1 	.word	0x252049c1
 80073cc:	397b839a 	.word	0x397b839a
 80073d0:	3fe921fb 	.word	0x3fe921fb
 80073d4:	4002d97b 	.word	0x4002d97b
 80073d8:	3ff921fb 	.word	0x3ff921fb
 80073dc:	413921fb 	.word	0x413921fb
 80073e0:	3fe00000 	.word	0x3fe00000
 80073e4:	080080a0 	.word	0x080080a0
 80073e8:	7fefffff 	.word	0x7fefffff
 80073ec:	ea4f 5428 	mov.w	r4, r8, asr #20
 80073f0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 80073f4:	ee10 0a10 	vmov	r0, s0
 80073f8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 80073fc:	ee10 6a10 	vmov	r6, s0
 8007400:	460f      	mov	r7, r1
 8007402:	f7f9 fb61 	bl	8000ac8 <__aeabi_d2iz>
 8007406:	f7f9 f85b 	bl	80004c0 <__aeabi_i2d>
 800740a:	4602      	mov	r2, r0
 800740c:	460b      	mov	r3, r1
 800740e:	4630      	mov	r0, r6
 8007410:	4639      	mov	r1, r7
 8007412:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007416:	f7f8 ff05 	bl	8000224 <__aeabi_dsub>
 800741a:	4b22      	ldr	r3, [pc, #136]	; (80074a4 <__ieee754_rem_pio2+0x40c>)
 800741c:	2200      	movs	r2, #0
 800741e:	f7f9 f8b9 	bl	8000594 <__aeabi_dmul>
 8007422:	460f      	mov	r7, r1
 8007424:	4606      	mov	r6, r0
 8007426:	f7f9 fb4f 	bl	8000ac8 <__aeabi_d2iz>
 800742a:	f7f9 f849 	bl	80004c0 <__aeabi_i2d>
 800742e:	4602      	mov	r2, r0
 8007430:	460b      	mov	r3, r1
 8007432:	4630      	mov	r0, r6
 8007434:	4639      	mov	r1, r7
 8007436:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800743a:	f7f8 fef3 	bl	8000224 <__aeabi_dsub>
 800743e:	4b19      	ldr	r3, [pc, #100]	; (80074a4 <__ieee754_rem_pio2+0x40c>)
 8007440:	2200      	movs	r2, #0
 8007442:	f7f9 f8a7 	bl	8000594 <__aeabi_dmul>
 8007446:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800744a:	ad04      	add	r5, sp, #16
 800744c:	f04f 0803 	mov.w	r8, #3
 8007450:	46a9      	mov	r9, r5
 8007452:	2600      	movs	r6, #0
 8007454:	2700      	movs	r7, #0
 8007456:	4632      	mov	r2, r6
 8007458:	463b      	mov	r3, r7
 800745a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800745e:	46c3      	mov	fp, r8
 8007460:	3d08      	subs	r5, #8
 8007462:	f108 38ff 	add.w	r8, r8, #4294967295
 8007466:	f7f9 fafd 	bl	8000a64 <__aeabi_dcmpeq>
 800746a:	2800      	cmp	r0, #0
 800746c:	d1f3      	bne.n	8007456 <__ieee754_rem_pio2+0x3be>
 800746e:	4b0e      	ldr	r3, [pc, #56]	; (80074a8 <__ieee754_rem_pio2+0x410>)
 8007470:	9301      	str	r3, [sp, #4]
 8007472:	2302      	movs	r3, #2
 8007474:	9300      	str	r3, [sp, #0]
 8007476:	4622      	mov	r2, r4
 8007478:	465b      	mov	r3, fp
 800747a:	4651      	mov	r1, sl
 800747c:	4648      	mov	r0, r9
 800747e:	f000 f8df 	bl	8007640 <__kernel_rem_pio2>
 8007482:	9b02      	ldr	r3, [sp, #8]
 8007484:	2b00      	cmp	r3, #0
 8007486:	4683      	mov	fp, r0
 8007488:	f6bf ae46 	bge.w	8007118 <__ieee754_rem_pio2+0x80>
 800748c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007490:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007494:	f8ca 3004 	str.w	r3, [sl, #4]
 8007498:	f8da 300c 	ldr.w	r3, [sl, #12]
 800749c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80074a0:	e73a      	b.n	8007318 <__ieee754_rem_pio2+0x280>
 80074a2:	bf00      	nop
 80074a4:	41700000 	.word	0x41700000
 80074a8:	08008120 	.word	0x08008120
 80074ac:	00000000 	.word	0x00000000

080074b0 <__kernel_cos>:
 80074b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074b4:	ec57 6b10 	vmov	r6, r7, d0
 80074b8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80074bc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80074c0:	ed8d 1b00 	vstr	d1, [sp]
 80074c4:	da07      	bge.n	80074d6 <__kernel_cos+0x26>
 80074c6:	ee10 0a10 	vmov	r0, s0
 80074ca:	4639      	mov	r1, r7
 80074cc:	f7f9 fafc 	bl	8000ac8 <__aeabi_d2iz>
 80074d0:	2800      	cmp	r0, #0
 80074d2:	f000 8088 	beq.w	80075e6 <__kernel_cos+0x136>
 80074d6:	4632      	mov	r2, r6
 80074d8:	463b      	mov	r3, r7
 80074da:	4630      	mov	r0, r6
 80074dc:	4639      	mov	r1, r7
 80074de:	f7f9 f859 	bl	8000594 <__aeabi_dmul>
 80074e2:	4b51      	ldr	r3, [pc, #324]	; (8007628 <__kernel_cos+0x178>)
 80074e4:	2200      	movs	r2, #0
 80074e6:	4604      	mov	r4, r0
 80074e8:	460d      	mov	r5, r1
 80074ea:	f7f9 f853 	bl	8000594 <__aeabi_dmul>
 80074ee:	a340      	add	r3, pc, #256	; (adr r3, 80075f0 <__kernel_cos+0x140>)
 80074f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f4:	4682      	mov	sl, r0
 80074f6:	468b      	mov	fp, r1
 80074f8:	4620      	mov	r0, r4
 80074fa:	4629      	mov	r1, r5
 80074fc:	f7f9 f84a 	bl	8000594 <__aeabi_dmul>
 8007500:	a33d      	add	r3, pc, #244	; (adr r3, 80075f8 <__kernel_cos+0x148>)
 8007502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007506:	f7f8 fe8f 	bl	8000228 <__adddf3>
 800750a:	4622      	mov	r2, r4
 800750c:	462b      	mov	r3, r5
 800750e:	f7f9 f841 	bl	8000594 <__aeabi_dmul>
 8007512:	a33b      	add	r3, pc, #236	; (adr r3, 8007600 <__kernel_cos+0x150>)
 8007514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007518:	f7f8 fe84 	bl	8000224 <__aeabi_dsub>
 800751c:	4622      	mov	r2, r4
 800751e:	462b      	mov	r3, r5
 8007520:	f7f9 f838 	bl	8000594 <__aeabi_dmul>
 8007524:	a338      	add	r3, pc, #224	; (adr r3, 8007608 <__kernel_cos+0x158>)
 8007526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800752a:	f7f8 fe7d 	bl	8000228 <__adddf3>
 800752e:	4622      	mov	r2, r4
 8007530:	462b      	mov	r3, r5
 8007532:	f7f9 f82f 	bl	8000594 <__aeabi_dmul>
 8007536:	a336      	add	r3, pc, #216	; (adr r3, 8007610 <__kernel_cos+0x160>)
 8007538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800753c:	f7f8 fe72 	bl	8000224 <__aeabi_dsub>
 8007540:	4622      	mov	r2, r4
 8007542:	462b      	mov	r3, r5
 8007544:	f7f9 f826 	bl	8000594 <__aeabi_dmul>
 8007548:	a333      	add	r3, pc, #204	; (adr r3, 8007618 <__kernel_cos+0x168>)
 800754a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800754e:	f7f8 fe6b 	bl	8000228 <__adddf3>
 8007552:	4622      	mov	r2, r4
 8007554:	462b      	mov	r3, r5
 8007556:	f7f9 f81d 	bl	8000594 <__aeabi_dmul>
 800755a:	4622      	mov	r2, r4
 800755c:	462b      	mov	r3, r5
 800755e:	f7f9 f819 	bl	8000594 <__aeabi_dmul>
 8007562:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007566:	4604      	mov	r4, r0
 8007568:	460d      	mov	r5, r1
 800756a:	4630      	mov	r0, r6
 800756c:	4639      	mov	r1, r7
 800756e:	f7f9 f811 	bl	8000594 <__aeabi_dmul>
 8007572:	460b      	mov	r3, r1
 8007574:	4602      	mov	r2, r0
 8007576:	4629      	mov	r1, r5
 8007578:	4620      	mov	r0, r4
 800757a:	f7f8 fe53 	bl	8000224 <__aeabi_dsub>
 800757e:	4b2b      	ldr	r3, [pc, #172]	; (800762c <__kernel_cos+0x17c>)
 8007580:	4598      	cmp	r8, r3
 8007582:	4606      	mov	r6, r0
 8007584:	460f      	mov	r7, r1
 8007586:	dc10      	bgt.n	80075aa <__kernel_cos+0xfa>
 8007588:	4602      	mov	r2, r0
 800758a:	460b      	mov	r3, r1
 800758c:	4650      	mov	r0, sl
 800758e:	4659      	mov	r1, fp
 8007590:	f7f8 fe48 	bl	8000224 <__aeabi_dsub>
 8007594:	460b      	mov	r3, r1
 8007596:	4926      	ldr	r1, [pc, #152]	; (8007630 <__kernel_cos+0x180>)
 8007598:	4602      	mov	r2, r0
 800759a:	2000      	movs	r0, #0
 800759c:	f7f8 fe42 	bl	8000224 <__aeabi_dsub>
 80075a0:	ec41 0b10 	vmov	d0, r0, r1
 80075a4:	b003      	add	sp, #12
 80075a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075aa:	4b22      	ldr	r3, [pc, #136]	; (8007634 <__kernel_cos+0x184>)
 80075ac:	4920      	ldr	r1, [pc, #128]	; (8007630 <__kernel_cos+0x180>)
 80075ae:	4598      	cmp	r8, r3
 80075b0:	bfcc      	ite	gt
 80075b2:	4d21      	ldrgt	r5, [pc, #132]	; (8007638 <__kernel_cos+0x188>)
 80075b4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80075b8:	2400      	movs	r4, #0
 80075ba:	4622      	mov	r2, r4
 80075bc:	462b      	mov	r3, r5
 80075be:	2000      	movs	r0, #0
 80075c0:	f7f8 fe30 	bl	8000224 <__aeabi_dsub>
 80075c4:	4622      	mov	r2, r4
 80075c6:	4680      	mov	r8, r0
 80075c8:	4689      	mov	r9, r1
 80075ca:	462b      	mov	r3, r5
 80075cc:	4650      	mov	r0, sl
 80075ce:	4659      	mov	r1, fp
 80075d0:	f7f8 fe28 	bl	8000224 <__aeabi_dsub>
 80075d4:	4632      	mov	r2, r6
 80075d6:	463b      	mov	r3, r7
 80075d8:	f7f8 fe24 	bl	8000224 <__aeabi_dsub>
 80075dc:	4602      	mov	r2, r0
 80075de:	460b      	mov	r3, r1
 80075e0:	4640      	mov	r0, r8
 80075e2:	4649      	mov	r1, r9
 80075e4:	e7da      	b.n	800759c <__kernel_cos+0xec>
 80075e6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8007620 <__kernel_cos+0x170>
 80075ea:	e7db      	b.n	80075a4 <__kernel_cos+0xf4>
 80075ec:	f3af 8000 	nop.w
 80075f0:	be8838d4 	.word	0xbe8838d4
 80075f4:	bda8fae9 	.word	0xbda8fae9
 80075f8:	bdb4b1c4 	.word	0xbdb4b1c4
 80075fc:	3e21ee9e 	.word	0x3e21ee9e
 8007600:	809c52ad 	.word	0x809c52ad
 8007604:	3e927e4f 	.word	0x3e927e4f
 8007608:	19cb1590 	.word	0x19cb1590
 800760c:	3efa01a0 	.word	0x3efa01a0
 8007610:	16c15177 	.word	0x16c15177
 8007614:	3f56c16c 	.word	0x3f56c16c
 8007618:	5555554c 	.word	0x5555554c
 800761c:	3fa55555 	.word	0x3fa55555
 8007620:	00000000 	.word	0x00000000
 8007624:	3ff00000 	.word	0x3ff00000
 8007628:	3fe00000 	.word	0x3fe00000
 800762c:	3fd33332 	.word	0x3fd33332
 8007630:	3ff00000 	.word	0x3ff00000
 8007634:	3fe90000 	.word	0x3fe90000
 8007638:	3fd20000 	.word	0x3fd20000
 800763c:	00000000 	.word	0x00000000

08007640 <__kernel_rem_pio2>:
 8007640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007644:	ed2d 8b02 	vpush	{d8}
 8007648:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800764c:	f112 0f14 	cmn.w	r2, #20
 8007650:	9308      	str	r3, [sp, #32]
 8007652:	9101      	str	r1, [sp, #4]
 8007654:	4bc6      	ldr	r3, [pc, #792]	; (8007970 <__kernel_rem_pio2+0x330>)
 8007656:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8007658:	9009      	str	r0, [sp, #36]	; 0x24
 800765a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800765e:	9304      	str	r3, [sp, #16]
 8007660:	9b08      	ldr	r3, [sp, #32]
 8007662:	f103 33ff 	add.w	r3, r3, #4294967295
 8007666:	bfa8      	it	ge
 8007668:	1ed4      	subge	r4, r2, #3
 800766a:	9306      	str	r3, [sp, #24]
 800766c:	bfb2      	itee	lt
 800766e:	2400      	movlt	r4, #0
 8007670:	2318      	movge	r3, #24
 8007672:	fb94 f4f3 	sdivge	r4, r4, r3
 8007676:	f06f 0317 	mvn.w	r3, #23
 800767a:	fb04 3303 	mla	r3, r4, r3, r3
 800767e:	eb03 0a02 	add.w	sl, r3, r2
 8007682:	9b04      	ldr	r3, [sp, #16]
 8007684:	9a06      	ldr	r2, [sp, #24]
 8007686:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8007960 <__kernel_rem_pio2+0x320>
 800768a:	eb03 0802 	add.w	r8, r3, r2
 800768e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007690:	1aa7      	subs	r7, r4, r2
 8007692:	ae20      	add	r6, sp, #128	; 0x80
 8007694:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007698:	2500      	movs	r5, #0
 800769a:	4545      	cmp	r5, r8
 800769c:	dd18      	ble.n	80076d0 <__kernel_rem_pio2+0x90>
 800769e:	9b08      	ldr	r3, [sp, #32]
 80076a0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80076a4:	aa20      	add	r2, sp, #128	; 0x80
 80076a6:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8007960 <__kernel_rem_pio2+0x320>
 80076aa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80076ae:	f1c3 0301 	rsb	r3, r3, #1
 80076b2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80076b6:	9307      	str	r3, [sp, #28]
 80076b8:	9b07      	ldr	r3, [sp, #28]
 80076ba:	9a04      	ldr	r2, [sp, #16]
 80076bc:	4443      	add	r3, r8
 80076be:	429a      	cmp	r2, r3
 80076c0:	db2f      	blt.n	8007722 <__kernel_rem_pio2+0xe2>
 80076c2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80076c6:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80076ca:	462f      	mov	r7, r5
 80076cc:	2600      	movs	r6, #0
 80076ce:	e01b      	b.n	8007708 <__kernel_rem_pio2+0xc8>
 80076d0:	42ef      	cmn	r7, r5
 80076d2:	d407      	bmi.n	80076e4 <__kernel_rem_pio2+0xa4>
 80076d4:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80076d8:	f7f8 fef2 	bl	80004c0 <__aeabi_i2d>
 80076dc:	e8e6 0102 	strd	r0, r1, [r6], #8
 80076e0:	3501      	adds	r5, #1
 80076e2:	e7da      	b.n	800769a <__kernel_rem_pio2+0x5a>
 80076e4:	ec51 0b18 	vmov	r0, r1, d8
 80076e8:	e7f8      	b.n	80076dc <__kernel_rem_pio2+0x9c>
 80076ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076ee:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80076f2:	f7f8 ff4f 	bl	8000594 <__aeabi_dmul>
 80076f6:	4602      	mov	r2, r0
 80076f8:	460b      	mov	r3, r1
 80076fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076fe:	f7f8 fd93 	bl	8000228 <__adddf3>
 8007702:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007706:	3601      	adds	r6, #1
 8007708:	9b06      	ldr	r3, [sp, #24]
 800770a:	429e      	cmp	r6, r3
 800770c:	f1a7 0708 	sub.w	r7, r7, #8
 8007710:	ddeb      	ble.n	80076ea <__kernel_rem_pio2+0xaa>
 8007712:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007716:	3508      	adds	r5, #8
 8007718:	ecab 7b02 	vstmia	fp!, {d7}
 800771c:	f108 0801 	add.w	r8, r8, #1
 8007720:	e7ca      	b.n	80076b8 <__kernel_rem_pio2+0x78>
 8007722:	9b04      	ldr	r3, [sp, #16]
 8007724:	aa0c      	add	r2, sp, #48	; 0x30
 8007726:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800772a:	930b      	str	r3, [sp, #44]	; 0x2c
 800772c:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800772e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007732:	9c04      	ldr	r4, [sp, #16]
 8007734:	930a      	str	r3, [sp, #40]	; 0x28
 8007736:	ab98      	add	r3, sp, #608	; 0x260
 8007738:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800773c:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8007740:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8007744:	f8cd b008 	str.w	fp, [sp, #8]
 8007748:	4625      	mov	r5, r4
 800774a:	2d00      	cmp	r5, #0
 800774c:	dc78      	bgt.n	8007840 <__kernel_rem_pio2+0x200>
 800774e:	ec47 6b10 	vmov	d0, r6, r7
 8007752:	4650      	mov	r0, sl
 8007754:	f000 fbfc 	bl	8007f50 <scalbn>
 8007758:	ec57 6b10 	vmov	r6, r7, d0
 800775c:	2200      	movs	r2, #0
 800775e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007762:	ee10 0a10 	vmov	r0, s0
 8007766:	4639      	mov	r1, r7
 8007768:	f7f8 ff14 	bl	8000594 <__aeabi_dmul>
 800776c:	ec41 0b10 	vmov	d0, r0, r1
 8007770:	f000 fb6e 	bl	8007e50 <floor>
 8007774:	4b7f      	ldr	r3, [pc, #508]	; (8007974 <__kernel_rem_pio2+0x334>)
 8007776:	ec51 0b10 	vmov	r0, r1, d0
 800777a:	2200      	movs	r2, #0
 800777c:	f7f8 ff0a 	bl	8000594 <__aeabi_dmul>
 8007780:	4602      	mov	r2, r0
 8007782:	460b      	mov	r3, r1
 8007784:	4630      	mov	r0, r6
 8007786:	4639      	mov	r1, r7
 8007788:	f7f8 fd4c 	bl	8000224 <__aeabi_dsub>
 800778c:	460f      	mov	r7, r1
 800778e:	4606      	mov	r6, r0
 8007790:	f7f9 f99a 	bl	8000ac8 <__aeabi_d2iz>
 8007794:	9007      	str	r0, [sp, #28]
 8007796:	f7f8 fe93 	bl	80004c0 <__aeabi_i2d>
 800779a:	4602      	mov	r2, r0
 800779c:	460b      	mov	r3, r1
 800779e:	4630      	mov	r0, r6
 80077a0:	4639      	mov	r1, r7
 80077a2:	f7f8 fd3f 	bl	8000224 <__aeabi_dsub>
 80077a6:	f1ba 0f00 	cmp.w	sl, #0
 80077aa:	4606      	mov	r6, r0
 80077ac:	460f      	mov	r7, r1
 80077ae:	dd70      	ble.n	8007892 <__kernel_rem_pio2+0x252>
 80077b0:	1e62      	subs	r2, r4, #1
 80077b2:	ab0c      	add	r3, sp, #48	; 0x30
 80077b4:	9d07      	ldr	r5, [sp, #28]
 80077b6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80077ba:	f1ca 0118 	rsb	r1, sl, #24
 80077be:	fa40 f301 	asr.w	r3, r0, r1
 80077c2:	441d      	add	r5, r3
 80077c4:	408b      	lsls	r3, r1
 80077c6:	1ac0      	subs	r0, r0, r3
 80077c8:	ab0c      	add	r3, sp, #48	; 0x30
 80077ca:	9507      	str	r5, [sp, #28]
 80077cc:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80077d0:	f1ca 0317 	rsb	r3, sl, #23
 80077d4:	fa40 f303 	asr.w	r3, r0, r3
 80077d8:	9302      	str	r3, [sp, #8]
 80077da:	9b02      	ldr	r3, [sp, #8]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	dd66      	ble.n	80078ae <__kernel_rem_pio2+0x26e>
 80077e0:	9b07      	ldr	r3, [sp, #28]
 80077e2:	2200      	movs	r2, #0
 80077e4:	3301      	adds	r3, #1
 80077e6:	9307      	str	r3, [sp, #28]
 80077e8:	4615      	mov	r5, r2
 80077ea:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80077ee:	4294      	cmp	r4, r2
 80077f0:	f300 8099 	bgt.w	8007926 <__kernel_rem_pio2+0x2e6>
 80077f4:	f1ba 0f00 	cmp.w	sl, #0
 80077f8:	dd07      	ble.n	800780a <__kernel_rem_pio2+0x1ca>
 80077fa:	f1ba 0f01 	cmp.w	sl, #1
 80077fe:	f000 80a5 	beq.w	800794c <__kernel_rem_pio2+0x30c>
 8007802:	f1ba 0f02 	cmp.w	sl, #2
 8007806:	f000 80c1 	beq.w	800798c <__kernel_rem_pio2+0x34c>
 800780a:	9b02      	ldr	r3, [sp, #8]
 800780c:	2b02      	cmp	r3, #2
 800780e:	d14e      	bne.n	80078ae <__kernel_rem_pio2+0x26e>
 8007810:	4632      	mov	r2, r6
 8007812:	463b      	mov	r3, r7
 8007814:	4958      	ldr	r1, [pc, #352]	; (8007978 <__kernel_rem_pio2+0x338>)
 8007816:	2000      	movs	r0, #0
 8007818:	f7f8 fd04 	bl	8000224 <__aeabi_dsub>
 800781c:	4606      	mov	r6, r0
 800781e:	460f      	mov	r7, r1
 8007820:	2d00      	cmp	r5, #0
 8007822:	d044      	beq.n	80078ae <__kernel_rem_pio2+0x26e>
 8007824:	4650      	mov	r0, sl
 8007826:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8007968 <__kernel_rem_pio2+0x328>
 800782a:	f000 fb91 	bl	8007f50 <scalbn>
 800782e:	4630      	mov	r0, r6
 8007830:	4639      	mov	r1, r7
 8007832:	ec53 2b10 	vmov	r2, r3, d0
 8007836:	f7f8 fcf5 	bl	8000224 <__aeabi_dsub>
 800783a:	4606      	mov	r6, r0
 800783c:	460f      	mov	r7, r1
 800783e:	e036      	b.n	80078ae <__kernel_rem_pio2+0x26e>
 8007840:	4b4e      	ldr	r3, [pc, #312]	; (800797c <__kernel_rem_pio2+0x33c>)
 8007842:	2200      	movs	r2, #0
 8007844:	4630      	mov	r0, r6
 8007846:	4639      	mov	r1, r7
 8007848:	f7f8 fea4 	bl	8000594 <__aeabi_dmul>
 800784c:	f7f9 f93c 	bl	8000ac8 <__aeabi_d2iz>
 8007850:	f7f8 fe36 	bl	80004c0 <__aeabi_i2d>
 8007854:	4b4a      	ldr	r3, [pc, #296]	; (8007980 <__kernel_rem_pio2+0x340>)
 8007856:	2200      	movs	r2, #0
 8007858:	4680      	mov	r8, r0
 800785a:	4689      	mov	r9, r1
 800785c:	f7f8 fe9a 	bl	8000594 <__aeabi_dmul>
 8007860:	4602      	mov	r2, r0
 8007862:	460b      	mov	r3, r1
 8007864:	4630      	mov	r0, r6
 8007866:	4639      	mov	r1, r7
 8007868:	f7f8 fcdc 	bl	8000224 <__aeabi_dsub>
 800786c:	f7f9 f92c 	bl	8000ac8 <__aeabi_d2iz>
 8007870:	9b02      	ldr	r3, [sp, #8]
 8007872:	f843 0b04 	str.w	r0, [r3], #4
 8007876:	3d01      	subs	r5, #1
 8007878:	9302      	str	r3, [sp, #8]
 800787a:	ab70      	add	r3, sp, #448	; 0x1c0
 800787c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007884:	4640      	mov	r0, r8
 8007886:	4649      	mov	r1, r9
 8007888:	f7f8 fcce 	bl	8000228 <__adddf3>
 800788c:	4606      	mov	r6, r0
 800788e:	460f      	mov	r7, r1
 8007890:	e75b      	b.n	800774a <__kernel_rem_pio2+0x10a>
 8007892:	d105      	bne.n	80078a0 <__kernel_rem_pio2+0x260>
 8007894:	1e63      	subs	r3, r4, #1
 8007896:	aa0c      	add	r2, sp, #48	; 0x30
 8007898:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800789c:	15c3      	asrs	r3, r0, #23
 800789e:	e79b      	b.n	80077d8 <__kernel_rem_pio2+0x198>
 80078a0:	4b38      	ldr	r3, [pc, #224]	; (8007984 <__kernel_rem_pio2+0x344>)
 80078a2:	2200      	movs	r2, #0
 80078a4:	f7f9 f8fc 	bl	8000aa0 <__aeabi_dcmpge>
 80078a8:	2800      	cmp	r0, #0
 80078aa:	d139      	bne.n	8007920 <__kernel_rem_pio2+0x2e0>
 80078ac:	9002      	str	r0, [sp, #8]
 80078ae:	2200      	movs	r2, #0
 80078b0:	2300      	movs	r3, #0
 80078b2:	4630      	mov	r0, r6
 80078b4:	4639      	mov	r1, r7
 80078b6:	f7f9 f8d5 	bl	8000a64 <__aeabi_dcmpeq>
 80078ba:	2800      	cmp	r0, #0
 80078bc:	f000 80b4 	beq.w	8007a28 <__kernel_rem_pio2+0x3e8>
 80078c0:	f104 3bff 	add.w	fp, r4, #4294967295
 80078c4:	465b      	mov	r3, fp
 80078c6:	2200      	movs	r2, #0
 80078c8:	9904      	ldr	r1, [sp, #16]
 80078ca:	428b      	cmp	r3, r1
 80078cc:	da65      	bge.n	800799a <__kernel_rem_pio2+0x35a>
 80078ce:	2a00      	cmp	r2, #0
 80078d0:	d07b      	beq.n	80079ca <__kernel_rem_pio2+0x38a>
 80078d2:	ab0c      	add	r3, sp, #48	; 0x30
 80078d4:	f1aa 0a18 	sub.w	sl, sl, #24
 80078d8:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	f000 80a0 	beq.w	8007a22 <__kernel_rem_pio2+0x3e2>
 80078e2:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8007968 <__kernel_rem_pio2+0x328>
 80078e6:	4650      	mov	r0, sl
 80078e8:	f000 fb32 	bl	8007f50 <scalbn>
 80078ec:	4f23      	ldr	r7, [pc, #140]	; (800797c <__kernel_rem_pio2+0x33c>)
 80078ee:	ec55 4b10 	vmov	r4, r5, d0
 80078f2:	46d8      	mov	r8, fp
 80078f4:	2600      	movs	r6, #0
 80078f6:	f1b8 0f00 	cmp.w	r8, #0
 80078fa:	f280 80cf 	bge.w	8007a9c <__kernel_rem_pio2+0x45c>
 80078fe:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8007960 <__kernel_rem_pio2+0x320>
 8007902:	465f      	mov	r7, fp
 8007904:	f04f 0800 	mov.w	r8, #0
 8007908:	2f00      	cmp	r7, #0
 800790a:	f2c0 80fd 	blt.w	8007b08 <__kernel_rem_pio2+0x4c8>
 800790e:	ab70      	add	r3, sp, #448	; 0x1c0
 8007910:	f8df a074 	ldr.w	sl, [pc, #116]	; 8007988 <__kernel_rem_pio2+0x348>
 8007914:	ec55 4b18 	vmov	r4, r5, d8
 8007918:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800791c:	2600      	movs	r6, #0
 800791e:	e0e5      	b.n	8007aec <__kernel_rem_pio2+0x4ac>
 8007920:	2302      	movs	r3, #2
 8007922:	9302      	str	r3, [sp, #8]
 8007924:	e75c      	b.n	80077e0 <__kernel_rem_pio2+0x1a0>
 8007926:	f8db 3000 	ldr.w	r3, [fp]
 800792a:	b955      	cbnz	r5, 8007942 <__kernel_rem_pio2+0x302>
 800792c:	b123      	cbz	r3, 8007938 <__kernel_rem_pio2+0x2f8>
 800792e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8007932:	f8cb 3000 	str.w	r3, [fp]
 8007936:	2301      	movs	r3, #1
 8007938:	3201      	adds	r2, #1
 800793a:	f10b 0b04 	add.w	fp, fp, #4
 800793e:	461d      	mov	r5, r3
 8007940:	e755      	b.n	80077ee <__kernel_rem_pio2+0x1ae>
 8007942:	1acb      	subs	r3, r1, r3
 8007944:	f8cb 3000 	str.w	r3, [fp]
 8007948:	462b      	mov	r3, r5
 800794a:	e7f5      	b.n	8007938 <__kernel_rem_pio2+0x2f8>
 800794c:	1e62      	subs	r2, r4, #1
 800794e:	ab0c      	add	r3, sp, #48	; 0x30
 8007950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007954:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007958:	a90c      	add	r1, sp, #48	; 0x30
 800795a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800795e:	e754      	b.n	800780a <__kernel_rem_pio2+0x1ca>
	...
 800796c:	3ff00000 	.word	0x3ff00000
 8007970:	08008268 	.word	0x08008268
 8007974:	40200000 	.word	0x40200000
 8007978:	3ff00000 	.word	0x3ff00000
 800797c:	3e700000 	.word	0x3e700000
 8007980:	41700000 	.word	0x41700000
 8007984:	3fe00000 	.word	0x3fe00000
 8007988:	08008228 	.word	0x08008228
 800798c:	1e62      	subs	r2, r4, #1
 800798e:	ab0c      	add	r3, sp, #48	; 0x30
 8007990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007994:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007998:	e7de      	b.n	8007958 <__kernel_rem_pio2+0x318>
 800799a:	a90c      	add	r1, sp, #48	; 0x30
 800799c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80079a0:	3b01      	subs	r3, #1
 80079a2:	430a      	orrs	r2, r1
 80079a4:	e790      	b.n	80078c8 <__kernel_rem_pio2+0x288>
 80079a6:	3301      	adds	r3, #1
 80079a8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80079ac:	2900      	cmp	r1, #0
 80079ae:	d0fa      	beq.n	80079a6 <__kernel_rem_pio2+0x366>
 80079b0:	9a08      	ldr	r2, [sp, #32]
 80079b2:	18e3      	adds	r3, r4, r3
 80079b4:	18a6      	adds	r6, r4, r2
 80079b6:	aa20      	add	r2, sp, #128	; 0x80
 80079b8:	1c65      	adds	r5, r4, #1
 80079ba:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80079be:	9302      	str	r3, [sp, #8]
 80079c0:	9b02      	ldr	r3, [sp, #8]
 80079c2:	42ab      	cmp	r3, r5
 80079c4:	da04      	bge.n	80079d0 <__kernel_rem_pio2+0x390>
 80079c6:	461c      	mov	r4, r3
 80079c8:	e6b5      	b.n	8007736 <__kernel_rem_pio2+0xf6>
 80079ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80079cc:	2301      	movs	r3, #1
 80079ce:	e7eb      	b.n	80079a8 <__kernel_rem_pio2+0x368>
 80079d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80079d6:	f7f8 fd73 	bl	80004c0 <__aeabi_i2d>
 80079da:	e8e6 0102 	strd	r0, r1, [r6], #8
 80079de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079e0:	46b3      	mov	fp, r6
 80079e2:	461c      	mov	r4, r3
 80079e4:	2700      	movs	r7, #0
 80079e6:	f04f 0800 	mov.w	r8, #0
 80079ea:	f04f 0900 	mov.w	r9, #0
 80079ee:	9b06      	ldr	r3, [sp, #24]
 80079f0:	429f      	cmp	r7, r3
 80079f2:	dd06      	ble.n	8007a02 <__kernel_rem_pio2+0x3c2>
 80079f4:	ab70      	add	r3, sp, #448	; 0x1c0
 80079f6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80079fa:	e9c3 8900 	strd	r8, r9, [r3]
 80079fe:	3501      	adds	r5, #1
 8007a00:	e7de      	b.n	80079c0 <__kernel_rem_pio2+0x380>
 8007a02:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8007a06:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8007a0a:	f7f8 fdc3 	bl	8000594 <__aeabi_dmul>
 8007a0e:	4602      	mov	r2, r0
 8007a10:	460b      	mov	r3, r1
 8007a12:	4640      	mov	r0, r8
 8007a14:	4649      	mov	r1, r9
 8007a16:	f7f8 fc07 	bl	8000228 <__adddf3>
 8007a1a:	3701      	adds	r7, #1
 8007a1c:	4680      	mov	r8, r0
 8007a1e:	4689      	mov	r9, r1
 8007a20:	e7e5      	b.n	80079ee <__kernel_rem_pio2+0x3ae>
 8007a22:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a26:	e754      	b.n	80078d2 <__kernel_rem_pio2+0x292>
 8007a28:	ec47 6b10 	vmov	d0, r6, r7
 8007a2c:	f1ca 0000 	rsb	r0, sl, #0
 8007a30:	f000 fa8e 	bl	8007f50 <scalbn>
 8007a34:	ec57 6b10 	vmov	r6, r7, d0
 8007a38:	4b9f      	ldr	r3, [pc, #636]	; (8007cb8 <__kernel_rem_pio2+0x678>)
 8007a3a:	ee10 0a10 	vmov	r0, s0
 8007a3e:	2200      	movs	r2, #0
 8007a40:	4639      	mov	r1, r7
 8007a42:	f7f9 f82d 	bl	8000aa0 <__aeabi_dcmpge>
 8007a46:	b300      	cbz	r0, 8007a8a <__kernel_rem_pio2+0x44a>
 8007a48:	4b9c      	ldr	r3, [pc, #624]	; (8007cbc <__kernel_rem_pio2+0x67c>)
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	4630      	mov	r0, r6
 8007a4e:	4639      	mov	r1, r7
 8007a50:	f7f8 fda0 	bl	8000594 <__aeabi_dmul>
 8007a54:	f7f9 f838 	bl	8000ac8 <__aeabi_d2iz>
 8007a58:	4605      	mov	r5, r0
 8007a5a:	f7f8 fd31 	bl	80004c0 <__aeabi_i2d>
 8007a5e:	4b96      	ldr	r3, [pc, #600]	; (8007cb8 <__kernel_rem_pio2+0x678>)
 8007a60:	2200      	movs	r2, #0
 8007a62:	f7f8 fd97 	bl	8000594 <__aeabi_dmul>
 8007a66:	460b      	mov	r3, r1
 8007a68:	4602      	mov	r2, r0
 8007a6a:	4639      	mov	r1, r7
 8007a6c:	4630      	mov	r0, r6
 8007a6e:	f7f8 fbd9 	bl	8000224 <__aeabi_dsub>
 8007a72:	f7f9 f829 	bl	8000ac8 <__aeabi_d2iz>
 8007a76:	f104 0b01 	add.w	fp, r4, #1
 8007a7a:	ab0c      	add	r3, sp, #48	; 0x30
 8007a7c:	f10a 0a18 	add.w	sl, sl, #24
 8007a80:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007a84:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8007a88:	e72b      	b.n	80078e2 <__kernel_rem_pio2+0x2a2>
 8007a8a:	4630      	mov	r0, r6
 8007a8c:	4639      	mov	r1, r7
 8007a8e:	f7f9 f81b 	bl	8000ac8 <__aeabi_d2iz>
 8007a92:	ab0c      	add	r3, sp, #48	; 0x30
 8007a94:	46a3      	mov	fp, r4
 8007a96:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007a9a:	e722      	b.n	80078e2 <__kernel_rem_pio2+0x2a2>
 8007a9c:	ab70      	add	r3, sp, #448	; 0x1c0
 8007a9e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8007aa2:	ab0c      	add	r3, sp, #48	; 0x30
 8007aa4:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8007aa8:	f7f8 fd0a 	bl	80004c0 <__aeabi_i2d>
 8007aac:	4622      	mov	r2, r4
 8007aae:	462b      	mov	r3, r5
 8007ab0:	f7f8 fd70 	bl	8000594 <__aeabi_dmul>
 8007ab4:	4632      	mov	r2, r6
 8007ab6:	e9c9 0100 	strd	r0, r1, [r9]
 8007aba:	463b      	mov	r3, r7
 8007abc:	4620      	mov	r0, r4
 8007abe:	4629      	mov	r1, r5
 8007ac0:	f7f8 fd68 	bl	8000594 <__aeabi_dmul>
 8007ac4:	f108 38ff 	add.w	r8, r8, #4294967295
 8007ac8:	4604      	mov	r4, r0
 8007aca:	460d      	mov	r5, r1
 8007acc:	e713      	b.n	80078f6 <__kernel_rem_pio2+0x2b6>
 8007ace:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8007ad2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8007ad6:	f7f8 fd5d 	bl	8000594 <__aeabi_dmul>
 8007ada:	4602      	mov	r2, r0
 8007adc:	460b      	mov	r3, r1
 8007ade:	4620      	mov	r0, r4
 8007ae0:	4629      	mov	r1, r5
 8007ae2:	f7f8 fba1 	bl	8000228 <__adddf3>
 8007ae6:	3601      	adds	r6, #1
 8007ae8:	4604      	mov	r4, r0
 8007aea:	460d      	mov	r5, r1
 8007aec:	9b04      	ldr	r3, [sp, #16]
 8007aee:	429e      	cmp	r6, r3
 8007af0:	dc01      	bgt.n	8007af6 <__kernel_rem_pio2+0x4b6>
 8007af2:	45b0      	cmp	r8, r6
 8007af4:	daeb      	bge.n	8007ace <__kernel_rem_pio2+0x48e>
 8007af6:	ab48      	add	r3, sp, #288	; 0x120
 8007af8:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007afc:	e9c3 4500 	strd	r4, r5, [r3]
 8007b00:	3f01      	subs	r7, #1
 8007b02:	f108 0801 	add.w	r8, r8, #1
 8007b06:	e6ff      	b.n	8007908 <__kernel_rem_pio2+0x2c8>
 8007b08:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007b0a:	2b02      	cmp	r3, #2
 8007b0c:	dc0b      	bgt.n	8007b26 <__kernel_rem_pio2+0x4e6>
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	dc6e      	bgt.n	8007bf0 <__kernel_rem_pio2+0x5b0>
 8007b12:	d045      	beq.n	8007ba0 <__kernel_rem_pio2+0x560>
 8007b14:	9b07      	ldr	r3, [sp, #28]
 8007b16:	f003 0007 	and.w	r0, r3, #7
 8007b1a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8007b1e:	ecbd 8b02 	vpop	{d8}
 8007b22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b26:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007b28:	2b03      	cmp	r3, #3
 8007b2a:	d1f3      	bne.n	8007b14 <__kernel_rem_pio2+0x4d4>
 8007b2c:	ab48      	add	r3, sp, #288	; 0x120
 8007b2e:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 8007b32:	46d0      	mov	r8, sl
 8007b34:	46d9      	mov	r9, fp
 8007b36:	f1b9 0f00 	cmp.w	r9, #0
 8007b3a:	f1a8 0808 	sub.w	r8, r8, #8
 8007b3e:	dc64      	bgt.n	8007c0a <__kernel_rem_pio2+0x5ca>
 8007b40:	465c      	mov	r4, fp
 8007b42:	2c01      	cmp	r4, #1
 8007b44:	f1aa 0a08 	sub.w	sl, sl, #8
 8007b48:	dc7e      	bgt.n	8007c48 <__kernel_rem_pio2+0x608>
 8007b4a:	2000      	movs	r0, #0
 8007b4c:	2100      	movs	r1, #0
 8007b4e:	f1bb 0f01 	cmp.w	fp, #1
 8007b52:	f300 8097 	bgt.w	8007c84 <__kernel_rem_pio2+0x644>
 8007b56:	9b02      	ldr	r3, [sp, #8]
 8007b58:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8007b5c:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	f040 8099 	bne.w	8007c98 <__kernel_rem_pio2+0x658>
 8007b66:	9b01      	ldr	r3, [sp, #4]
 8007b68:	e9c3 5600 	strd	r5, r6, [r3]
 8007b6c:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8007b70:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8007b74:	e7ce      	b.n	8007b14 <__kernel_rem_pio2+0x4d4>
 8007b76:	ab48      	add	r3, sp, #288	; 0x120
 8007b78:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b80:	f7f8 fb52 	bl	8000228 <__adddf3>
 8007b84:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007b88:	f1bb 0f00 	cmp.w	fp, #0
 8007b8c:	daf3      	bge.n	8007b76 <__kernel_rem_pio2+0x536>
 8007b8e:	9b02      	ldr	r3, [sp, #8]
 8007b90:	b113      	cbz	r3, 8007b98 <__kernel_rem_pio2+0x558>
 8007b92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007b96:	4619      	mov	r1, r3
 8007b98:	9b01      	ldr	r3, [sp, #4]
 8007b9a:	e9c3 0100 	strd	r0, r1, [r3]
 8007b9e:	e7b9      	b.n	8007b14 <__kernel_rem_pio2+0x4d4>
 8007ba0:	2000      	movs	r0, #0
 8007ba2:	2100      	movs	r1, #0
 8007ba4:	e7f0      	b.n	8007b88 <__kernel_rem_pio2+0x548>
 8007ba6:	ab48      	add	r3, sp, #288	; 0x120
 8007ba8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb0:	f7f8 fb3a 	bl	8000228 <__adddf3>
 8007bb4:	3c01      	subs	r4, #1
 8007bb6:	2c00      	cmp	r4, #0
 8007bb8:	daf5      	bge.n	8007ba6 <__kernel_rem_pio2+0x566>
 8007bba:	9b02      	ldr	r3, [sp, #8]
 8007bbc:	b1e3      	cbz	r3, 8007bf8 <__kernel_rem_pio2+0x5b8>
 8007bbe:	4602      	mov	r2, r0
 8007bc0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007bc4:	9c01      	ldr	r4, [sp, #4]
 8007bc6:	e9c4 2300 	strd	r2, r3, [r4]
 8007bca:	4602      	mov	r2, r0
 8007bcc:	460b      	mov	r3, r1
 8007bce:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8007bd2:	f7f8 fb27 	bl	8000224 <__aeabi_dsub>
 8007bd6:	ad4a      	add	r5, sp, #296	; 0x128
 8007bd8:	2401      	movs	r4, #1
 8007bda:	45a3      	cmp	fp, r4
 8007bdc:	da0f      	bge.n	8007bfe <__kernel_rem_pio2+0x5be>
 8007bde:	9b02      	ldr	r3, [sp, #8]
 8007be0:	b113      	cbz	r3, 8007be8 <__kernel_rem_pio2+0x5a8>
 8007be2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007be6:	4619      	mov	r1, r3
 8007be8:	9b01      	ldr	r3, [sp, #4]
 8007bea:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8007bee:	e791      	b.n	8007b14 <__kernel_rem_pio2+0x4d4>
 8007bf0:	465c      	mov	r4, fp
 8007bf2:	2000      	movs	r0, #0
 8007bf4:	2100      	movs	r1, #0
 8007bf6:	e7de      	b.n	8007bb6 <__kernel_rem_pio2+0x576>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	460b      	mov	r3, r1
 8007bfc:	e7e2      	b.n	8007bc4 <__kernel_rem_pio2+0x584>
 8007bfe:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8007c02:	f7f8 fb11 	bl	8000228 <__adddf3>
 8007c06:	3401      	adds	r4, #1
 8007c08:	e7e7      	b.n	8007bda <__kernel_rem_pio2+0x59a>
 8007c0a:	e9d8 4500 	ldrd	r4, r5, [r8]
 8007c0e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 8007c12:	4620      	mov	r0, r4
 8007c14:	4632      	mov	r2, r6
 8007c16:	463b      	mov	r3, r7
 8007c18:	4629      	mov	r1, r5
 8007c1a:	f7f8 fb05 	bl	8000228 <__adddf3>
 8007c1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c22:	4602      	mov	r2, r0
 8007c24:	460b      	mov	r3, r1
 8007c26:	4620      	mov	r0, r4
 8007c28:	4629      	mov	r1, r5
 8007c2a:	f7f8 fafb 	bl	8000224 <__aeabi_dsub>
 8007c2e:	4632      	mov	r2, r6
 8007c30:	463b      	mov	r3, r7
 8007c32:	f7f8 faf9 	bl	8000228 <__adddf3>
 8007c36:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007c3a:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8007c3e:	ed88 7b00 	vstr	d7, [r8]
 8007c42:	f109 39ff 	add.w	r9, r9, #4294967295
 8007c46:	e776      	b.n	8007b36 <__kernel_rem_pio2+0x4f6>
 8007c48:	e9da 8900 	ldrd	r8, r9, [sl]
 8007c4c:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8007c50:	4640      	mov	r0, r8
 8007c52:	4632      	mov	r2, r6
 8007c54:	463b      	mov	r3, r7
 8007c56:	4649      	mov	r1, r9
 8007c58:	f7f8 fae6 	bl	8000228 <__adddf3>
 8007c5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c60:	4602      	mov	r2, r0
 8007c62:	460b      	mov	r3, r1
 8007c64:	4640      	mov	r0, r8
 8007c66:	4649      	mov	r1, r9
 8007c68:	f7f8 fadc 	bl	8000224 <__aeabi_dsub>
 8007c6c:	4632      	mov	r2, r6
 8007c6e:	463b      	mov	r3, r7
 8007c70:	f7f8 fada 	bl	8000228 <__adddf3>
 8007c74:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007c78:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007c7c:	ed8a 7b00 	vstr	d7, [sl]
 8007c80:	3c01      	subs	r4, #1
 8007c82:	e75e      	b.n	8007b42 <__kernel_rem_pio2+0x502>
 8007c84:	ab48      	add	r3, sp, #288	; 0x120
 8007c86:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c8e:	f7f8 facb 	bl	8000228 <__adddf3>
 8007c92:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007c96:	e75a      	b.n	8007b4e <__kernel_rem_pio2+0x50e>
 8007c98:	9b01      	ldr	r3, [sp, #4]
 8007c9a:	9a01      	ldr	r2, [sp, #4]
 8007c9c:	601d      	str	r5, [r3, #0]
 8007c9e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8007ca2:	605c      	str	r4, [r3, #4]
 8007ca4:	609f      	str	r7, [r3, #8]
 8007ca6:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8007caa:	60d3      	str	r3, [r2, #12]
 8007cac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007cb0:	6110      	str	r0, [r2, #16]
 8007cb2:	6153      	str	r3, [r2, #20]
 8007cb4:	e72e      	b.n	8007b14 <__kernel_rem_pio2+0x4d4>
 8007cb6:	bf00      	nop
 8007cb8:	41700000 	.word	0x41700000
 8007cbc:	3e700000 	.word	0x3e700000

08007cc0 <__kernel_sin>:
 8007cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cc4:	ed2d 8b04 	vpush	{d8-d9}
 8007cc8:	eeb0 8a41 	vmov.f32	s16, s2
 8007ccc:	eef0 8a61 	vmov.f32	s17, s3
 8007cd0:	ec55 4b10 	vmov	r4, r5, d0
 8007cd4:	b083      	sub	sp, #12
 8007cd6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007cda:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8007cde:	9001      	str	r0, [sp, #4]
 8007ce0:	da06      	bge.n	8007cf0 <__kernel_sin+0x30>
 8007ce2:	ee10 0a10 	vmov	r0, s0
 8007ce6:	4629      	mov	r1, r5
 8007ce8:	f7f8 feee 	bl	8000ac8 <__aeabi_d2iz>
 8007cec:	2800      	cmp	r0, #0
 8007cee:	d051      	beq.n	8007d94 <__kernel_sin+0xd4>
 8007cf0:	4622      	mov	r2, r4
 8007cf2:	462b      	mov	r3, r5
 8007cf4:	4620      	mov	r0, r4
 8007cf6:	4629      	mov	r1, r5
 8007cf8:	f7f8 fc4c 	bl	8000594 <__aeabi_dmul>
 8007cfc:	4682      	mov	sl, r0
 8007cfe:	468b      	mov	fp, r1
 8007d00:	4602      	mov	r2, r0
 8007d02:	460b      	mov	r3, r1
 8007d04:	4620      	mov	r0, r4
 8007d06:	4629      	mov	r1, r5
 8007d08:	f7f8 fc44 	bl	8000594 <__aeabi_dmul>
 8007d0c:	a341      	add	r3, pc, #260	; (adr r3, 8007e14 <__kernel_sin+0x154>)
 8007d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d12:	4680      	mov	r8, r0
 8007d14:	4689      	mov	r9, r1
 8007d16:	4650      	mov	r0, sl
 8007d18:	4659      	mov	r1, fp
 8007d1a:	f7f8 fc3b 	bl	8000594 <__aeabi_dmul>
 8007d1e:	a33f      	add	r3, pc, #252	; (adr r3, 8007e1c <__kernel_sin+0x15c>)
 8007d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d24:	f7f8 fa7e 	bl	8000224 <__aeabi_dsub>
 8007d28:	4652      	mov	r2, sl
 8007d2a:	465b      	mov	r3, fp
 8007d2c:	f7f8 fc32 	bl	8000594 <__aeabi_dmul>
 8007d30:	a33c      	add	r3, pc, #240	; (adr r3, 8007e24 <__kernel_sin+0x164>)
 8007d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d36:	f7f8 fa77 	bl	8000228 <__adddf3>
 8007d3a:	4652      	mov	r2, sl
 8007d3c:	465b      	mov	r3, fp
 8007d3e:	f7f8 fc29 	bl	8000594 <__aeabi_dmul>
 8007d42:	a33a      	add	r3, pc, #232	; (adr r3, 8007e2c <__kernel_sin+0x16c>)
 8007d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d48:	f7f8 fa6c 	bl	8000224 <__aeabi_dsub>
 8007d4c:	4652      	mov	r2, sl
 8007d4e:	465b      	mov	r3, fp
 8007d50:	f7f8 fc20 	bl	8000594 <__aeabi_dmul>
 8007d54:	a337      	add	r3, pc, #220	; (adr r3, 8007e34 <__kernel_sin+0x174>)
 8007d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d5a:	f7f8 fa65 	bl	8000228 <__adddf3>
 8007d5e:	9b01      	ldr	r3, [sp, #4]
 8007d60:	4606      	mov	r6, r0
 8007d62:	460f      	mov	r7, r1
 8007d64:	b9eb      	cbnz	r3, 8007da2 <__kernel_sin+0xe2>
 8007d66:	4602      	mov	r2, r0
 8007d68:	460b      	mov	r3, r1
 8007d6a:	4650      	mov	r0, sl
 8007d6c:	4659      	mov	r1, fp
 8007d6e:	f7f8 fc11 	bl	8000594 <__aeabi_dmul>
 8007d72:	a325      	add	r3, pc, #148	; (adr r3, 8007e08 <__kernel_sin+0x148>)
 8007d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d78:	f7f8 fa54 	bl	8000224 <__aeabi_dsub>
 8007d7c:	4642      	mov	r2, r8
 8007d7e:	464b      	mov	r3, r9
 8007d80:	f7f8 fc08 	bl	8000594 <__aeabi_dmul>
 8007d84:	4602      	mov	r2, r0
 8007d86:	460b      	mov	r3, r1
 8007d88:	4620      	mov	r0, r4
 8007d8a:	4629      	mov	r1, r5
 8007d8c:	f7f8 fa4c 	bl	8000228 <__adddf3>
 8007d90:	4604      	mov	r4, r0
 8007d92:	460d      	mov	r5, r1
 8007d94:	ec45 4b10 	vmov	d0, r4, r5
 8007d98:	b003      	add	sp, #12
 8007d9a:	ecbd 8b04 	vpop	{d8-d9}
 8007d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007da2:	4b1b      	ldr	r3, [pc, #108]	; (8007e10 <__kernel_sin+0x150>)
 8007da4:	ec51 0b18 	vmov	r0, r1, d8
 8007da8:	2200      	movs	r2, #0
 8007daa:	f7f8 fbf3 	bl	8000594 <__aeabi_dmul>
 8007dae:	4632      	mov	r2, r6
 8007db0:	ec41 0b19 	vmov	d9, r0, r1
 8007db4:	463b      	mov	r3, r7
 8007db6:	4640      	mov	r0, r8
 8007db8:	4649      	mov	r1, r9
 8007dba:	f7f8 fbeb 	bl	8000594 <__aeabi_dmul>
 8007dbe:	4602      	mov	r2, r0
 8007dc0:	460b      	mov	r3, r1
 8007dc2:	ec51 0b19 	vmov	r0, r1, d9
 8007dc6:	f7f8 fa2d 	bl	8000224 <__aeabi_dsub>
 8007dca:	4652      	mov	r2, sl
 8007dcc:	465b      	mov	r3, fp
 8007dce:	f7f8 fbe1 	bl	8000594 <__aeabi_dmul>
 8007dd2:	ec53 2b18 	vmov	r2, r3, d8
 8007dd6:	f7f8 fa25 	bl	8000224 <__aeabi_dsub>
 8007dda:	a30b      	add	r3, pc, #44	; (adr r3, 8007e08 <__kernel_sin+0x148>)
 8007ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de0:	4606      	mov	r6, r0
 8007de2:	460f      	mov	r7, r1
 8007de4:	4640      	mov	r0, r8
 8007de6:	4649      	mov	r1, r9
 8007de8:	f7f8 fbd4 	bl	8000594 <__aeabi_dmul>
 8007dec:	4602      	mov	r2, r0
 8007dee:	460b      	mov	r3, r1
 8007df0:	4630      	mov	r0, r6
 8007df2:	4639      	mov	r1, r7
 8007df4:	f7f8 fa18 	bl	8000228 <__adddf3>
 8007df8:	4602      	mov	r2, r0
 8007dfa:	460b      	mov	r3, r1
 8007dfc:	4620      	mov	r0, r4
 8007dfe:	4629      	mov	r1, r5
 8007e00:	f7f8 fa10 	bl	8000224 <__aeabi_dsub>
 8007e04:	e7c4      	b.n	8007d90 <__kernel_sin+0xd0>
 8007e06:	bf00      	nop
 8007e08:	55555549 	.word	0x55555549
 8007e0c:	3fc55555 	.word	0x3fc55555
 8007e10:	3fe00000 	.word	0x3fe00000
 8007e14:	5acfd57c 	.word	0x5acfd57c
 8007e18:	3de5d93a 	.word	0x3de5d93a
 8007e1c:	8a2b9ceb 	.word	0x8a2b9ceb
 8007e20:	3e5ae5e6 	.word	0x3e5ae5e6
 8007e24:	57b1fe7d 	.word	0x57b1fe7d
 8007e28:	3ec71de3 	.word	0x3ec71de3
 8007e2c:	19c161d5 	.word	0x19c161d5
 8007e30:	3f2a01a0 	.word	0x3f2a01a0
 8007e34:	1110f8a6 	.word	0x1110f8a6
 8007e38:	3f811111 	.word	0x3f811111

08007e3c <fabs>:
 8007e3c:	ec51 0b10 	vmov	r0, r1, d0
 8007e40:	ee10 2a10 	vmov	r2, s0
 8007e44:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007e48:	ec43 2b10 	vmov	d0, r2, r3
 8007e4c:	4770      	bx	lr
	...

08007e50 <floor>:
 8007e50:	ec51 0b10 	vmov	r0, r1, d0
 8007e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e58:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8007e5c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8007e60:	2e13      	cmp	r6, #19
 8007e62:	ee10 5a10 	vmov	r5, s0
 8007e66:	ee10 8a10 	vmov	r8, s0
 8007e6a:	460c      	mov	r4, r1
 8007e6c:	dc32      	bgt.n	8007ed4 <floor+0x84>
 8007e6e:	2e00      	cmp	r6, #0
 8007e70:	da14      	bge.n	8007e9c <floor+0x4c>
 8007e72:	a333      	add	r3, pc, #204	; (adr r3, 8007f40 <floor+0xf0>)
 8007e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e78:	f7f8 f9d6 	bl	8000228 <__adddf3>
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	2300      	movs	r3, #0
 8007e80:	f7f8 fe18 	bl	8000ab4 <__aeabi_dcmpgt>
 8007e84:	b138      	cbz	r0, 8007e96 <floor+0x46>
 8007e86:	2c00      	cmp	r4, #0
 8007e88:	da57      	bge.n	8007f3a <floor+0xea>
 8007e8a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8007e8e:	431d      	orrs	r5, r3
 8007e90:	d001      	beq.n	8007e96 <floor+0x46>
 8007e92:	4c2d      	ldr	r4, [pc, #180]	; (8007f48 <floor+0xf8>)
 8007e94:	2500      	movs	r5, #0
 8007e96:	4621      	mov	r1, r4
 8007e98:	4628      	mov	r0, r5
 8007e9a:	e025      	b.n	8007ee8 <floor+0x98>
 8007e9c:	4f2b      	ldr	r7, [pc, #172]	; (8007f4c <floor+0xfc>)
 8007e9e:	4137      	asrs	r7, r6
 8007ea0:	ea01 0307 	and.w	r3, r1, r7
 8007ea4:	4303      	orrs	r3, r0
 8007ea6:	d01f      	beq.n	8007ee8 <floor+0x98>
 8007ea8:	a325      	add	r3, pc, #148	; (adr r3, 8007f40 <floor+0xf0>)
 8007eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eae:	f7f8 f9bb 	bl	8000228 <__adddf3>
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	f7f8 fdfd 	bl	8000ab4 <__aeabi_dcmpgt>
 8007eba:	2800      	cmp	r0, #0
 8007ebc:	d0eb      	beq.n	8007e96 <floor+0x46>
 8007ebe:	2c00      	cmp	r4, #0
 8007ec0:	bfbe      	ittt	lt
 8007ec2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8007ec6:	fa43 f606 	asrlt.w	r6, r3, r6
 8007eca:	19a4      	addlt	r4, r4, r6
 8007ecc:	ea24 0407 	bic.w	r4, r4, r7
 8007ed0:	2500      	movs	r5, #0
 8007ed2:	e7e0      	b.n	8007e96 <floor+0x46>
 8007ed4:	2e33      	cmp	r6, #51	; 0x33
 8007ed6:	dd0b      	ble.n	8007ef0 <floor+0xa0>
 8007ed8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007edc:	d104      	bne.n	8007ee8 <floor+0x98>
 8007ede:	ee10 2a10 	vmov	r2, s0
 8007ee2:	460b      	mov	r3, r1
 8007ee4:	f7f8 f9a0 	bl	8000228 <__adddf3>
 8007ee8:	ec41 0b10 	vmov	d0, r0, r1
 8007eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ef0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8007ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8007ef8:	fa23 f707 	lsr.w	r7, r3, r7
 8007efc:	4207      	tst	r7, r0
 8007efe:	d0f3      	beq.n	8007ee8 <floor+0x98>
 8007f00:	a30f      	add	r3, pc, #60	; (adr r3, 8007f40 <floor+0xf0>)
 8007f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f06:	f7f8 f98f 	bl	8000228 <__adddf3>
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	f7f8 fdd1 	bl	8000ab4 <__aeabi_dcmpgt>
 8007f12:	2800      	cmp	r0, #0
 8007f14:	d0bf      	beq.n	8007e96 <floor+0x46>
 8007f16:	2c00      	cmp	r4, #0
 8007f18:	da02      	bge.n	8007f20 <floor+0xd0>
 8007f1a:	2e14      	cmp	r6, #20
 8007f1c:	d103      	bne.n	8007f26 <floor+0xd6>
 8007f1e:	3401      	adds	r4, #1
 8007f20:	ea25 0507 	bic.w	r5, r5, r7
 8007f24:	e7b7      	b.n	8007e96 <floor+0x46>
 8007f26:	2301      	movs	r3, #1
 8007f28:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8007f2c:	fa03 f606 	lsl.w	r6, r3, r6
 8007f30:	4435      	add	r5, r6
 8007f32:	4545      	cmp	r5, r8
 8007f34:	bf38      	it	cc
 8007f36:	18e4      	addcc	r4, r4, r3
 8007f38:	e7f2      	b.n	8007f20 <floor+0xd0>
 8007f3a:	2500      	movs	r5, #0
 8007f3c:	462c      	mov	r4, r5
 8007f3e:	e7aa      	b.n	8007e96 <floor+0x46>
 8007f40:	8800759c 	.word	0x8800759c
 8007f44:	7e37e43c 	.word	0x7e37e43c
 8007f48:	bff00000 	.word	0xbff00000
 8007f4c:	000fffff 	.word	0x000fffff

08007f50 <scalbn>:
 8007f50:	b570      	push	{r4, r5, r6, lr}
 8007f52:	ec55 4b10 	vmov	r4, r5, d0
 8007f56:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8007f5a:	4606      	mov	r6, r0
 8007f5c:	462b      	mov	r3, r5
 8007f5e:	b99a      	cbnz	r2, 8007f88 <scalbn+0x38>
 8007f60:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007f64:	4323      	orrs	r3, r4
 8007f66:	d036      	beq.n	8007fd6 <scalbn+0x86>
 8007f68:	4b39      	ldr	r3, [pc, #228]	; (8008050 <scalbn+0x100>)
 8007f6a:	4629      	mov	r1, r5
 8007f6c:	ee10 0a10 	vmov	r0, s0
 8007f70:	2200      	movs	r2, #0
 8007f72:	f7f8 fb0f 	bl	8000594 <__aeabi_dmul>
 8007f76:	4b37      	ldr	r3, [pc, #220]	; (8008054 <scalbn+0x104>)
 8007f78:	429e      	cmp	r6, r3
 8007f7a:	4604      	mov	r4, r0
 8007f7c:	460d      	mov	r5, r1
 8007f7e:	da10      	bge.n	8007fa2 <scalbn+0x52>
 8007f80:	a32b      	add	r3, pc, #172	; (adr r3, 8008030 <scalbn+0xe0>)
 8007f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f86:	e03a      	b.n	8007ffe <scalbn+0xae>
 8007f88:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8007f8c:	428a      	cmp	r2, r1
 8007f8e:	d10c      	bne.n	8007faa <scalbn+0x5a>
 8007f90:	ee10 2a10 	vmov	r2, s0
 8007f94:	4620      	mov	r0, r4
 8007f96:	4629      	mov	r1, r5
 8007f98:	f7f8 f946 	bl	8000228 <__adddf3>
 8007f9c:	4604      	mov	r4, r0
 8007f9e:	460d      	mov	r5, r1
 8007fa0:	e019      	b.n	8007fd6 <scalbn+0x86>
 8007fa2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007fa6:	460b      	mov	r3, r1
 8007fa8:	3a36      	subs	r2, #54	; 0x36
 8007faa:	4432      	add	r2, r6
 8007fac:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007fb0:	428a      	cmp	r2, r1
 8007fb2:	dd08      	ble.n	8007fc6 <scalbn+0x76>
 8007fb4:	2d00      	cmp	r5, #0
 8007fb6:	a120      	add	r1, pc, #128	; (adr r1, 8008038 <scalbn+0xe8>)
 8007fb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fbc:	da1c      	bge.n	8007ff8 <scalbn+0xa8>
 8007fbe:	a120      	add	r1, pc, #128	; (adr r1, 8008040 <scalbn+0xf0>)
 8007fc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fc4:	e018      	b.n	8007ff8 <scalbn+0xa8>
 8007fc6:	2a00      	cmp	r2, #0
 8007fc8:	dd08      	ble.n	8007fdc <scalbn+0x8c>
 8007fca:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007fce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007fd2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007fd6:	ec45 4b10 	vmov	d0, r4, r5
 8007fda:	bd70      	pop	{r4, r5, r6, pc}
 8007fdc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007fe0:	da19      	bge.n	8008016 <scalbn+0xc6>
 8007fe2:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007fe6:	429e      	cmp	r6, r3
 8007fe8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8007fec:	dd0a      	ble.n	8008004 <scalbn+0xb4>
 8007fee:	a112      	add	r1, pc, #72	; (adr r1, 8008038 <scalbn+0xe8>)
 8007ff0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d1e2      	bne.n	8007fbe <scalbn+0x6e>
 8007ff8:	a30f      	add	r3, pc, #60	; (adr r3, 8008038 <scalbn+0xe8>)
 8007ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ffe:	f7f8 fac9 	bl	8000594 <__aeabi_dmul>
 8008002:	e7cb      	b.n	8007f9c <scalbn+0x4c>
 8008004:	a10a      	add	r1, pc, #40	; (adr r1, 8008030 <scalbn+0xe0>)
 8008006:	e9d1 0100 	ldrd	r0, r1, [r1]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d0b8      	beq.n	8007f80 <scalbn+0x30>
 800800e:	a10e      	add	r1, pc, #56	; (adr r1, 8008048 <scalbn+0xf8>)
 8008010:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008014:	e7b4      	b.n	8007f80 <scalbn+0x30>
 8008016:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800801a:	3236      	adds	r2, #54	; 0x36
 800801c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008020:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008024:	4620      	mov	r0, r4
 8008026:	4b0c      	ldr	r3, [pc, #48]	; (8008058 <scalbn+0x108>)
 8008028:	2200      	movs	r2, #0
 800802a:	e7e8      	b.n	8007ffe <scalbn+0xae>
 800802c:	f3af 8000 	nop.w
 8008030:	c2f8f359 	.word	0xc2f8f359
 8008034:	01a56e1f 	.word	0x01a56e1f
 8008038:	8800759c 	.word	0x8800759c
 800803c:	7e37e43c 	.word	0x7e37e43c
 8008040:	8800759c 	.word	0x8800759c
 8008044:	fe37e43c 	.word	0xfe37e43c
 8008048:	c2f8f359 	.word	0xc2f8f359
 800804c:	81a56e1f 	.word	0x81a56e1f
 8008050:	43500000 	.word	0x43500000
 8008054:	ffff3cb0 	.word	0xffff3cb0
 8008058:	3c900000 	.word	0x3c900000

0800805c <_init>:
 800805c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800805e:	bf00      	nop
 8008060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008062:	bc08      	pop	{r3}
 8008064:	469e      	mov	lr, r3
 8008066:	4770      	bx	lr

08008068 <_fini>:
 8008068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800806a:	bf00      	nop
 800806c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800806e:	bc08      	pop	{r3}
 8008070:	469e      	mov	lr, r3
 8008072:	4770      	bx	lr
