VERILOG_SOURCES += $(SPINALROOT)/PDMTester.v
TOPLEVEL=PDMTester
MODULE=PDMTester

include ../common/Makefile.sim
