(pcb "C:\Users\alnwlsn\lizard-sync\projects\computers\trs-80\wc-80\boards\cpu5\topor\cpu2.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  120000 -120000  20000 -120000  20000 -20000  120000 -20000
            120000 -120000)
    )
    (via "Via[0-1]_600:300_um" "Via[0-1]_1200:600_um")
    (rule
      (width 127)
      (clearance 127.1)
      (clearance 127.1 (type default_smd))
      (clearance 31.75 (type smd_smd))
    )
  )
  (placement
    (component Resistor_SMD:R_0805_2012Metric
      (place R21 101704 -60960 back 180 (PN 1K))
      (place R20 101704 -56388 back 180 (PN 1K))
      (place R19 112626 -107950 back 180 (PN 1K))
      (place R18 106934 -26312.5 back 270 (PN 1K))
      (place R17 100838 -26312.5 back 270 (PN 1K))
    )
    (component LED_THT:LED_D3.0mm_FlatTop
      (place D10 102616 -62992 front 0 (PN ROM))
      (place D9 102616 -58420 front 0 (PN RAM))
      (place D8 113792 -109982 front 0 (PN S6))
      (place D7 108966 -25400 front 90 (PN INUSE))
      (place D6 102870 -25400 front 90 (PN EXMEM))
      (place D5 58674 -27940 front 90 (PN RESET))
      (place D4 58674 -35814 front 90 (PN NMI))
      (place D3 75946 -24638 front 90 (PN MM))
      (place D2 102616 -49276 front 0 (PN PWR))
      (place D1 102616 -53848 front 0 (PN HALT))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x13_P2.54mm_Vertical
      (place J5 60706 -21844 front 270 (PN Conn_01x13_Female))
    )
    (component Resistor_SMD:R_0805_2012Metric::1
      (place R16 59690 -29972 back 0 (PN 1K))
      (place R15 59793.5 -37846 back 0 (PN 1K))
      (place R14 78232 -23471.5 back 90 (PN 1K))
      (place R9 101704 -47244 back 180 (PN 1K))
      (place R13 53744.5 -62865 back 0 (PN 4k7))
      (place R12 76200 -102720 back 270 (PN 4k7))
      (place R11 66040 -102720 back 270 (PN 4k7))
      (place R10 71120 -100480 back 90 (PN 4k7))
      (place R8 101704 -51816 back 180 (PN 1K))
      (place R7 75969.5 -81915 back 0 (PN 4k7))
      (place R6 75969.5 -84455 back 0 (PN 4k7))
      (place R5 65913 -81915 back 180 (PN 4k7))
      (place R4 68937.5 -27940 back 0 (PN 4k7))
      (place R3 68937.5 -38100 back 0 (PN 4k7))
      (place R2 68937.5 -25400 back 0 (PN 10))
      (place R1 68937.5 -33020 back 0 (PN 10))
    )
    (component Capacitor_THT:CP_Radial_D8.0mm_P3.50mm
      (place C3 31114 -38608 front 0 (PN 470uF))
      (place C8 31114 -28829 front 0 (PN 470uF))
    )
    (component Button_Switch_THT:SW_PUSH_6mm
      (place SW2 109832 -58420 front 0 (PN RESET))
      (place SW1 109832 -49348 front 0 (PN NMI))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U8 88900 -45720 front 0 (PN DS1315))
    )
    (component Crystal:Crystal_AT310_D3.0mm_L10.0mm_Horizontal
      (place Y1 83185 -46990 front 0 (PN 32768Hz))
    )
    (component "wilson-z80:BS-01-A4CJ004"
      (place BT1 87630 -31750 front 180 (PN 3V))
    )
    (component Capacitor_SMD:C_0805_2012Metric
      (place C23 52070 -29652 back 90 (PN 100n))
      (place C14 95697 -67945 back 180 (PN 100n))
      (place C12 81026 -112964 back 90 (PN 100n))
    )
    (component Capacitor_SMD:C_0805_2012Metric::1
      (place C21 33020 -36576 back 180 (PN 100n))
      (place C20 33020 -30988 back 180 (PN 100n))
      (place C19 78740 -102682 back 270 (PN 100n))
      (place C18 41336 -65405 back 180 (PN 100n))
      (place C17 53782 -93345 back 180 (PN 100n))
      (place C16 41336 -93345 back 180 (PN 100n))
      (place C15 47178 -118110 back 180 (PN 100n))
      (place C13 53782 -65405 back 180 (PN 100n))
      (place C11 76200 -115128 back 270 (PN 100n))
      (place C10 115250 -67945 back 0 (PN 100n))
      (place C9 65847 -69342 back 180 (PN 100n))
      (place C7 68900 -22860 back 0 (PN 100n))
      (place C6 34478 -118110 back 180 (PN 100n))
      (place C5 114300 -31115 back 0 (PN 100n))
      (place C4 93665 -45720 back 0 (PN 100n))
      (place C2 68900 -30480 back 180 (PN 2u2))
      (place C1 68900 -35560 back 180 (PN 4u7))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U10 78740 -97790 front 270 (PN 74LS32))
      (place U6 76200 -110236 front 270 (PN 74LS32))
      (place U1 64135 -22860 front 0 (PN 74LS132))
    )
    (component "Package_DIP:DIP-24_W7.62mm_Socket"
      (place U5 81026 -117856 front 90 (PN ATF22V10C))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (place U4 52070 -118110 front 180 (PN 74HC670))
      (place U3 39370 -118110 front 180 (PN 74HC670))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U2 63259 -43815 front 0 (PN Z80CPU))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket"
      (place U12 83185 -67945 front 0 (PN AS6C4008))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket::1"
      (place U11 102870 -67945 front 0 (PN SST39SF040))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place U16 46228 -65405 front 180 (PN 74HC244))
      (place U15 58674 -93345 front 180 (PN 74HC244))
      (place U14 58674 -65405 front 180 (PN 74HC244))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket::1"
      (place U13 46228 -93345 front 180 (PN 74HC245))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (place J2 22540 -30600 front 0 (PN Conn_02x04_Odd_Even))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical::1
      (place J1 22540 -101780 front 0 (PN Conn_02x04_Odd_Even))
    )
    (component MountingHole:MountingHole_3.2mm_M3_DIN965_Pad
      (place M4 23500 -116500 front 0 (PN "3mm-mounting-hole"))
      (place M3 23500 -23500 front 0 (PN "3mm-mounting-hole"))
      (place M2 116500 -116500 front 0 (PN "3mm-mounting-hole"))
      (place M1 116500 -23500 front 0 (PN "3mm-mounting-hole"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (place J4 30540 -45870 front 0 (PN "TRS80W-header"))
    )
    (component "Oscillator:Oscillator_DIP-8"
      (place X1 44450 -26797 front 270 (PN CXO_DIP8))
    )
    (component "wilson-z80:DIP-24_W15.24mm_Socket"
      (place U7 109474 -37465 front 180 (PN HPDL1414))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 56515 -118110 front 90 (PN 4k7))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical::1
      (place J3 22540 -45870 front 0 (PN "TRS80W-header"))
    )
  )
  (library
    (image Resistor_SMD:R_0805_2012Metric
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 120  -227.064 735  227.064 735))
      (outline (path signal 120  -227.064 -735  227.064 -735))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  1680 -950  -1680 -950))
      (pin RoundRect[T]Pad_1025x1400_250.95_um 2 912.5 0)
      (pin RoundRect[T]Pad_1025x1400_250.95_um 1 -912.5 0)
    )
    (image LED_THT:LED_D3.0mm_FlatTop
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x13_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -31750))
      (outline (path signal 100  1270 -31750  -1270 -31750))
      (outline (path signal 100  -1270 -31750  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -31810  1330 -31810))
      (outline (path signal 120  -1330 -1270  -1330 -31810))
      (outline (path signal 120  1330 -1270  1330 -31810))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -32250))
      (outline (path signal 50  -1800 -32250  1800 -32250))
      (outline (path signal 50  1800 -32250  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_SMD:R_0805_2012Metric::1
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 120  -227.064 735  227.064 735))
      (outline (path signal 120  -227.064 -735  227.064 -735))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  1680 -950  -1680 -950))
      (pin RoundRect[T]Pad_1025x1400_250.949_um 2 912.5 0)
      (pin RoundRect[T]Pad_1025x1400_250.949_um 1 -912.5 0)
    )
    (image Capacitor_THT:CP_Radial_D8.0mm_P3.50mm
      (outline (path signal 100  5750 0  5668.12 -805.194  5425.83 -1577.42  5033.05 -2285.07
            4505.87 -2899.17  3865.86 -3394.58  3139.22 -3751.01  2355.71 -3953.87
            1547.4 -3994.87  747.39 -3872.31  -11.577 -3591.22  -698.424 -3163.1
            -1285.03 -2605.49  -1747.39 -1941.21  -2066.56 -1197.45  -2229.48 -404.673
            -2229.48 404.673  -2066.56 1197.45  -1747.39 1941.21  -1285.03 2605.49
            -698.424 3163.1  -11.577 3591.22  747.39 3872.31  1547.4 3994.87
            2355.71 3953.87  3139.22 3751.01  3865.86 3394.58  4505.87 2899.17
            5033.05 2285.07  5425.83 1577.42  5668.12 805.194  5750 0))
      (outline (path signal 120  5870 0  5790.84 -803.772  5556.38 -1576.66  5175.65 -2288.95
            4663.28 -2913.28  4038.95 -3425.66  3326.66 -3806.38  2553.77 -4040.84
            1750 -4120  946.228 -4040.84  173.344 -3806.38  -538.949 -3425.66
            -1163.28 -2913.28  -1675.65 -2288.95  -2056.38 -1576.66  -2290.84 -803.772
            -2370 0  -2290.84 803.772  -2056.38 1576.66  -1675.65 2288.95
            -1163.28 2913.28  -538.949 3425.66  173.344 3806.38  946.228 4040.84
            1750 4120  2553.77 4040.84  3326.66 3806.38  4038.95 3425.66
            4663.28 2913.28  5175.65 2288.95  5556.38 1576.66  5790.84 803.772
            5870 0))
      (outline (path signal 50  6000 0  5918.34 -829.134  5676.49 -1626.4  5283.75 -2361.17
            4755.2 -3005.2  4111.17 -3533.75  3376.41 -3926.49  2579.13 -4168.34
            1750 -4250  920.866 -4168.34  123.595 -3926.49  -611.173 -3533.75
            -1255.2 -3005.2  -1783.75 -2361.17  -2176.49 -1626.4  -2418.34 -829.134
            -2500 0  -2418.34 829.134  -2176.49 1626.4  -1783.75 2361.17
            -1255.2 3005.2  -611.173 3533.75  123.595 3926.49  920.866 4168.34
            1750 4250  2579.13 4168.34  3376.41 3926.49  4111.17 3533.75
            4755.2 3005.2  5283.75 2361.17  5676.49 1626.4  5918.34 829.134
            6000 0))
      (outline (path signal 100  -1676.76 1747.5  -876.759 1747.5))
      (outline (path signal 100  -1276.76 2147.5  -1276.76 1347.5))
      (outline (path signal 120  1750 4080  1750 -4080))
      (outline (path signal 120  1790 4080  1790 -4080))
      (outline (path signal 120  1830 4080  1830 -4080))
      (outline (path signal 120  1870 4079  1870 -4079))
      (outline (path signal 120  1910 4077  1910 -4077))
      (outline (path signal 120  1950 4076  1950 -4076))
      (outline (path signal 120  1990 4074  1990 -4074))
      (outline (path signal 120  2030 4071  2030 -4071))
      (outline (path signal 120  2070 4068  2070 -4068))
      (outline (path signal 120  2110 4065  2110 -4065))
      (outline (path signal 120  2150 4061  2150 -4061))
      (outline (path signal 120  2190 4057  2190 -4057))
      (outline (path signal 120  2230 4052  2230 -4052))
      (outline (path signal 120  2270 4048  2270 -4048))
      (outline (path signal 120  2310 4042  2310 -4042))
      (outline (path signal 120  2350 4037  2350 -4037))
      (outline (path signal 120  2390 4030  2390 -4030))
      (outline (path signal 120  2430 4024  2430 -4024))
      (outline (path signal 120  2471 4017  2471 1040))
      (outline (path signal 120  2471 -1040  2471 -4017))
      (outline (path signal 120  2511 4010  2511 1040))
      (outline (path signal 120  2511 -1040  2511 -4010))
      (outline (path signal 120  2551 4002  2551 1040))
      (outline (path signal 120  2551 -1040  2551 -4002))
      (outline (path signal 120  2591 3994  2591 1040))
      (outline (path signal 120  2591 -1040  2591 -3994))
      (outline (path signal 120  2631 3985  2631 1040))
      (outline (path signal 120  2631 -1040  2631 -3985))
      (outline (path signal 120  2671 3976  2671 1040))
      (outline (path signal 120  2671 -1040  2671 -3976))
      (outline (path signal 120  2711 3967  2711 1040))
      (outline (path signal 120  2711 -1040  2711 -3967))
      (outline (path signal 120  2751 3957  2751 1040))
      (outline (path signal 120  2751 -1040  2751 -3957))
      (outline (path signal 120  2791 3947  2791 1040))
      (outline (path signal 120  2791 -1040  2791 -3947))
      (outline (path signal 120  2831 3936  2831 1040))
      (outline (path signal 120  2831 -1040  2831 -3936))
      (outline (path signal 120  2871 3925  2871 1040))
      (outline (path signal 120  2871 -1040  2871 -3925))
      (outline (path signal 120  2911 3914  2911 1040))
      (outline (path signal 120  2911 -1040  2911 -3914))
      (outline (path signal 120  2951 3902  2951 1040))
      (outline (path signal 120  2951 -1040  2951 -3902))
      (outline (path signal 120  2991 3889  2991 1040))
      (outline (path signal 120  2991 -1040  2991 -3889))
      (outline (path signal 120  3031 3877  3031 1040))
      (outline (path signal 120  3031 -1040  3031 -3877))
      (outline (path signal 120  3071 3863  3071 1040))
      (outline (path signal 120  3071 -1040  3071 -3863))
      (outline (path signal 120  3111 3850  3111 1040))
      (outline (path signal 120  3111 -1040  3111 -3850))
      (outline (path signal 120  3151 3835  3151 1040))
      (outline (path signal 120  3151 -1040  3151 -3835))
      (outline (path signal 120  3191 3821  3191 1040))
      (outline (path signal 120  3191 -1040  3191 -3821))
      (outline (path signal 120  3231 3805  3231 1040))
      (outline (path signal 120  3231 -1040  3231 -3805))
      (outline (path signal 120  3271 3790  3271 1040))
      (outline (path signal 120  3271 -1040  3271 -3790))
      (outline (path signal 120  3311 3774  3311 1040))
      (outline (path signal 120  3311 -1040  3311 -3774))
      (outline (path signal 120  3351 3757  3351 1040))
      (outline (path signal 120  3351 -1040  3351 -3757))
      (outline (path signal 120  3391 3740  3391 1040))
      (outline (path signal 120  3391 -1040  3391 -3740))
      (outline (path signal 120  3431 3722  3431 1040))
      (outline (path signal 120  3431 -1040  3431 -3722))
      (outline (path signal 120  3471 3704  3471 1040))
      (outline (path signal 120  3471 -1040  3471 -3704))
      (outline (path signal 120  3511 3686  3511 1040))
      (outline (path signal 120  3511 -1040  3511 -3686))
      (outline (path signal 120  3551 3666  3551 1040))
      (outline (path signal 120  3551 -1040  3551 -3666))
      (outline (path signal 120  3591 3647  3591 1040))
      (outline (path signal 120  3591 -1040  3591 -3647))
      (outline (path signal 120  3631 3627  3631 1040))
      (outline (path signal 120  3631 -1040  3631 -3627))
      (outline (path signal 120  3671 3606  3671 1040))
      (outline (path signal 120  3671 -1040  3671 -3606))
      (outline (path signal 120  3711 3584  3711 1040))
      (outline (path signal 120  3711 -1040  3711 -3584))
      (outline (path signal 120  3751 3562  3751 1040))
      (outline (path signal 120  3751 -1040  3751 -3562))
      (outline (path signal 120  3791 3540  3791 1040))
      (outline (path signal 120  3791 -1040  3791 -3540))
      (outline (path signal 120  3831 3517  3831 1040))
      (outline (path signal 120  3831 -1040  3831 -3517))
      (outline (path signal 120  3871 3493  3871 1040))
      (outline (path signal 120  3871 -1040  3871 -3493))
      (outline (path signal 120  3911 3469  3911 1040))
      (outline (path signal 120  3911 -1040  3911 -3469))
      (outline (path signal 120  3951 3444  3951 1040))
      (outline (path signal 120  3951 -1040  3951 -3444))
      (outline (path signal 120  3991 3418  3991 1040))
      (outline (path signal 120  3991 -1040  3991 -3418))
      (outline (path signal 120  4031 3392  4031 1040))
      (outline (path signal 120  4031 -1040  4031 -3392))
      (outline (path signal 120  4071 3365  4071 1040))
      (outline (path signal 120  4071 -1040  4071 -3365))
      (outline (path signal 120  4111 3338  4111 1040))
      (outline (path signal 120  4111 -1040  4111 -3338))
      (outline (path signal 120  4151 3309  4151 1040))
      (outline (path signal 120  4151 -1040  4151 -3309))
      (outline (path signal 120  4191 3280  4191 1040))
      (outline (path signal 120  4191 -1040  4191 -3280))
      (outline (path signal 120  4231 3250  4231 1040))
      (outline (path signal 120  4231 -1040  4231 -3250))
      (outline (path signal 120  4271 3220  4271 1040))
      (outline (path signal 120  4271 -1040  4271 -3220))
      (outline (path signal 120  4311 3189  4311 1040))
      (outline (path signal 120  4311 -1040  4311 -3189))
      (outline (path signal 120  4351 3156  4351 1040))
      (outline (path signal 120  4351 -1040  4351 -3156))
      (outline (path signal 120  4391 3124  4391 1040))
      (outline (path signal 120  4391 -1040  4391 -3124))
      (outline (path signal 120  4431 3090  4431 1040))
      (outline (path signal 120  4431 -1040  4431 -3090))
      (outline (path signal 120  4471 3055  4471 1040))
      (outline (path signal 120  4471 -1040  4471 -3055))
      (outline (path signal 120  4511 3019  4511 1040))
      (outline (path signal 120  4511 -1040  4511 -3019))
      (outline (path signal 120  4551 2983  4551 -2983))
      (outline (path signal 120  4591 2945  4591 -2945))
      (outline (path signal 120  4631 2907  4631 -2907))
      (outline (path signal 120  4671 2867  4671 -2867))
      (outline (path signal 120  4711 2826  4711 -2826))
      (outline (path signal 120  4751 2784  4751 -2784))
      (outline (path signal 120  4791 2741  4791 -2741))
      (outline (path signal 120  4831 2697  4831 -2697))
      (outline (path signal 120  4871 2651  4871 -2651))
      (outline (path signal 120  4911 2604  4911 -2604))
      (outline (path signal 120  4951 2556  4951 -2556))
      (outline (path signal 120  4991 2505  4991 -2505))
      (outline (path signal 120  5031 2454  5031 -2454))
      (outline (path signal 120  5071 2400  5071 -2400))
      (outline (path signal 120  5111 2345  5111 -2345))
      (outline (path signal 120  5151 2287  5151 -2287))
      (outline (path signal 120  5191 2228  5191 -2228))
      (outline (path signal 120  5231 2166  5231 -2166))
      (outline (path signal 120  5271 2102  5271 -2102))
      (outline (path signal 120  5311 2034  5311 -2034))
      (outline (path signal 120  5351 1964  5351 -1964))
      (outline (path signal 120  5391 1890  5391 -1890))
      (outline (path signal 120  5431 1813  5431 -1813))
      (outline (path signal 120  5471 1731  5471 -1731))
      (outline (path signal 120  5511 1645  5511 -1645))
      (outline (path signal 120  5551 1552  5551 -1552))
      (outline (path signal 120  5591 1453  5591 -1453))
      (outline (path signal 120  5631 1346  5631 -1346))
      (outline (path signal 120  5671 1229  5671 -1229))
      (outline (path signal 120  5711 1098  5711 -1098))
      (outline (path signal 120  5751 948  5751 -948))
      (outline (path signal 120  5791 768  5791 -768))
      (outline (path signal 120  5831 533  5831 -533))
      (outline (path signal 120  -2659.7 2315  -1859.7 2315))
      (outline (path signal 120  -2259.7 2715  -2259.7 1915))
      (pin Round[A]Pad_1600_um 2 3500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Button_Switch_THT:SW_PUSH_6mm
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  3250 750  6250 750))
      (pin Round[A]Pad_2000_um (rotate 90) 1 6500 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 0 -4500)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image Crystal:Crystal_AT310_D3.0mm_L10.0mm_Horizontal
      (outline (path signal 50  3600 800  -1000 800))
      (outline (path signal 50  3600 -14300  3600 800))
      (outline (path signal 50  -1000 -14300  3600 -14300))
      (outline (path signal 50  -1000 800  -1000 -14300))
      (outline (path signal 120  2540 -1400  2540 -700))
      (outline (path signal 120  1870 -2800  2540 -1400))
      (outline (path signal 120  0 -1400  0 -700))
      (outline (path signal 120  670 -2800  0 -1400))
      (outline (path signal 120  2970 -2800  -430 -2800))
      (outline (path signal 120  2970 -13700  2970 -2800))
      (outline (path signal 120  -430 -13700  2970 -13700))
      (outline (path signal 120  -430 -2800  -430 -13700))
      (outline (path signal 100  2540 -1500  2540 0))
      (outline (path signal 100  1870 -3000  2540 -1500))
      (outline (path signal 100  0 -1500  0 0))
      (outline (path signal 100  670 -3000  0 -1500))
      (outline (path signal 100  2770 -3000  -230 -3000))
      (outline (path signal 100  2770 -13500  2770 -3000))
      (outline (path signal 100  -230 -13500  2770 -13500))
      (outline (path signal 100  -230 -3000  -230 -13500))
      (pin Round[A]Pad_1000_um 2 2540 0)
      (pin Round[A]Pad_1000_um 1 0 0)
    )
    (image "wilson-z80:BS-01-A4CJ004"
      (outline (path signal 120  13500 -3800  10600 -3800))
      (outline (path signal 120  13500 3800  13500 -3800))
      (outline (path signal 120  10600 3800  13500 3800))
      (outline (path signal 120  -10500 -3900  -10500 3900))
      (pin Round[A]Pad_1524_um 1 12300 0)
      (pin Round[A]Pad_1524_um 2 -7700 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric
      (outline (path signal 50  1700 -980  -1700 -980))
      (outline (path signal 50  1700 980  1700 -980))
      (outline (path signal 50  -1700 980  1700 980))
      (outline (path signal 50  -1700 -980  -1700 980))
      (outline (path signal 120  -261.252 -735  261.252 -735))
      (outline (path signal 120  -261.252 735  261.252 735))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (pin RoundRect[T]Pad_1000x1450_250.951_um 1 -950 0)
      (pin RoundRect[T]Pad_1000x1450_250.951_um 2 950 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric::1
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 120  -261.252 735  261.252 735))
      (outline (path signal 120  -261.252 -735  261.252 -735))
      (outline (path signal 50  -1700 -980  -1700 980))
      (outline (path signal 50  -1700 980  1700 980))
      (outline (path signal 50  1700 980  1700 -980))
      (outline (path signal 50  1700 -980  -1700 -980))
      (pin RoundRect[T]Pad_1000x1450_250.951_um 2 950 0)
      (pin RoundRect[T]Pad_1000x1450_250.951_um 1 -950 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-24_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (outline (path signal 100  8890 -29270  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  -1330 -29330  8950 -29330))
      (outline (path signal 120  8950 -29330  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket::1"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical::1
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image MountingHole:MountingHole_3.2mm_M3_DIN965_Pad
      (outline (path signal 150  2800 0  2718.64 -670.084  2479.28 -1301.22  2095.83 -1856.74
            1590.58 -2304.36  992.894 -2618.05  337.503 -2779.59  -337.503 -2779.59
            -992.894 -2618.05  -1590.58 -2304.36  -2095.83 -1856.74  -2479.28 -1301.22
            -2718.64 -670.084  -2800 0  -2718.64 670.084  -2479.28 1301.22
            -2095.83 1856.74  -1590.58 2304.36  -992.894 2618.05  -337.503 2779.59
            337.503 2779.59  992.894 2618.05  1590.58 2304.36  2095.83 1856.74
            2479.28 1301.22  2718.64 670.084  2800 0))
      (outline (path signal 50  3050 0  2967.79 -703.378  2725.58 -1368.84  2336.44 -1960.5
            1821.33 -2446.48  1208.04 -2800.56  529.627 -3003.66  -177.342 -3044.84
            -874.75 -2921.87  -1525 -2641.38  -2093.04 -2218.49  -2548.24 -1676
            -2866.06 -1043.16  -3029.38 -354.083  -3029.38 354.083  -2866.06 1043.16
            -2548.24 1676  -2093.04 2218.49  -1525 2641.38  -874.75 2921.87
            -177.342 3044.84  529.627 3003.66  1208.04 2800.56  1821.33 2446.48
            2336.44 1960.5  2725.58 1368.84  2967.79 703.378  3050 0))
      (pin Round[A]Pad_5600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Oscillator:Oscillator_DIP-8"
      (outline (path signal 100  -2540 -2540  -2540 9510))
      (outline (path signal 100  -1890 10160  9510 10160))
      (outline (path signal 100  10160 9510  10160 -1890))
      (outline (path signal 100  -2540 -2540  9510 -2540))
      (outline (path signal 120  -2640 -2640  9510 -2640))
      (outline (path signal 120  10260 -1890  10260 9510))
      (outline (path signal 120  9510 10260  -1890 10260))
      (outline (path signal 120  -2640 9510  -2640 -2640))
      (outline (path signal 100  -1540 -1540  8810 -1540))
      (outline (path signal 100  -1540 -1540  -1540 8810))
      (outline (path signal 100  -1190 9160  8810 9160))
      (outline (path signal 100  9160 -1190  9160 8810))
      (outline (path signal 50  -2790 -2790  10410 -2790))
      (outline (path signal 50  -2790 10410  -2790 -2790))
      (outline (path signal 50  10410 10410  -2790 10410))
      (outline (path signal 50  10410 -2790  10410 10410))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 8 0 7620)
      (pin Round[A]Pad_1600_um 5 7620 7620)
      (pin Round[A]Pad_1600_um 4 7620 0)
    )
    (image "wilson-z80:DIP-24_W15.24mm_Socket"
      (outline (path signal 120  -10050 -8750  10050 -8750))
      (outline (path signal 120  -10050 8750  10050 8750))
      (outline (path signal 120  10050 8750  10050 -8750))
      (outline (path signal 120  -10050 -8750  -10050 8750))
      (outline (path signal 120  0 7620  1270 6350))
      (outline (path signal 120  1270 6350  -1270 6350))
      (outline (path signal 120  -1270 6350  0 7620))
      (pin Oval[A]Pad_1600x1600_um 12 7620 6350)
      (pin Oval[A]Pad_1600x1600_um 11 7620 3810)
      (pin Oval[A]Pad_1600x1600_um 10 7620 1270)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -1270)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -3810)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -6350)
      (pin Oval[A]Pad_1600x1600_um 6 -7620 -6350)
      (pin Oval[A]Pad_1600x1600_um 5 -7620 -3810)
      (pin Oval[A]Pad_1600x1600_um 4 -7620 -1270)
      (pin Oval[A]Pad_1600x1600_um 3 -7620 1270)
      (pin Oval[A]Pad_1600x1600_um 2 -7620 3810)
      (pin Rect[A]Pad_1600x1600_um 1 -7620 6350)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical::1
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (padstack Round[A]Pad_1000_um
      (shape (circle F.Cu 1000))
      (shape (circle B.Cu 1000))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_5600_um
      (shape (circle F.Cu 5600))
      (shape (circle B.Cu 5600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1000x1450_250.951_um
      (shape (polygon F.Cu 0  293.577 722.138  335.83 710.817  375.475 692.33  411.308 667.24
            442.24 636.308  467.33 600.476  485.817 560.83  497.138 518.577
            500.951 475  500.951 -475  497.138 -518.577  485.817 -560.83
            467.33 -600.475  442.24 -636.308  411.308 -667.24  375.476 -692.33
            335.83 -710.817  293.577 -722.138  250 -725.951  -250 -725.951
            -293.577 -722.138  -335.83 -710.817  -375.475 -692.33  -411.308 -667.24
            -442.24 -636.308  -467.33 -600.476  -485.817 -560.83  -497.138 -518.577
            -500.951 -475  -500.951 475  -497.138 518.577  -485.817 560.83
            -467.33 600.475  -442.24 636.308  -411.308 667.24  -375.476 692.33
            -335.83 710.817  -293.577 722.138  -250 725.951  250 725.951
            293.577 722.138))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1025x1400_250.95_um
      (shape (polygon F.Cu 0  306.078 697.139  348.331 685.817  387.976 667.33  423.809 642.24
            454.74 611.309  479.83 575.476  498.317 535.831  509.639 493.578
            513.451 450.001  513.451 -450.001  509.639 -493.578  498.317 -535.831
            479.83 -575.476  454.74 -611.309  423.809 -642.24  387.976 -667.33
            348.331 -685.817  306.078 -697.139  262.501 -700.951  -262.501 -700.951
            -306.078 -697.139  -348.331 -685.817  -387.976 -667.33  -423.809 -642.24
            -454.74 -611.309  -479.83 -575.476  -498.317 -535.831  -509.639 -493.578
            -513.451 -450.001  -513.451 450.001  -509.639 493.578  -498.317 535.831
            -479.83 575.476  -454.74 611.309  -423.809 642.24  -387.976 667.33
            -348.331 685.817  -306.078 697.139  -262.501 700.951  262.501 700.951
            306.078 697.139))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1025x1400_250.949_um
      (shape (polygon F.Cu 0  306.079 697.139  348.332 685.817  387.976 667.33  423.809 642.24
            454.74 611.309  479.83 575.477  498.317 535.832  509.639 493.579
            513.451 450.002  513.451 -450.002  509.639 -493.579  498.317 -535.832
            479.83 -575.476  454.74 -611.309  423.809 -642.24  387.977 -667.33
            348.332 -685.817  306.079 -697.139  262.502 -700.951  -262.502 -700.951
            -306.079 -697.139  -348.332 -685.817  -387.976 -667.33  -423.809 -642.24
            -454.74 -611.309  -479.83 -575.477  -498.317 -535.832  -509.639 -493.579
            -513.451 -450.002  -513.451 450.002  -509.639 493.579  -498.317 535.832
            -479.83 575.476  -454.74 611.309  -423.809 642.24  -387.977 667.33
            -348.332 685.817  -306.079 697.139  -262.502 700.951  262.502 700.951
            306.079 697.139))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:300_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
    (padstack "Via[0-1]_1200:600_um"
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins D10-2 D9-2 D8-2 D7-2 D6-2 J5-2 D5-2 D4-2 D3-2 C3-1 SW2-1 SW2-1@1 SW1-1
        SW1-1@1 U8-16 C23-1 C21-1 C20-1 C19-1 C18-1 C17-1 C16-1 C15-1 C13-1 C12-1
        C11-1 C10-1 C9-1 C8-1 U10-14 U6-14 U1-14 U5-24 U4-16 U3-16 U2-11 U11-32 U11-31
        U16-20 U15-20 U14-20 U13-20 J2-1 J2-3 J1-2 D2-2 J4-40 X1-8 R12-2 R11-2 R10-2
        D1-2 R7-2 R6-2 R5-2 C7-1 C6-1 C5-1 C4-1 C2-1 C1-1 U7-6 J3-40)
    )
    (net F_A2
      (pins U15-14 J4-39 J3-39)
    )
    (net GND
      (pins J5-1 C3-2 U8-9 U8-5 U8-14 U8-8 BT1-2 C23-2 C21-2 C20-2 C19-2 C18-2 C17-2
        C16-2 C15-2 C14-1 C13-2 C12-2 C11-2 C10-2 C9-2 C8-2 U10-7 U6-7 U1-7 U5-12
        U4-8 U3-8 U2-29 U12-16 U11-16 U16-10 U15-10 U14-10 U13-10 J2-2 J2-4 J2-6 J2-8
        J1-4 R9-1 J4-38 J4-30 J4-7 R13-1 X1-4 R4-2 R3-2 C7-2 C6-2 C5-2 C4-2 U7-7 RN1-1
        J3-38 J3-30 J3-7)
    )
    (net F_A6
      (pins U15-7 J4-37 J3-37)
    )
    (net F_A5
      (pins U15-5 J4-36 J3-36)
    )
    (net F_A7
      (pins U15-9 J4-35 J3-35)
    )
    (net ~WAIT~
      (pins U10-11 U2-24 R6-1)
    )
    (net F_A3
      (pins U15-12 J4-33 J3-33)
    )
    (net F_A4
      (pins U15-3 J4-32 J3-32)
    )
    (net F_D2
      (pins U13-16 J4-31 J3-31)
    )
    (net CLK
      (pins J5-3 U2-6 J4-24 X1-5 J3-24)
    )
    (net F_D0
      (pins U13-18 J4-29 J3-29)
    )
    (net F_A1
      (pins U15-16 J4-28 J3-28)
    )
    (net F_D5
      (pins U13-13 J4-27 J3-27)
    )
    (net F_A0
      (pins U15-18 J4-26 J3-26)
    )
    (net F_D3
      (pins U13-15 J4-25 J3-25)
    )
    (net F_D6
      (pins U13-12 J4-23 J3-23)
    )
    (net ~INT~
      (pins U10-8 U2-16 R5-1)
    )
    (net F_D1
      (pins U13-17 J4-21 J3-21)
    )
    (net ~IN~
      (pins U6-8 U14-15)
    )
    (net F_D7
      (pins U13-11 J4-19 J3-19)
    )
    (net F_A9
      (pins U16-16 J4-18 J3-18)
    )
    (net F_D4
      (pins U13-14 J4-17 J3-17)
    )
    (net ~READ~
      (pins U8-12 U6-3 U12-24 U11-24 U14-11)
    )
    (net ~WRITE~
      (pins U8-3 U6-6 U12-29 U14-13)
    )
    (net ~INTAK~
      (pins U10-3 U14-8)
    )
    (net F_A8
      (pins U16-18 J4-12 J3-12)
    )
    (net ~OUT~
      (pins U6-11 U5-1 U14-17)
    )
    (net F_A11
      (pins U16-12 J4-10 J3-10)
    )
    (net F_A14
      (pins U16-7 J4-9 J3-9)
    )
    (net F_A15
      (pins U16-9 J4-8 J3-8)
    )
    (net F_A12
      (pins U16-3 J4-6 J3-6)
    )
    (net F_A13
      (pins U16-5 J4-5 J3-5)
    )
    (net ~EXMEM~
      (pins R17-1 U4-6 U14-6 RN1-2)
    )
    (net F_A10
      (pins U16-14 J4-3 J3-3)
    )
    (net ~MREQ~
      (pins U6-5 U6-2 U5-2 U2-19 U14-4)
    )
    (net ~SYSRES~
      (pins R16-1 U8-13 U1-5 U1-11 U2-26 U14-2)
    )
    (net S0
      (pins U3-10 U12-3 U11-29 RN1-9)
    )
    (net S1
      (pins U3-9 U12-31 U11-3 RN1-8)
    )
    (net S2
      (pins U3-7 U12-2 U11-2 RN1-7)
    )
    (net S3
      (pins U3-6 U12-30 U11-30 RN1-6)
    )
    (net S4
      (pins U4-10 U12-1 U11-1 RN1-5)
    )
    (net RAM~ROM~
      (pins U5-15 RN1-3)
    )
    (net D0
      (pins J5-6 U8-6 U8-7 U3-15 U2-14 U12-13 U11-13 U13-2 U7-8)
    )
    (net D1
      (pins J5-7 U3-1 U2-15 U12-14 U11-14 U13-3 U7-9)
    )
    (net D2
      (pins J5-8 U3-2 U2-12 U12-15 U11-15 U13-4 U7-10)
    )
    (net D3
      (pins J5-9 U3-3 U2-8 U12-17 U11-17 U13-5 U7-11)
    )
    (net D4
      (pins J5-10 U4-15 U2-7 U12-18 U11-18 U13-6 U7-2)
    )
    (net D5
      (pins J5-11 U4-1 U2-9 U12-19 U11-19 U13-7 U7-1)
    )
    (net D6
      (pins J5-12 U4-2 U2-10 U12-20 U11-20 U13-8 U7-12)
    )
    (net D7
      (pins J5-13 U4-3 U2-13 U12-21 U11-21 U13-9)
    )
    (net "Net-(C2-Pad2)"
      (pins U1-13 U1-12 R4-1 R2-1 C2-2)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-4 U1-3)
    )
    (net "Net-(C1-Pad2)"
      (pins U1-10 U1-9 R3-1 R1-1 C1-2)
    )
    (net ~BankSel~
      (pins U1-2 U5-16 U4-12 U3-12)
    )
    (net A10
      (pins U2-40 U12-23 U11-23 U16-6)
    )
    (net ~IORQ~
      (pins U10-2 U6-13 U6-10 U5-23 U2-20)
    )
    (net A9
      (pins U2-39 U12-26 U11-26 U16-4)
    )
    (net A8
      (pins U2-38 U12-27 U11-27 U16-2)
    )
    (net "Net-(R8-Pad1)"
      (pins U2-18 R8-1)
    )
    (net A7
      (pins U5-3 U2-37 U12-5 U11-5 U15-11)
    )
    (net A6
      (pins U5-4 U2-36 U12-6 U11-6 U15-13)
    )
    (net A5
      (pins U5-5 U2-35 U12-7 U11-7 U15-15)
    )
    (net A4
      (pins U5-6 U2-34 U12-8 U11-8 U15-17)
    )
    (net A3
      (pins U5-7 U2-33 U12-9 U11-9 U15-8)
    )
    (net A2
      (pins U5-8 U2-32 U12-10 U11-10 U15-6)
    )
    (net A1
      (pins U5-9 U4-13 U3-13 U2-31 U12-11 U11-11 U15-4 U7-4)
    )
    (net A0
      (pins U5-10 U4-14 U3-14 U2-30 U12-12 U11-12 U15-2 U7-5)
    )
    (net "Net-(U2-Pad28)"
      (pins U2-28)
    )
    (net M1
      (pins U10-1 U2-27)
    )
    (net A15
      (pins U4-4 U3-4 U2-5 U16-11)
    )
    (net A14
      (pins U4-5 U3-5 U2-4 U16-13)
    )
    (net A13
      (pins U2-3 U12-28 U11-28 U16-15)
    )
    (net ~WR~
      (pins U6-12 U6-4 U2-22)
    )
    (net A12
      (pins U2-2 U12-4 U11-4 U16-17)
    )
    (net ~RD~
      (pins U6-9 U6-1 U5-11 U2-21)
    )
    (net A11
      (pins U2-1 U12-25 U11-25 U16-8)
    )
    (net ~DISP1~
      (pins U5-21 U7-3)
    )
    (net "Net-(X1-Pad1)"
      (pins X1-1)
    )
    (net ~F_WAIT~
      (pins U10-13 U10-12 J4-34 R12-1 J3-34)
    )
    (net ~F_INT~
      (pins U10-10 U10-9 J4-22 R11-1 J3-22)
    )
    (net ~F_IN~
      (pins U14-5 J4-20 J3-20)
    )
    (net ~F_READ~
      (pins U14-9 J4-16 J3-16)
    )
    (net ~F_INUSE~
      (pins U10-5 U10-4 J4-15 R10-1 J3-15)
    )
    (net ~F_WRITE~
      (pins U14-7 J4-14 J3-14)
    )
    (net ~F_INTAK~
      (pins U14-12 J4-13 J3-13)
    )
    (net ~F_OUT~
      (pins U14-3 J4-11 J3-11)
    )
    (net ~F_EXMEM~
      (pins U14-14 J4-4 J3-4)
    )
    (net ~F_MREQ~
      (pins U14-16 J4-2 J3-2)
    )
    (net ~F_SYSRES~
      (pins U14-18 J4-1 J3-1)
    )
    (net "Net-(R7-Pad1)"
      (pins U2-25 R7-1)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 R8-2)
    )
    (net "Net-(U2-Pad23)"
      (pins U2-23)
    )
    (net ~INUSE~
      (pins R18-1 U10-6 U5-13)
    )
    (net MEMCHIP
      (pins U5-14 U4-9 RN1-4)
    )
    (net ~BUSBUF~
      (pins U5-22 U13-1)
    )
    (net ~ROM0~
      (pins R21-1 U5-17 U11-22)
    )
    (net ~RAM0~
      (pins R20-1 U8-11)
    )
    (net "Net-(D2-Pad1)"
      (pins R9-2 D2-1)
    )
    (net "Net-(J1-Pad7)"
      (pins U16-19 U16-1 U15-19 U15-1 U14-19 U14-1 U13-19 J1-7 R13-2)
    )
    (net "Net-(J1-Pad5)"
      (pins R15-1 U1-8 U2-17 J1-5)
    )
    (net "Net-(J1-Pad3)"
      (pins SW1-2 SW1-2@1 J1-3 R1-2)
    )
    (net "Net-(J1-Pad1)"
      (pins SW2-2 SW2-2@1 J1-1 R2-2)
    )
    (net "Net-(J2-Pad7)"
      (pins J2-7)
    )
    (net "Net-(J2-Pad5)"
      (pins J2-5)
    )
    (net "Net-(BT1-Pad1)"
      (pins U8-4 BT1-1)
    )
    (net "Net-(U12-Pad22)"
      (pins U8-10 U12-22)
    )
    (net "Net-(U8-Pad2)"
      (pins U8-2 Y1-2)
    )
    (net "Net-(U8-Pad1)"
      (pins U8-1 Y1-1)
    )
    (net "Net-(D3-Pad1)"
      (pins R14-2 D3-1)
    )
    (net "Net-(R14-Pad1)"
      (pins R14-1 U1-6 U1-1 U4-11 U3-11)
    )
    (net "Net-(D4-Pad1)"
      (pins R15-2 D4-1)
    )
    (net "Net-(D5-Pad1)"
      (pins R16-2 D5-1)
    )
    (net "Net-(J1-Pad8)"
      (pins J5-4 U5-19 J1-8)
    )
    (net "Net-(J1-Pad6)"
      (pins J5-5 U5-20 J1-6)
    )
    (net VCCMEM
      (pins U8-15 C14-2 U12-32)
    )
    (net "Net-(D6-Pad1)"
      (pins R17-2 D6-1)
    )
    (net "Net-(D7-Pad1)"
      (pins R18-2 D7-1)
    )
    (net "Net-(D8-Pad1)"
      (pins R19-2 D8-1)
    )
    (net "Net-(R19-Pad1)"
      (pins R19-1 U4-7)
    )
    (net "Net-(D9-Pad1)"
      (pins R20-2 D9-1)
    )
    (net "Net-(D10-Pad1)"
      (pins R21-2 D10-1)
    )
    (net "Net-(U5-Pad18)"
      (pins U5-18)
    )
    (class kicad_default "" A0 A1 A10 A11 A12 A13 A14 A15 A2 A3 A4 A5 A6 A7
      A8 A9 CLK D0 D1 D2 D3 D4 D5 D6 D7 F_A0 F_A1 F_A10 F_A11 F_A12 F_A13
      F_A14 F_A15 F_A2 F_A3 F_A4 F_A5 F_A6 F_A7 F_A8 F_A9 F_D0 F_D1 F_D2 F_D3
      F_D4 F_D5 F_D6 F_D7 M1 MEMCHIP "Net-(C1-Pad2)" "Net-(C2-Pad2)" "Net-(D1-Pad1)"
      "Net-(D10-Pad1)" "Net-(D2-Pad1)" "Net-(D3-Pad1)" "Net-(D4-Pad1)" "Net-(D5-Pad1)"
      "Net-(D6-Pad1)" "Net-(D7-Pad1)" "Net-(D8-Pad1)" "Net-(D9-Pad1)" "Net-(J1-Pad1)"
      "Net-(J1-Pad3)" "Net-(J1-Pad5)" "Net-(J1-Pad6)" "Net-(J1-Pad7)" "Net-(J1-Pad8)"
      "Net-(J2-Pad5)" "Net-(J2-Pad7)" "Net-(R14-Pad1)" "Net-(R19-Pad1)" "Net-(R7-Pad1)"
      "Net-(R8-Pad1)" "Net-(U1-Pad3)" "Net-(U12-Pad22)" "Net-(U2-Pad23)" "Net-(U2-Pad28)"
      "Net-(U4-Pad7)" "Net-(U5-Pad18)" "Net-(U8-Pad1)" "Net-(U8-Pad2)" "Net-(X1-Pad1)"
      RAM~ROM~ S0 S1 S2 S3 S4 ~BUSBUF~ ~BankSel~ ~DISP1~ ~EXMEM~ ~F_EXMEM~
      ~F_INTAK~ ~F_INT~ ~F_INUSE~ ~F_IN~ ~F_MREQ~ ~F_OUT~ ~F_READ~ ~F_SYSRES~
      ~F_WAIT~ ~F_WRITE~ ~INTAK~ ~INT~ ~INUSE~ ~IN~ ~IORQ~ ~MREQ~ ~OUT~ ~RAM0~
      ~RD~ ~READ~ ~ROM0~ ~SYSRES~ ~WAIT~ ~WRITE~ ~WR~
      (circuit
        (use_via Via[0-1]_600:300_um)
      )
      (rule
        (width 127)
        (clearance 127.1)
      )
    )
    (class PWR +5V GND "Net-(BT1-Pad1)" VCCMEM
      (circuit
        (use_via Via[0-1]_1200:600_um)
      )
      (rule
        (width 127)
        (clearance 127.1)
      )
    )
  )
  (wiring
  )
)
