static void F_1 (\r\nT_1 * V_1 ,\r\nT_2 V_2 ,\r\nT_3 V_3 ,\r\nT_4 V_4 ,\r\nT_5 V_5 [ V_6 ] ,\r\nT_5 V_7 [ 2 * V_6 ] ,\r\nT_5 V_8 [ V_6 ] ,\r\nT_5 V_9 [ V_6 ] )\r\n{\r\nT_5 V_10 = ( F_2 ( V_2 -> V_11 [ 0 ] ) == V_12 ) ;\r\n#define F_3 ( V_2 ) \\r\n((wh->fc[1] & AIRPDCAP_FC1_DIR_MASK) == AIRPDCAP_FC1_DIR_DSTODS)\r\n#define F_4 ( V_2 ) AIRPDCAP_QOS_HAS_SEQ(wh)\r\nmemset ( V_7 , 0 , 2 * V_6 ) ;\r\nV_5 [ 0 ] = 0x59 ;\r\nF_5 ( V_5 + 2 , V_2 -> V_13 ) ;\r\nV_5 [ 8 ] = ( T_5 ) ( V_3 >> 40 ) ;\r\nV_5 [ 9 ] = ( T_5 ) ( V_3 >> 32 ) ;\r\nV_5 [ 10 ] = ( T_5 ) ( V_3 >> 24 ) ;\r\nV_5 [ 11 ] = ( T_5 ) ( V_3 >> 16 ) ;\r\nV_5 [ 12 ] = ( T_5 ) ( V_3 >> 8 ) ;\r\nV_5 [ 13 ] = ( T_5 ) ( V_3 >> 0 ) ;\r\nV_5 [ 14 ] = ( T_5 ) ( ( T_5 ) ( V_4 >> 8 ) & 0xff ) ;\r\nV_5 [ 15 ] = ( T_5 ) ( V_4 & 0xff ) ;\r\nV_7 [ 0 ] = 0 ;\r\nif ( ! V_10 )\r\nV_7 [ 2 ] = ( T_5 ) ( V_2 -> V_11 [ 0 ] & 0x8f ) ;\r\nelse\r\nV_7 [ 2 ] = V_2 -> V_11 [ 0 ] ;\r\nV_7 [ 3 ] = ( T_5 ) ( V_2 -> V_11 [ 1 ] & 0xc7 ) ;\r\nmemcpy ( V_7 + 4 , & V_2 -> V_14 [ 0 ] , 3 * V_15 ) ;\r\nV_7 [ 22 ] = ( T_5 ) ( V_2 -> V_16 [ 0 ] & V_17 ) ;\r\nV_7 [ 23 ] = 0 ;\r\nif ( F_3 ( V_2 ) ) {\r\nF_5 ( V_7 + 24 ,\r\n( ( V_18 ) V_2 ) -> V_19 ) ;\r\nif ( F_4 ( V_2 ) ) {\r\nT_6 V_20 =\r\n( T_6 ) V_2 ;\r\nV_7 [ 30 ] = ( T_5 ) ( V_20 -> V_21 [ 0 ] & 0x0f ) ;\r\nV_7 [ 31 ] = 0 ;\r\nV_5 [ 1 ] = V_7 [ 30 ] ;\r\nV_7 [ 1 ] = 22 + V_15 + 2 ;\r\n} else {\r\nmemset ( & V_7 [ 30 ] , 0 , 2 ) ;\r\nV_5 [ 1 ] = 0 ;\r\nV_7 [ 1 ] = 22 + V_15 ;\r\n}\r\n} else {\r\nif ( F_4 ( V_2 ) ) {\r\nT_7 V_22 =\r\n( T_7 ) V_2 ;\r\nV_7 [ 24 ] = ( T_5 ) ( V_22 -> V_21 [ 0 ] & 0x0f ) ;\r\nV_7 [ 25 ] = 0 ;\r\nV_5 [ 1 ] = V_7 [ 24 ] ;\r\nV_7 [ 1 ] = 22 + 2 ;\r\n} else {\r\nmemset ( & V_7 [ 24 ] , 0 , 2 ) ;\r\nV_5 [ 1 ] = 0 ;\r\nV_7 [ 1 ] = 22 ;\r\n}\r\nif ( V_10 )\r\nV_5 [ 1 ] |= 0x10 ;\r\nmemset ( & V_7 [ 26 ] , 0 , 4 ) ;\r\n}\r\nF_6 ( V_1 , V_5 , V_8 ) ;\r\nF_7 ( V_8 , V_7 , V_6 ) ;\r\nF_6 ( V_1 , V_8 , V_8 ) ;\r\nF_7 ( V_8 , & V_7 [ V_6 ] , V_6 ) ;\r\nF_6 ( V_1 , V_8 , V_8 ) ;\r\nV_5 [ 0 ] &= 0x07 ;\r\nV_5 [ 14 ] = V_5 [ 15 ] = 0 ;\r\nF_6 ( V_1 , V_5 , V_9 ) ;\r\n#undef F_4\r\n#undef F_3\r\n}\r\nINT F_8 (\r\nT_5 * V_23 ,\r\nT_8 V_24 ,\r\nINT V_25 ,\r\nT_9 V_26 [ 16 ] )\r\n{\r\nT_2 V_2 ;\r\nT_5 V_7 [ 2 * V_6 ] ;\r\nT_5 V_5 [ V_6 ] , V_9 [ V_6 ] , V_8 [ V_6 ] ;\r\nT_5 V_27 [ V_6 ] ;\r\nT_4 V_28 ;\r\nT_10 V_29 ;\r\nT_5 * V_30 ;\r\nT_10 V_31 ;\r\nINT V_32 = V_24 ;\r\nT_1 V_33 ;\r\nT_3 V_34 ;\r\nT_5 * V_35 = V_23 + V_32 ;\r\nV_34 = F_9 ( V_35 [ 0 ] , V_35 [ 1 ] , V_35 [ 4 ] , V_35 [ 5 ] , V_35 [ 6 ] , V_35 [ 7 ] ) ;\r\nF_10 ( & V_33 , V_26 , 128 ) ;\r\nV_2 = ( T_2 ) V_23 ;\r\nV_28 = V_25 - ( V_32 + V_36 + V_37 ) ;\r\nif ( V_28 < 1 )\r\nreturn 0 ;\r\nF_1 ( & V_33 , V_2 , V_34 , V_28 , V_5 , V_7 , V_8 , V_9 ) ;\r\nmemcpy ( V_27 , V_23 + V_25 - V_37 , V_37 ) ;\r\nF_7 ( V_27 , V_9 , V_37 ) ;\r\nV_29 = 1 ;\r\nV_30 = ( T_5 * ) V_23 + V_32 + V_36 ;\r\nV_31 = V_25 - ( V_32 + V_36 ) ;\r\nif ( V_31 > V_28 )\r\nV_31 = ( T_10 ) V_28 ;\r\nwhile ( V_31 >= V_6 ) {\r\nF_11 ( V_29 , V_9 , V_5 , V_30 , V_8 , V_6 ) ;\r\nV_30 += V_6 , V_31 -= V_6 ;\r\nV_29 ++ ;\r\n}\r\nif ( V_31 != 0 )\r\nF_11 ( V_29 , V_9 , V_5 , V_30 , V_8 , V_31 ) ;\r\nif ( memcmp ( V_27 , V_8 , V_37 ) == 0 ) {\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}
