Record=TopLevelDocument|FileName=CSU_FPGA_INTERFACE.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=U9|DocumentName=CSU_FPGA_INTERFACE.SchDoc|LibraryReference=EP3C16F256C6|SubProjectPath= |Configuration= |Description=Cyclone III Family FPGA, 152 I/O Pins, 4 PLLs, 256-Pin FBGA, Speed Grade 6, Commercial Grade|NexusDeviceId=EP3C16F256C6|SubPartUniqueId1=XIDXAFEV|SubPartDocPath1=CSU_FPGA_INTERFACE.SchDoc|SubPartUniqueId2=KNSURGGL|SubPartDocPath2=CSU_FPGA_INTERFACE.SchDoc|SubPartUniqueId3=IAUBBLFA|SubPartDocPath3=CSU_FPGA_INTERFACE.SchDoc|SubPartUniqueId4=VTEULLRV|SubPartDocPath4=CSU_FPGA_INTERFACE.SchDoc|SubPartUniqueId5=PFOEJYYB|SubPartDocPath5=CSU_FPGA_INTERFACE.SchDoc|SubPartUniqueId6=KUTQCWTD|SubPartDocPath6=CSU_FPGA_INTERFACE.SchDoc|SubPartUniqueId7=YGXROPIN|SubPartDocPath7=CSU_FPGA_INTERFACE.SchDoc|SubPartUniqueId8=SNSXFUDM|SubPartDocPath8=CSU_FPGA_INTERFACE.SchDoc|SubPartUniqueId9=LXYOMYHB|SubPartDocPath9=CSU_FPGA_INTERFACE.SchDoc|SubPartUniqueId10=TCIXVPPE|SubPartDocPath10=CSU_FPGA_INTERFACE.SchDoc|SubPartUniqueId11=IPUMFRLC|SubPartDocPath11=CSU_FPGA_INTERFACE.SchDoc|SubPartUniqueId12=WIIVBUPY|SubPartDocPath12=CSU_FPGA_INTERFACE.SchDoc|SubPartUniqueId13=JXHHXEHT|SubPartDocPath13=CSU_FPGA_INTERFACE.SchDoc
