transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Pipe_Dec_tb.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/subWord.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/s_box_maker.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/s_box.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/keyExpansion.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_s_box_maker.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_s_box.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_subBytes.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_shiftRows.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_mixColumns.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/addRoundKey.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_AES_round.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/inv_AES_last_round.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Decipher.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Dec_Nios_Core.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Pipe_Dec.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/convert_hex.v}
vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/queue.v}
vlib aes_dec_core
vmap aes_dec_core aes_dec_core
vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/aes_dec_core.v}
vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_reset_controller.v}
vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_reset_synchronizer.v}
vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0.v}
vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_avalon_st_adapter.v}
vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_avalon_sc_fifo.v}
vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/reg32_avalon_Interface.v}
vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_onchip_memory2_0.v}
vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0.v}
vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu.v}
vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_sysclk.v}
vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_tck.v}
vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_debug_slave_wrapper.v}
vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_nios2_gen2_0_cpu_test_bench.v}
vlog -vlog01compat -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_jtag_uart_0.v}
vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_irq_mapper.sv}
vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_rsp_mux.sv}
vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_arbitrator.sv}
vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_rsp_demux.sv}
vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_cmd_mux.sv}
vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_cmd_demux.sv}
vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_router_002.sv}
vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/aes_dec_core_mm_interconnect_0_router.sv}
vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_agent.sv}
vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_master_agent.sv}
vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_slave_translator.sv}
vlog -sv -work aes_dec_core +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/aes_dec_core/synthesis/submodules/altera_merlin_master_translator.sv}

vlog -vlog01compat -work work +incdir+D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec {D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Dec/AES_Pipe_Dec_tb.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L aes_dec_core -voptargs="+acc"  AES_Pipe_Dec_tb

add wave *
view structure
view signals
run 100 us
