INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akhil/verilog/Alarm Clock/Alarm Clock.srcs/sources_1/new/Aclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aclock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akhil/verilog/Alarm Clock/Alarm Clock.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akhil/verilog/Alarm Clock/Alarm Clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
