\doxysubsubsubsection{AHB1 Peripheral Clock Enabled or Disabled Status}
\hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status}{}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status}\index{AHB1 Peripheral Clock Enabled or Disabled Status@{AHB1 Peripheral Clock Enabled or Disabled Status}}


Check whether the AHB1 peripheral clock is enabled or not.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gaab05e603c9cadd72e4b6397837b46cef}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMA1)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gad0ccdaf669ea327e80c455db4dc36177}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMA2)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga9da9742d5246b6237c701ef483ecde99}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMAMUX1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMAMUX1)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga0e1b25cbf589c1c47c1d069e4c803d56}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+CRC)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Check whether the AHB1 peripheral clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga0e1b25cbf589c1c47c1d069e4c803d56}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga0e1b25cbf589c1c47c1d069e4c803d56} 
\index{AHB1 Peripheral Clock Enabled or Disabled Status@{AHB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enabled or Disabled Status@{AHB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+CRC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01031}{1031}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gaab05e603c9cadd72e4b6397837b46cef}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gaab05e603c9cadd72e4b6397837b46cef} 
\index{AHB1 Peripheral Clock Enabled or Disabled Status@{AHB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enabled or Disabled Status@{AHB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMA1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01028}{1028}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gad0ccdaf669ea327e80c455db4dc36177}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gad0ccdaf669ea327e80c455db4dc36177} 
\index{AHB1 Peripheral Clock Enabled or Disabled Status@{AHB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enabled or Disabled Status@{AHB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMA2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01029}{1029}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga9da9742d5246b6237c701ef483ecde99}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga9da9742d5246b6237c701ef483ecde99} 
\index{AHB1 Peripheral Clock Enabled or Disabled Status@{AHB1 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enabled or Disabled Status@{AHB1 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMAMUX1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMAMUX1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01030}{1030}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

