// Seed: 994446976
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always_latch #1;
  assign id_4 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input tri0 id_2,
    input wire id_3,
    input wand id_4,
    output tri1 id_5
);
  wire  id_7;
  uwire id_8 = 1'b0 ? 1 : 1'h0;
  uwire id_9 = id_2;
  module_0(
      id_8, id_7, id_8, id_8, id_7
  );
endmodule
