--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DEA.twx DEA.ncd -o DEA.twr DEA.pcf -ucf DEA.ucf

Design file:              DEA.ncd
Physical constraint file: DEA.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 717 paths analyzed, 164 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.629ns.
--------------------------------------------------------------------------------

Paths for end point receiver/Temp_4 (SLICE_X2Y93.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/tReset (FF)
  Destination:          receiver/Temp_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.112 - 0.127)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/tReset to receiver/Temp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.AQ       Tcko                  0.341   receiver/tReset
                                                       receiver/tReset
    SLICE_X15Y104.D4     net (fanout=11)       1.971   receiver/tReset
    SLICE_X15Y104.D      Tilo                  0.097   receiver/_n0121_inv
                                                       receiver/_n0121_inv1
    SLICE_X2Y93.CE       net (fanout=2)        1.051   receiver/_n0121_inv
    SLICE_X2Y93.CLK      Tceck                 0.119   receiver/Temp<7>
                                                       receiver/Temp_4
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (0.557ns logic, 3.022ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_2 (FF)
  Destination:          receiver/Temp_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.517ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (1.219 - 1.238)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_2 to receiver/Temp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y103.CQ     Tcko                  0.341   receiver/Count<3>
                                                       receiver/Count_2
    SLICE_X13Y104.D1     net (fanout=3)        0.609   receiver/Count<2>
    SLICE_X13Y104.D      Tilo                  0.097   receiver/Count<13>
                                                       receiver/out2
    SLICE_X13Y105.B1     net (fanout=2)        0.596   receiver/out1
    SLICE_X13Y105.B      Tilo                  0.097   receiver/Count<10>
                                                       receiver/out3
    SLICE_X15Y104.D3     net (fanout=18)       0.510   receiver/n0022
    SLICE_X15Y104.D      Tilo                  0.097   receiver/_n0121_inv
                                                       receiver/_n0121_inv1
    SLICE_X2Y93.CE       net (fanout=2)        1.051   receiver/_n0121_inv
    SLICE_X2Y93.CLK      Tceck                 0.119   receiver/Temp<7>
                                                       receiver/Temp_4
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (0.751ns logic, 2.766ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_0 (FF)
  Destination:          receiver/Temp_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.429ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (1.219 - 1.238)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_0 to receiver/Temp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y103.AQ     Tcko                  0.341   receiver/Count<3>
                                                       receiver/Count_0
    SLICE_X13Y104.D4     net (fanout=3)        0.521   receiver/Count<0>
    SLICE_X13Y104.D      Tilo                  0.097   receiver/Count<13>
                                                       receiver/out2
    SLICE_X13Y105.B1     net (fanout=2)        0.596   receiver/out1
    SLICE_X13Y105.B      Tilo                  0.097   receiver/Count<10>
                                                       receiver/out3
    SLICE_X15Y104.D3     net (fanout=18)       0.510   receiver/n0022
    SLICE_X15Y104.D      Tilo                  0.097   receiver/_n0121_inv
                                                       receiver/_n0121_inv1
    SLICE_X2Y93.CE       net (fanout=2)        1.051   receiver/_n0121_inv
    SLICE_X2Y93.CLK      Tceck                 0.119   receiver/Temp<7>
                                                       receiver/Temp_4
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.751ns logic, 2.678ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point receiver/Temp_5 (SLICE_X2Y93.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/tReset (FF)
  Destination:          receiver/Temp_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.112 - 0.127)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/tReset to receiver/Temp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.AQ       Tcko                  0.341   receiver/tReset
                                                       receiver/tReset
    SLICE_X15Y104.D4     net (fanout=11)       1.971   receiver/tReset
    SLICE_X15Y104.D      Tilo                  0.097   receiver/_n0121_inv
                                                       receiver/_n0121_inv1
    SLICE_X2Y93.CE       net (fanout=2)        1.051   receiver/_n0121_inv
    SLICE_X2Y93.CLK      Tceck                 0.119   receiver/Temp<7>
                                                       receiver/Temp_5
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (0.557ns logic, 3.022ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_2 (FF)
  Destination:          receiver/Temp_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.517ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (1.219 - 1.238)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_2 to receiver/Temp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y103.CQ     Tcko                  0.341   receiver/Count<3>
                                                       receiver/Count_2
    SLICE_X13Y104.D1     net (fanout=3)        0.609   receiver/Count<2>
    SLICE_X13Y104.D      Tilo                  0.097   receiver/Count<13>
                                                       receiver/out2
    SLICE_X13Y105.B1     net (fanout=2)        0.596   receiver/out1
    SLICE_X13Y105.B      Tilo                  0.097   receiver/Count<10>
                                                       receiver/out3
    SLICE_X15Y104.D3     net (fanout=18)       0.510   receiver/n0022
    SLICE_X15Y104.D      Tilo                  0.097   receiver/_n0121_inv
                                                       receiver/_n0121_inv1
    SLICE_X2Y93.CE       net (fanout=2)        1.051   receiver/_n0121_inv
    SLICE_X2Y93.CLK      Tceck                 0.119   receiver/Temp<7>
                                                       receiver/Temp_5
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (0.751ns logic, 2.766ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_0 (FF)
  Destination:          receiver/Temp_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.429ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (1.219 - 1.238)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_0 to receiver/Temp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y103.AQ     Tcko                  0.341   receiver/Count<3>
                                                       receiver/Count_0
    SLICE_X13Y104.D4     net (fanout=3)        0.521   receiver/Count<0>
    SLICE_X13Y104.D      Tilo                  0.097   receiver/Count<13>
                                                       receiver/out2
    SLICE_X13Y105.B1     net (fanout=2)        0.596   receiver/out1
    SLICE_X13Y105.B      Tilo                  0.097   receiver/Count<10>
                                                       receiver/out3
    SLICE_X15Y104.D3     net (fanout=18)       0.510   receiver/n0022
    SLICE_X15Y104.D      Tilo                  0.097   receiver/_n0121_inv
                                                       receiver/_n0121_inv1
    SLICE_X2Y93.CE       net (fanout=2)        1.051   receiver/_n0121_inv
    SLICE_X2Y93.CLK      Tceck                 0.119   receiver/Temp<7>
                                                       receiver/Temp_5
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.751ns logic, 2.678ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point receiver/Temp_6 (SLICE_X2Y93.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/tReset (FF)
  Destination:          receiver/Temp_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.112 - 0.127)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/tReset to receiver/Temp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.AQ       Tcko                  0.341   receiver/tReset
                                                       receiver/tReset
    SLICE_X15Y104.D4     net (fanout=11)       1.971   receiver/tReset
    SLICE_X15Y104.D      Tilo                  0.097   receiver/_n0121_inv
                                                       receiver/_n0121_inv1
    SLICE_X2Y93.CE       net (fanout=2)        1.051   receiver/_n0121_inv
    SLICE_X2Y93.CLK      Tceck                 0.119   receiver/Temp<7>
                                                       receiver/Temp_6
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (0.557ns logic, 3.022ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_2 (FF)
  Destination:          receiver/Temp_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.517ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (1.219 - 1.238)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_2 to receiver/Temp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y103.CQ     Tcko                  0.341   receiver/Count<3>
                                                       receiver/Count_2
    SLICE_X13Y104.D1     net (fanout=3)        0.609   receiver/Count<2>
    SLICE_X13Y104.D      Tilo                  0.097   receiver/Count<13>
                                                       receiver/out2
    SLICE_X13Y105.B1     net (fanout=2)        0.596   receiver/out1
    SLICE_X13Y105.B      Tilo                  0.097   receiver/Count<10>
                                                       receiver/out3
    SLICE_X15Y104.D3     net (fanout=18)       0.510   receiver/n0022
    SLICE_X15Y104.D      Tilo                  0.097   receiver/_n0121_inv
                                                       receiver/_n0121_inv1
    SLICE_X2Y93.CE       net (fanout=2)        1.051   receiver/_n0121_inv
    SLICE_X2Y93.CLK      Tceck                 0.119   receiver/Temp<7>
                                                       receiver/Temp_6
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (0.751ns logic, 2.766ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_0 (FF)
  Destination:          receiver/Temp_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.429ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (1.219 - 1.238)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_0 to receiver/Temp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y103.AQ     Tcko                  0.341   receiver/Count<3>
                                                       receiver/Count_0
    SLICE_X13Y104.D4     net (fanout=3)        0.521   receiver/Count<0>
    SLICE_X13Y104.D      Tilo                  0.097   receiver/Count<13>
                                                       receiver/out2
    SLICE_X13Y105.B1     net (fanout=2)        0.596   receiver/out1
    SLICE_X13Y105.B      Tilo                  0.097   receiver/Count<10>
                                                       receiver/out3
    SLICE_X15Y104.D3     net (fanout=18)       0.510   receiver/n0022
    SLICE_X15Y104.D      Tilo                  0.097   receiver/_n0121_inv
                                                       receiver/_n0121_inv1
    SLICE_X2Y93.CE       net (fanout=2)        1.051   receiver/_n0121_inv
    SLICE_X2Y93.CLK      Tceck                 0.119   receiver/Temp<7>
                                                       receiver/Temp_6
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.751ns logic, 2.678ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point receiver/Data_0 (SLICE_X2Y96.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               receiver/Temp_0 (FF)
  Destination:          receiver/Data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.247ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: receiver/Temp_0 to receiver/Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y96.AQ       Tcko                  0.141   receiver/Temp<3>
                                                       receiver/Temp_0
    SLICE_X2Y96.AX       net (fanout=1)        0.165   receiver/Temp<0>
    SLICE_X2Y96.CLK      Tckdi       (-Th)     0.059   receiver/Data<3>
                                                       receiver/Data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.247ns (0.082ns logic, 0.165ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point receiver/Data_2 (SLICE_X2Y96.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               receiver/Temp_2 (FF)
  Destination:          receiver/Data_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: receiver/Temp_2 to receiver/Data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y96.CQ       Tcko                  0.141   receiver/Temp<3>
                                                       receiver/Temp_2
    SLICE_X2Y96.CX       net (fanout=2)        0.176   receiver/Temp<2>
    SLICE_X2Y96.CLK      Tckdi       (-Th)     0.063   receiver/Data<3>
                                                       receiver/Data_2
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.078ns logic, 0.176ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point receiver/Temp_2 (SLICE_X3Y96.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               receiver/Temp_3 (FF)
  Destination:          receiver/Temp_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: receiver/Temp_3 to receiver/Temp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y96.DQ       Tcko                  0.141   receiver/Temp<3>
                                                       receiver/Temp_3
    SLICE_X3Y96.CX       net (fanout=2)        0.170   receiver/Temp<3>
    SLICE_X3Y96.CLK      Tckdi       (-Th)     0.070   receiver/Temp<3>
                                                       receiver/Temp_2
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (0.071ns logic, 0.170ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_100M_BUFGP/BUFG/I0
  Logical resource: Clk_100M_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_100M_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: receiver/tReset/CLK
  Logical resource: receiver/tReset/CK
  Location pin: SLICE_X1Y82.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: receiver/tReset/CLK
  Logical resource: receiver/tReset/CK
  Location pin: SLICE_X1Y82.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    3.629|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 717 paths, 0 nets, and 193 connections

Design statistics:
   Minimum period:   3.629ns{1}   (Maximum frequency: 275.558MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 16 20:37:18 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



