{
  "module_name": "amlogic,meson-s4-reset.h",
  "hash_id": "441f5d523e8ec409606297f565fa3ed961a032e1c1ffd70cf063e12ef5ec10f5",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/amlogic,meson-s4-reset.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_AMLOGIC_MESON_S4_RESET_H\n#define _DT_BINDINGS_AMLOGIC_MESON_S4_RESET_H\n\n \n#define RESET_USB_DDR0\t\t\t0\n#define RESET_USB_DDR1\t\t\t1\n#define RESET_USB_DDR2\t\t\t2\n#define RESET_USB_DDR3\t\t\t3\n#define RESET_USBCTRL\t\t\t4\n \n#define RESET_USBPHY20\t\t\t8\n#define RESET_USBPHY21\t\t\t9\n \n#define RESET_HDMITX_APB\t\t16\n#define RESET_BRG_VCBUS_DEC\t\t17\n#define RESET_VCBUS\t\t\t18\n#define RESET_VID_PLL_DIV\t\t19\n#define RESET_VDI6\t\t\t20\n#define RESET_GE2D\t\t\t21\n#define RESET_HDMITXPHY\t\t\t22\n#define RESET_VID_LOCK\t\t\t23\n#define RESET_VENCL\t\t\t24\n#define RESET_VDAC\t\t\t25\n#define RESET_VENCP\t\t\t26\n#define RESET_VENCI\t\t\t27\n#define RESET_RDMA\t\t\t28\n#define RESET_HDMI_TX\t\t\t29\n#define RESET_VIU\t\t\t30\n#define RESET_VENC\t\t\t31\n\n \n#define RESET_AUDIO\t\t\t32\n#define RESET_MALI_APB\t\t\t33\n#define RESET_MALI\t\t\t34\n#define RESET_DDR_APB\t\t\t35\n#define RESET_DDR\t\t\t36\n#define RESET_DOS_APB\t\t\t37\n#define RESET_DOS\t\t\t38\n \n#define RESET_ETH\t\t\t48\n \n#define RESET_DEMOD\t\t\t52\n \n\n \n#define RESET_ABUS_ARB\t\t\t64\n#define RESET_IR_CTRL\t\t\t65\n#define RESET_TEMPSENSOR_DDR\t\t66\n#define RESET_TEMPSENSOR_PLL\t\t67\n \n#define RESET_SMART_CARD\t\t72\n#define RESET_SPICC0\t\t\t73\n \n#define RESET_RSA\t\t\t75\n \n#define RESET_MSR_CLK\t\t\t80\n#define RESET_SPIFC\t\t\t81\n#define RESET_SARADC\t\t\t82\n \n#define RESET_ACODEC\t\t\t88\n#define RESET_CEC\t\t\t89\n#define RESET_AFIFO\t\t\t90\n#define RESET_WATCHDOG\t\t\t91\n \n\n \n \n\n \n \n#define RESET_PWM_AB\t\t\t132\n#define RESET_PWM_CD\t\t\t133\n#define RESET_PWM_EF\t\t\t134\n#define RESET_PWM_GH\t\t\t135\n#define RESET_PWM_IJ\t\t\t136\n \n#define RESET_UART_A\t\t\t138\n#define RESET_UART_B\t\t\t139\n#define RESET_UART_C\t\t\t140\n#define RESET_UART_D\t\t\t141\n#define RESET_UART_E\t\t\t142\n \n#define RESET_I2C_S_A\t\t\t144\n#define RESET_I2C_M_A\t\t\t145\n#define RESET_I2C_M_B\t\t\t146\n#define RESET_I2C_M_C\t\t\t147\n#define RESET_I2C_M_D\t\t\t148\n#define RESET_I2C_M_E\t\t\t149\n \n#define RESET_SD_EMMC_A\t\t\t152\n#define RESET_SD_EMMC_B\t\t\t153\n#define RESET_NAND_EMMC\t\t\t154\n \n\n \n#define RESET_BRG_VDEC_PIPL0\t\t160\n#define RESET_BRG_HEVCF_PIPL0\t\t161\n \n#define RESET_BRG_HCODEC_PIPL0\t\t163\n#define RESET_BRG_GE2D_PIPL0\t\t164\n#define RESET_BRG_VPU_PIPL0\t\t165\n#define RESET_BRG_CPU_PIPL0\t\t166\n#define RESET_BRG_MALI_PIPL0\t\t167\n \n#define RESET_BRG_MALI_PIPL1\t\t169\n \n#define RESET_BRG_HEVCF_PIPL1\t\t172\n#define RESET_BRG_HEVCB_PIPL1\t\t173\n \n#define RESET_RAMA\t\t\t184\n \n#define RESET_BRG_NIC_VAPB\t\t187\n#define RESET_BRG_NIC_DSU\t\t188\n#define RESET_BRG_NIC_SYSCLK\t\t189\n#define RESET_BRG_NIC_MAIN\t\t190\n#define RESET_BRG_NIC_ALL\t\t191\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}