GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Admin\Documents\fpga_project_test36\src\clk_divider.v'
Analyzing Verilog file 'C:\Users\Admin\Documents\fpga_project_test36\src\hc_sr04.v'
Analyzing Verilog file 'C:\Users\Admin\Documents\fpga_project_test36\src\i2c_writeframe.v'
Analyzing Verilog file 'C:\Users\Admin\Documents\fpga_project_test36\src\lcd_display.v'
Analyzing Verilog file 'C:\Users\Admin\Documents\fpga_project_test36\src\lcd_write_cmd_data.v'
Analyzing Verilog file 'C:\Users\Admin\Documents\fpga_project_test36\src\refresher250ms.v'
Analyzing Verilog file 'C:\Users\Admin\Documents\fpga_project_test36\src\sensor_data_to_ascii.v'
Analyzing Verilog file 'C:\Users\Admin\Documents\fpga_project_test36\src\top.v'
WARN  (EX3073) : Port 'sda_en' remains unconnected for this instance("C:\Users\Admin\Documents\fpga_project_test36\src\top.v":142)
Compiling module 'top'("C:\Users\Admin\Documents\fpga_project_test36\src\top.v":1)
Compiling module 'clk_divider'("C:\Users\Admin\Documents\fpga_project_test36\src\clk_divider.v":1)
WARN  (EX3780) : Using initial value of 'half_cycle' since it is never assigned("C:\Users\Admin\Documents\fpga_project_test36\src\clk_divider.v":10)
Compiling module 'refresher250ms'("C:\Users\Admin\Documents\fpga_project_test36\src\refresher250ms.v":1)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\Admin\Documents\fpga_project_test36\src\refresher250ms.v":14)
Compiling module 'hc_sr04'("C:\Users\Admin\Documents\fpga_project_test36\src\hc_sr04.v":1)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\Admin\Documents\fpga_project_test36\src\hc_sr04.v":53)
WARN  (EX3791) : Expression size 23 truncated to fit in target size 22("C:\Users\Admin\Documents\fpga_project_test36\src\hc_sr04.v":62)
Compiling module 'sensor_data_to_ascii'("C:\Users\Admin\Documents\fpga_project_test36\src\sensor_data_to_ascii.v":1)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 16("C:\Users\Admin\Documents\fpga_project_test36\src\sensor_data_to_ascii.v":13)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("C:\Users\Admin\Documents\fpga_project_test36\src\sensor_data_to_ascii.v":15)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 8("C:\Users\Admin\Documents\fpga_project_test36\src\sensor_data_to_ascii.v":17)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 22 for port 'sensor_data'("C:\Users\Admin\Documents\fpga_project_test36\src\top.v":55)
Compiling module 'lcd_display'("C:\Users\Admin\Documents\fpga_project_test36\src\lcd_display.v":1)
WARN  (EX2420) : Latch inferred for net 'next_state[2]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Admin\Documents\fpga_project_test36\src\lcd_display.v":78)
WARN  (EX1998) : Net 'cmd_data_array[39][7]' does not have a driver("C:\Users\Admin\Documents\fpga_project_test36\src\lcd_display.v":26)
Compiling module 'lcd_write_cmd_data'("C:\Users\Admin\Documents\fpga_project_test36\src\lcd_write_cmd_data.v":1)
WARN  (EX2420) : Latch inferred for net 'next_state[3]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Admin\Documents\fpga_project_test36\src\lcd_write_cmd_data.v":83)
Compiling module 'i2c_writeframe'("C:\Users\Admin\Documents\fpga_project_test36\src\i2c_writeframe.v":1)
WARN  (EX2420) : Latch inferred for net 'next_state[3]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Admin\Documents\fpga_project_test36\src\i2c_writeframe.v":91)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'next_state[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Admin\Documents\fpga_project_test36\src\lcd_display.v":78)
WARN  (DI0003) : Latch inferred for net 'next_state[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Admin\Documents\fpga_project_test36\src\lcd_display.v":78)
WARN  (DI0003) : Latch inferred for net 'next_state[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Admin\Documents\fpga_project_test36\src\lcd_display.v":78)
WARN  (DI0003) : Latch inferred for net 'next_state[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Admin\Documents\fpga_project_test36\src\lcd_write_cmd_data.v":83)
WARN  (DI0003) : Latch inferred for net 'next_state[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Admin\Documents\fpga_project_test36\src\lcd_write_cmd_data.v":83)
WARN  (DI0003) : Latch inferred for net 'next_state[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Admin\Documents\fpga_project_test36\src\lcd_write_cmd_data.v":83)
WARN  (DI0003) : Latch inferred for net 'next_state[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Admin\Documents\fpga_project_test36\src\lcd_write_cmd_data.v":83)
WARN  (DI0003) : Latch inferred for net 'next_state[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Admin\Documents\fpga_project_test36\src\i2c_writeframe.v":91)
WARN  (DI0003) : Latch inferred for net 'next_state[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Admin\Documents\fpga_project_test36\src\i2c_writeframe.v":91)
WARN  (DI0003) : Latch inferred for net 'next_state[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Admin\Documents\fpga_project_test36\src\i2c_writeframe.v":91)
WARN  (DI0003) : Latch inferred for net 'next_state[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Admin\Documents\fpga_project_test36\src\i2c_writeframe.v":91)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "sensor_data_to_ascii" instantiated to "sensor_to_ascii_inst" is swept in optimizing("C:\Users\Admin\Documents\fpga_project_test36\src\top.v":57)
[95%] Generate netlist file "C:\Users\Admin\Documents\fpga_project_test36\impl\gwsynthesis\fpga_project_test36.vg" completed
[100%] Generate report file "C:\Users\Admin\Documents\fpga_project_test36\impl\gwsynthesis\fpga_project_test36_syn.rpt.html" completed
GowinSynthesis finish
