<dec f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='311' type='void llvm::LiveIntervals::handleMove(llvm::MachineInstr &amp; MI, bool UpdateFlags = false)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='306'>/// Call this method to notify LiveIntervals that instruction \p MI has been
    /// moved within a basic block. This will update the live intervals for all
    /// operands of \p MI. Moves between basic blocks are not supported.
    ///
    /// \param UpdateFlags Update live intervals for nonallocatable physregs.</doc>
<def f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1488' ll='1502' type='void llvm::LiveIntervals::handleMove(llvm::MachineInstr &amp; MI, bool UpdateFlags = false)'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='744' u='c' c='_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='860' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='872' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1037' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='371' u='c' c='_ZN4llvm21GCNIterativeScheduler14scheduleRegionERNS0_6RegionEOT_RKNS_14GCNRegPressureE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='398' u='c' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='524' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow9emitEndCfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='702' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1352' u='c' c='_ZN4llvm22SIScheduleBlockCreator20scheduleInsideBlocksEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1378' u='c' c='_ZN4llvm22SIScheduleBlockCreator20scheduleInsideBlocksEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='528' u='c' c='_ZL16moveForSingleUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='641' u='c' c='_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753'/>
<use f='llvm/llvm/unittests/MI/LiveIntervalTest.cpp' l='128' u='c' c='_ZN12_GLOBAL__N_114testHandleMoveERN4llvm15MachineFunctionERNS0_13LiveIntervalsEjjj'/>
