prob:
Build an AND gate using both an assign statement and a combinational always block.

sol:
// synthesis verilog_input_version verilog_2001
module top_module(
    input a, 
    input b,
    output wire out_assign,
    output reg out_alwaysblock
);
    assign
        always @(*)
            out_alwaysblock=a & b;

endmodule