Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "D:/Estudio/facu/arquitectura de computadoras/final/workspace/BIPTEST1_isim_beh.exe" -prj "D:/Estudio/facu/arquitectura de computadoras/final/workspace/BIPTEST1_beh.prj" "work.BIPTEST1" "work.glbl" 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Estudio/facu/arquitectura de computadoras/final/workspace/SignalExtension.v" into library work
Analyzing Verilog file "D:/Estudio/facu/arquitectura de computadoras/final/workspace/PC.v" into library work
Analyzing Verilog file "D:/Estudio/facu/arquitectura de computadoras/final/workspace/MuxB.v" into library work
Analyzing Verilog file "D:/Estudio/facu/arquitectura de computadoras/final/workspace/MuxA.v" into library work
Analyzing Verilog file "D:/Estudio/facu/arquitectura de computadoras/final/workspace/Instruction_Decoder.v" into library work
Analyzing Verilog file "D:/Estudio/facu/arquitectura de computadoras/final/workspace/ALU.v" into library work
Analyzing Verilog file "D:/Estudio/facu/arquitectura de computadoras/final/workspace/Acc.v" into library work
Analyzing Verilog file "D:/Estudio/facu/arquitectura de computadoras/final/workspace/Datapath.v" into library work
Analyzing Verilog file "D:/Estudio/facu/arquitectura de computadoras/final/workspace/Control.v" into library work
Analyzing Verilog file "D:/Estudio/facu/arquitectura de computadoras/final/workspace/u_program_memory.v" into library work
Analyzing Verilog file "D:/Estudio/facu/arquitectura de computadoras/final/workspace/U_Data_memoriy.v" into library work
Analyzing Verilog file "D:/Estudio/facu/arquitectura de computadoras/final/workspace/CPU.v" into library work
Analyzing Verilog file "D:/Estudio/facu/arquitectura de computadoras/final/workspace/ClockTree.v" into library work
Analyzing Verilog file "D:/Estudio/facu/arquitectura de computadoras/final/workspace/BIPII.v" into library work
Analyzing Verilog file "D:/Estudio/facu/arquitectura de computadoras/final/workspace/BIPTEST1.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC
Compiling module Instruction_Decoder
Compiling module Control
Compiling module SignalExtension
Compiling module MuxA
Compiling module MuxB
Compiling module Acc
Compiling module ALU
Compiling module Datapath
Compiling module CPU
Compiling module u_data_memory
Compiling module u_program_memory
Compiling module ClockTree
Compiling module BIPI
Compiling module BIPTEST1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 15 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable D:/Estudio/facu/arquitectura de computadoras/final/workspace/BIPTEST1_isim_beh.exe
Fuse Memory Usage: 26316 KB
Fuse CPU Usage: 639 ms
