

================================================================
== Vitis HLS Report for 'fft_syn_config1_4'
================================================================
* Date:           Fri Jan  9 19:34:46 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.000 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3195|     3195|  31.950 us|  31.950 us|  3195|  3195|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        3|   12|    9883|    7835|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|       -|    -|
|Register         |        -|    -|       -|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        3|   12|    9883|    7835|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    1|       2|       3|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  fft_syn<config1>.4|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  fft_syn<config1>.4|  return value|
|ap_ce                     |   in|    1|  ap_ctrl_hs|  fft_syn<config1>.4|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  fft_syn<config1>.4|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  fft_syn<config1>.4|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  fft_syn<config1>.4|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  fft_syn<config1>.4|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  fft_syn<config1>.4|  return value|
|xn_dout                   |   in|   32|     ap_fifo|                  xn|       pointer|
|xn_empty_n                |   in|    1|     ap_fifo|                  xn|       pointer|
|xn_read                   |  out|    1|     ap_fifo|                  xn|       pointer|
|xk_din                    |  out|   32|     ap_fifo|                  xk|       pointer|
|xk_full_n                 |   in|    1|     ap_fifo|                  xk|       pointer|
|xk_write                  |  out|    1|     ap_fifo|                  xk|       pointer|
|status_data_V_din         |  out|    8|     ap_fifo|       status_data_V|       pointer|
|status_data_V_full_n      |   in|    1|     ap_fifo|       status_data_V|       pointer|
|status_data_V_write       |  out|    1|     ap_fifo|       status_data_V|       pointer|
|config_ch_data_V_dout     |   in|   16|     ap_fifo|    config_ch_data_V|       pointer|
|config_ch_data_V_empty_n  |   in|    1|     ap_fifo|    config_ch_data_V|       pointer|
|config_ch_data_V_read     |  out|    1|     ap_fifo|    config_ch_data_V|       pointer|
+--------------------------+-----+-----+------------+--------------------+--------------+

