// Seed: 4160010248
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output tri0 id_3
);
  assign id_3[1] = id_0;
  type_6(
      1, 1'b0, 1
  );
endmodule
