{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:8k81kl-MbHgC", "title": "An efficient floating point multiplier design for high speed applications using Karatsuba algorithm and Urdhva-Tiryagbhyam algorithm", "published_by": "2015 International Conference on Signal Processing and Communication (ICSC\u00a0\u2026, 2015", "authors": ["S Arish", "RK Sharma"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7731321346949276038,10216944391014323247,4423134103865397387", "cited_by": 23.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:d1gkVwhDpl0C", "title": "An efficient binary multiplier design for high speed applications using Karatsuba algorithm and Urdhva-Tiryagbhyam algorithm", "published_by": "2015 Global Conference on Communication Technologies (GCCT), 192-196, 2015", "authors": ["S Arish", "RK Sharma"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12429007776098397704,10984090396985414062", "cited_by": 21.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:9yKSN-GCB0IC", "title": "Run-time reconfigurable multi-precision floating point multiplier design for high speed, low-power applications", "published_by": "2015 International Conference on Signal Processing and Integrated Networks\u00a0\u2026, 2015", "authors": ["S Arish", "RK Sharma"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16187363130980680771,6736112634740310149", "cited_by": 14.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:Y0pCki6q_DkC", "title": "Novel Bloom filter algorithms and architectures for ultra-high-speed network security applications", "published_by": "2020 23rd Euromicro Conference on Digital System Design (DSD), 2020", "authors": ["A Sateesan", "J Vliegen", "J Daemen", "N Mentens"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=568105922586416217,8788200255948925122", "cited_by": 11.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:0EnyYjriUFMC", "title": "Low-rate overuse flow tracer (loft): An efficient and scalable algorithm for detecting overuse flows", "published_by": "2021 40th International Symposium on Reliable Distributed Systems (SRDS\u00a0\u2026, 2021", "authors": ["S Scherrer", "CY Wu", "YH Chiang", "B Rothenberger", "DE Asoni", "A Sateesan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18198637424043965212", "cited_by": 10.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:_FxGoFyzp5QC", "title": "Speed Records in Network Flow Measurement on FPGA", "published_by": "2021 31st International Conference on Field-Programmable Logic and\u00a0\u2026, 2021", "authors": ["A Sateesan", "J Vliegen", "S Scherrer", "HC Hsiao", "A Perrig", "N Mentens"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1846673375838409398", "cited_by": 10.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:UeHWp8X0CEIC", "title": "Optimization of Convolutional Neural Networks on Resource Constrained Devices", "published_by": "2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2019", "authors": ["S Arish", "S Sharad", "KG Smitha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11143818869328116147", "cited_by": 10.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:WF5omc3nYNoC", "title": "A survey of algorithmic and hardware optimization techniques for vision convolutional neural networks on FPGAs", "published_by": "Neural Processing Letters 53, 2331-2377, 2021", "authors": ["A Sateesan", "S Sinha", "S KG", "AP Vinod"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3409502531979224441", "cited_by": 8.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:u-x6o8ySG0sC", "title": "Run-Time-Reconfigurable Multi-Precision Floating-Point Matrix Multiplier Intellectual Property Core on FPGA", "published_by": "Springer US (CSSP) - International Journal of Circuits, Systems, and Signal\u00a0\u2026, 2017", "authors": ["S Arish", "RK Sharma"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10411546661509625191", "cited_by": 8.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:3fE2CSJIrl8C", "title": "Hardware-oriented Optimization of Bloom Filter Algorithms and Architectures for Ultra-high-speed Lookups in Network Applications", "published_by": "Microprocessors and Microsystems, 2022", "authors": ["A Sateesan", "J Vliegen", "J Daemen", "N Mentens"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12786509147326505961", "cited_by": 3.0, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:LkGwnXOMwfcC", "title": "Novel Non-cryptographic Hash Functions for Networking and Security Applications on FPGA", "published_by": "2021 24th Euromicro Conference on Digital System Design (DSD), 2021", "authors": ["T Claesen", "A Sateesan", "J Vliegen", "N Mentens"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3764335250059202559", "cited_by": 3.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:YsMSGLbcyi4C", "title": "DASH: Design Automation for Synthesis and Hardware Generation for CNN", "published_by": "2020 International Conference on Field-Programmable Technology (ICFPT), 2020", "authors": ["A Sateesan", "S Sinha", "KG Smitha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14166447646170605764", "cited_by": 2.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:Se3iqnhoufwC", "title": "SoK - Network Intrusion Detection on FPGA", "published_by": "Security, Privacy, and Applied Cryptography Engineering, 242-261, 2022", "authors": ["L Le Jeune", "A Sateesan", "MM Rabbani", "T Goedeme", "J Vliegen", "N Mentens"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=236762089319799505", "cited_by": 1.0, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:Wp0gIr-vW9MC", "title": "ALBUS: a Probabilistic Monitoring Algorithm to Counter Burst-Flood Attacks", "published_by": "arXiv preprint arXiv:2306.14328, 2023", "authors": ["S Scherrer", "J Vliegen", "A Sateesan", "HC Hsiao", "N Mentens", "A Perrig"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:aqlVkmm33-oC", "title": "Evolving Non-cryptographic Hash Functions Using Genetic Programming for High-speed Lookups in Network Security Applications", "published_by": "Applications of Evolutionary Computation (EvoApplications 2023) 13989, 302-318, 2023", "authors": ["M Hassan", "A Sateesan", "J Vliegen", "S Picek", "N Mentens"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:qxL8FJ1GzNcC", "title": "Optimized algorithms and architectures for fast non-cryptographic hash functions in hardware", "published_by": "Microprocessors and Microsystems 98, 104782, 2023", "authors": ["A Sateesan", "J Biesmans", "T Claesen", "J Vliegen", "N Mentens"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=bgypT7gAAAAJ&citation_for_view=bgypT7gAAAAJ:4TOpqqG69KYC", "title": "An Analysis of the Hardware-Friendliness of AMQ Data Structures for Network Security", "published_by": "International Conference on Security, Privacy, and Applied Cryptography\u00a0\u2026, 2022", "authors": ["A Sateesan", "J Vliegen", "N Mentens"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["124", "8", "7"], "Since 2018": ["110", "8", "6"]}, "chart": {}}, "co_authors": [{"link": "https://scholar.google.com/citations?user=ZLKNTUMAAAAJ&hl=en", "name": "Jo Vliegen", "ext": "Researcher Expert @COSIC/ES&S, ESAT, KULeuven, Belgium"}, {"link": "https://scholar.google.com/citations?user=FWdHc8MAAAAJ&hl=en", "name": "Nele Mentens", "ext": "Leiden University and KU Leuven"}, {"link": "https://scholar.google.com/citations?user=9mD7MHgAAAAJ&hl=en", "name": "Smitha K G", "ext": "Senior Lecturer, Nanyang Technological University"}, {"link": "https://scholar.google.com/citations?user=ZgvhpvEAAAAJ&hl=en", "name": "Sharad Sinha", "ext": "Indian Institute of Technology (IIT), Goa"}, {"link": "https://scholar.google.com/citations?user=jP6pVZcAAAAJ&hl=en", "name": "Hsu-Chun Hsiao", "ext": "National Taiwan University"}, {"link": "https://scholar.google.com/citations?user=n-Oret4AAAAJ&hl=en", "name": "Adrian Perrig", "ext": "Professor of Computer Science at ETH Z\u00fcrich, Adjunct Professor of ECE at CMU, Cylab Fellow"}, {"link": "https://scholar.google.com/citations?user=bKSqi_gAAAAJ&hl=en", "name": "Simon Scherrer", "ext": "Doctoral Student, Department of Computer Science, ETH Zurich"}, {"link": "https://scholar.google.com/citations?user=onY4i0oAAAAJ&hl=en", "name": "Joan Daemen", "ext": "Professor, Radboud University"}, {"link": "https://scholar.google.com/citations?user=afEHc3AAAAAJ&hl=en", "name": "Daniele Enrico Asoni", "ext": "ETH Z\u00fcrich"}, {"link": "https://scholar.google.com/citations?user=DLe5yRoAAAAJ&hl=en", "name": "Benjamin Rothenberger", "ext": "Department of Computer Science, ETH Z\u00fcrich"}, {"link": "https://scholar.google.com/citations?user=yhYd0_4AAAAJ&hl=en", "name": "Vinod A Prasad", "ext": "Professor, Information Communication Technology, Singapore Institute of Technology"}, {"link": "https://scholar.google.com/citations?user=EpJtfgwAAAAJ&hl=en", "name": "R.K.Sharma", "ext": "Professor of Electronics and Communication (ECE) Department, National Institute of technology"}, {"link": "https://scholar.google.com/citations?user=qutAliEAAAAJ&hl=en", "name": "Md Masoom Rabbani", "ext": "PostDoc @ KU Leuven ( ES&S, COSIC, ESAT )"}, {"link": "https://scholar.google.com/citations?user=0sRothQAAAAJ&hl=en", "name": "Laurens Le Jeune", "ext": "KU Leuven"}, {"link": "https://scholar.google.com/citations?user=QgPCrI0AAAAJ&hl=en", "name": "Toon Goedem\u00e9", "ext": "EAVISE, KU Leuven"}], "interests": ["FPGA", "Network Security", "Hardware Security", "Convolutional Neural Networks", "Probabilistic Data Structures"], "link": "https://scholar.google.com/citations?user=bgypT7gAAAAJ&hl=en", "name": "Arish Sateesan", "affiliates": [{"name": "KU Leuven", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=8645310392855763529"}], "last_updated": "2023/10/31 20:28"}