P. R. Daher, Automatic correction of multiple errors originating in a computer memory, IBM Journal of Research and Development, v.7 n.4, p.317-324, October 1963
Farrukh Hijaz , Omer Khan, NUCA-L1: A Non-Uniform Access Latency Level-1 Cache Architecture for Multicores Operating at Near-Threshold Voltages, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.3, p.1-28, October 2014
Isidoros Sideris , Kiamal Pekmestzi, A column parity based fault detection mechanism for FIFO buffers, Integration, the VLSI Journal, v.46 n.3, p.265-279, June, 2013
