[Keyword]: dual_address_ram

[Design Category]: Memory Circuits

[Design Function Description]:
The design implements a dual-port RAM with separate read and write ports. It allows simultaneous read and write operations on different addresses. Port 0 is used for writing data into the RAM when enabled, and both ports can be used for reading data from the RAM when enabled.

[Input Signal Description]:
- `clk`: Clock signal used to synchronize write operations.
- `wr_en`: Write enable signal for port 0, allowing data to be written to the RAM when high.
- `data_in[7:0]`: 8-bit input data to be written into the RAM at the address specified by `addr_in_0`.
- `addr_in_0[3:0]`: 4-bit address input for port 0, specifying the location in RAM to write data.
- `addr_in_1[3:0]`: 4-bit address input for port 1, specifying the location in RAM to read data.
- `port_en_0`: Enable signal for port 0, allowing read and write operations when high.
- `port_en_1`: Enable signal for port 1, allowing read operations when high.

[Output Signal Description]:
- `data_out_0[7:0]`: 8-bit output data from port 0, providing the data stored at the address specified by `addr_in_0` when port 0 is enabled.
- `data_out_1[7:0]`: 8-bit output data from port 1, providing the data stored at the address specified by `addr_in_1` when port 1 is enabled.


[Design Detail]:
module dual_port_ram 
    (   input clk, 		 //clock
        input wr_en,   		 //write enable for port 0
        input [7:0] data_in,     //Input data to port 0.
        input [3:0] addr_in_0,   //address for port 0
        input [3:0] addr_in_1,   //address for port 1
        input port_en_0,    	 //enable port 0.
        input port_en_1,    	 //enable port 1.
        output [7:0] data_out_0, //output data from port 0.
        output [7:0] data_out_1  //output data from port 1.
    );

//memory declaration.
reg [7:0] ram[0:15];

//writing to the RAM
always@(posedge clk)
begin
    if(port_en_0 == 1 && wr_en == 1)    // check enable signal and if write enable is ON
        ram[addr_in_0] <= data_in;
end

//always reading from the ram, irrespective of clock.
assign data_out_0 = port_en_0 ? ram[addr_in_0] : 'dZ;   
assign data_out_1 = port_en_1 ? ram[addr_in_1] : 'dZ;   

endmodule 


module dual_port_ram_tb;

    // Inputs
    reg clk;
    reg wr_en;
    reg [7:0] data_in;
    reg [3:0] addr_in_0;
    reg [3:0] addr_in_1;
    reg port_en_0;
    reg port_en_1;

    // Outputs
    wire [7:0] data_out_0;
    wire [7:0] data_out_1;
    
    integer i;

    // Instantiate the Unit Under Test (UUT)
    dual_port_ram uut (
        .clk(clk), 
        .wr_en(wr_en), 
        .data_in(data_in), 
        .addr_in_0(addr_in_0), 
        .addr_in_1(addr_in_1), 
        .port_en_0(port_en_0), 
        .port_en_1(port_en_1), 
        .data_out_0(data_out_0), 
        .data_out_1(data_out_1)
    );
    
    always
        #5 clk = ~clk;

    initial begin
        // Initialize Inputs
        clk = 1;
        addr_in_1 = 0;
        port_en_0 = 0;
        port_en_1 = 0;
        wr_en = 0;
        data_in = 0;
        addr_in_0 = 0;  
        #20;
        //Write all the locations of RAM
        port_en_0 = 1;  
        wr_en = 1;
      for(i=1; i <= 16; i = i + 1) begin
            data_in = i;
            addr_in_0 = i-1;
            #10;
        end
        wr_en = 0;
        port_en_0 = 0;  
        //Read from port 1, all the locations of RAM.
        port_en_1 = 1;  
        for(i=1; i <= 16; i = i + 1) begin
            addr_in_1 = i-1;
            #10;
        end
        port_en_1 = 0;
    end
      
endmodule
