verilog xil_defaultlib --include "E:/vivado2023/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/2fcd/hdl" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/e2ba/hdl/verilog" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/a29c/hdl/verilog" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/0e59/hdl/verilog" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v" \

sv xil_defaultlib --include "E:/vivado2023/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/2fcd/hdl" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/e2ba/hdl/verilog" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/a29c/hdl/verilog" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/0e59/hdl/verilog" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_por_fsm_top.sv" \

verilog xil_defaultlib --include "E:/vivado2023/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/2fcd/hdl" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/e2ba/hdl/verilog" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/a29c/hdl/verilog" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/0e59/hdl/verilog" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_bgt_fsm.v" \

sv xil_defaultlib --include "E:/vivado2023/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/2fcd/hdl" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/e2ba/hdl/verilog" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/a29c/hdl/verilog" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/0e59/hdl/verilog" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_device_rom.sv" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_por_fsm.sv" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_por_fsm_disabled.sv" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_tile_config.sv" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_constants_config.sv" \

verilog xil_defaultlib --include "E:/vivado2023/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/2fcd/hdl" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/e2ba/hdl/verilog" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/a29c/hdl/verilog" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog" --include "../../../../summer.gen/sources_1/bd/summer_design/ipshared/0e59/hdl/verilog" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_drp_arbiter.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_drp_arbiter_adc.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_register_decode.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_address_decoder.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_axi_lite_ipif.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_counter_f.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_pselect_f.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_slave_attachment.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_rf_wrapper.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_drp_control_top.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_drp_control.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_drp_access_ctrl.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_irq_req_ack.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_irq_sync.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0bufg_gt_ctrl.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_overvol_irq.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_powerup_state_irq.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_rst_cnt.v" \
"../../../bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0.v" \
"../../../bd/summer_design/ip/summer_design_blk_mem_gen_0_0/sim/summer_design_blk_mem_gen_0_0.v" \
"../../../bd/summer_design/ip/summer_design_tx_blk_ram_reader_0_0/sim/summer_design_tx_blk_ram_reader_0_0.v" \
"../../../bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/sim/summer_design_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/summer_design/ip/summer_design_xbar_0/sim/summer_design_xbar_0.v" \
"../../../bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/sim/bd_9d24.v" \
"../../../bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_0/sim/bd_9d24_ila_lib_0.v" \
"../../../bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v" \
"../../../bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/sim/bd_9d24_g_inst_0.v" \
"../../../bd/summer_design/ip/summer_design_system_ila_0_0/sim/summer_design_system_ila_0_0.v" \
"../../../bd/summer_design/ip/summer_design_ila_0_0/sim/summer_design_ila_0_0.v" \
"../../../bd/summer_design/ip/summer_design_adc2axis_IQ_0_0/sim/summer_design_adc2axis_IQ_0_0.v" \
"../../../bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/sim/bd_5d75.v" \
"../../../bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/ip/ip_0/sim/bd_5d75_ila_lib_0.v" \
"../../../bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/ip/ip_1/bd_5d75_g_inst_0_gigantic_mux.v" \
"../../../bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/ip/ip_1/sim/bd_5d75_g_inst_0.v" \
"../../../bd/summer_design/ip/summer_design_system_ila_1_0/sim/summer_design_system_ila_1_0.v" \
"../../../bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/sim/bd_9db4.v" \
"../../../bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/ip/ip_0/sim/bd_9db4_ila_lib_0.v" \
"../../../bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/ip/ip_1/bd_9db4_g_inst_0_gigantic_mux.v" \
"../../../bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/ip/ip_1/sim/bd_9db4_g_inst_0.v" \
"../../../bd/summer_design/ip/summer_design_system_ila_1_1/sim/summer_design_system_ila_1_1.v" \
"../../../bd/summer_design/sim/summer_design.v" \
"../../../bd/summer_design/ip/summer_design_auto_pc_0/sim/summer_design_auto_pc_0.v" \
"../../../bd/summer_design/ip/summer_design_auto_cc_0/sim/summer_design_auto_cc_0.v" \
"../../../bd/summer_design/ip/summer_design_auto_cc_1/sim/summer_design_auto_cc_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
