;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8/12/2018 3:26:25 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x27F90000  	10233
0x0008	0x279D0000  	10141
0x000C	0x279D0000  	10141
0x0010	0x279D0000  	10141
0x0014	0x279D0000  	10141
0x0018	0x279D0000  	10141
0x001C	0x279D0000  	10141
0x0020	0x279D0000  	10141
0x0024	0x279D0000  	10141
0x0028	0x279D0000  	10141
0x002C	0x279D0000  	10141
0x0030	0x279D0000  	10141
0x0034	0x279D0000  	10141
0x0038	0x279D0000  	10141
0x003C	0x279D0000  	10141
0x0040	0x279D0000  	10141
0x0044	0x279D0000  	10141
0x0048	0x279D0000  	10141
0x004C	0x279D0000  	10141
0x0050	0x279D0000  	10141
0x0054	0x279D0000  	10141
0x0058	0x279D0000  	10141
0x005C	0x279D0000  	10141
0x0060	0x279D0000  	10141
0x0064	0x279D0000  	10141
0x0068	0x279D0000  	10141
0x006C	0x279D0000  	10141
0x0070	0x279D0000  	10141
0x0074	0x279D0000  	10141
0x0078	0x279D0000  	10141
0x007C	0x279D0000  	10141
0x0080	0x279D0000  	10141
0x0084	0x279D0000  	10141
0x0088	0x279D0000  	10141
0x008C	0x279D0000  	10141
0x0090	0x279D0000  	10141
0x0094	0x279D0000  	10141
0x0098	0x279D0000  	10141
0x009C	0x279D0000  	10141
0x00A0	0x279D0000  	10141
0x00A4	0x279D0000  	10141
0x00A8	0x279D0000  	10141
0x00AC	0x279D0000  	10141
0x00B0	0x279D0000  	10141
0x00B4	0x279D0000  	10141
0x00B8	0x279D0000  	10141
0x00BC	0x279D0000  	10141
0x00C0	0x279D0000  	10141
0x00C4	0x279D0000  	10141
0x00C8	0x279D0000  	10141
0x00CC	0x279D0000  	10141
0x00D0	0x279D0000  	10141
0x00D4	0x279D0000  	10141
0x00D8	0x279D0000  	10141
0x00DC	0x279D0000  	10141
0x00E0	0x279D0000  	10141
0x00E4	0x279D0000  	10141
0x00E8	0x279D0000  	10141
0x00EC	0x279D0000  	10141
0x00F0	0x279D0000  	10141
0x00F4	0x279D0000  	10141
0x00F8	0x279D0000  	10141
0x00FC	0x279D0000  	10141
0x0100	0x279D0000  	10141
0x0104	0x279D0000  	10141
0x0108	0x279D0000  	10141
0x010C	0x279D0000  	10141
0x0110	0x279D0000  	10141
0x0114	0x279D0000  	10141
0x0118	0x279D0000  	10141
0x011C	0x279D0000  	10141
0x0120	0x279D0000  	10141
0x0124	0x279D0000  	10141
0x0128	0x279D0000  	10141
0x012C	0x279D0000  	10141
0x0130	0x279D0000  	10141
0x0134	0x279D0000  	10141
0x0138	0x279D0000  	10141
0x013C	0x279D0000  	10141
0x0140	0x279D0000  	10141
0x0144	0x279D0000  	10141
0x0148	0x279D0000  	10141
0x014C	0x279D0000  	10141
0x0150	0x279D0000  	10141
0x0154	0x279D0000  	10141
0x0158	0x279D0000  	10141
0x015C	0x279D0000  	10141
0x0160	0x279D0000  	10141
0x0164	0x279D0000  	10141
0x0168	0x279D0000  	10141
0x016C	0x279D0000  	10141
0x0170	0x279D0000  	10141
0x0174	0x279D0000  	10141
0x0178	0x279D0000  	10141
0x017C	0x279D0000  	10141
0x0180	0x279D0000  	10141
0x0184	0x279D0000  	10141
; end of ____SysVT
_main:
;Touch.c, 16 :: 		void main()
0x27F8	0xB081    SUB	SP, SP, #4
0x27FA	0xF000F871  BL	10464
0x27FE	0xF7FFFFD1  BL	10148
0x2802	0xF000FAB3  BL	11628
0x2806	0xF7FFFFE3  BL	10192
0x280A	0xF000FA6F  BL	11500
;Touch.c, 22 :: 		UART1_Init(115200);
0x280E	0xF44F30E1  MOV	R0, #115200
0x2812	0xF7FFFD0D  BL	_UART1_Init+0
;Touch.c, 23 :: 		Delay_ms(100);
0x2816	0xF2423753  MOVW	R7, #9043
0x281A	0xF2C00708  MOVT	R7, #8
0x281E	0xBF00    NOP
0x2820	0xBF00    NOP
L_main0:
0x2822	0x1E7F    SUBS	R7, R7, #1
0x2824	0xD1FD    BNE	L_main0
0x2826	0xBF00    NOP
0x2828	0xBF00    NOP
0x282A	0xBF00    NOP
0x282C	0xBF00    NOP
;Touch.c, 25 :: 		UART1_Write_Text(" Hello!");
0x282E	0x4827    LDR	R0, [PC, #156]
0x2830	0xF7FFFC92  BL	_UART1_Write_Text+0
;Touch.c, 26 :: 		UART1_Write(13);
0x2834	0x200D    MOVS	R0, #13
0x2836	0xF7FFFE49  BL	_UART1_Write+0
;Touch.c, 27 :: 		UART1_Write(10);
0x283A	0x200A    MOVS	R0, #10
0x283C	0xF7FFFE46  BL	_UART1_Write+0
;Touch.c, 30 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_8 | _ADC_CHANNEL_9)   ;
0x2840	0xF2403000  MOVW	R0, #768
0x2844	0xF7FFFE68  BL	_ADC_Set_Input_Channel+0
;Touch.c, 31 :: 		ADC1_Init();
0x2848	0xF7FFFF8E  BL	_ADC1_Init+0
;Touch.c, 34 :: 		TFT_Init_ILI9341_8bit(320,240) ;
0x284C	0x21F0    MOVS	R1, #240
0x284E	0xF2401040  MOVW	R0, #320
0x2852	0xF7FFFF1B  BL	_TFT_Init_ILI9341_8bit+0
;Touch.c, 35 :: 		TFT_Set_Default_Mode()  ;
0x2856	0xF7FFFE27  BL	_TFT_Set_Default_Mode+0
;Touch.c, 36 :: 		TFT_Fill_Screen(CL_WHITE);
0x285A	0xF64F70FF  MOVW	R0, #65535
0x285E	0xF7FFFDDB  BL	_TFT_Fill_Screen+0
;Touch.c, 41 :: 		TP_TFT_Set_ADC_Threshold(750);
0x2862	0xF24020EE  MOVW	R0, #750
0x2866	0xB200    SXTH	R0, R0
0x2868	0xF7FFFDCE  BL	_TP_TFT_Set_ADC_Threshold+0
;Touch.c, 43 :: 		TP_TFT_Init(320,240,8,9)  ;
0x286C	0x2309    MOVS	R3, #9
0x286E	0x2208    MOVS	R2, #8
0x2870	0x21F0    MOVS	R1, #240
0x2872	0xF2401040  MOVW	R0, #320
0x2876	0xF7FFFD39  BL	_TP_TFT_Init+0
;Touch.c, 45 :: 		TP_TFT_Calibrate_Max();
0x287A	0xF7FFFDAD  BL	_TP_TFT_Calibrate_Max+0
;Touch.c, 46 :: 		TP_TFT_Calibrate_Min();
0x287E	0xF7FFFE33  BL	_TP_TFT_Calibrate_Min+0
;Touch.c, 48 :: 		while(1)
L_main2:
;Touch.c, 49 :: 		{ if(TP_TFT_Press_Detect())
0x2882	0xF7FFFB0F  BL	_TP_TFT_Press_Detect+0
0x2886	0xB1F8    CBZ	R0, L_main4
;Touch.c, 51 :: 		TP_TFT_Get_Coordinates(&XPos,&YPos )       ;
0x2888	0xF10D0102  ADD	R1, SP, #2
0x288C	0xA800    ADD	R0, SP, #0
0x288E	0xF7FFFB4B  BL	_TP_TFT_Get_Coordinates+0
;Touch.c, 53 :: 		IntToStr(XPos,XStr);
0x2892	0x490F    LDR	R1, [PC, #60]
0x2894	0xF8BD0000  LDRH	R0, [SP, #0]
0x2898	0xF7FFFC6C  BL	_IntToStr+0
;Touch.c, 54 :: 		IntToStr(YPos,YStr);
0x289C	0x490D    LDR	R1, [PC, #52]
0x289E	0xF8BD0002  LDRH	R0, [SP, #2]
0x28A2	0xF7FFFC67  BL	_IntToStr+0
;Touch.c, 56 :: 		UART_Write_Text("X Coordinates ");
0x28A6	0x480C    LDR	R0, [PC, #48]
0x28A8	0xF7FFFCA6  BL	_UART_Write_Text+0
;Touch.c, 58 :: 		UART1_Write_Text(XStr);
0x28AC	0x4808    LDR	R0, [PC, #32]
0x28AE	0xF7FFFC53  BL	_UART1_Write_Text+0
;Touch.c, 60 :: 		UART_Write_Text("Y Coordinates ");
0x28B2	0x480A    LDR	R0, [PC, #40]
0x28B4	0xF7FFFCA0  BL	_UART_Write_Text+0
;Touch.c, 62 :: 		UART1_Write_Text(YStr);
0x28B8	0x4806    LDR	R0, [PC, #24]
0x28BA	0xF7FFFC4D  BL	_UART1_Write_Text+0
;Touch.c, 63 :: 		while(TP_TFT_Press_Detect())
L_main5:
0x28BE	0xF7FFFAF1  BL	_TP_TFT_Press_Detect+0
0x28C2	0x2800    CMP	R0, #0
0x28C4	0xD000    BEQ	L_main6
;Touch.c, 67 :: 		}
0x28C6	0xE7FA    B	L_main5
L_main6:
;Touch.c, 68 :: 		}
L_main4:
;Touch.c, 71 :: 		}
0x28C8	0xE7DB    B	L_main2
;Touch.c, 73 :: 		}
L_end_main:
L__main_end_loop:
0x28CA	0xE7FE    B	L__main_end_loop
0x28CC	0x00002000  	?lstr1_Touch+0
0x28D0	0x00402000  	_XStr+0
0x28D4	0x00472000  	_YStr+0
0x28D8	0x00082000  	?lstr2_Touch+0
0x28DC	0x00172000  	?lstr3_Touch+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x21E4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x21E6	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x21EA	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x21EE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x21F2	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x21F4	0xB001    ADD	SP, SP, #4
0x21F6	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x22B0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x22B2	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x22B6	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x22BA	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x22BE	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x22C0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x22C4	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x22C6	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x22C8	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x22CA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x22CE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x22D2	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x22D4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x22D8	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x22DA	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x22DC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x22E0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x22E4	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x22E6	0xB001    ADD	SP, SP, #4
0x22E8	0x4770    BX	LR
; end of ___FillZeros
_UART1_Init:
;__Lib_UART_123_45_6.c, 439 :: 		
; baud_rate start address is: 0 (R0)
0x2230	0xB081    SUB	SP, SP, #4
0x2232	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 440 :: 		
0x2236	0x4A09    LDR	R2, [PC, #36]
0x2238	0xF2400100  MOVW	R1, #0
0x223C	0xB404    PUSH	(R2)
0x223E	0xB402    PUSH	(R1)
0x2240	0xF2400300  MOVW	R3, #0
0x2244	0xF2400200  MOVW	R2, #0
0x2248	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x224A	0x4805    LDR	R0, [PC, #20]
0x224C	0xF7FEFEEE  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x2250	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 441 :: 		
L_end_UART1_Init:
0x2252	0xF8DDE000  LDR	LR, [SP, #0]
0x2256	0xB001    ADD	SP, SP, #4
0x2258	0x4770    BX	LR
0x225A	0xBF00    NOP
0x225C	0x2C400000  	__GPIO_MODULE_USART1_PA9_10+0
0x2260	0x10004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x102C	0xB08B    SUB	SP, SP, #44
0x102E	0xF8CDE000  STR	LR, [SP, #0]
0x1032	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x1034	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x1038	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x103A	0xAC06    ADD	R4, SP, #24
0x103C	0xF8AD3004  STRH	R3, [SP, #4]
0x1040	0xF8AD2008  STRH	R2, [SP, #8]
0x1044	0x9103    STR	R1, [SP, #12]
0x1046	0x9004    STR	R0, [SP, #16]
0x1048	0x4620    MOV	R0, R4
0x104A	0xF7FFFC7D  BL	_RCC_GetClocksFrequency+0
0x104E	0x9804    LDR	R0, [SP, #16]
0x1050	0x9903    LDR	R1, [SP, #12]
0x1052	0xF8BD2008  LDRH	R2, [SP, #8]
0x1056	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x105A	0x4C71    LDR	R4, [PC, #452]
0x105C	0x42A0    CMP	R0, R4
0x105E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x1060	0x2501    MOVS	R5, #1
0x1062	0xB26D    SXTB	R5, R5
0x1064	0x4C6F    LDR	R4, [PC, #444]
0x1066	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x1068	0x4D6F    LDR	R5, [PC, #444]
0x106A	0x4C70    LDR	R4, [PC, #448]
0x106C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x106E	0x4D70    LDR	R5, [PC, #448]
0x1070	0x4C70    LDR	R4, [PC, #448]
0x1072	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x1074	0x4D70    LDR	R5, [PC, #448]
0x1076	0x4C71    LDR	R4, [PC, #452]
0x1078	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x107A	0x4D71    LDR	R5, [PC, #452]
0x107C	0x4C71    LDR	R4, [PC, #452]
0x107E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x1080	0x9C09    LDR	R4, [SP, #36]
0x1082	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x1084	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x1086	0x4C70    LDR	R4, [PC, #448]
0x1088	0x42A0    CMP	R0, R4
0x108A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x108C	0x2501    MOVS	R5, #1
0x108E	0xB26D    SXTB	R5, R5
0x1090	0x4C6E    LDR	R4, [PC, #440]
0x1092	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x1094	0x4D6E    LDR	R5, [PC, #440]
0x1096	0x4C65    LDR	R4, [PC, #404]
0x1098	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x109A	0x4D6E    LDR	R5, [PC, #440]
0x109C	0x4C65    LDR	R4, [PC, #404]
0x109E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x10A0	0x4D6D    LDR	R5, [PC, #436]
0x10A2	0x4C66    LDR	R4, [PC, #408]
0x10A4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x10A6	0x4D6D    LDR	R5, [PC, #436]
0x10A8	0x4C66    LDR	R4, [PC, #408]
0x10AA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x10AC	0x9C08    LDR	R4, [SP, #32]
0x10AE	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x10B0	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x10B2	0x4C6B    LDR	R4, [PC, #428]
0x10B4	0x42A0    CMP	R0, R4
0x10B6	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x10B8	0x2501    MOVS	R5, #1
0x10BA	0xB26D    SXTB	R5, R5
0x10BC	0x4C69    LDR	R4, [PC, #420]
0x10BE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x10C0	0x4D69    LDR	R5, [PC, #420]
0x10C2	0x4C5A    LDR	R4, [PC, #360]
0x10C4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x10C6	0x4D69    LDR	R5, [PC, #420]
0x10C8	0x4C5A    LDR	R4, [PC, #360]
0x10CA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x10CC	0x4D68    LDR	R5, [PC, #416]
0x10CE	0x4C5B    LDR	R4, [PC, #364]
0x10D0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x10D2	0x4D68    LDR	R5, [PC, #416]
0x10D4	0x4C5B    LDR	R4, [PC, #364]
0x10D6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x10D8	0x9C08    LDR	R4, [SP, #32]
0x10DA	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x10DC	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x10DE	0x4C66    LDR	R4, [PC, #408]
0x10E0	0x42A0    CMP	R0, R4
0x10E2	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x10E4	0x2501    MOVS	R5, #1
0x10E6	0xB26D    SXTB	R5, R5
0x10E8	0x4C64    LDR	R4, [PC, #400]
0x10EA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x10EC	0x4D64    LDR	R5, [PC, #400]
0x10EE	0x4C4F    LDR	R4, [PC, #316]
0x10F0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x10F2	0x4D64    LDR	R5, [PC, #400]
0x10F4	0x4C4F    LDR	R4, [PC, #316]
0x10F6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x10F8	0x4D63    LDR	R5, [PC, #396]
0x10FA	0x4C50    LDR	R4, [PC, #320]
0x10FC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x10FE	0x4D63    LDR	R5, [PC, #396]
0x1100	0x4C50    LDR	R4, [PC, #320]
0x1102	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x1104	0x9C08    LDR	R4, [SP, #32]
0x1106	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x1108	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x110A	0x4C61    LDR	R4, [PC, #388]
0x110C	0x42A0    CMP	R0, R4
0x110E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x1110	0x2501    MOVS	R5, #1
0x1112	0xB26D    SXTB	R5, R5
0x1114	0x4C5F    LDR	R4, [PC, #380]
0x1116	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x1118	0x4D5F    LDR	R5, [PC, #380]
0x111A	0x4C44    LDR	R4, [PC, #272]
0x111C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x111E	0x4D5F    LDR	R5, [PC, #380]
0x1120	0x4C44    LDR	R4, [PC, #272]
0x1122	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x1124	0x4D5E    LDR	R5, [PC, #376]
0x1126	0x4C45    LDR	R4, [PC, #276]
0x1128	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x112A	0x4D5E    LDR	R5, [PC, #376]
0x112C	0x4C45    LDR	R4, [PC, #276]
0x112E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x1130	0x9C08    LDR	R4, [SP, #32]
0x1132	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x1134	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x1136	0x4C5C    LDR	R4, [PC, #368]
0x1138	0x42A0    CMP	R0, R4
0x113A	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x113C	0x2501    MOVS	R5, #1
0x113E	0xB26D    SXTB	R5, R5
0x1140	0x4C5A    LDR	R4, [PC, #360]
0x1142	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x1144	0x4D5A    LDR	R5, [PC, #360]
0x1146	0x4C39    LDR	R4, [PC, #228]
0x1148	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x114A	0x4D5A    LDR	R5, [PC, #360]
0x114C	0x4C39    LDR	R4, [PC, #228]
0x114E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x1150	0x4D59    LDR	R5, [PC, #356]
0x1152	0x4C3A    LDR	R4, [PC, #232]
0x1154	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x1156	0x4D59    LDR	R5, [PC, #356]
0x1158	0x4C3A    LDR	R4, [PC, #232]
0x115A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x115C	0x9C09    LDR	R4, [SP, #36]
0x115E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x1160	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x1164	0xF8AD2008  STRH	R2, [SP, #8]
0x1168	0x9103    STR	R1, [SP, #12]
0x116A	0x9004    STR	R0, [SP, #16]
0x116C	0x4630    MOV	R0, R6
0x116E	0xF7FFFBAB  BL	_GPIO_Alternate_Function_Enable+0
0x1172	0x9804    LDR	R0, [SP, #16]
0x1174	0x9903    LDR	R1, [SP, #12]
0x1176	0xF8BD2008  LDRH	R2, [SP, #8]
0x117A	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x117E	0xF2000510  ADDW	R5, R0, #16
0x1182	0x2400    MOVS	R4, #0
0x1184	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x1186	0xF2000510  ADDW	R5, R0, #16
0x118A	0x682C    LDR	R4, [R5, #0]
0x118C	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x118E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x1190	0xF200050C  ADDW	R5, R0, #12
0x1194	0x2400    MOVS	R4, #0
0x1196	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x1198	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x119A	0xF4426280  ORR	R2, R2, #1024
0x119E	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x11A0	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x11A2	0xF200050C  ADDW	R5, R0, #12
0x11A6	0x682C    LDR	R4, [R5, #0]
0x11A8	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x11AA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x11AC	0xF200060C  ADDW	R6, R0, #12
0x11B0	0x2501    MOVS	R5, #1
0x11B2	0x6834    LDR	R4, [R6, #0]
0x11B4	0xF365344D  BFI	R4, R5, #13, #1
0x11B8	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x11BA	0xF200060C  ADDW	R6, R0, #12
0x11BE	0x2501    MOVS	R5, #1
0x11C0	0x6834    LDR	R4, [R6, #0]
0x11C2	0xF36504C3  BFI	R4, R5, #3, #1
0x11C6	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x11C8	0xF200060C  ADDW	R6, R0, #12
0x11CC	0x2501    MOVS	R5, #1
0x11CE	0x6834    LDR	R4, [R6, #0]
0x11D0	0xF3650482  BFI	R4, R5, #2, #1
0x11D4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x11D6	0xF2000514  ADDW	R5, R0, #20
0x11DA	0x2400    MOVS	R4, #0
0x11DC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x11DE	0x9D05    LDR	R5, [SP, #20]
0x11E0	0x2419    MOVS	R4, #25
0x11E2	0x4365    MULS	R5, R4, R5
0x11E4	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x11E6	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x11EA	0x2464    MOVS	R4, #100
0x11EC	0xFBB7F4F4  UDIV	R4, R7, R4
0x11F0	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x11F2	0x0935    LSRS	R5, R6, #4
0x11F4	0x2464    MOVS	R4, #100
0x11F6	0x436C    MULS	R4, R5, R4
0x11F8	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x11FA	0x0124    LSLS	R4, R4, #4
0x11FC	0xF2040532  ADDW	R5, R4, #50
0x1200	0x2464    MOVS	R4, #100
0x1202	0xFBB5F4F4  UDIV	R4, R5, R4
0x1206	0xF004040F  AND	R4, R4, #15
0x120A	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x120E	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x1212	0xB2A4    UXTH	R4, R4
0x1214	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x1216	0xF8DDE000  LDR	LR, [SP, #0]
0x121A	0xB00B    ADD	SP, SP, #44
0x121C	0x4770    BX	LR
0x121E	0xBF00    NOP
0x1220	0x10004001  	USART1_SR+0
0x1224	0x08904247  	RCC_APB2ENR+0
0x1228	0x24CD0000  	_UART1_Write+0
0x122C	0x00982000  	_UART_Wr_Ptr+0
0x1230	0xFFFFFFFF  	_UART1_Read+0
0x1234	0x009C2000  	_UART_Rd_Ptr+0
0x1238	0xFFFFFFFF  	_UART1_Data_Ready+0
0x123C	0x00A02000  	_UART_Rdy_Ptr+0
0x1240	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x1244	0x00A42000  	_UART_Tx_Idle_Ptr+0
0x1248	0x44004000  	USART2_SR+0
0x124C	0x08444247  	RCC_APB1ENR+0
0x1250	0x0C150000  	_UART2_Write+0
0x1254	0xFFFFFFFF  	_UART2_Read+0
0x1258	0xFFFFFFFF  	_UART2_Data_Ready+0
0x125C	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x1260	0x48004000  	USART3_SR+0
0x1264	0x08484247  	RCC_APB1ENR+0
0x1268	0x0C310000  	_UART3_Write+0
0x126C	0xFFFFFFFF  	_UART3_Read+0
0x1270	0xFFFFFFFF  	_UART3_Data_Ready+0
0x1274	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x1278	0x4C004000  	UART4_SR+0
0x127C	0x084C4247  	RCC_APB1ENR+0
0x1280	0x0BF90000  	_UART4_Write+0
0x1284	0xFFFFFFFF  	_UART4_Read+0
0x1288	0xFFFFFFFF  	_UART4_Data_Ready+0
0x128C	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x1290	0x50004000  	UART5_SR+0
0x1294	0x08504247  	RCC_APB1ENR+0
0x1298	0x0BDD0000  	_UART5_Write+0
0x129C	0xFFFFFFFF  	_UART5_Read+0
0x12A0	0xFFFFFFFF  	_UART5_Data_Ready+0
0x12A4	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x12A8	0x14004001  	USART6_SR+0
0x12AC	0x08944247  	RCC_APB2ENR+0
0x12B0	0x0E690000  	_UART6_Write+0
0x12B4	0xFFFFFFFF  	_UART6_Read+0
0x12B8	0xFFFFFFFF  	_UART6_Data_Ready+0
0x12BC	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0948	0xB082    SUB	SP, SP, #8
0x094A	0xF8CDE000  STR	LR, [SP, #0]
0x094E	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0950	0x4619    MOV	R1, R3
0x0952	0x9101    STR	R1, [SP, #4]
0x0954	0xF7FFFD90  BL	_Get_Fosc_kHz+0
0x0958	0xF24031E8  MOVW	R1, #1000
0x095C	0xFB00F201  MUL	R2, R0, R1
0x0960	0x9901    LDR	R1, [SP, #4]
0x0962	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0964	0x4917    LDR	R1, [PC, #92]
0x0966	0x6809    LDR	R1, [R1, #0]
0x0968	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x096C	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x096E	0x4916    LDR	R1, [PC, #88]
0x0970	0x1889    ADDS	R1, R1, R2
0x0972	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0974	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x0976	0x1D1A    ADDS	R2, R3, #4
0x0978	0x6819    LDR	R1, [R3, #0]
0x097A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x097C	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x097E	0x4911    LDR	R1, [PC, #68]
0x0980	0x6809    LDR	R1, [R1, #0]
0x0982	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x0986	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x0988	0x490F    LDR	R1, [PC, #60]
0x098A	0x1889    ADDS	R1, R1, R2
0x098C	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x098E	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x0990	0xF2030208  ADDW	R2, R3, #8
0x0994	0x1D19    ADDS	R1, R3, #4
0x0996	0x6809    LDR	R1, [R1, #0]
0x0998	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x099A	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x099C	0x4909    LDR	R1, [PC, #36]
0x099E	0x6809    LDR	R1, [R1, #0]
0x09A0	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x09A4	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x09A6	0x4908    LDR	R1, [PC, #32]
0x09A8	0x1889    ADDS	R1, R1, R2
0x09AA	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x09AC	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x09AE	0xF203020C  ADDW	R2, R3, #12
0x09B2	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x09B4	0x6809    LDR	R1, [R1, #0]
0x09B6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x09B8	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x09BA	0xF8DDE000  LDR	LR, [SP, #0]
0x09BE	0xB002    ADD	SP, SP, #8
0x09C0	0x4770    BX	LR
0x09C2	0xBF00    NOP
0x09C4	0x38084002  	RCC_CFGR+0
0x09C8	0x00262000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0478	0x4801    LDR	R0, [PC, #4]
0x047A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x047C	0x4770    BX	LR
0x047E	0xBF00    NOP
0x0480	0x00542000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x08C8	0xB083    SUB	SP, SP, #12
0x08CA	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x08CE	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x08D0	0x00A1    LSLS	R1, R4, #2
0x08D2	0x1841    ADDS	R1, R0, R1
0x08D4	0x6809    LDR	R1, [R1, #0]
0x08D6	0xF1B13FFF  CMP	R1, #-1
0x08DA	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x08DC	0xF2000134  ADDW	R1, R0, #52
0x08E0	0x00A3    LSLS	R3, R4, #2
0x08E2	0x18C9    ADDS	R1, R1, R3
0x08E4	0x6809    LDR	R1, [R1, #0]
0x08E6	0x460A    MOV	R2, R1
0x08E8	0x18C1    ADDS	R1, R0, R3
0x08EA	0x6809    LDR	R1, [R1, #0]
0x08EC	0x9001    STR	R0, [SP, #4]
0x08EE	0xF8AD4008  STRH	R4, [SP, #8]
0x08F2	0x4608    MOV	R0, R1
0x08F4	0x4611    MOV	R1, R2
0x08F6	0xF7FFFE09  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x08FA	0xF8BD4008  LDRH	R4, [SP, #8]
0x08FE	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x0900	0x1C64    ADDS	R4, R4, #1
0x0902	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x0904	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0906	0xF8DDE000  LDR	LR, [SP, #0]
0x090A	0xB003    ADD	SP, SP, #12
0x090C	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x050C	0xB083    SUB	SP, SP, #12
0x050E	0xF8CDE000  STR	LR, [SP, #0]
0x0512	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0514	0xF00403FF  AND	R3, R4, #255
0x0518	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x051A	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x051C	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x0520	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x0522	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x0524	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x0528	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x052A	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x052C	0x4A2D    LDR	R2, [PC, #180]
0x052E	0x9202    STR	R2, [SP, #8]
0x0530	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x0532	0x4A2D    LDR	R2, [PC, #180]
0x0534	0x9202    STR	R2, [SP, #8]
0x0536	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x0538	0x4A2C    LDR	R2, [PC, #176]
0x053A	0x9202    STR	R2, [SP, #8]
0x053C	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x053E	0x4A2C    LDR	R2, [PC, #176]
0x0540	0x9202    STR	R2, [SP, #8]
0x0542	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x0544	0x4A2B    LDR	R2, [PC, #172]
0x0546	0x9202    STR	R2, [SP, #8]
0x0548	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x054A	0x4A2B    LDR	R2, [PC, #172]
0x054C	0x9202    STR	R2, [SP, #8]
0x054E	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x0550	0x4A2A    LDR	R2, [PC, #168]
0x0552	0x9202    STR	R2, [SP, #8]
0x0554	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x0556	0x4A2A    LDR	R2, [PC, #168]
0x0558	0x9202    STR	R2, [SP, #8]
0x055A	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x055C	0x4A29    LDR	R2, [PC, #164]
0x055E	0x9202    STR	R2, [SP, #8]
0x0560	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x0562	0x2800    CMP	R0, #0
0x0564	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x0566	0x2801    CMP	R0, #1
0x0568	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x056A	0x2802    CMP	R0, #2
0x056C	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x056E	0x2803    CMP	R0, #3
0x0570	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x0572	0x2804    CMP	R0, #4
0x0574	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x0576	0x2805    CMP	R0, #5
0x0578	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x057A	0x2806    CMP	R0, #6
0x057C	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x057E	0x2807    CMP	R0, #7
0x0580	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x0582	0x2808    CMP	R0, #8
0x0584	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0586	0x2201    MOVS	R2, #1
0x0588	0xB212    SXTH	R2, R2
0x058A	0xFA02F20C  LSL	R2, R2, R12
0x058E	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x0592	0x9802    LDR	R0, [SP, #8]
0x0594	0x460A    MOV	R2, R1
0x0596	0xF8BD1004  LDRH	R1, [SP, #4]
0x059A	0xF7FFFE49  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x059E	0x9A02    LDR	R2, [SP, #8]
0x05A0	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x05A4	0xF1BC0F07  CMP	R12, #7
0x05A8	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x05AA	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x05AC	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x05AE	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x05B2	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x05B4	0x9101    STR	R1, [SP, #4]
0x05B6	0x4601    MOV	R1, R0
0x05B8	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x05BA	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x05BC	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x05BE	0x0083    LSLS	R3, R0, #2
0x05C0	0xF04F020F  MOV	R2, #15
0x05C4	0x409A    LSLS	R2, R3
0x05C6	0x43D3    MVN	R3, R2
0x05C8	0x680A    LDR	R2, [R1, #0]
0x05CA	0x401A    ANDS	R2, R3
0x05CC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x05CE	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x05D0	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x05D4	0x680A    LDR	R2, [R1, #0]
0x05D6	0x431A    ORRS	R2, R3
0x05D8	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x05DA	0xF8DDE000  LDR	LR, [SP, #0]
0x05DE	0xB003    ADD	SP, SP, #12
0x05E0	0x4770    BX	LR
0x05E2	0xBF00    NOP
0x05E4	0x00004002  	#1073872896
0x05E8	0x04004002  	#1073873920
0x05EC	0x08004002  	#1073874944
0x05F0	0x0C004002  	#1073875968
0x05F4	0x10004002  	#1073876992
0x05F8	0x14004002  	#1073878016
0x05FC	0x18004002  	#1073879040
0x0600	0x1C004002  	#1073880064
0x0604	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0230	0xB084    SUB	SP, SP, #16
0x0232	0xF8CDE000  STR	LR, [SP, #0]
0x0236	0xB28D    UXTH	R5, R1
0x0238	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x023A	0x4B86    LDR	R3, [PC, #536]
0x023C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0240	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0242	0x4618    MOV	R0, R3
0x0244	0xF7FFFFA0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0248	0xF1B50FFF  CMP	R5, #255
0x024C	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x024E	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0250	0x4B81    LDR	R3, [PC, #516]
0x0252	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0256	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0258	0x4B80    LDR	R3, [PC, #512]
0x025A	0x429E    CMP	R6, R3
0x025C	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x025E	0xF2455355  MOVW	R3, #21845
0x0262	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0266	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0268	0x1D3D    ADDS	R5, R7, #4
0x026A	0x682C    LDR	R4, [R5, #0]
0x026C	0xF06F03FF  MVN	R3, #255
0x0270	0xEA040303  AND	R3, R4, R3, LSL #0
0x0274	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0276	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x027A	0x682C    LDR	R4, [R5, #0]
0x027C	0xF64F73FF  MOVW	R3, #65535
0x0280	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0284	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0286	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0288	0x2E42    CMP	R6, #66
0x028A	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x028C	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x028E	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0290	0xF64F73FF  MOVW	R3, #65535
0x0294	0x429D    CMP	R5, R3
0x0296	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0298	0x4B70    LDR	R3, [PC, #448]
0x029A	0x429E    CMP	R6, R3
0x029C	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x029E	0xF04F3355  MOV	R3, #1431655765
0x02A2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x02A4	0x1D3C    ADDS	R4, R7, #4
0x02A6	0x2300    MOVS	R3, #0
0x02A8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x02AA	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x02AE	0xF04F33FF  MOV	R3, #-1
0x02B2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x02B4	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x02B6	0x2E42    CMP	R6, #66
0x02B8	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x02BA	0x2300    MOVS	R3, #0
0x02BC	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x02BE	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x02C0	0xF0060301  AND	R3, R6, #1
0x02C4	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x02C6	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x02C8	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x02CA	0xF0060308  AND	R3, R6, #8
0x02CE	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x02D0	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x02D2	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x02D4	0xF0060304  AND	R3, R6, #4
0x02D8	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x02DA	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x02DC	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x02DE	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x02E0	0xF4062301  AND	R3, R6, #528384
0x02E4	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x02E6	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x02E8	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x02EA	0xF4066300  AND	R3, R6, #2048
0x02EE	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x02F0	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x02F2	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x02F4	0xF4066380  AND	R3, R6, #1024
0x02F8	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x02FA	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x02FC	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x02FE	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0300	0xF0060320  AND	R3, R6, #32
0x0304	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0306	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0308	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x030A	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x030C	0xF4067380  AND	R3, R6, #256
0x0310	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x0312	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0314	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0316	0xF0060380  AND	R3, R6, #128
0x031A	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x031C	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x031E	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0320	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x0322	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0326	0x9201    STR	R2, [SP, #4]
0x0328	0xFA1FF985  UXTH	R9, R5
0x032C	0x46B0    MOV	R8, R6
0x032E	0x4606    MOV	R6, R0
0x0330	0x4618    MOV	R0, R3
0x0332	0x460A    MOV	R2, R1
0x0334	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0336	0xF1BA0F10  CMP	R10, #16
0x033A	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x033E	0xF04F0301  MOV	R3, #1
0x0342	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0346	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x034A	0x42A3    CMP	R3, R4
0x034C	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0350	0xEA4F044A  LSL	R4, R10, #1
0x0354	0xF04F0303  MOV	R3, #3
0x0358	0x40A3    LSLS	R3, R4
0x035A	0x43DC    MVN	R4, R3
0x035C	0x683B    LDR	R3, [R7, #0]
0x035E	0x4023    ANDS	R3, R4
0x0360	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x0362	0xEA4F034A  LSL	R3, R10, #1
0x0366	0xFA06F403  LSL	R4, R6, R3
0x036A	0x683B    LDR	R3, [R7, #0]
0x036C	0x4323    ORRS	R3, R4
0x036E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0370	0xF008030C  AND	R3, R8, #12
0x0374	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x0376	0xF2070508  ADDW	R5, R7, #8
0x037A	0xEA4F044A  LSL	R4, R10, #1
0x037E	0xF04F0303  MOV	R3, #3
0x0382	0x40A3    LSLS	R3, R4
0x0384	0x43DC    MVN	R4, R3
0x0386	0x682B    LDR	R3, [R5, #0]
0x0388	0x4023    ANDS	R3, R4
0x038A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x038C	0xF2070508  ADDW	R5, R7, #8
0x0390	0xEA4F034A  LSL	R3, R10, #1
0x0394	0xFA02F403  LSL	R4, R2, R3
0x0398	0x682B    LDR	R3, [R5, #0]
0x039A	0x4323    ORRS	R3, R4
0x039C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x039E	0x1D3D    ADDS	R5, R7, #4
0x03A0	0xFA1FF48A  UXTH	R4, R10
0x03A4	0xF04F0301  MOV	R3, #1
0x03A8	0x40A3    LSLS	R3, R4
0x03AA	0x43DC    MVN	R4, R3
0x03AC	0x682B    LDR	R3, [R5, #0]
0x03AE	0x4023    ANDS	R3, R4
0x03B0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x03B2	0x1D3D    ADDS	R5, R7, #4
0x03B4	0xFA1FF48A  UXTH	R4, R10
0x03B8	0xB28B    UXTH	R3, R1
0x03BA	0xFA03F404  LSL	R4, R3, R4
0x03BE	0xB2A4    UXTH	R4, R4
0x03C0	0x682B    LDR	R3, [R5, #0]
0x03C2	0x4323    ORRS	R3, R4
0x03C4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x03C6	0xF207050C  ADDW	R5, R7, #12
0x03CA	0xFA1FF38A  UXTH	R3, R10
0x03CE	0x005C    LSLS	R4, R3, #1
0x03D0	0xB2A4    UXTH	R4, R4
0x03D2	0xF04F0303  MOV	R3, #3
0x03D6	0x40A3    LSLS	R3, R4
0x03D8	0x43DC    MVN	R4, R3
0x03DA	0x682B    LDR	R3, [R5, #0]
0x03DC	0x4023    ANDS	R3, R4
0x03DE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x03E0	0xF207050C  ADDW	R5, R7, #12
0x03E4	0xEA4F034A  LSL	R3, R10, #1
0x03E8	0xFA00F403  LSL	R4, R0, R3
0x03EC	0x682B    LDR	R3, [R5, #0]
0x03EE	0x4323    ORRS	R3, R4
0x03F0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x03F2	0xF0080308  AND	R3, R8, #8
0x03F6	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x03F8	0xF4080370  AND	R3, R8, #15728640
0x03FC	0x0D1B    LSRS	R3, R3, #20
0x03FE	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x0402	0xF1BA0F07  CMP	R10, #7
0x0406	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0408	0xF2070324  ADDW	R3, R7, #36
0x040C	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x040E	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x0412	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0414	0xF2070320  ADDW	R3, R7, #32
0x0418	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x041A	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x041C	0x00AC    LSLS	R4, R5, #2
0x041E	0xF04F030F  MOV	R3, #15
0x0422	0x40A3    LSLS	R3, R4
0x0424	0x43DC    MVN	R4, R3
0x0426	0x9B02    LDR	R3, [SP, #8]
0x0428	0x681B    LDR	R3, [R3, #0]
0x042A	0xEA030404  AND	R4, R3, R4, LSL #0
0x042E	0x9B02    LDR	R3, [SP, #8]
0x0430	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0432	0xF89D400C  LDRB	R4, [SP, #12]
0x0436	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0438	0x409C    LSLS	R4, R3
0x043A	0x9B02    LDR	R3, [SP, #8]
0x043C	0x681B    LDR	R3, [R3, #0]
0x043E	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0442	0x9B02    LDR	R3, [SP, #8]
0x0444	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0446	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x044A	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x044C	0xF8DDE000  LDR	LR, [SP, #0]
0x0450	0xB004    ADD	SP, SP, #16
0x0452	0x4770    BX	LR
0x0454	0xFC00FFFF  	#-1024
0x0458	0x0000FFFF  	#-65536
0x045C	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x018A	0x491E    LDR	R1, [PC, #120]
0x018C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0190	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x0192	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0194	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0196	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0198	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x019A	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x019C	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x019E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01A0	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01A2	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01A4	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01A6	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01A8	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01AA	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01AC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01AE	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01B0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01B2	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01B4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01B6	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01BA	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01BC	0x4912    LDR	R1, [PC, #72]
0x01BE	0x4288    CMP	R0, R1
0x01C0	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01C2	0x4912    LDR	R1, [PC, #72]
0x01C4	0x4288    CMP	R0, R1
0x01C6	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01C8	0x4911    LDR	R1, [PC, #68]
0x01CA	0x4288    CMP	R0, R1
0x01CC	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01CE	0x4911    LDR	R1, [PC, #68]
0x01D0	0x4288    CMP	R0, R1
0x01D2	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01D4	0x4910    LDR	R1, [PC, #64]
0x01D6	0x4288    CMP	R0, R1
0x01D8	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01DA	0x4910    LDR	R1, [PC, #64]
0x01DC	0x4288    CMP	R0, R1
0x01DE	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01E0	0x490F    LDR	R1, [PC, #60]
0x01E2	0x4288    CMP	R0, R1
0x01E4	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x01E6	0x490F    LDR	R1, [PC, #60]
0x01E8	0x4288    CMP	R0, R1
0x01EA	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x01EC	0x490E    LDR	R1, [PC, #56]
0x01EE	0x4288    CMP	R0, R1
0x01F0	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01F2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x01F4	0x490D    LDR	R1, [PC, #52]
0x01F6	0x6809    LDR	R1, [R1, #0]
0x01F8	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01FC	0x490B    LDR	R1, [PC, #44]
0x01FE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0200	0xB001    ADD	SP, SP, #4
0x0202	0x4770    BX	LR
0x0204	0xFC00FFFF  	#-1024
0x0208	0x00004002  	#1073872896
0x020C	0x04004002  	#1073873920
0x0210	0x08004002  	#1073874944
0x0214	0x0C004002  	#1073875968
0x0218	0x10004002  	#1073876992
0x021C	0x14004002  	#1073878016
0x0220	0x18004002  	#1073879040
0x0224	0x1C004002  	#1073880064
0x0228	0x20004002  	#1073881088
0x022C	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_UART1_Write_Text:
;__Lib_UART_123_45_6.c, 78 :: 		
; uart_text start address is: 0 (R0)
0x2158	0xB081    SUB	SP, SP, #4
0x215A	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 79 :: 		
0x215E	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x2160	0x4803    LDR	R0, [PC, #12]
0x2162	0xF7FFF8AD  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 80 :: 		
L_end_UART1_Write_Text:
0x2166	0xF8DDE000  LDR	LR, [SP, #0]
0x216A	0xB001    ADD	SP, SP, #4
0x216C	0x4770    BX	LR
0x216E	0xBF00    NOP
0x2170	0x10004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x12C0	0xB081    SUB	SP, SP, #4
0x12C2	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x12C6	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x12C8	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x12CA	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x12CC	0x4605    MOV	R5, R0
0x12CE	0xB2D8    UXTB	R0, R3
0x12D0	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x12D2	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x12D4	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x12D6	0x4628    MOV	R0, R5
0x12D8	0xF7FFFB1A  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x12DC	0x1C72    ADDS	R2, R6, #1
0x12DE	0xB2D2    UXTB	R2, R2
0x12E0	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x12E2	0x18A2    ADDS	R2, R4, R2
0x12E4	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x12E6	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x12E8	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x12EA	0xF8DDE000  LDR	LR, [SP, #0]
0x12EE	0xB001    ADD	SP, SP, #4
0x12F0	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0910	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0912	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0916	0x4601    MOV	R1, R0
0x0918	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x091C	0x680B    LDR	R3, [R1, #0]
0x091E	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0922	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x0924	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x0926	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0928	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x092A	0xB001    ADD	SP, SP, #4
0x092C	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_UART1_Write:
;__Lib_UART_123_45_6.c, 41 :: 		
; _data start address is: 0 (R0)
0x24CC	0xB081    SUB	SP, SP, #4
0x24CE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 42 :: 		
0x24D2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x24D4	0x4803    LDR	R0, [PC, #12]
0x24D6	0xF7FEFA1B  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 43 :: 		
L_end_UART1_Write:
0x24DA	0xF8DDE000  LDR	LR, [SP, #0]
0x24DE	0xB001    ADD	SP, SP, #4
0x24E0	0x4770    BX	LR
0x24E2	0xBF00    NOP
0x24E4	0x10004001  	USART1_SR+0
; end of _UART1_Write
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_16ch.c, 44 :: 		
; input_mask start address is: 0 (R0)
0x2518	0xB081    SUB	SP, SP, #4
0x251A	0xF8CDE000  STR	LR, [SP, #0]
0x251E	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_16ch.c, 45 :: 		
0x2522	0xF3CB0100  UBFX	R1, R11, #0, #1
0x2526	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_16ch.c, 46 :: 		
0x2528	0xF2400101  MOVW	R1, #1
0x252C	0x4853    LDR	R0, [PC, #332]
0x252E	0xF7FEFF6B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_16ch.c, 47 :: 		
0x2532	0xF3CB0140  UBFX	R1, R11, #1, #1
0x2536	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_16ch.c, 48 :: 		
0x2538	0xF2400102  MOVW	R1, #2
0x253C	0x484F    LDR	R0, [PC, #316]
0x253E	0xF7FEFF63  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_16ch.c, 49 :: 		
0x2542	0xF3CB0180  UBFX	R1, R11, #2, #1
0x2546	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_16ch.c, 50 :: 		
0x2548	0xF2400104  MOVW	R1, #4
0x254C	0x484B    LDR	R0, [PC, #300]
0x254E	0xF7FEFF5B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_16ch.c, 51 :: 		
0x2552	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x2556	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_16ch.c, 52 :: 		
0x2558	0xF2400108  MOVW	R1, #8
0x255C	0x4847    LDR	R0, [PC, #284]
0x255E	0xF7FEFF53  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_16ch.c, 53 :: 		
0x2562	0xF3CB1100  UBFX	R1, R11, #4, #1
0x2566	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_16ch.c, 54 :: 		
0x2568	0xF2400110  MOVW	R1, #16
0x256C	0x4843    LDR	R0, [PC, #268]
0x256E	0xF7FEFF4B  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 55 :: 		
0x2572	0xF2400140  MOVW	R1, #64
0x2576	0x4842    LDR	R0, [PC, #264]
0x2578	0xF7FEFF46  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 56 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_16ch.c, 57 :: 		
0x257C	0xF3CB1140  UBFX	R1, R11, #5, #1
0x2580	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_16ch.c, 58 :: 		
0x2582	0xF2400120  MOVW	R1, #32
0x2586	0x483D    LDR	R0, [PC, #244]
0x2588	0xF7FEFF3E  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 59 :: 		
0x258C	0xF2400180  MOVW	R1, #128
0x2590	0x483B    LDR	R0, [PC, #236]
0x2592	0xF7FEFF39  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 60 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_16ch.c, 61 :: 		
0x2596	0xF3CB1180  UBFX	R1, R11, #6, #1
0x259A	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_16ch.c, 62 :: 		
0x259C	0xF2400140  MOVW	R1, #64
0x25A0	0x4836    LDR	R0, [PC, #216]
0x25A2	0xF7FEFF31  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 63 :: 		
0x25A6	0xF2401100  MOVW	R1, #256
0x25AA	0x4835    LDR	R0, [PC, #212]
0x25AC	0xF7FEFF2C  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 64 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_16ch.c, 65 :: 		
0x25B0	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x25B4	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_16ch.c, 66 :: 		
0x25B6	0xF2400180  MOVW	R1, #128
0x25BA	0x4830    LDR	R0, [PC, #192]
0x25BC	0xF7FEFF24  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 67 :: 		
0x25C0	0xF2402100  MOVW	R1, #512
0x25C4	0x482E    LDR	R0, [PC, #184]
0x25C6	0xF7FEFF1F  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 68 :: 		
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_16ch.c, 69 :: 		
0x25CA	0xF3CB2100  UBFX	R1, R11, #8, #1
0x25CE	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_16ch.c, 70 :: 		
0x25D0	0xF2400101  MOVW	R1, #1
0x25D4	0x482B    LDR	R0, [PC, #172]
0x25D6	0xF7FEFF17  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 71 :: 		
0x25DA	0xF2404100  MOVW	R1, #1024
0x25DE	0x4828    LDR	R0, [PC, #160]
0x25E0	0xF7FEFF12  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 72 :: 		
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_16ch.c, 73 :: 		
0x25E4	0xF3CB2140  UBFX	R1, R11, #9, #1
0x25E8	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_16ch.c, 74 :: 		
0x25EA	0xF2400102  MOVW	R1, #2
0x25EE	0x4825    LDR	R0, [PC, #148]
0x25F0	0xF7FEFF0A  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 75 :: 		
0x25F4	0xF2400108  MOVW	R1, #8
0x25F8	0x4821    LDR	R0, [PC, #132]
0x25FA	0xF7FEFF05  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 76 :: 		
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_16ch.c, 77 :: 		
0x25FE	0xF3CB2180  UBFX	R1, R11, #10, #1
0x2602	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_16ch.c, 78 :: 		
0x2604	0xF2400101  MOVW	R1, #1
0x2608	0x481F    LDR	R0, [PC, #124]
0x260A	0xF7FEFEFD  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_16ch.c, 79 :: 		
0x260E	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x2612	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_16ch.c, 80 :: 		
0x2614	0xF2400102  MOVW	R1, #2
0x2618	0x481B    LDR	R0, [PC, #108]
0x261A	0xF7FEFEF5  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_16ch.c, 81 :: 		
0x261E	0xF3CB3100  UBFX	R1, R11, #12, #1
0x2622	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_16ch.c, 82 :: 		
0x2624	0xF2400104  MOVW	R1, #4
0x2628	0x4817    LDR	R0, [PC, #92]
0x262A	0xF7FEFEED  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_16ch.c, 83 :: 		
0x262E	0xF3CB3140  UBFX	R1, R11, #13, #1
0x2632	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_16ch.c, 84 :: 		
0x2634	0xF2400108  MOVW	R1, #8
0x2638	0x4813    LDR	R0, [PC, #76]
0x263A	0xF7FEFEE5  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_16ch.c, 85 :: 		
0x263E	0xF3CB3180  UBFX	R1, R11, #14, #1
0x2642	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_16ch.c, 86 :: 		
0x2644	0xF2400110  MOVW	R1, #16
0x2648	0x480F    LDR	R0, [PC, #60]
0x264A	0xF7FEFEDD  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 87 :: 		
0x264E	0xF2400110  MOVW	R1, #16
0x2652	0x480B    LDR	R0, [PC, #44]
0x2654	0xF7FEFED8  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 88 :: 		
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_16ch.c, 89 :: 		
0x2658	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x265C	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_16ch.c, 90 :: 		
0x265E	0xF2400120  MOVW	R1, #32
0x2662	0x4809    LDR	R0, [PC, #36]
0x2664	0xF7FEFED0  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 91 :: 		
0x2668	0xF2400120  MOVW	R1, #32
0x266C	0x4804    LDR	R0, [PC, #16]
0x266E	0xF7FEFECB  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 92 :: 		
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_16ch.c, 93 :: 		
L_end_ADC_Set_Input_Channel:
0x2672	0xF8DDE000  LDR	LR, [SP, #0]
0x2676	0xB001    ADD	SP, SP, #4
0x2678	0x4770    BX	LR
0x267A	0xBF00    NOP
0x267C	0x00004002  	GPIOA_BASE+0
0x2680	0x14004002  	GPIOF_BASE+0
0x2684	0x04004002  	GPIOB_BASE+0
0x2688	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1408	0xB081    SUB	SP, SP, #4
0x140A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x140E	0xF04F0201  MOV	R2, #1
0x1412	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1414	0xF7FEFF0C  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x1418	0xF8DDE000  LDR	LR, [SP, #0]
0x141C	0xB001    ADD	SP, SP, #4
0x141E	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC1_Init:
;__Lib_ADC_123_32F20x_16ch.c, 190 :: 		
0x2768	0xB081    SUB	SP, SP, #4
0x276A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 191 :: 		
0x276E	0x4907    LDR	R1, [PC, #28]
0x2770	0x4807    LDR	R0, [PC, #28]
0x2772	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 193 :: 		
0x2774	0x2101    MOVS	R1, #1
0x2776	0xB249    SXTB	R1, R1
0x2778	0x4806    LDR	R0, [PC, #24]
0x277A	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 195 :: 		
0x277C	0x4806    LDR	R0, [PC, #24]
0x277E	0xF7FEFDB9  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 228 :: 		
L_end_ADC1_Init:
0x2782	0xF8DDE000  LDR	LR, [SP, #0]
0x2786	0xB001    ADD	SP, SP, #4
0x2788	0x4770    BX	LR
0x278A	0xBF00    NOP
0x278C	0x06710000  	_ADC1_Get_Sample+0
0x2790	0x00502000  	_ADC_Get_Sample_Ptr+0
0x2794	0x08A04247  	RCC_APB2ENRbits+0
0x2798	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_16ch_ADCx_Init:
;__Lib_ADC_123_32F20x_16ch.c, 95 :: 		
; base start address is: 0 (R0)
0x12F4	0xB086    SUB	SP, SP, #24
0x12F6	0xF8CDE000  STR	LR, [SP, #0]
0x12FA	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_16ch.c, 103 :: 		
0x12FC	0xA901    ADD	R1, SP, #4
0x12FE	0x4608    MOV	R0, R1
0x1300	0xF7FFFB22  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_16ch.c, 105 :: 		
0x1304	0x9A04    LDR	R2, [SP, #16]
0x1306	0x4939    LDR	R1, [PC, #228]
0x1308	0x428A    CMP	R2, R1
0x130A	0xD906    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init16
;__Lib_ADC_123_32F20x_16ch.c, 107 :: 		
0x130C	0x2201    MOVS	R2, #1
0x130E	0xB252    SXTB	R2, R2
0x1310	0x4937    LDR	R1, [PC, #220]
0x1312	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 108 :: 		
0x1314	0x4937    LDR	R1, [PC, #220]
0x1316	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 109 :: 		
0x1318	0xE01F    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init17
L___Lib_ADC_123_32F20x_16ch_ADCx_Init16:
0x131A	0x9A04    LDR	R2, [SP, #16]
0x131C	0x4936    LDR	R1, [PC, #216]
0x131E	0x428A    CMP	R2, R1
0x1320	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init18
;__Lib_ADC_123_32F20x_16ch.c, 111 :: 		
0x1322	0x2200    MOVS	R2, #0
0x1324	0xB252    SXTB	R2, R2
0x1326	0x4932    LDR	R1, [PC, #200]
0x1328	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 112 :: 		
0x132A	0x2201    MOVS	R2, #1
0x132C	0xB252    SXTB	R2, R2
0x132E	0x4931    LDR	R1, [PC, #196]
0x1330	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 113 :: 		
0x1332	0xE012    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init19
L___Lib_ADC_123_32F20x_16ch_ADCx_Init18:
0x1334	0x9A04    LDR	R2, [SP, #16]
0x1336	0x4931    LDR	R1, [PC, #196]
0x1338	0x428A    CMP	R2, R1
0x133A	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init20
;__Lib_ADC_123_32F20x_16ch.c, 115 :: 		
0x133C	0x2201    MOVS	R2, #1
0x133E	0xB252    SXTB	R2, R2
0x1340	0x492B    LDR	R1, [PC, #172]
0x1342	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 116 :: 		
0x1344	0x2200    MOVS	R2, #0
0x1346	0xB252    SXTB	R2, R2
0x1348	0x492A    LDR	R1, [PC, #168]
0x134A	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 117 :: 		
0x134C	0xE005    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init21
L___Lib_ADC_123_32F20x_16ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_16ch.c, 119 :: 		
0x134E	0x2200    MOVS	R2, #0
0x1350	0xB252    SXTB	R2, R2
0x1352	0x4927    LDR	R1, [PC, #156]
0x1354	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 120 :: 		
0x1356	0x4927    LDR	R1, [PC, #156]
0x1358	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 121 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_16ch.c, 124 :: 		
0x135A	0x1D23    ADDS	R3, R4, #4
0x135C	0x681A    LDR	R2, [R3, #0]
0x135E	0x4928    LDR	R1, [PC, #160]
0x1360	0xEA020101  AND	R1, R2, R1, LSL #0
0x1364	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 126 :: 		
0x1366	0xF2040308  ADDW	R3, R4, #8
0x136A	0x681A    LDR	R2, [R3, #0]
0x136C	0x4925    LDR	R1, [PC, #148]
0x136E	0xEA020101  AND	R1, R2, R1, LSL #0
0x1372	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 134 :: 		
0x1374	0x1D23    ADDS	R3, R4, #4
0x1376	0x2200    MOVS	R2, #0
0x1378	0x6819    LDR	R1, [R3, #0]
0x137A	0xF3622108  BFI	R1, R2, #8, #1
0x137E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 137 :: 		
0x1380	0xF2040308  ADDW	R3, R4, #8
0x1384	0x2200    MOVS	R2, #0
0x1386	0x6819    LDR	R1, [R3, #0]
0x1388	0xF3620141  BFI	R1, R2, #1, #1
0x138C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 139 :: 		
0x138E	0xF2040308  ADDW	R3, R4, #8
0x1392	0x2200    MOVS	R2, #0
0x1394	0x6819    LDR	R1, [R3, #0]
0x1396	0xF36221CB  BFI	R1, R2, #11, #1
0x139A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 147 :: 		
0x139C	0xF204032C  ADDW	R3, R4, #44
0x13A0	0x2200    MOVS	R2, #0
0x13A2	0x6819    LDR	R1, [R3, #0]
0x13A4	0xF3625114  BFI	R1, R2, #20, #1
0x13A8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 148 :: 		
0x13AA	0xF204032C  ADDW	R3, R4, #44
0x13AE	0x2200    MOVS	R2, #0
0x13B0	0x6819    LDR	R1, [R3, #0]
0x13B2	0xF3625155  BFI	R1, R2, #21, #1
0x13B6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 149 :: 		
0x13B8	0xF204032C  ADDW	R3, R4, #44
0x13BC	0x2200    MOVS	R2, #0
0x13BE	0x6819    LDR	R1, [R3, #0]
0x13C0	0xF3625196  BFI	R1, R2, #22, #1
0x13C4	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 150 :: 		
0x13C6	0xF204032C  ADDW	R3, R4, #44
0x13CA	0x2200    MOVS	R2, #0
0x13CC	0x6819    LDR	R1, [R3, #0]
0x13CE	0xF36251D7  BFI	R1, R2, #23, #1
0x13D2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 154 :: 		
0x13D4	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x13D8	0x2201    MOVS	R2, #1
0x13DA	0x6819    LDR	R1, [R3, #0]
0x13DC	0xF3620100  BFI	R1, R2, #0, #1
0x13E0	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 165 :: 		
L_end_ADCx_Init:
0x13E2	0xF8DDE000  LDR	LR, [SP, #0]
0x13E6	0xB006    ADD	SP, SP, #24
0x13E8	0x4770    BX	LR
0x13EA	0xBF00    NOP
0x13EC	0x95000ABA  	#180000000
0x13F0	0x60C04224  	ADC_CCR+0
0x13F4	0x60C44224  	ADC_CCR+0
0x13F8	0x0E000727  	#120000000
0x13FC	0x87000393  	#60000000
0x1400	0xFEFFFFF0  	#-983297
0x1404	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Init
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x268C	0xB081    SUB	SP, SP, #4
0x268E	0xF8CDE000  STR	LR, [SP, #0]
0x2692	0xB28C    UXTH	R4, R1
0x2694	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x2696	0xF24003FF  MOVW	R3, #255
0x269A	0x4A24    LDR	R2, [PC, #144]
0x269C	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x269E	0xF7FEFCBD  BL	_Is_TFT_Set+0
0x26A2	0x2801    CMP	R0, #1
0x26A4	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x26A6	0x4B22    LDR	R3, [PC, #136]
0x26A8	0x4A22    LDR	R2, [PC, #136]
0x26AA	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x26AC	0x4B22    LDR	R3, [PC, #136]
0x26AE	0x4A23    LDR	R2, [PC, #140]
0x26B0	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x26B2	0x4B23    LDR	R3, [PC, #140]
0x26B4	0x4A23    LDR	R2, [PC, #140]
0x26B6	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x26B8	0x4A23    LDR	R2, [PC, #140]
0x26BA	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x26BC	0x4A23    LDR	R2, [PC, #140]
0x26BE	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x26C0	0x42A1    CMP	R1, R4
0x26C2	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x26C4	0x2300    MOVS	R3, #0
0x26C6	0x4A22    LDR	R2, [PC, #136]
0x26C8	0x7013    STRB	R3, [R2, #0]
0x26CA	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x26CC	0x235A    MOVS	R3, #90
0x26CE	0x4A20    LDR	R2, [PC, #128]
0x26D0	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x26D2	0x2101    MOVS	R1, #1
0x26D4	0xF2400000  MOVW	R0, #0
0x26D8	0xF7FEFC70  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x26DC	0x2300    MOVS	R3, #0
0x26DE	0x2200    MOVS	R2, #0
0x26E0	0xB408    PUSH	(R3)
0x26E2	0xB404    PUSH	(R2)
0x26E4	0x2300    MOVS	R3, #0
0x26E6	0x2200    MOVS	R2, #0
0x26E8	0x2100    MOVS	R1, #0
0x26EA	0x2000    MOVS	R0, #0
0x26EC	0xF7FEFC46  BL	_TFT_Set_Brush+0
0x26F0	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x26F2	0x2100    MOVS	R1, #0
0x26F4	0x2000    MOVS	R0, #0
0x26F6	0xF7FEFC85  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x26FA	0x2300    MOVS	R3, #0
0x26FC	0x4A15    LDR	R2, [PC, #84]
0x26FE	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x2700	0xF7FEFC68  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x2704	0xF7FFF994  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x2708	0x4A13    LDR	R2, [PC, #76]
0x270A	0x4290    CMP	R0, R2
0x270C	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x270E	0xF7FFF805  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x2712	0x4B12    LDR	R3, [PC, #72]
0x2714	0x4A12    LDR	R2, [PC, #72]
0x2716	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x2718	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x271A	0xF7FFF9DB  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x271E	0x4B11    LDR	R3, [PC, #68]
0x2720	0x4A0F    LDR	R2, [PC, #60]
0x2722	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x2724	0xF8DDE000  LDR	LR, [SP, #0]
0x2728	0xB001    ADD	SP, SP, #4
0x272A	0x4770    BX	LR
0x272C	0x003C2000  	__Lib_TFT_Defs___controller+0
0x2730	0x07D10000  	_TFT_Set_Index+0
0x2734	0x007C2000  	_TFT_Set_Index_Ptr+0
0x2738	0x07490000  	_TFT_Write_Command+0
0x273C	0x00802000  	_TFT_Write_Command_Ptr+0
0x2740	0x0E090000  	_TFT_Write_Data+0
0x2744	0x00682000  	_TFT_Write_Data_Ptr+0
0x2748	0x004E2000  	_TFT_DISP_WIDTH+0
0x274C	0x00602000  	_TFT_DISP_HEIGHT+0
0x2750	0x003B2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2754	0x007A2000  	_ExternalFontSet+0
0x2758	0x85005285  	#1384482048
0x275C	0x14210000  	_TFT_Set_Address_SST7715R+0
0x2760	0x00642000  	_TFT_Set_Address_Ptr+0
0x2764	0x0B0D0000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 133 :: 		
0x101C	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 134 :: 		
0x101E	0x4802    LDR	R0, [PC, #8]
0x1020	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 135 :: 		
L_end_Is_TFT_Set:
0x1022	0xB001    ADD	SP, SP, #4
0x1024	0x4770    BX	LR
0x1026	0xBF00    NOP
0x1028	0x00362000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 169 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x0FBC	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 170 :: 		
0x0FBE	0x4A03    LDR	R2, [PC, #12]
0x0FC0	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 175 :: 		
0x0FC2	0x4A03    LDR	R2, [PC, #12]
0x0FC4	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
L_end_TFT_Set_Pen:
0x0FC6	0xB001    ADD	SP, SP, #4
0x0FC8	0x4770    BX	LR
0x0FCA	0xBF00    NOP
0x0FCC	0x00782000  	__Lib_TFT_PenColor+0
0x0FD0	0x00732000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 192 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x0F7C	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x0F7E	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x0F82	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 193 :: 		
0x0F86	0x4C07    LDR	R4, [PC, #28]
0x0F88	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 194 :: 		
0x0F8A	0x4C07    LDR	R4, [PC, #28]
0x0F8C	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 195 :: 		
0x0F8E	0x4C07    LDR	R4, [PC, #28]
0x0F90	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 196 :: 		
0x0F92	0x4C07    LDR	R4, [PC, #28]
0x0F94	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 197 :: 		
0x0F96	0x4C07    LDR	R4, [PC, #28]
0x0F98	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 198 :: 		
0x0F9A	0x4C07    LDR	R4, [PC, #28]
0x0F9C	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 199 :: 		
L_end_TFT_Set_Brush:
0x0F9E	0xB001    ADD	SP, SP, #4
0x0FA0	0x4770    BX	LR
0x0FA2	0xBF00    NOP
0x0FA4	0x006E2000  	__Lib_TFT_BrushEnabled+0
0x0FA8	0x00702000  	__Lib_TFT_BrushColor+0
0x0FAC	0x006F2000  	__Lib_TFT_GradientEnabled+0
0x0FB0	0x00722000  	__Lib_TFT_GradientOrientation+0
0x0FB4	0x00742000  	__Lib_TFT_GradColorFrom+0
0x0FB8	0x00762000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 252 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x1004	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 253 :: 		
0x1006	0x4A03    LDR	R2, [PC, #12]
0x1008	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 254 :: 		
0x100A	0x4A03    LDR	R2, [PC, #12]
0x100C	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 255 :: 		
L_end_TFT_Move_Cursor:
0x100E	0xB001    ADD	SP, SP, #4
0x1010	0x4770    BX	LR
0x1012	0xBF00    NOP
0x1014	0x00622000  	__Lib_TFT_x_cord+0
0x1018	0x006C2000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x0FD4	0xB082    SUB	SP, SP, #8
0x0FD6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x0FDA	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x0FDE	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x0FE2	0x4806    LDR	R0, [PC, #24]
0x0FE4	0x8800    LDRH	R0, [R0, #0]
0x0FE6	0x9101    STR	R1, [SP, #4]
0x0FE8	0x4A05    LDR	R2, [PC, #20]
0x0FEA	0xB281    UXTH	R1, R0
0x0FEC	0x9801    LDR	R0, [SP, #4]
0x0FEE	0xF7FFF91F  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x0FF2	0xF8DDE000  LDR	LR, [SP, #0]
0x0FF6	0xB002    ADD	SP, SP, #8
0x0FF8	0x4770    BX	LR
0x0FFA	0xBF00    NOP
0x0FFC	0x003C2000  	__Lib_TFT_Defs___controller+0
0x1000	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x1A30	0xB082    SUB	SP, SP, #8
0x1A32	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x1A36	0xF04F0000  MOV	R0, #0
0x1A3A	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x1A3C	0xF7FEFEE2  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x1A40	0xF7FFFAC8  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x1A44	0x2101    MOVS	R1, #1
0x1A46	0xB249    SXTB	R1, R1
0x1A48	0x481F    LDR	R0, [PC, #124]
0x1A4A	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x1A4C	0xF2423753  MOVW	R7, #9043
0x1A50	0xF2C00708  MOVT	R7, #8
0x1A54	0xBF00    NOP
0x1A56	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x1A58	0x1E7F    SUBS	R7, R7, #1
0x1A5A	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x1A5C	0xBF00    NOP
0x1A5E	0xBF00    NOP
0x1A60	0xBF00    NOP
0x1A62	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x1A64	0x2100    MOVS	R1, #0
0x1A66	0xB249    SXTB	R1, R1
0x1A68	0x4818    LDR	R0, [PC, #96]
0x1A6A	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x1A6C	0x2004    MOVS	R0, #4
0x1A6E	0x4C18    LDR	R4, [PC, #96]
0x1A70	0x6824    LDR	R4, [R4, #0]
0x1A72	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x1A74	0xF7FEFE0A  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x1A78	0xF7FEFE1E  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x1A7C	0xF7FEFE1C  BL	__Lib_TFT_Defs_Read_From_Port+0
0x1A80	0xF00000FF  AND	R0, R0, #255
0x1A84	0xB280    UXTH	R0, R0
0x1A86	0x0201    LSLS	R1, R0, #8
0x1A88	0x9801    LDR	R0, [SP, #4]
0x1A8A	0x4308    ORRS	R0, R1
0x1A8C	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x1A8E	0xF7FEFE13  BL	__Lib_TFT_Defs_Read_From_Port+0
0x1A92	0xF00000FF  AND	R0, R0, #255
0x1A96	0xB280    UXTH	R0, R0
0x1A98	0x0401    LSLS	R1, R0, #16
0x1A9A	0x9801    LDR	R0, [SP, #4]
0x1A9C	0x4308    ORRS	R0, R1
0x1A9E	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x1AA0	0xF7FEFE0A  BL	__Lib_TFT_Defs_Read_From_Port+0
0x1AA4	0xF00000FF  AND	R0, R0, #255
0x1AA8	0xB280    UXTH	R0, R0
0x1AAA	0x0601    LSLS	R1, R0, #24
0x1AAC	0x9801    LDR	R0, [SP, #4]
0x1AAE	0x4308    ORRS	R0, R1
0x1AB0	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x1AB2	0x2101    MOVS	R1, #1
0x1AB4	0xB249    SXTB	R1, R1
0x1AB6	0x4805    LDR	R0, [PC, #20]
0x1AB8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x1ABA	0xF7FFFA8B  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x1ABE	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x1AC0	0xF8DDE000  LDR	LR, [SP, #0]
0x1AC4	0xB002    ADD	SP, SP, #8
0x1AC6	0x4770    BX	LR
0x1AC8	0x02A04242  	TFT_RST+0
0x1ACC	0x02BC4242  	TFT_CS+0
0x1AD0	0x007C2000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x07D0	0xB081    SUB	SP, SP, #4
0x07D2	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x07D6	0x2200    MOVS	R2, #0
0x07D8	0xB252    SXTB	R2, R2
0x07DA	0x4908    LDR	R1, [PC, #32]
0x07DC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x07DE	0xF7FFFE3F  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x07E2	0x2200    MOVS	R2, #0
0x07E4	0xB252    SXTB	R2, R2
0x07E6	0x4906    LDR	R1, [PC, #24]
0x07E8	0x600A    STR	R2, [R1, #0]
0x07EA	0xBF00    NOP
0x07EC	0x2201    MOVS	R2, #1
0x07EE	0xB252    SXTB	R2, R2
0x07F0	0x4903    LDR	R1, [PC, #12]
0x07F2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x07F4	0xF8DDE000  LDR	LR, [SP, #0]
0x07F8	0xB001    ADD	SP, SP, #4
0x07FA	0x4770    BX	LR
0x07FC	0x02B04242  	TFT_RS+0
0x0800	0x02AC4242  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x0460	0x4A04    LDR	R2, [PC, #16]
0x0462	0x8811    LDRH	R1, [R2, #0]
0x0464	0xF401417F  AND	R1, R1, #65280
0x0468	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x046A	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x046E	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x0470	0x4770    BX	LR
0x0472	0xBF00    NOP
0x0474	0x10144002  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x0748	0xB081    SUB	SP, SP, #4
0x074A	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x074E	0x2201    MOVS	R2, #1
0x0750	0xB252    SXTB	R2, R2
0x0752	0x4908    LDR	R1, [PC, #32]
0x0754	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x0756	0xF7FFFE83  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x075A	0x2200    MOVS	R2, #0
0x075C	0xB252    SXTB	R2, R2
0x075E	0x4906    LDR	R1, [PC, #24]
0x0760	0x600A    STR	R2, [R1, #0]
0x0762	0xBF00    NOP
0x0764	0x2201    MOVS	R2, #1
0x0766	0xB252    SXTB	R2, R2
0x0768	0x4903    LDR	R1, [PC, #12]
0x076A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x076C	0xF8DDE000  LDR	LR, [SP, #0]
0x0770	0xB001    ADD	SP, SP, #4
0x0772	0x4770    BX	LR
0x0774	0x02B04242  	TFT_RS+0
0x0778	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3239 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x06F4	0xB082    SUB	SP, SP, #8
0x06F6	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3240 :: 		Delay_1us(); Delay_1us();
0x06FA	0xF7FFFF85  BL	_Delay_1us+0
0x06FE	0xF7FFFF83  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3241 :: 		TFT_CS = 0;
0x0702	0x2300    MOVS	R3, #0
0x0704	0xB25B    SXTB	R3, R3
0x0706	0x490C    LDR	R1, [PC, #48]
0x0708	0x9101    STR	R1, [SP, #4]
0x070A	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3242 :: 		TFT_RD = 1;
0x070C	0x2201    MOVS	R2, #1
0x070E	0xB252    SXTB	R2, R2
0x0710	0x490A    LDR	R1, [PC, #40]
0x0712	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3243 :: 		TFT_RS = 0;
0x0714	0x490A    LDR	R1, [PC, #40]
0x0716	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3244 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x0718	0xF7FFFEA2  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3245 :: 		TFT_WR = 0;
0x071C	0x2200    MOVS	R2, #0
0x071E	0xB252    SXTB	R2, R2
0x0720	0x4908    LDR	R1, [PC, #32]
0x0722	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3246 :: 		TFT_WR = 1;
0x0724	0x2201    MOVS	R2, #1
0x0726	0xB252    SXTB	R2, R2
0x0728	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3247 :: 		TFT_CS = 1;
0x072A	0x9901    LDR	R1, [SP, #4]
0x072C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3248 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x072E	0xF8DDE000  LDR	LR, [SP, #0]
0x0732	0xB002    ADD	SP, SP, #8
0x0734	0x4770    BX	LR
0x0736	0xBF00    NOP
0x0738	0x02BC4242  	TFT_CS+0
0x073C	0x02A84242  	TFT_RD+0
0x0740	0x02B04242  	TFT_RS+0
0x0744	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0608	0xF2400703  MOVW	R7, #3
0x060C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0610	0x1E7F    SUBS	R7, R7, #1
0x0612	0xD1FD    BNE	L_Delay_1us0
0x0614	0xBF00    NOP
0x0616	0xBF00    NOP
0x0618	0xBF00    NOP
0x061A	0xBF00    NOP
0x061C	0xBF00    NOP
0x061E	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0620	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3254 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x077C	0xB082    SUB	SP, SP, #8
0x077E	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3255 :: 		TFT_CS = 0;
0x0782	0x2200    MOVS	R2, #0
0x0784	0xB252    SXTB	R2, R2
0x0786	0x490E    LDR	R1, [PC, #56]
0x0788	0x9101    STR	R1, [SP, #4]
0x078A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3256 :: 		TFT_RD = 1;
0x078C	0x2201    MOVS	R2, #1
0x078E	0xB252    SXTB	R2, R2
0x0790	0x490C    LDR	R1, [PC, #48]
0x0792	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3257 :: 		TFT_RS = 1;
0x0794	0x490C    LDR	R1, [PC, #48]
0x0796	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3258 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x0798	0xF7FFFE62  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3259 :: 		TFT_WR = 0;
0x079C	0x2200    MOVS	R2, #0
0x079E	0xB252    SXTB	R2, R2
0x07A0	0x490A    LDR	R1, [PC, #40]
0x07A2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3260 :: 		TFT_WR = 1;
0x07A4	0x2201    MOVS	R2, #1
0x07A6	0xB252    SXTB	R2, R2
0x07A8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3261 :: 		TFT_CS = 1;
0x07AA	0x9901    LDR	R1, [SP, #4]
0x07AC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3262 :: 		Delay_1us(); Delay_1us();
0x07AE	0xF7FFFF2B  BL	_Delay_1us+0
0x07B2	0xF7FFFF29  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3263 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x07B6	0xF8DDE000  LDR	LR, [SP, #0]
0x07BA	0xB002    ADD	SP, SP, #8
0x07BC	0x4770    BX	LR
0x07BE	0xBF00    NOP
0x07C0	0x02BC4242  	TFT_CS+0
0x07C4	0x02A84242  	TFT_RD+0
0x07C8	0x02B04242  	TFT_RS+0
0x07CC	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x0804	0xB081    SUB	SP, SP, #4
0x0806	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x080A	0xF2410014  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x080E	0xF2C40002  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x0812	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x0816	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x081A	0x4A25    LDR	R2, [PC, #148]
0x081C	0xB289    UXTH	R1, R1
0x081E	0xF7FFFD07  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x0822	0x2100    MOVS	R1, #0
0x0824	0xB249    SXTB	R1, R1
0x0826	0x4823    LDR	R0, [PC, #140]
0x0828	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x082A	0xF2410014  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x082E	0xF2C40002  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x0832	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x0836	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x083A	0x4A1D    LDR	R2, [PC, #116]
0x083C	0xB289    UXTH	R1, R1
0x083E	0xF7FFFCF7  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x0842	0x2101    MOVS	R1, #1
0x0844	0xB249    SXTB	R1, R1
0x0846	0x481C    LDR	R0, [PC, #112]
0x0848	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x084A	0xF2410014  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x084E	0xF2C40002  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x0852	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x0856	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x085A	0x4A15    LDR	R2, [PC, #84]
0x085C	0xB289    UXTH	R1, R1
0x085E	0xF7FFFCE7  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x0862	0x2101    MOVS	R1, #1
0x0864	0xB249    SXTB	R1, R1
0x0866	0x4815    LDR	R0, [PC, #84]
0x0868	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x086A	0xF2410014  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x086E	0xF2C40002  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x0872	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x0876	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x087A	0x4A0D    LDR	R2, [PC, #52]
0x087C	0xB289    UXTH	R1, R1
0x087E	0xF7FFFCD7  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x0882	0xF2410014  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x0886	0xF2C40002  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x088A	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x088E	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0892	0x4A07    LDR	R2, [PC, #28]
0x0894	0xB289    UXTH	R1, R1
0x0896	0xF7FFFCCB  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x089A	0x2101    MOVS	R1, #1
0x089C	0xB249    SXTB	R1, R1
0x089E	0x4808    LDR	R0, [PC, #32]
0x08A0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x08A2	0x4808    LDR	R0, [PC, #32]
0x08A4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x08A6	0xF8DDE000  LDR	LR, [SP, #0]
0x08AA	0xB001    ADD	SP, SP, #4
0x08AC	0x4770    BX	LR
0x08AE	0xBF00    NOP
0x08B0	0x00140008  	#524308
0x08B4	0x02A04242  	TFT_RST+0
0x08B8	0x02B04242  	TFT_RS+0
0x08BC	0x02BC4242  	TFT_CS+0
0x08C0	0x02A84242  	TFT_RD+0
0x08C4	0x02AC4242  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x068C	0xB082    SUB	SP, SP, #8
0x068E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x0692	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x0696	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x069A	0x4806    LDR	R0, [PC, #24]
0x069C	0x8800    LDRH	R0, [R0, #0]
0x069E	0x9101    STR	R1, [SP, #4]
0x06A0	0xF04F0242  MOV	R2, #66
0x06A4	0xB281    UXTH	R1, R0
0x06A6	0x9801    LDR	R0, [SP, #4]
0x06A8	0xF7FFFDC2  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x06AC	0xF8DDE000  LDR	LR, [SP, #0]
0x06B0	0xB002    ADD	SP, SP, #8
0x06B2	0x4770    BX	LR
0x06B4	0x003C2000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
0x06B8	0x2104    MOVS	R1, #4
0x06BA	0x480B    LDR	R0, [PC, #44]
0x06BC	0x1A40    SUB	R0, R0, R1
; dataPort start address is: 8 (R2)
0x06BE	0x4602    MOV	R2, R0
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x06C0	0x2101    MOVS	R1, #1
0x06C2	0xB249    SXTB	R1, R1
0x06C4	0x4809    LDR	R0, [PC, #36]
0x06C6	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x06C8	0x2100    MOVS	R1, #0
0x06CA	0xB249    SXTB	R1, R1
0x06CC	0x4808    LDR	R0, [PC, #32]
0x06CE	0x6001    STR	R1, [R0, #0]
0x06D0	0xBF00    NOP
0x06D2	0xBF00    NOP
0x06D4	0xBF00    NOP
0x06D6	0xBF00    NOP
0x06D8	0xBF00    NOP
0x06DA	0x2101    MOVS	R1, #1
0x06DC	0xB249    SXTB	R1, R1
0x06DE	0x4804    LDR	R0, [PC, #16]
0x06E0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x06E2	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x06E4	0x4770    BX	LR
0x06E6	0xBF00    NOP
0x06E8	0x10144002  	TFT_DataPort+0
0x06EC	0x02B04242  	TFT_RS+0
0x06F0	0x02A84242  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x171C	0xB081    SUB	SP, SP, #4
0x171E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x1722	0xF7FFF86F  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x1726	0x2101    MOVS	R1, #1
0x1728	0xB249    SXTB	R1, R1
0x172A	0x4894    LDR	R0, [PC, #592]
0x172C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x172E	0xF7FEFF8B  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x1732	0x2100    MOVS	R1, #0
0x1734	0xB249    SXTB	R1, R1
0x1736	0x4891    LDR	R0, [PC, #580]
0x1738	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x173A	0xF7FEFF75  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x173E	0x2101    MOVS	R1, #1
0x1740	0xB249    SXTB	R1, R1
0x1742	0x488E    LDR	R0, [PC, #568]
0x1744	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x1746	0xF7FEFF6F  BL	_Delay_100ms+0
0x174A	0xF7FEFF7D  BL	_Delay_10ms+0
0x174E	0xF7FEFF7B  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x1752	0x2100    MOVS	R1, #0
0x1754	0xB249    SXTB	R1, R1
0x1756	0x488A    LDR	R0, [PC, #552]
0x1758	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x175A	0x2011    MOVS	R0, #17
0x175C	0x4C89    LDR	R4, [PC, #548]
0x175E	0x6824    LDR	R4, [R4, #0]
0x1760	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x1762	0xF7FEFF61  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x1766	0xF7FEFF6F  BL	_Delay_10ms+0
0x176A	0xF7FEFF6D  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x176E	0x2036    MOVS	R0, #54
0x1770	0x4C84    LDR	R4, [PC, #528]
0x1772	0x6824    LDR	R4, [R4, #0]
0x1774	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x1776	0x2000    MOVS	R0, #0
0x1778	0x4C83    LDR	R4, [PC, #524]
0x177A	0x6824    LDR	R4, [R4, #0]
0x177C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x177E	0x203A    MOVS	R0, #58
0x1780	0x4C80    LDR	R4, [PC, #512]
0x1782	0x6824    LDR	R4, [R4, #0]
0x1784	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x1786	0x2005    MOVS	R0, #5
0x1788	0x4C7F    LDR	R4, [PC, #508]
0x178A	0x6824    LDR	R4, [R4, #0]
0x178C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x178E	0x20B2    MOVS	R0, #178
0x1790	0x4C7C    LDR	R4, [PC, #496]
0x1792	0x6824    LDR	R4, [R4, #0]
0x1794	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x1796	0x200C    MOVS	R0, #12
0x1798	0x4C7B    LDR	R4, [PC, #492]
0x179A	0x6824    LDR	R4, [R4, #0]
0x179C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x179E	0x200C    MOVS	R0, #12
0x17A0	0x4C79    LDR	R4, [PC, #484]
0x17A2	0x6824    LDR	R4, [R4, #0]
0x17A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x17A6	0x2000    MOVS	R0, #0
0x17A8	0x4C77    LDR	R4, [PC, #476]
0x17AA	0x6824    LDR	R4, [R4, #0]
0x17AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x17AE	0x2033    MOVS	R0, #51
0x17B0	0x4C75    LDR	R4, [PC, #468]
0x17B2	0x6824    LDR	R4, [R4, #0]
0x17B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x17B6	0x2033    MOVS	R0, #51
0x17B8	0x4C73    LDR	R4, [PC, #460]
0x17BA	0x6824    LDR	R4, [R4, #0]
0x17BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x17BE	0x20B7    MOVS	R0, #183
0x17C0	0x4C70    LDR	R4, [PC, #448]
0x17C2	0x6824    LDR	R4, [R4, #0]
0x17C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x17C6	0x2070    MOVS	R0, #112
0x17C8	0x4C6F    LDR	R4, [PC, #444]
0x17CA	0x6824    LDR	R4, [R4, #0]
0x17CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x17CE	0x20BB    MOVS	R0, #187
0x17D0	0x4C6C    LDR	R4, [PC, #432]
0x17D2	0x6824    LDR	R4, [R4, #0]
0x17D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x17D6	0x201B    MOVS	R0, #27
0x17D8	0x4C6B    LDR	R4, [PC, #428]
0x17DA	0x6824    LDR	R4, [R4, #0]
0x17DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x17DE	0x20C0    MOVS	R0, #192
0x17E0	0x4C68    LDR	R4, [PC, #416]
0x17E2	0x6824    LDR	R4, [R4, #0]
0x17E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x17E6	0x202C    MOVS	R0, #44
0x17E8	0x4C67    LDR	R4, [PC, #412]
0x17EA	0x6824    LDR	R4, [R4, #0]
0x17EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x17EE	0x20C2    MOVS	R0, #194
0x17F0	0x4C64    LDR	R4, [PC, #400]
0x17F2	0x6824    LDR	R4, [R4, #0]
0x17F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x17F6	0x2001    MOVS	R0, #1
0x17F8	0x4C63    LDR	R4, [PC, #396]
0x17FA	0x6824    LDR	R4, [R4, #0]
0x17FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x17FE	0x20C3    MOVS	R0, #195
0x1800	0x4C60    LDR	R4, [PC, #384]
0x1802	0x6824    LDR	R4, [R4, #0]
0x1804	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x1806	0x200B    MOVS	R0, #11
0x1808	0x4C5F    LDR	R4, [PC, #380]
0x180A	0x6824    LDR	R4, [R4, #0]
0x180C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x180E	0x20C4    MOVS	R0, #196
0x1810	0x4C5C    LDR	R4, [PC, #368]
0x1812	0x6824    LDR	R4, [R4, #0]
0x1814	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x1816	0x2027    MOVS	R0, #39
0x1818	0x4C5B    LDR	R4, [PC, #364]
0x181A	0x6824    LDR	R4, [R4, #0]
0x181C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x181E	0x20C6    MOVS	R0, #198
0x1820	0x4C58    LDR	R4, [PC, #352]
0x1822	0x6824    LDR	R4, [R4, #0]
0x1824	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x1826	0x200F    MOVS	R0, #15
0x1828	0x4C57    LDR	R4, [PC, #348]
0x182A	0x6824    LDR	R4, [R4, #0]
0x182C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x182E	0x20D0    MOVS	R0, #208
0x1830	0x4C54    LDR	R4, [PC, #336]
0x1832	0x6824    LDR	R4, [R4, #0]
0x1834	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x1836	0x20A4    MOVS	R0, #164
0x1838	0x4C53    LDR	R4, [PC, #332]
0x183A	0x6824    LDR	R4, [R4, #0]
0x183C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x183E	0x20A1    MOVS	R0, #161
0x1840	0x4C51    LDR	R4, [PC, #324]
0x1842	0x6824    LDR	R4, [R4, #0]
0x1844	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x1846	0x20E0    MOVS	R0, #224
0x1848	0x4C4E    LDR	R4, [PC, #312]
0x184A	0x6824    LDR	R4, [R4, #0]
0x184C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x184E	0x20D0    MOVS	R0, #208
0x1850	0x4C4D    LDR	R4, [PC, #308]
0x1852	0x6824    LDR	R4, [R4, #0]
0x1854	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x1856	0x2006    MOVS	R0, #6
0x1858	0x4C4B    LDR	R4, [PC, #300]
0x185A	0x6824    LDR	R4, [R4, #0]
0x185C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x185E	0x200B    MOVS	R0, #11
0x1860	0x4C49    LDR	R4, [PC, #292]
0x1862	0x6824    LDR	R4, [R4, #0]
0x1864	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x1866	0x2009    MOVS	R0, #9
0x1868	0x4C47    LDR	R4, [PC, #284]
0x186A	0x6824    LDR	R4, [R4, #0]
0x186C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x186E	0x2008    MOVS	R0, #8
0x1870	0x4C45    LDR	R4, [PC, #276]
0x1872	0x6824    LDR	R4, [R4, #0]
0x1874	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x1876	0x2030    MOVS	R0, #48
0x1878	0x4C43    LDR	R4, [PC, #268]
0x187A	0x6824    LDR	R4, [R4, #0]
0x187C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x187E	0x2030    MOVS	R0, #48
0x1880	0x4C41    LDR	R4, [PC, #260]
0x1882	0x6824    LDR	R4, [R4, #0]
0x1884	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x1886	0x205B    MOVS	R0, #91
0x1888	0x4C3F    LDR	R4, [PC, #252]
0x188A	0x6824    LDR	R4, [R4, #0]
0x188C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x188E	0x204B    MOVS	R0, #75
0x1890	0x4C3D    LDR	R4, [PC, #244]
0x1892	0x6824    LDR	R4, [R4, #0]
0x1894	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x1896	0x2018    MOVS	R0, #24
0x1898	0x4C3B    LDR	R4, [PC, #236]
0x189A	0x6824    LDR	R4, [R4, #0]
0x189C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x189E	0x2014    MOVS	R0, #20
0x18A0	0x4C39    LDR	R4, [PC, #228]
0x18A2	0x6824    LDR	R4, [R4, #0]
0x18A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x18A6	0x2014    MOVS	R0, #20
0x18A8	0x4C37    LDR	R4, [PC, #220]
0x18AA	0x6824    LDR	R4, [R4, #0]
0x18AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x18AE	0x202C    MOVS	R0, #44
0x18B0	0x4C35    LDR	R4, [PC, #212]
0x18B2	0x6824    LDR	R4, [R4, #0]
0x18B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x18B6	0x2032    MOVS	R0, #50
0x18B8	0x4C33    LDR	R4, [PC, #204]
0x18BA	0x6824    LDR	R4, [R4, #0]
0x18BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x18BE	0x20E1    MOVS	R0, #225
0x18C0	0x4C30    LDR	R4, [PC, #192]
0x18C2	0x6824    LDR	R4, [R4, #0]
0x18C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x18C6	0x20D0    MOVS	R0, #208
0x18C8	0x4C2F    LDR	R4, [PC, #188]
0x18CA	0x6824    LDR	R4, [R4, #0]
0x18CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x18CE	0x2005    MOVS	R0, #5
0x18D0	0x4C2D    LDR	R4, [PC, #180]
0x18D2	0x6824    LDR	R4, [R4, #0]
0x18D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x18D6	0x200A    MOVS	R0, #10
0x18D8	0x4C2B    LDR	R4, [PC, #172]
0x18DA	0x6824    LDR	R4, [R4, #0]
0x18DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x18DE	0x200A    MOVS	R0, #10
0x18E0	0x4C29    LDR	R4, [PC, #164]
0x18E2	0x6824    LDR	R4, [R4, #0]
0x18E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x18E6	0x2007    MOVS	R0, #7
0x18E8	0x4C27    LDR	R4, [PC, #156]
0x18EA	0x6824    LDR	R4, [R4, #0]
0x18EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x18EE	0x2028    MOVS	R0, #40
0x18F0	0x4C25    LDR	R4, [PC, #148]
0x18F2	0x6824    LDR	R4, [R4, #0]
0x18F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x18F6	0x2032    MOVS	R0, #50
0x18F8	0x4C23    LDR	R4, [PC, #140]
0x18FA	0x6824    LDR	R4, [R4, #0]
0x18FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x18FE	0x202C    MOVS	R0, #44
0x1900	0x4C21    LDR	R4, [PC, #132]
0x1902	0x6824    LDR	R4, [R4, #0]
0x1904	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x1906	0x2049    MOVS	R0, #73
0x1908	0x4C1F    LDR	R4, [PC, #124]
0x190A	0x6824    LDR	R4, [R4, #0]
0x190C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x190E	0x2018    MOVS	R0, #24
0x1910	0x4C1D    LDR	R4, [PC, #116]
0x1912	0x6824    LDR	R4, [R4, #0]
0x1914	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x1916	0x2013    MOVS	R0, #19
0x1918	0x4C1B    LDR	R4, [PC, #108]
0x191A	0x6824    LDR	R4, [R4, #0]
0x191C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x191E	0x2013    MOVS	R0, #19
0x1920	0x4C19    LDR	R4, [PC, #100]
0x1922	0x6824    LDR	R4, [R4, #0]
0x1924	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x1926	0x202C    MOVS	R0, #44
0x1928	0x4C17    LDR	R4, [PC, #92]
0x192A	0x6824    LDR	R4, [R4, #0]
0x192C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x192E	0x2033    MOVS	R0, #51
0x1930	0x4C15    LDR	R4, [PC, #84]
0x1932	0x6824    LDR	R4, [R4, #0]
0x1934	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x1936	0x2021    MOVS	R0, #33
0x1938	0x4C12    LDR	R4, [PC, #72]
0x193A	0x6824    LDR	R4, [R4, #0]
0x193C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x193E	0x202A    MOVS	R0, #42
0x1940	0x4C10    LDR	R4, [PC, #64]
0x1942	0x6824    LDR	R4, [R4, #0]
0x1944	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x1946	0x2000    MOVS	R0, #0
0x1948	0x4C0F    LDR	R4, [PC, #60]
0x194A	0x6824    LDR	R4, [R4, #0]
0x194C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x194E	0x2000    MOVS	R0, #0
0x1950	0x4C0D    LDR	R4, [PC, #52]
0x1952	0x6824    LDR	R4, [R4, #0]
0x1954	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x1956	0x480D    LDR	R0, [PC, #52]
0x1958	0x8800    LDRH	R0, [R0, #0]
0x195A	0x0A04    LSRS	R4, R0, #8
0x195C	0xB2E0    UXTB	R0, R4
0x195E	0x4C0A    LDR	R4, [PC, #40]
0x1960	0x6824    LDR	R4, [R4, #0]
0x1962	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x1964	0x4809    LDR	R0, [PC, #36]
0x1966	0x8804    LDRH	R4, [R0, #0]
0x1968	0xB2E0    UXTB	R0, R4
0x196A	0x4C07    LDR	R4, [PC, #28]
0x196C	0x6824    LDR	R4, [R4, #0]
0x196E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x1970	0x202B    MOVS	R0, #43
0x1972	0x4C04    LDR	R4, [PC, #16]
0x1974	0x6824    LDR	R4, [R4, #0]
0x1976	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x1978	0x2000    MOVS	R0, #0
0x197A	0xE009    B	#18
0x197C	0x02A04242  	TFT_RST+0
0x1980	0x02BC4242  	TFT_CS+0
0x1984	0x007C2000  	_TFT_Set_Index_Ptr+0
0x1988	0x00802000  	_TFT_Write_Command_Ptr+0
0x198C	0x004E2000  	_TFT_DISP_WIDTH+0
0x1990	0x4C22    LDR	R4, [PC, #136]
0x1992	0x6824    LDR	R4, [R4, #0]
0x1994	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x1996	0x2000    MOVS	R0, #0
0x1998	0x4C20    LDR	R4, [PC, #128]
0x199A	0x6824    LDR	R4, [R4, #0]
0x199C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x199E	0x4820    LDR	R0, [PC, #128]
0x19A0	0x8800    LDRH	R0, [R0, #0]
0x19A2	0x0A04    LSRS	R4, R0, #8
0x19A4	0xB2E0    UXTB	R0, R4
0x19A6	0x4C1D    LDR	R4, [PC, #116]
0x19A8	0x6824    LDR	R4, [R4, #0]
0x19AA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x19AC	0x481C    LDR	R0, [PC, #112]
0x19AE	0x8804    LDRH	R4, [R0, #0]
0x19B0	0xB2E0    UXTB	R0, R4
0x19B2	0x4C1A    LDR	R4, [PC, #104]
0x19B4	0x6824    LDR	R4, [R4, #0]
0x19B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x19B8	0x2036    MOVS	R0, #54
0x19BA	0x4C1A    LDR	R4, [PC, #104]
0x19BC	0x6824    LDR	R4, [R4, #0]
0x19BE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x19C0	0x4819    LDR	R0, [PC, #100]
0x19C2	0x7800    LDRB	R0, [R0, #0]
0x19C4	0x285A    CMP	R0, #90
0x19C6	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x19C8	0xF7FEFE4C  BL	_Is_TFT_Rotated_180+0
0x19CC	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x19CE	0x20C0    MOVS	R0, #192
0x19D0	0x4C12    LDR	R4, [PC, #72]
0x19D2	0x6824    LDR	R4, [R4, #0]
0x19D4	0x47A0    BLX	R4
0x19D6	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x19D8	0x2000    MOVS	R0, #0
0x19DA	0x4C10    LDR	R4, [PC, #64]
0x19DC	0x6824    LDR	R4, [R4, #0]
0x19DE	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x19E0	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x19E2	0xF7FEFE3F  BL	_Is_TFT_Rotated_180+0
0x19E6	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x19E8	0x20A0    MOVS	R0, #160
0x19EA	0x4C0C    LDR	R4, [PC, #48]
0x19EC	0x6824    LDR	R4, [R4, #0]
0x19EE	0x47A0    BLX	R4
0x19F0	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x19F2	0x2060    MOVS	R0, #96
0x19F4	0x4C09    LDR	R4, [PC, #36]
0x19F6	0x6824    LDR	R4, [R4, #0]
0x19F8	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x19FA	0x2029    MOVS	R0, #41
0x19FC	0x4C09    LDR	R4, [PC, #36]
0x19FE	0x6824    LDR	R4, [R4, #0]
0x1A00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x1A02	0x202C    MOVS	R0, #44
0x1A04	0x4C07    LDR	R4, [PC, #28]
0x1A06	0x6824    LDR	R4, [R4, #0]
0x1A08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x1A0A	0x2101    MOVS	R1, #1
0x1A0C	0xB249    SXTB	R1, R1
0x1A0E	0x4807    LDR	R0, [PC, #28]
0x1A10	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x1A12	0xF8DDE000  LDR	LR, [SP, #0]
0x1A16	0xB001    ADD	SP, SP, #4
0x1A18	0x4770    BX	LR
0x1A1A	0xBF00    NOP
0x1A1C	0x00802000  	_TFT_Write_Command_Ptr+0
0x1A20	0x00602000  	_TFT_DISP_HEIGHT+0
0x1A24	0x007C2000  	_TFT_Set_Index_Ptr+0
0x1A28	0x003B2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1A2C	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x0648	0xF24D0753  MOVW	R7, #53331
0x064C	0xF2C00700  MOVT	R7, #0
L_Delay_10ms22:
0x0650	0x1E7F    SUBS	R7, R7, #1
0x0652	0xD1FD    BNE	L_Delay_10ms22
0x0654	0xBF00    NOP
0x0656	0xBF00    NOP
0x0658	0xBF00    NOP
0x065A	0xBF00    NOP
0x065C	0xBF00    NOP
0x065E	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x0660	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x0628	0xF2423753  MOVW	R7, #9043
0x062C	0xF2C00708  MOVT	R7, #8
L_Delay_100ms20:
0x0630	0x1E7F    SUBS	R7, R7, #1
0x0632	0xD1FD    BNE	L_Delay_100ms20
0x0634	0xBF00    NOP
0x0636	0xBF00    NOP
0x0638	0xBF00    NOP
0x063A	0xBF00    NOP
0x063C	0xBF00    NOP
0x063E	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x0640	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x0664	0x4801    LDR	R0, [PC, #4]
0x0666	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x0668	0x4770    BX	LR
0x066A	0xBF00    NOP
0x066C	0x003E2000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x1AD4	0xB081    SUB	SP, SP, #4
0x1AD6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x1ADA	0xF7FEFE93  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x1ADE	0xF7FEFDA3  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x1AE2	0x2101    MOVS	R1, #1
0x1AE4	0xB249    SXTB	R1, R1
0x1AE6	0x4895    LDR	R0, [PC, #596]
0x1AE8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x1AEA	0xF7FEFD9D  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x1AEE	0xF7FEFD9B  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x1AF2	0x2100    MOVS	R1, #0
0x1AF4	0xB249    SXTB	R1, R1
0x1AF6	0x4892    LDR	R0, [PC, #584]
0x1AF8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x1AFA	0x2001    MOVS	R0, #1
0x1AFC	0x4C91    LDR	R4, [PC, #580]
0x1AFE	0x6824    LDR	R4, [R4, #0]
0x1B00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x1B02	0xF7FEFF65  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x1B06	0x2028    MOVS	R0, #40
0x1B08	0x4C8E    LDR	R4, [PC, #568]
0x1B0A	0x6824    LDR	R4, [R4, #0]
0x1B0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x1B0E	0x20CF    MOVS	R0, #207
0x1B10	0x4C8C    LDR	R4, [PC, #560]
0x1B12	0x6824    LDR	R4, [R4, #0]
0x1B14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x1B16	0x2000    MOVS	R0, #0
0x1B18	0x4C8B    LDR	R4, [PC, #556]
0x1B1A	0x6824    LDR	R4, [R4, #0]
0x1B1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x1B1E	0x2083    MOVS	R0, #131
0x1B20	0x4C89    LDR	R4, [PC, #548]
0x1B22	0x6824    LDR	R4, [R4, #0]
0x1B24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x1B26	0x2030    MOVS	R0, #48
0x1B28	0x4C87    LDR	R4, [PC, #540]
0x1B2A	0x6824    LDR	R4, [R4, #0]
0x1B2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x1B2E	0x20ED    MOVS	R0, #237
0x1B30	0x4C84    LDR	R4, [PC, #528]
0x1B32	0x6824    LDR	R4, [R4, #0]
0x1B34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x1B36	0x2064    MOVS	R0, #100
0x1B38	0x4C83    LDR	R4, [PC, #524]
0x1B3A	0x6824    LDR	R4, [R4, #0]
0x1B3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x1B3E	0x2003    MOVS	R0, #3
0x1B40	0x4C81    LDR	R4, [PC, #516]
0x1B42	0x6824    LDR	R4, [R4, #0]
0x1B44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x1B46	0x2012    MOVS	R0, #18
0x1B48	0x4C7F    LDR	R4, [PC, #508]
0x1B4A	0x6824    LDR	R4, [R4, #0]
0x1B4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x1B4E	0x2081    MOVS	R0, #129
0x1B50	0x4C7D    LDR	R4, [PC, #500]
0x1B52	0x6824    LDR	R4, [R4, #0]
0x1B54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x1B56	0x20E8    MOVS	R0, #232
0x1B58	0x4C7A    LDR	R4, [PC, #488]
0x1B5A	0x6824    LDR	R4, [R4, #0]
0x1B5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x1B5E	0x2085    MOVS	R0, #133
0x1B60	0x4C79    LDR	R4, [PC, #484]
0x1B62	0x6824    LDR	R4, [R4, #0]
0x1B64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x1B66	0x2001    MOVS	R0, #1
0x1B68	0x4C77    LDR	R4, [PC, #476]
0x1B6A	0x6824    LDR	R4, [R4, #0]
0x1B6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x1B6E	0x2079    MOVS	R0, #121
0x1B70	0x4C75    LDR	R4, [PC, #468]
0x1B72	0x6824    LDR	R4, [R4, #0]
0x1B74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x1B76	0x20CB    MOVS	R0, #203
0x1B78	0x4C72    LDR	R4, [PC, #456]
0x1B7A	0x6824    LDR	R4, [R4, #0]
0x1B7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x1B7E	0x2039    MOVS	R0, #57
0x1B80	0x4C71    LDR	R4, [PC, #452]
0x1B82	0x6824    LDR	R4, [R4, #0]
0x1B84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x1B86	0x202C    MOVS	R0, #44
0x1B88	0x4C6F    LDR	R4, [PC, #444]
0x1B8A	0x6824    LDR	R4, [R4, #0]
0x1B8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x1B8E	0x2000    MOVS	R0, #0
0x1B90	0x4C6D    LDR	R4, [PC, #436]
0x1B92	0x6824    LDR	R4, [R4, #0]
0x1B94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x1B96	0x2034    MOVS	R0, #52
0x1B98	0x4C6B    LDR	R4, [PC, #428]
0x1B9A	0x6824    LDR	R4, [R4, #0]
0x1B9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x1B9E	0x2002    MOVS	R0, #2
0x1BA0	0x4C69    LDR	R4, [PC, #420]
0x1BA2	0x6824    LDR	R4, [R4, #0]
0x1BA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x1BA6	0x20F7    MOVS	R0, #247
0x1BA8	0x4C66    LDR	R4, [PC, #408]
0x1BAA	0x6824    LDR	R4, [R4, #0]
0x1BAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x1BAE	0x2020    MOVS	R0, #32
0x1BB0	0x4C65    LDR	R4, [PC, #404]
0x1BB2	0x6824    LDR	R4, [R4, #0]
0x1BB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x1BB6	0x20EA    MOVS	R0, #234
0x1BB8	0x4C62    LDR	R4, [PC, #392]
0x1BBA	0x6824    LDR	R4, [R4, #0]
0x1BBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x1BBE	0x2000    MOVS	R0, #0
0x1BC0	0x4C61    LDR	R4, [PC, #388]
0x1BC2	0x6824    LDR	R4, [R4, #0]
0x1BC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x1BC6	0x2000    MOVS	R0, #0
0x1BC8	0x4C5F    LDR	R4, [PC, #380]
0x1BCA	0x6824    LDR	R4, [R4, #0]
0x1BCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x1BCE	0x20C0    MOVS	R0, #192
0x1BD0	0x4C5C    LDR	R4, [PC, #368]
0x1BD2	0x6824    LDR	R4, [R4, #0]
0x1BD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x1BD6	0x2026    MOVS	R0, #38
0x1BD8	0x4C5B    LDR	R4, [PC, #364]
0x1BDA	0x6824    LDR	R4, [R4, #0]
0x1BDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x1BDE	0x20C1    MOVS	R0, #193
0x1BE0	0x4C58    LDR	R4, [PC, #352]
0x1BE2	0x6824    LDR	R4, [R4, #0]
0x1BE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x1BE6	0x2011    MOVS	R0, #17
0x1BE8	0x4C57    LDR	R4, [PC, #348]
0x1BEA	0x6824    LDR	R4, [R4, #0]
0x1BEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x1BEE	0x20C5    MOVS	R0, #197
0x1BF0	0x4C54    LDR	R4, [PC, #336]
0x1BF2	0x6824    LDR	R4, [R4, #0]
0x1BF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x1BF6	0x2035    MOVS	R0, #53
0x1BF8	0x4C53    LDR	R4, [PC, #332]
0x1BFA	0x6824    LDR	R4, [R4, #0]
0x1BFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x1BFE	0x203E    MOVS	R0, #62
0x1C00	0x4C51    LDR	R4, [PC, #324]
0x1C02	0x6824    LDR	R4, [R4, #0]
0x1C04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x1C06	0x20C7    MOVS	R0, #199
0x1C08	0x4C4E    LDR	R4, [PC, #312]
0x1C0A	0x6824    LDR	R4, [R4, #0]
0x1C0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x1C0E	0x20BE    MOVS	R0, #190
0x1C10	0x4C4D    LDR	R4, [PC, #308]
0x1C12	0x6824    LDR	R4, [R4, #0]
0x1C14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x1C16	0x2036    MOVS	R0, #54
0x1C18	0x4C4A    LDR	R4, [PC, #296]
0x1C1A	0x6824    LDR	R4, [R4, #0]
0x1C1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x1C1E	0x484B    LDR	R0, [PC, #300]
0x1C20	0x7800    LDRB	R0, [R0, #0]
0x1C22	0x285A    CMP	R0, #90
0x1C24	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x1C26	0xF7FEFD1D  BL	_Is_TFT_Rotated_180+0
0x1C2A	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x1C2C	0x2088    MOVS	R0, #136
0x1C2E	0x4C46    LDR	R4, [PC, #280]
0x1C30	0x6824    LDR	R4, [R4, #0]
0x1C32	0x47A0    BLX	R4
0x1C34	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x1C36	0x2048    MOVS	R0, #72
0x1C38	0x4C43    LDR	R4, [PC, #268]
0x1C3A	0x6824    LDR	R4, [R4, #0]
0x1C3C	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x1C3E	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x1C40	0xF7FEFD10  BL	_Is_TFT_Rotated_180+0
0x1C44	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x1C46	0x20E8    MOVS	R0, #232
0x1C48	0x4C3F    LDR	R4, [PC, #252]
0x1C4A	0x6824    LDR	R4, [R4, #0]
0x1C4C	0x47A0    BLX	R4
0x1C4E	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x1C50	0x2028    MOVS	R0, #40
0x1C52	0x4C3D    LDR	R4, [PC, #244]
0x1C54	0x6824    LDR	R4, [R4, #0]
0x1C56	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x1C58	0x203A    MOVS	R0, #58
0x1C5A	0x4C3A    LDR	R4, [PC, #232]
0x1C5C	0x6824    LDR	R4, [R4, #0]
0x1C5E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x1C60	0x2055    MOVS	R0, #85
0x1C62	0x4C39    LDR	R4, [PC, #228]
0x1C64	0x6824    LDR	R4, [R4, #0]
0x1C66	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x1C68	0x20B1    MOVS	R0, #177
0x1C6A	0x4C36    LDR	R4, [PC, #216]
0x1C6C	0x6824    LDR	R4, [R4, #0]
0x1C6E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x1C70	0x2000    MOVS	R0, #0
0x1C72	0x4C35    LDR	R4, [PC, #212]
0x1C74	0x6824    LDR	R4, [R4, #0]
0x1C76	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x1C78	0x201B    MOVS	R0, #27
0x1C7A	0x4C33    LDR	R4, [PC, #204]
0x1C7C	0x6824    LDR	R4, [R4, #0]
0x1C7E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x1C80	0x20F2    MOVS	R0, #242
0x1C82	0x4C30    LDR	R4, [PC, #192]
0x1C84	0x6824    LDR	R4, [R4, #0]
0x1C86	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x1C88	0x2008    MOVS	R0, #8
0x1C8A	0x4C2F    LDR	R4, [PC, #188]
0x1C8C	0x6824    LDR	R4, [R4, #0]
0x1C8E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x1C90	0x2026    MOVS	R0, #38
0x1C92	0x4C2C    LDR	R4, [PC, #176]
0x1C94	0x6824    LDR	R4, [R4, #0]
0x1C96	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x1C98	0x2001    MOVS	R0, #1
0x1C9A	0x4C2B    LDR	R4, [PC, #172]
0x1C9C	0x6824    LDR	R4, [R4, #0]
0x1C9E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x1CA0	0x20E0    MOVS	R0, #224
0x1CA2	0x4C28    LDR	R4, [PC, #160]
0x1CA4	0x6824    LDR	R4, [R4, #0]
0x1CA6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x1CA8	0x201F    MOVS	R0, #31
0x1CAA	0x4C27    LDR	R4, [PC, #156]
0x1CAC	0x6824    LDR	R4, [R4, #0]
0x1CAE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x1CB0	0x201A    MOVS	R0, #26
0x1CB2	0x4C25    LDR	R4, [PC, #148]
0x1CB4	0x6824    LDR	R4, [R4, #0]
0x1CB6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x1CB8	0x2018    MOVS	R0, #24
0x1CBA	0x4C23    LDR	R4, [PC, #140]
0x1CBC	0x6824    LDR	R4, [R4, #0]
0x1CBE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x1CC0	0x200A    MOVS	R0, #10
0x1CC2	0x4C21    LDR	R4, [PC, #132]
0x1CC4	0x6824    LDR	R4, [R4, #0]
0x1CC6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x1CC8	0x200F    MOVS	R0, #15
0x1CCA	0x4C1F    LDR	R4, [PC, #124]
0x1CCC	0x6824    LDR	R4, [R4, #0]
0x1CCE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x1CD0	0x2006    MOVS	R0, #6
0x1CD2	0x4C1D    LDR	R4, [PC, #116]
0x1CD4	0x6824    LDR	R4, [R4, #0]
0x1CD6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x1CD8	0x2045    MOVS	R0, #69
0x1CDA	0x4C1B    LDR	R4, [PC, #108]
0x1CDC	0x6824    LDR	R4, [R4, #0]
0x1CDE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x1CE0	0x2087    MOVS	R0, #135
0x1CE2	0x4C19    LDR	R4, [PC, #100]
0x1CE4	0x6824    LDR	R4, [R4, #0]
0x1CE6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x1CE8	0x2032    MOVS	R0, #50
0x1CEA	0x4C17    LDR	R4, [PC, #92]
0x1CEC	0x6824    LDR	R4, [R4, #0]
0x1CEE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x1CF0	0x200A    MOVS	R0, #10
0x1CF2	0x4C15    LDR	R4, [PC, #84]
0x1CF4	0x6824    LDR	R4, [R4, #0]
0x1CF6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x1CF8	0x2007    MOVS	R0, #7
0x1CFA	0x4C13    LDR	R4, [PC, #76]
0x1CFC	0x6824    LDR	R4, [R4, #0]
0x1CFE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x1D00	0x2002    MOVS	R0, #2
0x1D02	0x4C11    LDR	R4, [PC, #68]
0x1D04	0x6824    LDR	R4, [R4, #0]
0x1D06	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x1D08	0x2007    MOVS	R0, #7
0x1D0A	0x4C0F    LDR	R4, [PC, #60]
0x1D0C	0x6824    LDR	R4, [R4, #0]
0x1D0E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x1D10	0x2005    MOVS	R0, #5
0x1D12	0x4C0D    LDR	R4, [PC, #52]
0x1D14	0x6824    LDR	R4, [R4, #0]
0x1D16	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x1D18	0x2000    MOVS	R0, #0
0x1D1A	0x4C0B    LDR	R4, [PC, #44]
0x1D1C	0x6824    LDR	R4, [R4, #0]
0x1D1E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x1D20	0x20E1    MOVS	R0, #225
0x1D22	0x4C08    LDR	R4, [PC, #32]
0x1D24	0x6824    LDR	R4, [R4, #0]
0x1D26	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x1D28	0x2000    MOVS	R0, #0
0x1D2A	0x4C07    LDR	R4, [PC, #28]
0x1D2C	0x6824    LDR	R4, [R4, #0]
0x1D2E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x1D30	0x2025    MOVS	R0, #37
0x1D32	0x4C05    LDR	R4, [PC, #20]
0x1D34	0x6824    LDR	R4, [R4, #0]
0x1D36	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x1D38	0x2027    MOVS	R0, #39
0x1D3A	0xE009    B	#18
0x1D3C	0x02A04242  	TFT_RST+0
0x1D40	0x02BC4242  	TFT_CS+0
0x1D44	0x007C2000  	_TFT_Set_Index_Ptr+0
0x1D48	0x00802000  	_TFT_Write_Command_Ptr+0
0x1D4C	0x003B2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1D50	0x4C4F    LDR	R4, [PC, #316]
0x1D52	0x6824    LDR	R4, [R4, #0]
0x1D54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x1D56	0x2005    MOVS	R0, #5
0x1D58	0x4C4D    LDR	R4, [PC, #308]
0x1D5A	0x6824    LDR	R4, [R4, #0]
0x1D5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x1D5E	0x2010    MOVS	R0, #16
0x1D60	0x4C4B    LDR	R4, [PC, #300]
0x1D62	0x6824    LDR	R4, [R4, #0]
0x1D64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x1D66	0x2009    MOVS	R0, #9
0x1D68	0x4C49    LDR	R4, [PC, #292]
0x1D6A	0x6824    LDR	R4, [R4, #0]
0x1D6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x1D6E	0x203A    MOVS	R0, #58
0x1D70	0x4C47    LDR	R4, [PC, #284]
0x1D72	0x6824    LDR	R4, [R4, #0]
0x1D74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x1D76	0x2078    MOVS	R0, #120
0x1D78	0x4C45    LDR	R4, [PC, #276]
0x1D7A	0x6824    LDR	R4, [R4, #0]
0x1D7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x1D7E	0x204D    MOVS	R0, #77
0x1D80	0x4C43    LDR	R4, [PC, #268]
0x1D82	0x6824    LDR	R4, [R4, #0]
0x1D84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x1D86	0x2005    MOVS	R0, #5
0x1D88	0x4C41    LDR	R4, [PC, #260]
0x1D8A	0x6824    LDR	R4, [R4, #0]
0x1D8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x1D8E	0x2018    MOVS	R0, #24
0x1D90	0x4C3F    LDR	R4, [PC, #252]
0x1D92	0x6824    LDR	R4, [R4, #0]
0x1D94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x1D96	0x200D    MOVS	R0, #13
0x1D98	0x4C3D    LDR	R4, [PC, #244]
0x1D9A	0x6824    LDR	R4, [R4, #0]
0x1D9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x1D9E	0x2038    MOVS	R0, #56
0x1DA0	0x4C3B    LDR	R4, [PC, #236]
0x1DA2	0x6824    LDR	R4, [R4, #0]
0x1DA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x1DA6	0x203A    MOVS	R0, #58
0x1DA8	0x4C39    LDR	R4, [PC, #228]
0x1DAA	0x6824    LDR	R4, [R4, #0]
0x1DAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x1DAE	0x201F    MOVS	R0, #31
0x1DB0	0x4C37    LDR	R4, [PC, #220]
0x1DB2	0x6824    LDR	R4, [R4, #0]
0x1DB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x1DB6	0x202A    MOVS	R0, #42
0x1DB8	0x4C36    LDR	R4, [PC, #216]
0x1DBA	0x6824    LDR	R4, [R4, #0]
0x1DBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x1DBE	0x2000    MOVS	R0, #0
0x1DC0	0x4C33    LDR	R4, [PC, #204]
0x1DC2	0x6824    LDR	R4, [R4, #0]
0x1DC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x1DC6	0x2000    MOVS	R0, #0
0x1DC8	0x4C31    LDR	R4, [PC, #196]
0x1DCA	0x6824    LDR	R4, [R4, #0]
0x1DCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x1DCE	0x4832    LDR	R0, [PC, #200]
0x1DD0	0x8800    LDRH	R0, [R0, #0]
0x1DD2	0x1E40    SUBS	R0, R0, #1
0x1DD4	0xB280    UXTH	R0, R0
0x1DD6	0x0A04    LSRS	R4, R0, #8
0x1DD8	0xB2E0    UXTB	R0, R4
0x1DDA	0x4C2D    LDR	R4, [PC, #180]
0x1DDC	0x6824    LDR	R4, [R4, #0]
0x1DDE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x1DE0	0x482D    LDR	R0, [PC, #180]
0x1DE2	0x8800    LDRH	R0, [R0, #0]
0x1DE4	0x1E44    SUBS	R4, R0, #1
0x1DE6	0xB2E0    UXTB	R0, R4
0x1DE8	0x4C29    LDR	R4, [PC, #164]
0x1DEA	0x6824    LDR	R4, [R4, #0]
0x1DEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x1DEE	0x202B    MOVS	R0, #43
0x1DF0	0x4C28    LDR	R4, [PC, #160]
0x1DF2	0x6824    LDR	R4, [R4, #0]
0x1DF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x1DF6	0x2000    MOVS	R0, #0
0x1DF8	0x4C25    LDR	R4, [PC, #148]
0x1DFA	0x6824    LDR	R4, [R4, #0]
0x1DFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x1DFE	0x2000    MOVS	R0, #0
0x1E00	0x4C23    LDR	R4, [PC, #140]
0x1E02	0x6824    LDR	R4, [R4, #0]
0x1E04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x1E06	0x4825    LDR	R0, [PC, #148]
0x1E08	0x8800    LDRH	R0, [R0, #0]
0x1E0A	0x1E40    SUBS	R0, R0, #1
0x1E0C	0xB280    UXTH	R0, R0
0x1E0E	0x0A04    LSRS	R4, R0, #8
0x1E10	0xB2E0    UXTB	R0, R4
0x1E12	0x4C1F    LDR	R4, [PC, #124]
0x1E14	0x6824    LDR	R4, [R4, #0]
0x1E16	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x1E18	0x4820    LDR	R0, [PC, #128]
0x1E1A	0x8800    LDRH	R0, [R0, #0]
0x1E1C	0x1E44    SUBS	R4, R0, #1
0x1E1E	0xB2E0    UXTB	R0, R4
0x1E20	0x4C1B    LDR	R4, [PC, #108]
0x1E22	0x6824    LDR	R4, [R4, #0]
0x1E24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x1E26	0x20B7    MOVS	R0, #183
0x1E28	0x4C1A    LDR	R4, [PC, #104]
0x1E2A	0x6824    LDR	R4, [R4, #0]
0x1E2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x1E2E	0x2007    MOVS	R0, #7
0x1E30	0x4C17    LDR	R4, [PC, #92]
0x1E32	0x6824    LDR	R4, [R4, #0]
0x1E34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x1E36	0x20B6    MOVS	R0, #182
0x1E38	0x4C16    LDR	R4, [PC, #88]
0x1E3A	0x6824    LDR	R4, [R4, #0]
0x1E3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x1E3E	0x200A    MOVS	R0, #10
0x1E40	0x4C13    LDR	R4, [PC, #76]
0x1E42	0x6824    LDR	R4, [R4, #0]
0x1E44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x1E46	0x2082    MOVS	R0, #130
0x1E48	0x4C11    LDR	R4, [PC, #68]
0x1E4A	0x6824    LDR	R4, [R4, #0]
0x1E4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x1E4E	0x2027    MOVS	R0, #39
0x1E50	0x4C0F    LDR	R4, [PC, #60]
0x1E52	0x6824    LDR	R4, [R4, #0]
0x1E54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x1E56	0x2000    MOVS	R0, #0
0x1E58	0x4C0D    LDR	R4, [PC, #52]
0x1E5A	0x6824    LDR	R4, [R4, #0]
0x1E5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x1E5E	0x2011    MOVS	R0, #17
0x1E60	0x4C0C    LDR	R4, [PC, #48]
0x1E62	0x6824    LDR	R4, [R4, #0]
0x1E64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x1E66	0xF7FEFBDF  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x1E6A	0x2029    MOVS	R0, #41
0x1E6C	0x4C09    LDR	R4, [PC, #36]
0x1E6E	0x6824    LDR	R4, [R4, #0]
0x1E70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x1E72	0xF7FEFBD9  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x1E76	0x202C    MOVS	R0, #44
0x1E78	0x4C06    LDR	R4, [PC, #24]
0x1E7A	0x6824    LDR	R4, [R4, #0]
0x1E7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x1E7E	0x2101    MOVS	R1, #1
0x1E80	0xB249    SXTB	R1, R1
0x1E82	0x4807    LDR	R0, [PC, #28]
0x1E84	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x1E86	0xF8DDE000  LDR	LR, [SP, #0]
0x1E8A	0xB001    ADD	SP, SP, #4
0x1E8C	0x4770    BX	LR
0x1E8E	0xBF00    NOP
0x1E90	0x00802000  	_TFT_Write_Command_Ptr+0
0x1E94	0x007C2000  	_TFT_Set_Index_Ptr+0
0x1E98	0x004E2000  	_TFT_DISP_WIDTH+0
0x1E9C	0x00602000  	_TFT_DISP_HEIGHT+0
0x1EA0	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x09D0	0xF6460729  MOVW	R7, #26665
0x09D4	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x09D8	0x1E7F    SUBS	R7, R7, #1
0x09DA	0xD1FD    BNE	L_Delay_5ms16
0x09DC	0xBF00    NOP
0x09DE	0xBF00    NOP
0x09E0	0xBF00    NOP
0x09E2	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x09E4	0x4770    BX	LR
; end of _Delay_5ms
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4303 :: 		
0x24A8	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4304 :: 		
0x24AA	0x2100    MOVS	R1, #0
0x24AC	0x4804    LDR	R0, [PC, #16]
0x24AE	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4305 :: 		
0x24B0	0x2100    MOVS	R1, #0
0x24B2	0x4804    LDR	R0, [PC, #16]
0x24B4	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4306 :: 		
0x24B6	0x2100    MOVS	R1, #0
0x24B8	0x4803    LDR	R0, [PC, #12]
0x24BA	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4307 :: 		
L_end_TFT_Set_Default_Mode:
0x24BC	0xB001    ADD	SP, SP, #4
0x24BE	0x4770    BX	LR
0x24C0	0x00362000  	__Lib_TFT_Ptr_Set+0
0x24C4	0x00382000  	__Lib_TFT___no_acceleration+0
0x24C8	0x00392000  	__Lib_TFT___MM_plus+0
; end of _TFT_Set_Default_Mode
_TFT_Fill_Screen:
;__Lib_TFT.c, 765 :: 		
0x2418	0xB084    SUB	SP, SP, #16
0x241A	0xF8CDE000  STR	LR, [SP, #0]
0x241E	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 767 :: 		
0x2422	0x2200    MOVS	R2, #0
0x2424	0xB252    SXTB	R2, R2
0x2426	0x491A    LDR	R1, [PC, #104]
0x2428	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
0x242A	0xF7FEFD6F  BL	__Lib_TFT_Is_SSD1963_Set+0
0x242E	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 769 :: 		
0x2430	0x4918    LDR	R1, [PC, #96]
0x2432	0x8809    LDRH	R1, [R1, #0]
0x2434	0x1E4C    SUBS	R4, R1, #1
0x2436	0x4918    LDR	R1, [PC, #96]
0x2438	0x8809    LDRH	R1, [R1, #0]
0x243A	0x1E49    SUBS	R1, R1, #1
0x243C	0xB2A3    UXTH	R3, R4
0x243E	0xB28A    UXTH	R2, R1
0x2440	0x2100    MOVS	R1, #0
0x2442	0x2000    MOVS	R0, #0
0x2444	0x4C15    LDR	R4, [PC, #84]
0x2446	0x6824    LDR	R4, [R4, #0]
0x2448	0x47A0    BLX	R4
0x244A	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 771 :: 		
0x244C	0x2100    MOVS	R1, #0
0x244E	0x2000    MOVS	R0, #0
0x2450	0x4C13    LDR	R4, [PC, #76]
0x2452	0x6824    LDR	R4, [R4, #0]
0x2454	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 773 :: 		
0x2456	0x4910    LDR	R1, [PC, #64]
0x2458	0x880A    LDRH	R2, [R1, #0]
0x245A	0x490E    LDR	R1, [PC, #56]
0x245C	0x8809    LDRH	R1, [R1, #0]
0x245E	0x4351    MULS	R1, R2, R1
0x2460	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 774 :: 		
0x2462	0x2100    MOVS	R1, #0
0x2464	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x2466	0x9A02    LDR	R2, [SP, #8]
0x2468	0x9901    LDR	R1, [SP, #4]
0x246A	0x4291    CMP	R1, R2
0x246C	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 775 :: 		
0x246E	0xF8BD000C  LDRH	R0, [SP, #12]
0x2472	0x4C0C    LDR	R4, [PC, #48]
0x2474	0x6824    LDR	R4, [R4, #0]
0x2476	0x47A0    BLX	R4
;__Lib_TFT.c, 774 :: 		
0x2478	0x9901    LDR	R1, [SP, #4]
0x247A	0x1C49    ADDS	R1, R1, #1
0x247C	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 775 :: 		
0x247E	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 776 :: 		
0x2480	0x2201    MOVS	R2, #1
0x2482	0xB252    SXTB	R2, R2
0x2484	0x4902    LDR	R1, [PC, #8]
0x2486	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 777 :: 		
L_end_TFT_Fill_Screen:
0x2488	0xF8DDE000  LDR	LR, [SP, #0]
0x248C	0xB004    ADD	SP, SP, #16
0x248E	0x4770    BX	LR
0x2490	0x02BC4242  	TFT_CS+0
0x2494	0x00602000  	_TFT_DISP_HEIGHT+0
0x2498	0x004E2000  	_TFT_DISP_WIDTH+0
0x249C	0x005C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x24A0	0x00642000  	_TFT_Set_Address_Ptr+0
0x24A4	0x00682000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x155C	0xB083    SUB	SP, SP, #12
0x155E	0xF8CDE000  STR	LR, [SP, #0]
0x1562	0xB29E    UXTH	R6, R3
0x1564	0xB293    UXTH	R3, R2
0x1566	0xB28A    UXTH	R2, R1
0x1568	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x156A	0x4C49    LDR	R4, [PC, #292]
0x156C	0x8824    LDRH	R4, [R4, #0]
0x156E	0xF5B47FF0  CMP	R4, #480
0x1572	0xD805    BHI	L__TFT_Set_Address_SSD1963II224
0x1574	0x4C47    LDR	R4, [PC, #284]
0x1576	0x8824    LDRH	R4, [R4, #0]
0x1578	0xF5B47FF0  CMP	R4, #480
0x157C	0xD800    BHI	L__TFT_Set_Address_SSD1963II223
0x157E	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II224:
L__TFT_Set_Address_SSD1963II223:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x1580	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x1584	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x1588	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x158A	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x158E	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x1592	0x4C41    LDR	R4, [PC, #260]
0x1594	0x7824    LDRB	R4, [R4, #0]
0x1596	0x2C5A    CMP	R4, #90
0x1598	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x159A	0xF7FFF863  BL	_Is_TFT_Rotated_180+0
0x159E	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x15A0	0xF1A80501  SUB	R5, R8, #1
0x15A4	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x15A6	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x15A8	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x15AC	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x15AE	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x15B2	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x15B6	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x15BA	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x15BC	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x15C0	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x15C4	0x1E7D    SUBS	R5, R7, #1
0x15C6	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x15C8	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x15CA	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x15CE	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x15D0	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x15D4	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x15D6	0xF7FFF845  BL	_Is_TFT_Rotated_180+0
0x15DA	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x15DC	0xF1A80501  SUB	R5, R8, #1
0x15E0	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x15E2	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x15E4	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x15E8	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x15EA	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x15EE	0x1E7D    SUBS	R5, R7, #1
0x15F0	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x15F2	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x15F4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x15F8	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x15FA	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x15FE	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1600	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x1604	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x1608	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x160C	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x1610	0x202A    MOVS	R0, #42
0x1612	0x4C22    LDR	R4, [PC, #136]
0x1614	0x6824    LDR	R4, [R4, #0]
0x1616	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x1618	0xF8BD4004  LDRH	R4, [SP, #4]
0x161C	0x0A24    LSRS	R4, R4, #8
0x161E	0xB2E0    UXTB	R0, R4
0x1620	0x4C1F    LDR	R4, [PC, #124]
0x1622	0x6824    LDR	R4, [R4, #0]
0x1624	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x1626	0xF8BD0004  LDRH	R0, [SP, #4]
0x162A	0x4C1D    LDR	R4, [PC, #116]
0x162C	0x6824    LDR	R4, [R4, #0]
0x162E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x1630	0xF8BD4006  LDRH	R4, [SP, #6]
0x1634	0x0A24    LSRS	R4, R4, #8
0x1636	0xB2E0    UXTB	R0, R4
0x1638	0x4C19    LDR	R4, [PC, #100]
0x163A	0x6824    LDR	R4, [R4, #0]
0x163C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x163E	0xF8BD0006  LDRH	R0, [SP, #6]
0x1642	0x4C17    LDR	R4, [PC, #92]
0x1644	0x6824    LDR	R4, [R4, #0]
0x1646	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x1648	0x202B    MOVS	R0, #43
0x164A	0x4C14    LDR	R4, [PC, #80]
0x164C	0x6824    LDR	R4, [R4, #0]
0x164E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x1650	0xF8BD4008  LDRH	R4, [SP, #8]
0x1654	0x0A24    LSRS	R4, R4, #8
0x1656	0xB2E0    UXTB	R0, R4
0x1658	0x4C11    LDR	R4, [PC, #68]
0x165A	0x6824    LDR	R4, [R4, #0]
0x165C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x165E	0xF8BD0008  LDRH	R0, [SP, #8]
0x1662	0x4C0F    LDR	R4, [PC, #60]
0x1664	0x6824    LDR	R4, [R4, #0]
0x1666	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x1668	0xF8BD400A  LDRH	R4, [SP, #10]
0x166C	0x0A24    LSRS	R4, R4, #8
0x166E	0xB2E0    UXTB	R0, R4
0x1670	0x4C0B    LDR	R4, [PC, #44]
0x1672	0x6824    LDR	R4, [R4, #0]
0x1674	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x1676	0xF8BD000A  LDRH	R0, [SP, #10]
0x167A	0x4C09    LDR	R4, [PC, #36]
0x167C	0x6824    LDR	R4, [R4, #0]
0x167E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x1680	0x202C    MOVS	R0, #44
0x1682	0x4C06    LDR	R4, [PC, #24]
0x1684	0x6824    LDR	R4, [R4, #0]
0x1686	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x1688	0xF8DDE000  LDR	LR, [SP, #0]
0x168C	0xB003    ADD	SP, SP, #12
0x168E	0x4770    BX	LR
0x1690	0x004E2000  	_TFT_DISP_WIDTH+0
0x1694	0x00602000  	_TFT_DISP_HEIGHT+0
0x1698	0x003B2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x169C	0x007C2000  	_TFT_Set_Index_Ptr+0
0x16A0	0x00802000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x16A4	0xB083    SUB	SP, SP, #12
0x16A6	0xF8CDE000  STR	LR, [SP, #0]
0x16AA	0xF8AD0004  STRH	R0, [SP, #4]
0x16AE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x16B2	0x2002    MOVS	R0, #2
0x16B4	0x4C17    LDR	R4, [PC, #92]
0x16B6	0x6824    LDR	R4, [R4, #0]
0x16B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x16BA	0xF8BD2004  LDRH	R2, [SP, #4]
0x16BE	0x0A14    LSRS	R4, R2, #8
0x16C0	0xB2E0    UXTB	R0, R4
0x16C2	0x4C15    LDR	R4, [PC, #84]
0x16C4	0x6824    LDR	R4, [R4, #0]
0x16C6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x16C8	0x2003    MOVS	R0, #3
0x16CA	0x4C12    LDR	R4, [PC, #72]
0x16CC	0x6824    LDR	R4, [R4, #0]
0x16CE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x16D0	0xF8BD0004  LDRH	R0, [SP, #4]
0x16D4	0x4C10    LDR	R4, [PC, #64]
0x16D6	0x6824    LDR	R4, [R4, #0]
0x16D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x16DA	0x2006    MOVS	R0, #6
0x16DC	0x4C0D    LDR	R4, [PC, #52]
0x16DE	0x6824    LDR	R4, [R4, #0]
0x16E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x16E2	0xF8BD2008  LDRH	R2, [SP, #8]
0x16E6	0x0A14    LSRS	R4, R2, #8
0x16E8	0xB2E0    UXTB	R0, R4
0x16EA	0x4C0B    LDR	R4, [PC, #44]
0x16EC	0x6824    LDR	R4, [R4, #0]
0x16EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x16F0	0x2007    MOVS	R0, #7
0x16F2	0x4C08    LDR	R4, [PC, #32]
0x16F4	0x6824    LDR	R4, [R4, #0]
0x16F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x16F8	0xF8BD0008  LDRH	R0, [SP, #8]
0x16FC	0x4C06    LDR	R4, [PC, #24]
0x16FE	0x6824    LDR	R4, [R4, #0]
0x1700	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x1702	0x2022    MOVS	R0, #34
0x1704	0x4C03    LDR	R4, [PC, #12]
0x1706	0x6824    LDR	R4, [R4, #0]
0x1708	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x170A	0xF8DDE000  LDR	LR, [SP, #0]
0x170E	0xB003    ADD	SP, SP, #12
0x1710	0x4770    BX	LR
0x1712	0xBF00    NOP
0x1714	0x007C2000  	_TFT_Set_Index_Ptr+0
0x1718	0x00802000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x1420	0xB083    SUB	SP, SP, #12
0x1422	0xF8CDE000  STR	LR, [SP, #0]
0x1426	0xF8AD0004  STRH	R0, [SP, #4]
0x142A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x142E	0x202A    MOVS	R0, #42
0x1430	0x4C13    LDR	R4, [PC, #76]
0x1432	0x6824    LDR	R4, [R4, #0]
0x1434	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x1436	0xF8BD2004  LDRH	R2, [SP, #4]
0x143A	0x0A14    LSRS	R4, R2, #8
0x143C	0xB2E0    UXTB	R0, R4
0x143E	0x4C11    LDR	R4, [PC, #68]
0x1440	0x6824    LDR	R4, [R4, #0]
0x1442	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x1444	0xF8BD0004  LDRH	R0, [SP, #4]
0x1448	0x4C0E    LDR	R4, [PC, #56]
0x144A	0x6824    LDR	R4, [R4, #0]
0x144C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x144E	0x202B    MOVS	R0, #43
0x1450	0x4C0B    LDR	R4, [PC, #44]
0x1452	0x6824    LDR	R4, [R4, #0]
0x1454	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x1456	0xF8BD2008  LDRH	R2, [SP, #8]
0x145A	0x0A14    LSRS	R4, R2, #8
0x145C	0xB2E0    UXTB	R0, R4
0x145E	0x4C09    LDR	R4, [PC, #36]
0x1460	0x6824    LDR	R4, [R4, #0]
0x1462	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x1464	0xF8BD0008  LDRH	R0, [SP, #8]
0x1468	0x4C06    LDR	R4, [PC, #24]
0x146A	0x6824    LDR	R4, [R4, #0]
0x146C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x146E	0x202C    MOVS	R0, #44
0x1470	0x4C03    LDR	R4, [PC, #12]
0x1472	0x6824    LDR	R4, [R4, #0]
0x1474	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x1476	0xF8DDE000  LDR	LR, [SP, #0]
0x147A	0xB003    ADD	SP, SP, #12
0x147C	0x4770    BX	LR
0x147E	0xBF00    NOP
0x1480	0x007C2000  	_TFT_Set_Index_Ptr+0
0x1484	0x00802000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x1488	0xB083    SUB	SP, SP, #12
0x148A	0xF8CDE000  STR	LR, [SP, #0]
0x148E	0xF8AD0004  STRH	R0, [SP, #4]
0x1492	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x1496	0x4A2E    LDR	R2, [PC, #184]
0x1498	0x7812    LDRB	R2, [R2, #0]
0x149A	0x2A5A    CMP	R2, #90
0x149C	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x149E	0x2002    MOVS	R0, #2
0x14A0	0x4C2C    LDR	R4, [PC, #176]
0x14A2	0x6824    LDR	R4, [R4, #0]
0x14A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x14A6	0xF8BD2004  LDRH	R2, [SP, #4]
0x14AA	0x0A14    LSRS	R4, R2, #8
0x14AC	0xB2E0    UXTB	R0, R4
0x14AE	0x4C2A    LDR	R4, [PC, #168]
0x14B0	0x6824    LDR	R4, [R4, #0]
0x14B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x14B4	0x2003    MOVS	R0, #3
0x14B6	0x4C27    LDR	R4, [PC, #156]
0x14B8	0x6824    LDR	R4, [R4, #0]
0x14BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x14BC	0xF8BD0004  LDRH	R0, [SP, #4]
0x14C0	0x4C25    LDR	R4, [PC, #148]
0x14C2	0x6824    LDR	R4, [R4, #0]
0x14C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x14C6	0x2006    MOVS	R0, #6
0x14C8	0x4C22    LDR	R4, [PC, #136]
0x14CA	0x6824    LDR	R4, [R4, #0]
0x14CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x14CE	0xF8BD2008  LDRH	R2, [SP, #8]
0x14D2	0x0A14    LSRS	R4, R2, #8
0x14D4	0xB2E0    UXTB	R0, R4
0x14D6	0x4C20    LDR	R4, [PC, #128]
0x14D8	0x6824    LDR	R4, [R4, #0]
0x14DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x14DC	0x2007    MOVS	R0, #7
0x14DE	0x4C1D    LDR	R4, [PC, #116]
0x14E0	0x6824    LDR	R4, [R4, #0]
0x14E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x14E4	0xF8BD0008  LDRH	R0, [SP, #8]
0x14E8	0x4C1B    LDR	R4, [PC, #108]
0x14EA	0x6824    LDR	R4, [R4, #0]
0x14EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x14EE	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x14F0	0x2002    MOVS	R0, #2
0x14F2	0x4C18    LDR	R4, [PC, #96]
0x14F4	0x6824    LDR	R4, [R4, #0]
0x14F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x14F8	0xF8BD2008  LDRH	R2, [SP, #8]
0x14FC	0x0A14    LSRS	R4, R2, #8
0x14FE	0xB2E0    UXTB	R0, R4
0x1500	0x4C15    LDR	R4, [PC, #84]
0x1502	0x6824    LDR	R4, [R4, #0]
0x1504	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x1506	0x2003    MOVS	R0, #3
0x1508	0x4C12    LDR	R4, [PC, #72]
0x150A	0x6824    LDR	R4, [R4, #0]
0x150C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x150E	0xF8BD0008  LDRH	R0, [SP, #8]
0x1512	0x4C11    LDR	R4, [PC, #68]
0x1514	0x6824    LDR	R4, [R4, #0]
0x1516	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x1518	0x2006    MOVS	R0, #6
0x151A	0x4C0E    LDR	R4, [PC, #56]
0x151C	0x6824    LDR	R4, [R4, #0]
0x151E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x1520	0xF8BD2004  LDRH	R2, [SP, #4]
0x1524	0x0A14    LSRS	R4, R2, #8
0x1526	0xB2E0    UXTB	R0, R4
0x1528	0x4C0B    LDR	R4, [PC, #44]
0x152A	0x6824    LDR	R4, [R4, #0]
0x152C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x152E	0x2007    MOVS	R0, #7
0x1530	0x4C08    LDR	R4, [PC, #32]
0x1532	0x6824    LDR	R4, [R4, #0]
0x1534	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x1536	0xF8BD0004  LDRH	R0, [SP, #4]
0x153A	0x4C07    LDR	R4, [PC, #28]
0x153C	0x6824    LDR	R4, [R4, #0]
0x153E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x1540	0x2022    MOVS	R0, #34
0x1542	0x4C04    LDR	R4, [PC, #16]
0x1544	0x6824    LDR	R4, [R4, #0]
0x1546	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x1548	0xF8DDE000  LDR	LR, [SP, #0]
0x154C	0xB003    ADD	SP, SP, #12
0x154E	0x4770    BX	LR
0x1550	0x003B2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1554	0x007C2000  	_TFT_Set_Index_Ptr+0
0x1558	0x00802000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x0A3C	0xB083    SUB	SP, SP, #12
0x0A3E	0xF8CDE000  STR	LR, [SP, #0]
0x0A42	0xF8AD0004  STRH	R0, [SP, #4]
0x0A46	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x0A4A	0x202A    MOVS	R0, #42
0x0A4C	0x4C13    LDR	R4, [PC, #76]
0x0A4E	0x6824    LDR	R4, [R4, #0]
0x0A50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x0A52	0xF8BD2004  LDRH	R2, [SP, #4]
0x0A56	0x0A14    LSRS	R4, R2, #8
0x0A58	0xB2E0    UXTB	R0, R4
0x0A5A	0x4C11    LDR	R4, [PC, #68]
0x0A5C	0x6824    LDR	R4, [R4, #0]
0x0A5E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x0A60	0xF8BD0004  LDRH	R0, [SP, #4]
0x0A64	0x4C0E    LDR	R4, [PC, #56]
0x0A66	0x6824    LDR	R4, [R4, #0]
0x0A68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x0A6A	0x202B    MOVS	R0, #43
0x0A6C	0x4C0B    LDR	R4, [PC, #44]
0x0A6E	0x6824    LDR	R4, [R4, #0]
0x0A70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x0A72	0xF8BD2008  LDRH	R2, [SP, #8]
0x0A76	0x0A14    LSRS	R4, R2, #8
0x0A78	0xB2E0    UXTB	R0, R4
0x0A7A	0x4C09    LDR	R4, [PC, #36]
0x0A7C	0x6824    LDR	R4, [R4, #0]
0x0A7E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x0A80	0xF8BD0008  LDRH	R0, [SP, #8]
0x0A84	0x4C06    LDR	R4, [PC, #24]
0x0A86	0x6824    LDR	R4, [R4, #0]
0x0A88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x0A8A	0x202C    MOVS	R0, #44
0x0A8C	0x4C03    LDR	R4, [PC, #12]
0x0A8E	0x6824    LDR	R4, [R4, #0]
0x0A90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x0A92	0xF8DDE000  LDR	LR, [SP, #0]
0x0A96	0xB003    ADD	SP, SP, #12
0x0A98	0x4770    BX	LR
0x0A9A	0xBF00    NOP
0x0A9C	0x007C2000  	_TFT_Set_Index_Ptr+0
0x0AA0	0x00802000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x0AA4	0xB083    SUB	SP, SP, #12
0x0AA6	0xF8CDE000  STR	LR, [SP, #0]
0x0AAA	0xF8AD0004  STRH	R0, [SP, #4]
0x0AAE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x0AB2	0x202A    MOVS	R0, #42
0x0AB4	0x4C13    LDR	R4, [PC, #76]
0x0AB6	0x6824    LDR	R4, [R4, #0]
0x0AB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x0ABA	0xF8BD2004  LDRH	R2, [SP, #4]
0x0ABE	0x0A14    LSRS	R4, R2, #8
0x0AC0	0xB2E0    UXTB	R0, R4
0x0AC2	0x4C11    LDR	R4, [PC, #68]
0x0AC4	0x6824    LDR	R4, [R4, #0]
0x0AC6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x0AC8	0xF8BD0004  LDRH	R0, [SP, #4]
0x0ACC	0x4C0E    LDR	R4, [PC, #56]
0x0ACE	0x6824    LDR	R4, [R4, #0]
0x0AD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x0AD2	0x202B    MOVS	R0, #43
0x0AD4	0x4C0B    LDR	R4, [PC, #44]
0x0AD6	0x6824    LDR	R4, [R4, #0]
0x0AD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x0ADA	0xF8BD2008  LDRH	R2, [SP, #8]
0x0ADE	0x0A14    LSRS	R4, R2, #8
0x0AE0	0xB2E0    UXTB	R0, R4
0x0AE2	0x4C09    LDR	R4, [PC, #36]
0x0AE4	0x6824    LDR	R4, [R4, #0]
0x0AE6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x0AE8	0xF8BD0008  LDRH	R0, [SP, #8]
0x0AEC	0x4C06    LDR	R4, [PC, #24]
0x0AEE	0x6824    LDR	R4, [R4, #0]
0x0AF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x0AF2	0x202C    MOVS	R0, #44
0x0AF4	0x4C03    LDR	R4, [PC, #12]
0x0AF6	0x6824    LDR	R4, [R4, #0]
0x0AF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x0AFA	0xF8DDE000  LDR	LR, [SP, #0]
0x0AFE	0xB003    ADD	SP, SP, #12
0x0B00	0x4770    BX	LR
0x0B02	0xBF00    NOP
0x0B04	0x007C2000  	_TFT_Set_Index_Ptr+0
0x0B08	0x00802000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x0B0C	0xB083    SUB	SP, SP, #12
0x0B0E	0xF8CDE000  STR	LR, [SP, #0]
0x0B12	0xF8AD0004  STRH	R0, [SP, #4]
0x0B16	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x0B1A	0x202A    MOVS	R0, #42
0x0B1C	0x4C13    LDR	R4, [PC, #76]
0x0B1E	0x6824    LDR	R4, [R4, #0]
0x0B20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x0B22	0xF8BD2004  LDRH	R2, [SP, #4]
0x0B26	0x0A14    LSRS	R4, R2, #8
0x0B28	0xB2E0    UXTB	R0, R4
0x0B2A	0x4C11    LDR	R4, [PC, #68]
0x0B2C	0x6824    LDR	R4, [R4, #0]
0x0B2E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x0B30	0xF8BD0004  LDRH	R0, [SP, #4]
0x0B34	0x4C0E    LDR	R4, [PC, #56]
0x0B36	0x6824    LDR	R4, [R4, #0]
0x0B38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x0B3A	0x202B    MOVS	R0, #43
0x0B3C	0x4C0B    LDR	R4, [PC, #44]
0x0B3E	0x6824    LDR	R4, [R4, #0]
0x0B40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x0B42	0xF8BD2008  LDRH	R2, [SP, #8]
0x0B46	0x0A14    LSRS	R4, R2, #8
0x0B48	0xB2E0    UXTB	R0, R4
0x0B4A	0x4C09    LDR	R4, [PC, #36]
0x0B4C	0x6824    LDR	R4, [R4, #0]
0x0B4E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x0B50	0xF8BD0008  LDRH	R0, [SP, #8]
0x0B54	0x4C06    LDR	R4, [PC, #24]
0x0B56	0x6824    LDR	R4, [R4, #0]
0x0B58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x0B5A	0x202C    MOVS	R0, #44
0x0B5C	0x4C03    LDR	R4, [PC, #12]
0x0B5E	0x6824    LDR	R4, [R4, #0]
0x0B60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x0B62	0xF8DDE000  LDR	LR, [SP, #0]
0x0B66	0xB003    ADD	SP, SP, #12
0x0B68	0x4770    BX	LR
0x0B6A	0xBF00    NOP
0x0B6C	0x007C2000  	_TFT_Set_Index_Ptr+0
0x0B70	0x00802000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x0B74	0xB083    SUB	SP, SP, #12
0x0B76	0xF8CDE000  STR	LR, [SP, #0]
0x0B7A	0xF8AD0004  STRH	R0, [SP, #4]
0x0B7E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x0B82	0x202A    MOVS	R0, #42
0x0B84	0x4C13    LDR	R4, [PC, #76]
0x0B86	0x6824    LDR	R4, [R4, #0]
0x0B88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x0B8A	0xF8BD2004  LDRH	R2, [SP, #4]
0x0B8E	0x0A14    LSRS	R4, R2, #8
0x0B90	0xB2E0    UXTB	R0, R4
0x0B92	0x4C11    LDR	R4, [PC, #68]
0x0B94	0x6824    LDR	R4, [R4, #0]
0x0B96	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x0B98	0xF8BD0004  LDRH	R0, [SP, #4]
0x0B9C	0x4C0E    LDR	R4, [PC, #56]
0x0B9E	0x6824    LDR	R4, [R4, #0]
0x0BA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x0BA2	0x202B    MOVS	R0, #43
0x0BA4	0x4C0B    LDR	R4, [PC, #44]
0x0BA6	0x6824    LDR	R4, [R4, #0]
0x0BA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x0BAA	0xF8BD2008  LDRH	R2, [SP, #8]
0x0BAE	0x0A14    LSRS	R4, R2, #8
0x0BB0	0xB2E0    UXTB	R0, R4
0x0BB2	0x4C09    LDR	R4, [PC, #36]
0x0BB4	0x6824    LDR	R4, [R4, #0]
0x0BB6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x0BB8	0xF8BD0008  LDRH	R0, [SP, #8]
0x0BBC	0x4C06    LDR	R4, [PC, #24]
0x0BBE	0x6824    LDR	R4, [R4, #0]
0x0BC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x0BC2	0x202C    MOVS	R0, #44
0x0BC4	0x4C03    LDR	R4, [PC, #12]
0x0BC6	0x6824    LDR	R4, [R4, #0]
0x0BC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x0BCA	0xF8DDE000  LDR	LR, [SP, #0]
0x0BCE	0xB003    ADD	SP, SP, #12
0x0BD0	0x4770    BX	LR
0x0BD2	0xBF00    NOP
0x0BD4	0x007C2000  	_TFT_Set_Index_Ptr+0
0x0BD8	0x00802000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x0C14	0xB081    SUB	SP, SP, #4
0x0C16	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x0C1A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0C1C	0x4803    LDR	R0, [PC, #12]
0x0C1E	0xF7FFFE77  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x0C22	0xF8DDE000  LDR	LR, [SP, #0]
0x0C26	0xB001    ADD	SP, SP, #4
0x0C28	0x4770    BX	LR
0x0C2A	0xBF00    NOP
0x0C2C	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45_6.c, 49 :: 		
; _data start address is: 0 (R0)
0x0C30	0xB081    SUB	SP, SP, #4
0x0C32	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 50 :: 		
0x0C36	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0C38	0x4803    LDR	R0, [PC, #12]
0x0C3A	0xF7FFFE69  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 51 :: 		
L_end_UART3_Write:
0x0C3E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C42	0xB001    ADD	SP, SP, #4
0x0C44	0x4770    BX	LR
0x0C46	0xBF00    NOP
0x0C48	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45_6.c, 53 :: 		
; _data start address is: 0 (R0)
0x0BF8	0xB081    SUB	SP, SP, #4
0x0BFA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 54 :: 		
0x0BFE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0C00	0x4803    LDR	R0, [PC, #12]
0x0C02	0xF7FFFE85  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 55 :: 		
L_end_UART4_Write:
0x0C06	0xF8DDE000  LDR	LR, [SP, #0]
0x0C0A	0xB001    ADD	SP, SP, #4
0x0C0C	0x4770    BX	LR
0x0C0E	0xBF00    NOP
0x0C10	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45_6.c, 57 :: 		
; _data start address is: 0 (R0)
0x0BDC	0xB081    SUB	SP, SP, #4
0x0BDE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 58 :: 		
0x0BE2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0BE4	0x4803    LDR	R0, [PC, #12]
0x0BE6	0xF7FFFE93  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 59 :: 		
L_end_UART5_Write:
0x0BEA	0xF8DDE000  LDR	LR, [SP, #0]
0x0BEE	0xB001    ADD	SP, SP, #4
0x0BF0	0x4770    BX	LR
0x0BF2	0xBF00    NOP
0x0BF4	0x50004000  	UART5_SR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_123_45_6.c, 61 :: 		
; _data start address is: 0 (R0)
0x0E68	0xB081    SUB	SP, SP, #4
0x0E6A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 62 :: 		
0x0E6E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0E70	0x4803    LDR	R0, [PC, #12]
0x0E72	0xF7FFFD4D  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 63 :: 		
L_end_UART6_Write:
0x0E76	0xF8DDE000  LDR	LR, [SP, #0]
0x0E7A	0xB001    ADD	SP, SP, #4
0x0E7C	0x4770    BX	LR
0x0E7E	0xBF00    NOP
0x0E80	0x14004001  	USART6_SR+0
; end of _UART6_Write
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x0E08	0xB083    SUB	SP, SP, #12
0x0E0A	0xF8CDE000  STR	LR, [SP, #0]
0x0E0E	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x0E12	0x2201    MOVS	R2, #1
0x0E14	0xB252    SXTB	R2, R2
0x0E16	0x4912    LDR	R1, [PC, #72]
0x0E18	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x0E1A	0xA901    ADD	R1, SP, #4
0x0E1C	0x9102    STR	R1, [SP, #8]
0x0E1E	0x1C49    ADDS	R1, R1, #1
0x0E20	0x7809    LDRB	R1, [R1, #0]
0x0E22	0xB2C8    UXTB	R0, R1
0x0E24	0xF7FFFB1C  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x0E28	0x2200    MOVS	R2, #0
0x0E2A	0xB252    SXTB	R2, R2
0x0E2C	0x490D    LDR	R1, [PC, #52]
0x0E2E	0x600A    STR	R2, [R1, #0]
0x0E30	0xBF00    NOP
0x0E32	0x2201    MOVS	R2, #1
0x0E34	0xB252    SXTB	R2, R2
0x0E36	0x490B    LDR	R1, [PC, #44]
0x0E38	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x0E3A	0x9902    LDR	R1, [SP, #8]
0x0E3C	0x7809    LDRB	R1, [R1, #0]
0x0E3E	0xB2C8    UXTB	R0, R1
0x0E40	0xF7FFFB0E  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x0E44	0x2200    MOVS	R2, #0
0x0E46	0xB252    SXTB	R2, R2
0x0E48	0x4906    LDR	R1, [PC, #24]
0x0E4A	0x600A    STR	R2, [R1, #0]
0x0E4C	0xBF00    NOP
0x0E4E	0x2201    MOVS	R2, #1
0x0E50	0xB252    SXTB	R2, R2
0x0E52	0x4904    LDR	R1, [PC, #16]
0x0E54	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x0E56	0xF8DDE000  LDR	LR, [SP, #0]
0x0E5A	0xB003    ADD	SP, SP, #12
0x0E5C	0x4770    BX	LR
0x0E5E	0xBF00    NOP
0x0E60	0x02B04242  	TFT_RS+0
0x0E64	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x0DDC	0x2201    MOVS	R2, #1
0x0DDE	0xB252    SXTB	R2, R2
0x0DE0	0x4906    LDR	R1, [PC, #24]
0x0DE2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x0DE4	0x4906    LDR	R1, [PC, #24]
0x0DE6	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x0DE8	0x2200    MOVS	R2, #0
0x0DEA	0xB252    SXTB	R2, R2
0x0DEC	0x4905    LDR	R1, [PC, #20]
0x0DEE	0x600A    STR	R2, [R1, #0]
0x0DF0	0xBF00    NOP
0x0DF2	0x2201    MOVS	R2, #1
0x0DF4	0xB252    SXTB	R2, R2
0x0DF6	0x4903    LDR	R1, [PC, #12]
0x0DF8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x0DFA	0x4770    BX	LR
0x0DFC	0x02B04242  	TFT_RS+0
0x0E00	0x10144002  	TFT_DataPort+0
0x0E04	0x02AC4242  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3265 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x0F1C	0xB081    SUB	SP, SP, #4
0x0F1E	0xF8CDE000  STR	LR, [SP, #0]
0x0F22	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3267 :: 		temp = (color>>11);
0x0F24	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x0F26	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3268 :: 		temp = (temp<<3);
0x0F28	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x0F2A	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x0F2C	0x09E1    LSRS	R1, R4, #7
0x0F2E	0xB2C9    UXTB	R1, R1
0x0F30	0x2901    CMP	R1, #1
0x0F32	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data225
;__Lib_TFT_Defs.c, 3270 :: 		temp += 7;
0x0F34	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x0F36	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3271 :: 		}
0x0F38	0xE000    B	L_TFT_SSD1963_8bit_Write_Data201
L__TFT_SSD1963_8bit_Write_Data225:
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x0F3A	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3271 :: 		}
L_TFT_SSD1963_8bit_Write_Data201:
;__Lib_TFT_Defs.c, 3272 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0F3C	0xF7FFFC1E  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3273 :: 		temp = (color>>5);
0x0F40	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x0F42	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3274 :: 		temp = (temp<<2);
0x0F44	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x0F46	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x0F48	0x09E1    LSRS	R1, R4, #7
0x0F4A	0xB2C9    UXTB	R1, R1
0x0F4C	0x2901    CMP	R1, #1
0x0F4E	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data226
;__Lib_TFT_Defs.c, 3276 :: 		temp += 3;
0x0F50	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x0F52	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3277 :: 		}
0x0F54	0xE000    B	L_TFT_SSD1963_8bit_Write_Data202
L__TFT_SSD1963_8bit_Write_Data226:
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x0F56	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3277 :: 		}
L_TFT_SSD1963_8bit_Write_Data202:
;__Lib_TFT_Defs.c, 3278 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0F58	0xF7FFFC10  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3279 :: 		temp = (color<<3);
0x0F5C	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x0F5E	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x0F60	0x09D9    LSRS	R1, R3, #7
0x0F62	0xB2C9    UXTB	R1, R1
0x0F64	0x2901    CMP	R1, #1
0x0F66	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data227
;__Lib_TFT_Defs.c, 3281 :: 		temp += 7;
0x0F68	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x0F6A	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3282 :: 		}
0x0F6C	0xE000    B	L_TFT_SSD1963_8bit_Write_Data203
L__TFT_SSD1963_8bit_Write_Data227:
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x0F6E	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3282 :: 		}
L_TFT_SSD1963_8bit_Write_Data203:
;__Lib_TFT_Defs.c, 3283 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0F70	0xF7FFFC04  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3284 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x0F74	0xF8DDE000  LDR	LR, [SP, #0]
0x0F78	0xB001    ADD	SP, SP, #4
0x0F7A	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 141 :: 		
0x0F0C	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 142 :: 		
0x0F0E	0x4802    LDR	R0, [PC, #8]
0x0F10	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 143 :: 		
L_end_Is_SSD1963_Set:
0x0F12	0xB001    ADD	SP, SP, #4
0x0F14	0x4770    BX	LR
0x0F16	0xBF00    NOP
0x0F18	0x003A2000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_TP_TFT_Set_ADC_Threshold:
;__Lib_TouchPanel_TFT.c, 29 :: 		
; threshold start address is: 0 (R0)
0x2408	0xB081    SUB	SP, SP, #4
; threshold end address is: 0 (R0)
; threshold start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 30 :: 		
0x240A	0x4902    LDR	R1, [PC, #8]
0x240C	0x8008    STRH	R0, [R1, #0]
; threshold end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 31 :: 		
L_end_TP_TFT_Set_ADC_Threshold:
0x240E	0xB001    ADD	SP, SP, #4
0x2410	0x4770    BX	LR
0x2412	0xBF00    NOP
0x2414	0x00962000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Set_ADC_Threshold
_TP_TFT_Init:
;__Lib_TouchPanel_TFT.c, 41 :: 		
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x22EC	0xB083    SUB	SP, SP, #12
0x22EE	0xF8CDE000  STR	LR, [SP, #0]
0x22F2	0xFA1FFB80  UXTH	R11, R0
0x22F6	0xFA1FFC81  UXTH	R12, R1
0x22FA	0xF88D2004  STRB	R2, [SP, #4]
0x22FE	0xF88D3008  STRB	R3, [SP, #8]
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 44 (R11)
; display_height start address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 44 :: 		
0x2302	0xF2404014  MOVW	R0, #lo_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 45 :: 		
0x2306	0xF2C40002  MOVT	R0, #hi_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 46 :: 		
0x230A	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 47 :: 		
0x230E	0xEA4F2101  LSL	R1, R1, BitPos(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 49 :: 		
0x2312	0x4A27    LDR	R2, [PC, #156]
0x2314	0xB289    UXTH	R1, R1
0x2316	0xF7FDFF8B  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 51 :: 		
0x231A	0x2500    MOVS	R5, #0
0x231C	0xB26D    SXTB	R5, R5
0x231E	0x4C25    LDR	R4, [PC, #148]
0x2320	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 56 :: 		
0x2322	0xF2404014  MOVW	R0, #lo_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 57 :: 		
0x2326	0xF2C40002  MOVT	R0, #hi_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 58 :: 		
0x232A	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 59 :: 		
0x232E	0xEA4F2141  LSL	R1, R1, BitPos(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 61 :: 		
0x2332	0x4A1F    LDR	R2, [PC, #124]
0x2334	0xB289    UXTH	R1, R1
0x2336	0xF7FDFF7B  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 63 :: 		
0x233A	0x2500    MOVS	R5, #0
0x233C	0xB26D    SXTB	R5, R5
0x233E	0x4C1E    LDR	R4, [PC, #120]
0x2340	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 68 :: 		
0x2342	0xF2404014  MOVW	R0, #lo_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 69 :: 		
0x2346	0xF2C40002  MOVT	R0, #hi_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 70 :: 		
0x234A	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 71 :: 		
0x234E	0xEA4F0141  LSL	R1, R1, BitPos(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 73 :: 		
0x2352	0xF04F0241  MOV	R2, #65
0x2356	0xB289    UXTH	R1, R1
0x2358	0xF7FDFF6A  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 76 :: 		
0x235C	0xF2404014  MOVW	R0, #lo_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 77 :: 		
0x2360	0xF2C40002  MOVT	R0, #hi_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 78 :: 		
0x2364	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 79 :: 		
0x2368	0xEA4F0101  LSL	R1, R1, BitPos(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 81 :: 		
0x236C	0xF04F0241  MOV	R2, #65
0x2370	0xB289    UXTH	R1, R1
0x2372	0xF7FDFF5D  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 83 :: 		
0x2376	0xF2403584  MOVW	R5, #900
0x237A	0xB22D    SXTH	R5, R5
0x237C	0x4C0F    LDR	R4, [PC, #60]
0x237E	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 84 :: 		
0x2380	0x4C0F    LDR	R4, [PC, #60]
0x2382	0xF8A4B000  STRH	R11, [R4, #0]
; display_width end address is: 44 (R11)
;__Lib_TouchPanel_TFT.c, 85 :: 		
0x2386	0x4C0F    LDR	R4, [PC, #60]
0x2388	0xF8A4C000  STRH	R12, [R4, #0]
; display_height end address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 86 :: 		
0x238C	0xF89D5004  LDRB	R5, [SP, #4]
0x2390	0x4C0D    LDR	R4, [PC, #52]
0x2392	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 87 :: 		
0x2394	0xF89D5008  LDRB	R5, [SP, #8]
0x2398	0x4C0C    LDR	R4, [PC, #48]
0x239A	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 88 :: 		
0x239C	0x2500    MOVS	R5, #0
0x239E	0x4C0C    LDR	R4, [PC, #48]
0x23A0	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 89 :: 		
0x23A2	0x2500    MOVS	R5, #0
0x23A4	0x4C0B    LDR	R4, [PC, #44]
0x23A6	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 90 :: 		
L_end_TP_TFT_Init:
0x23A8	0xF8DDE000  LDR	LR, [SP, #0]
0x23AC	0xB003    ADD	SP, SP, #12
0x23AE	0x4770    BX	LR
0x23B0	0x00140008  	#524308
0x23B4	0x82A04240  	DriveX_Right+0
0x23B8	0x82A44240  	DriveY_Up+0
0x23BC	0x00962000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
0x23C0	0x008A2000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x23C4	0x008C2000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x23C8	0x00882000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x23CC	0x007B2000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x23D0	0x00922000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x23D4	0x00942000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Init
_TP_TFT_Calibrate_Max:
;__Lib_TouchPanel_TFT.c, 246 :: 		
0x23D8	0xB081    SUB	SP, SP, #4
0x23DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 247 :: 		
L_TP_TFT_Calibrate_Max19:
0x23DE	0xF7FEFD51  BL	__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal+0
0x23E2	0xB900    CBNZ	R0, L_TP_TFT_Calibrate_Max20
;__Lib_TouchPanel_TFT.c, 248 :: 		
0x23E4	0xE7FB    B	L_TP_TFT_Calibrate_Max19
L_TP_TFT_Calibrate_Max20:
;__Lib_TouchPanel_TFT.c, 249 :: 		
0x23E6	0xF7FEFCD9  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal+0
0x23EA	0x4905    LDR	R1, [PC, #20]
0x23EC	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 250 :: 		
0x23EE	0xF7FEFC61  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal+0
0x23F2	0x4904    LDR	R1, [PC, #16]
0x23F4	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 251 :: 		
L_end_TP_TFT_Calibrate_Max:
0x23F6	0xF8DDE000  LDR	LR, [SP, #0]
0x23FA	0xB001    ADD	SP, SP, #4
0x23FC	0x4770    BX	LR
0x23FE	0xBF00    NOP
0x2400	0x008E2000  	__Lib_TouchPanel_TFT_CAL_X_MAX+0
0x2404	0x00902000  	__Lib_TouchPanel_TFT_CAL_Y_MAX+0
; end of _TP_TFT_Calibrate_Max
__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal:
;__Lib_TouchPanel_TFT.c, 216 :: 		
0x0E84	0xB082    SUB	SP, SP, #8
0x0E86	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 221 :: 		
0x0E8A	0x2100    MOVS	R1, #0
0x0E8C	0xB249    SXTB	R1, R1
0x0E8E	0x481A    LDR	R0, [PC, #104]
0x0E90	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 222 :: 		
0x0E92	0x481A    LDR	R0, [PC, #104]
0x0E94	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 224 :: 		
0x0E96	0xF7FFFD9B  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 226 :: 		
0x0E9A	0x4819    LDR	R0, [PC, #100]
0x0E9C	0x7804    LDRB	R4, [R0, #0]
0x0E9E	0xB2A0    UXTH	R0, R4
0x0EA0	0x4C18    LDR	R4, [PC, #96]
0x0EA2	0x6824    LDR	R4, [R4, #0]
0x0EA4	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 227 :: 		
0x0EA6	0x4918    LDR	R1, [PC, #96]
0x0EA8	0xF9B11000  LDRSH	R1, [R1, #0]
0x0EAC	0xB200    SXTH	R0, R0
0x0EAE	0x4288    CMP	R0, R1
0x0EB0	0xF2400000  MOVW	R0, #0
0x0EB4	0xDD00    BLE	L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal48
0x0EB6	0x2001    MOVS	R0, #1
L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal48:
; result start address is: 8 (R2)
0x0EB8	0xB2C2    UXTB	R2, R0
;__Lib_TouchPanel_TFT.c, 230 :: 		
0x0EBA	0xF7FFFDB1  BL	_Delay_1ms+0
0x0EBE	0xF7FFFDAF  BL	_Delay_1ms+0
;__Lib_TouchPanel_TFT.c, 232 :: 		
0x0EC2	0x480F    LDR	R0, [PC, #60]
0x0EC4	0x7804    LDRB	R4, [R0, #0]
0x0EC6	0xF88D2004  STRB	R2, [SP, #4]
0x0ECA	0xB2A0    UXTH	R0, R4
0x0ECC	0x4C0D    LDR	R4, [PC, #52]
0x0ECE	0x6824    LDR	R4, [R4, #0]
0x0ED0	0x47A0    BLX	R4
0x0ED2	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_TouchPanel_TFT.c, 233 :: 		
0x0ED6	0x490C    LDR	R1, [PC, #48]
0x0ED8	0xF9B11000  LDRSH	R1, [R1, #0]
0x0EDC	0xB200    SXTH	R0, R0
0x0EDE	0x4288    CMP	R0, R1
0x0EE0	0xF2400000  MOVW	R0, #0
0x0EE4	0xDD00    BLE	L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal49
0x0EE6	0x2001    MOVS	R0, #1
L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal49:
0x0EE8	0xEA020000  AND	R0, R2, R0, LSL #0
; result end address is: 8 (R2)
;__Lib_TouchPanel_TFT.c, 234 :: 		
0x0EEC	0xB2C0    UXTB	R0, R0
;__Lib_TouchPanel_TFT.c, 235 :: 		
L_end_TP_TFT_Press_Detect_Cal:
0x0EEE	0xF8DDE000  LDR	LR, [SP, #0]
0x0EF2	0xB002    ADD	SP, SP, #8
0x0EF4	0x4770    BX	LR
0x0EF6	0xBF00    NOP
0x0EF8	0x82A04240  	DriveX_Right+0
0x0EFC	0x82A44240  	DriveY_Up+0
0x0F00	0x007B2000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x0F04	0x00502000  	_ADC_Get_Sample_Ptr+0
0x0F08	0x00962000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of __Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x0670	0xB081    SUB	SP, SP, #4
0x0672	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x0676	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0678	0x4803    LDR	R0, [PC, #12]
0x067A	0xF7FFFF03  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x067E	0xF8DDE000  LDR	LR, [SP, #0]
0x0682	0xB001    ADD	SP, SP, #4
0x0684	0x4770    BX	LR
0x0686	0xBF00    NOP
0x0688	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x0484	0xB081    SUB	SP, SP, #4
0x0486	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x048A	0xF2000434  ADDW	R4, R0, #52
0x048E	0x090A    LSRS	R2, R1, #4
0x0490	0xB292    UXTH	R2, R2
0x0492	0xB293    UXTH	R3, R2
0x0494	0x6822    LDR	R2, [R4, #0]
0x0496	0xF3631204  BFI	R2, R3, #4, #1
0x049A	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x049C	0xF2000434  ADDW	R4, R0, #52
0x04A0	0x08CA    LSRS	R2, R1, #3
0x04A2	0xB292    UXTH	R2, R2
0x04A4	0xB293    UXTH	R3, R2
0x04A6	0x6822    LDR	R2, [R4, #0]
0x04A8	0xF36302C3  BFI	R2, R3, #3, #1
0x04AC	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x04AE	0xF2000434  ADDW	R4, R0, #52
0x04B2	0x088A    LSRS	R2, R1, #2
0x04B4	0xB292    UXTH	R2, R2
0x04B6	0xB293    UXTH	R3, R2
0x04B8	0x6822    LDR	R2, [R4, #0]
0x04BA	0xF3630282  BFI	R2, R3, #2, #1
0x04BE	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x04C0	0xF2000434  ADDW	R4, R0, #52
0x04C4	0x084A    LSRS	R2, R1, #1
0x04C6	0xB292    UXTH	R2, R2
0x04C8	0xB293    UXTH	R3, R2
0x04CA	0x6822    LDR	R2, [R4, #0]
0x04CC	0xF3630241  BFI	R2, R3, #1, #1
0x04D0	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x04D2	0xF2000434  ADDW	R4, R0, #52
0x04D6	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x04D8	0x6822    LDR	R2, [R4, #0]
0x04DA	0xF3630200  BFI	R2, R3, #0, #1
0x04DE	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x04E0	0xF2000408  ADDW	R4, R0, #8
0x04E4	0x2301    MOVS	R3, #1
0x04E6	0x6822    LDR	R2, [R4, #0]
0x04E8	0xF363729E  BFI	R2, R3, #30, #1
0x04EC	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x04EE	0xF000F88B  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x04F2	0x6803    LDR	R3, [R0, #0]
0x04F4	0xF3C30240  UBFX	R2, R3, #1, #1
0x04F8	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x04FA	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x04FC	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x0500	0x6812    LDR	R2, [R2, #0]
0x0502	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x0504	0xF8DDE000  LDR	LR, [SP, #0]
0x0508	0xB001    ADD	SP, SP, #4
0x050A	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_ADC2_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 262 :: 		
; channel start address is: 0 (R0)
0x0A04	0xB081    SUB	SP, SP, #4
0x0A06	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 263 :: 		
0x0A0A	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0A0C	0x4803    LDR	R0, [PC, #12]
0x0A0E	0xF7FFFD39  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 270 :: 		
L_end_ADC2_Get_Sample:
0x0A12	0xF8DDE000  LDR	LR, [SP, #0]
0x0A16	0xB001    ADD	SP, SP, #4
0x0A18	0x4770    BX	LR
0x0A1A	0xBF00    NOP
0x0A1C	0x21004001  	ADC2_SR+0
; end of _ADC2_Get_Sample
_ADC3_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 345 :: 		
; channel start address is: 0 (R0)
0x09E8	0xB081    SUB	SP, SP, #4
0x09EA	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 346 :: 		
0x09EE	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x09F0	0x4803    LDR	R0, [PC, #12]
0x09F2	0xF7FFFD47  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 353 :: 		
L_end_ADC3_Get_Sample:
0x09F6	0xF8DDE000  LDR	LR, [SP, #0]
0x09FA	0xB001    ADD	SP, SP, #4
0x09FC	0x4770    BX	LR
0x09FE	0xBF00    NOP
0x0A00	0x22004001  	ADC3_SR+0
; end of _ADC3_Get_Sample
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x0A20	0xF24147D3  MOVW	R7, #5331
0x0A24	0xF2C00700  MOVT	R7, #0
L_Delay_1ms14:
0x0A28	0x1E7F    SUBS	R7, R7, #1
0x0A2A	0xD1FD    BNE	L_Delay_1ms14
0x0A2C	0xBF00    NOP
0x0A2E	0xBF00    NOP
0x0A30	0xBF00    NOP
0x0A32	0xBF00    NOP
0x0A34	0xBF00    NOP
0x0A36	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x0A38	0x4770    BX	LR
; end of _Delay_1ms
__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal:
;__Lib_TouchPanel_TFT.c, 193 :: 		
0x0D9C	0xB081    SUB	SP, SP, #4
0x0D9E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 196 :: 		
0x0DA2	0x2101    MOVS	R1, #1
0x0DA4	0xB249    SXTB	R1, R1
0x0DA6	0x4809    LDR	R0, [PC, #36]
0x0DA8	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 197 :: 		
0x0DAA	0x2100    MOVS	R1, #0
0x0DAC	0xB249    SXTB	R1, R1
0x0DAE	0x4808    LDR	R0, [PC, #32]
0x0DB0	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 199 :: 		
0x0DB2	0xF7FFFE0D  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 201 :: 		
0x0DB6	0x4807    LDR	R0, [PC, #28]
0x0DB8	0x7804    LDRB	R4, [R0, #0]
0x0DBA	0xB2A0    UXTH	R0, R4
0x0DBC	0x4C06    LDR	R4, [PC, #24]
0x0DBE	0x6824    LDR	R4, [R4, #0]
0x0DC0	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 202 :: 		
;__Lib_TouchPanel_TFT.c, 203 :: 		
L_end_TP_TFT_GetX_Cal:
0x0DC2	0xF8DDE000  LDR	LR, [SP, #0]
0x0DC6	0xB001    ADD	SP, SP, #4
0x0DC8	0x4770    BX	LR
0x0DCA	0xBF00    NOP
0x0DCC	0x82A04240  	DriveX_Right+0
0x0DD0	0x82A44240  	DriveY_Up+0
0x0DD4	0x00882000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x0DD8	0x00502000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetX_Cal
__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal:
;__Lib_TouchPanel_TFT.c, 205 :: 		
0x0CB4	0xB081    SUB	SP, SP, #4
0x0CB6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 208 :: 		
0x0CBA	0x2100    MOVS	R1, #0
0x0CBC	0xB249    SXTB	R1, R1
0x0CBE	0x4809    LDR	R0, [PC, #36]
0x0CC0	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 209 :: 		
0x0CC2	0x2101    MOVS	R1, #1
0x0CC4	0xB249    SXTB	R1, R1
0x0CC6	0x4808    LDR	R0, [PC, #32]
0x0CC8	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 210 :: 		
0x0CCA	0xF7FFFE81  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 212 :: 		
0x0CCE	0x4807    LDR	R0, [PC, #28]
0x0CD0	0x7804    LDRB	R4, [R0, #0]
0x0CD2	0xB2A0    UXTH	R0, R4
0x0CD4	0x4C06    LDR	R4, [PC, #24]
0x0CD6	0x6824    LDR	R4, [R4, #0]
0x0CD8	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 213 :: 		
;__Lib_TouchPanel_TFT.c, 214 :: 		
L_end_TP_TFT_GetY_Cal:
0x0CDA	0xF8DDE000  LDR	LR, [SP, #0]
0x0CDE	0xB001    ADD	SP, SP, #4
0x0CE0	0x4770    BX	LR
0x0CE2	0xBF00    NOP
0x0CE4	0x82A04240  	DriveX_Right+0
0x0CE8	0x82A44240  	DriveY_Up+0
0x0CEC	0x007B2000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x0CF0	0x00502000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetY_Cal
_TP_TFT_Calibrate_Min:
;__Lib_TouchPanel_TFT.c, 238 :: 		
0x24E8	0xB081    SUB	SP, SP, #4
0x24EA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 239 :: 		
L_TP_TFT_Calibrate_Min17:
0x24EE	0xF7FEFCC9  BL	__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal+0
0x24F2	0xB900    CBNZ	R0, L_TP_TFT_Calibrate_Min18
;__Lib_TouchPanel_TFT.c, 240 :: 		
0x24F4	0xE7FB    B	L_TP_TFT_Calibrate_Min17
L_TP_TFT_Calibrate_Min18:
;__Lib_TouchPanel_TFT.c, 241 :: 		
0x24F6	0xF7FEFC51  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal+0
0x24FA	0x4905    LDR	R1, [PC, #20]
0x24FC	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 242 :: 		
0x24FE	0xF7FEFBD9  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal+0
0x2502	0x4904    LDR	R1, [PC, #16]
0x2504	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 243 :: 		
L_end_TP_TFT_Calibrate_Min:
0x2506	0xF8DDE000  LDR	LR, [SP, #0]
0x250A	0xB001    ADD	SP, SP, #4
0x250C	0x4770    BX	LR
0x250E	0xBF00    NOP
0x2510	0x00842000  	__Lib_TouchPanel_TFT_CAL_X_MIN+0
0x2514	0x00862000  	__Lib_TouchPanel_TFT_CAL_Y_MIN+0
; end of _TP_TFT_Calibrate_Min
_TP_TFT_Press_Detect:
;__Lib_TouchPanel_TFT.c, 116 :: 		
0x1EA4	0xB082    SUB	SP, SP, #8
0x1EA6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 121 :: 		
0x1EAA	0x2100    MOVS	R1, #0
0x1EAC	0xB249    SXTB	R1, R1
0x1EAE	0x4819    LDR	R0, [PC, #100]
0x1EB0	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 122 :: 		
0x1EB2	0x4819    LDR	R0, [PC, #100]
0x1EB4	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 124 :: 		
0x1EB6	0xF7FEFEE9  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 126 :: 		
0x1EBA	0x4818    LDR	R0, [PC, #96]
0x1EBC	0x7804    LDRB	R4, [R0, #0]
0x1EBE	0xB2A0    UXTH	R0, R4
0x1EC0	0x4C17    LDR	R4, [PC, #92]
0x1EC2	0x6824    LDR	R4, [R4, #0]
0x1EC4	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 127 :: 		
0x1EC6	0x4917    LDR	R1, [PC, #92]
0x1EC8	0xF9B11000  LDRSH	R1, [R1, #0]
0x1ECC	0xB200    SXTH	R0, R0
0x1ECE	0x4288    CMP	R0, R1
0x1ED0	0xF2400000  MOVW	R0, #0
0x1ED4	0xDD00    BLE	L__TP_TFT_Press_Detect42
0x1ED6	0x2001    MOVS	R0, #1
L__TP_TFT_Press_Detect42:
; result start address is: 8 (R2)
0x1ED8	0xB2C2    UXTB	R2, R0
;__Lib_TouchPanel_TFT.c, 129 :: 		
0x1EDA	0xF7FEFED7  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 131 :: 		
0x1EDE	0x480F    LDR	R0, [PC, #60]
0x1EE0	0x7804    LDRB	R4, [R0, #0]
0x1EE2	0xF88D2004  STRB	R2, [SP, #4]
0x1EE6	0xB2A0    UXTH	R0, R4
0x1EE8	0x4C0D    LDR	R4, [PC, #52]
0x1EEA	0x6824    LDR	R4, [R4, #0]
0x1EEC	0x47A0    BLX	R4
0x1EEE	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_TouchPanel_TFT.c, 132 :: 		
0x1EF2	0x490C    LDR	R1, [PC, #48]
0x1EF4	0xF9B11000  LDRSH	R1, [R1, #0]
0x1EF8	0xB200    SXTH	R0, R0
0x1EFA	0x4288    CMP	R0, R1
0x1EFC	0xF2400000  MOVW	R0, #0
0x1F00	0xDD00    BLE	L__TP_TFT_Press_Detect43
0x1F02	0x2001    MOVS	R0, #1
L__TP_TFT_Press_Detect43:
0x1F04	0xEA020000  AND	R0, R2, R0, LSL #0
; result end address is: 8 (R2)
;__Lib_TouchPanel_TFT.c, 133 :: 		
0x1F08	0xB2C0    UXTB	R0, R0
;__Lib_TouchPanel_TFT.c, 134 :: 		
L_end_TP_TFT_Press_Detect:
0x1F0A	0xF8DDE000  LDR	LR, [SP, #0]
0x1F0E	0xB002    ADD	SP, SP, #8
0x1F10	0x4770    BX	LR
0x1F12	0xBF00    NOP
0x1F14	0x82A04240  	DriveX_Right+0
0x1F18	0x82A44240  	DriveY_Up+0
0x1F1C	0x007B2000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x1F20	0x00502000  	_ADC_Get_Sample_Ptr+0
0x1F24	0x00962000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Press_Detect
__Lib_TouchPanel_TFT_Delay_300us:
;__Lib_TouchPanel_TFT.c, 22 :: 		
0x0C8C	0xB081    SUB	SP, SP, #4
0x0C8E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 23 :: 		
0x0C92	0xF7FFFE4D  BL	_Delay_50us+0
0x0C96	0xF7FFFE4B  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 24 :: 		
0x0C9A	0xF7FFFE49  BL	_Delay_50us+0
0x0C9E	0xF7FFFE47  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 25 :: 		
0x0CA2	0xF7FFFE45  BL	_Delay_50us+0
0x0CA6	0xF7FFFE43  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 26 :: 		
L_end_Delay_300us:
0x0CAA	0xF8DDE000  LDR	LR, [SP, #0]
0x0CAE	0xB001    ADD	SP, SP, #4
0x0CB0	0x4770    BX	LR
; end of __Lib_TouchPanel_TFT_Delay_300us
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x0930	0xF2401709  MOVW	R7, #265
0x0934	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x0938	0x1E7F    SUBS	R7, R7, #1
0x093A	0xD1FD    BNE	L_Delay_50us6
0x093C	0xBF00    NOP
0x093E	0xBF00    NOP
0x0940	0xBF00    NOP
0x0942	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x0944	0x4770    BX	LR
; end of _Delay_50us
_TP_TFT_Get_Coordinates:
;__Lib_TouchPanel_TFT.c, 136 :: 		
; y_coordinate start address is: 4 (R1)
; x_coordinate start address is: 0 (R0)
0x1F28	0xB084    SUB	SP, SP, #16
0x1F2A	0xF8CDE000  STR	LR, [SP, #0]
0x1F2E	0x4688    MOV	R8, R1
0x1F30	0x4601    MOV	R1, R0
; y_coordinate end address is: 4 (R1)
; x_coordinate end address is: 0 (R0)
; x_coordinate start address is: 4 (R1)
; y_coordinate start address is: 32 (R8)
;__Lib_TouchPanel_TFT.c, 141 :: 		
0x1F32	0xF8CD8004  STR	R8, [SP, #4]
0x1F36	0x9102    STR	R1, [SP, #8]
0x1F38	0xF7FEFE88  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX+0
0x1F3C	0x9902    LDR	R1, [SP, #8]
0x1F3E	0xF8DD8004  LDR	R8, [SP, #4]
0x1F42	0x4A7C    LDR	R2, [PC, #496]
0x1F44	0x8812    LDRH	R2, [R2, #0]
0x1F46	0x1A82    SUB	R2, R0, R2
; x_coord_int start address is: 16 (R4)
0x1F48	0xB214    SXTH	R4, R2
;__Lib_TouchPanel_TFT.c, 142 :: 		
0x1F4A	0xF8AD4004  STRH	R4, [SP, #4]
0x1F4E	0xF8CD8008  STR	R8, [SP, #8]
0x1F52	0x9103    STR	R1, [SP, #12]
0x1F54	0xF7FEFF02  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY+0
0x1F58	0x9903    LDR	R1, [SP, #12]
0x1F5A	0xF8DD8008  LDR	R8, [SP, #8]
0x1F5E	0xF9BD4004  LDRSH	R4, [SP, #4]
0x1F62	0x4A75    LDR	R2, [PC, #468]
0x1F64	0x8812    LDRH	R2, [R2, #0]
0x1F66	0x1A80    SUB	R0, R0, R2
0x1F68	0xB200    SXTH	R0, R0
; y_coord_int start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 144 :: 		
0x1F6A	0x4A74    LDR	R2, [PC, #464]
0x1F6C	0x7812    LDRB	R2, [R2, #0]
0x1F6E	0x2A01    CMP	R2, #1
0x1F70	0xF0408050  BNE	L_TP_TFT_Get_Coordinates0
;__Lib_TouchPanel_TFT.c, 145 :: 		
0x1F74	0x4A72    LDR	R2, [PC, #456]
0x1F76	0x8813    LDRH	R3, [R2, #0]
0x1F78	0x4A72    LDR	R2, [PC, #456]
0x1F7A	0x8812    LDRH	R2, [R2, #0]
0x1F7C	0x429A    CMP	R2, R3
0x1F7E	0xD91E    BLS	L_TP_TFT_Get_Coordinates1
;__Lib_TouchPanel_TFT.c, 146 :: 		
; tmp start address is: 20 (R5)
0x1F80	0xB205    SXTH	R5, R0
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 147 :: 		
0x1F82	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x1F84	0x4A6E    LDR	R2, [PC, #440]
0x1F86	0x8812    LDRH	R2, [R2, #0]
0x1F88	0xFB03F402  MUL	R4, R3, R2
0x1F8C	0x4A69    LDR	R2, [PC, #420]
0x1F8E	0x8813    LDRH	R3, [R2, #0]
0x1F90	0x4A6D    LDR	R2, [PC, #436]
0x1F92	0x8812    LDRH	R2, [R2, #0]
0x1F94	0x1AD2    SUB	R2, R2, R3
0x1F96	0xB292    UXTH	R2, R2
0x1F98	0xFB94F2F2  SDIV	R2, R4, R2
; y_coord_int start address is: 0 (R0)
0x1F9C	0xB210    SXTH	R0, R2
;__Lib_TouchPanel_TFT.c, 148 :: 		
0x1F9E	0xB22B    SXTH	R3, R5
; tmp end address is: 20 (R5)
0x1FA0	0x4A68    LDR	R2, [PC, #416]
0x1FA2	0x8812    LDRH	R2, [R2, #0]
0x1FA4	0xFB03F402  MUL	R4, R3, R2
0x1FA8	0x4A63    LDR	R2, [PC, #396]
0x1FAA	0x8813    LDRH	R3, [R2, #0]
0x1FAC	0x4A67    LDR	R2, [PC, #412]
0x1FAE	0x8812    LDRH	R2, [R2, #0]
0x1FB0	0x1AD2    SUB	R2, R2, R3
0x1FB2	0xB292    UXTH	R2, R2
0x1FB4	0xFB94F2F2  SDIV	R2, R4, R2
; x_coord_int start address is: 8 (R2)
0x1FB8	0xB212    SXTH	R2, R2
;__Lib_TouchPanel_TFT.c, 149 :: 		
0x1FBA	0xB216    SXTH	R6, R2
; x_coord_int end address is: 8 (R2)
0x1FBC	0xE029    B	L_TP_TFT_Get_Coordinates2
L_TP_TFT_Get_Coordinates1:
;__Lib_TouchPanel_TFT.c, 150 :: 		
; x_coord_int start address is: 16 (R4)
0x1FBE	0x4A61    LDR	R2, [PC, #388]
0x1FC0	0x8813    LDRH	R3, [R2, #0]
0x1FC2	0x4A5F    LDR	R2, [PC, #380]
0x1FC4	0x8812    LDRH	R2, [R2, #0]
0x1FC6	0x429A    CMP	R2, R3
0x1FC8	0xD921    BLS	L__TP_TFT_Get_Coordinates32
;__Lib_TouchPanel_TFT.c, 151 :: 		
0x1FCA	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x1FCC	0x4E5D    LDR	R6, [PC, #372]
0x1FCE	0x8832    LDRH	R2, [R6, #0]
0x1FD0	0xFB03F402  MUL	R4, R3, R2
0x1FD4	0x4A57    LDR	R2, [PC, #348]
0x1FD6	0x8813    LDRH	R3, [R2, #0]
0x1FD8	0x4A5B    LDR	R2, [PC, #364]
0x1FDA	0x8812    LDRH	R2, [R2, #0]
0x1FDC	0x1AD2    SUB	R2, R2, R3
0x1FDE	0xB292    UXTH	R2, R2
0x1FE0	0xFB94F5F2  SDIV	R5, R4, R2
;__Lib_TouchPanel_TFT.c, 152 :: 		
0x1FE4	0xB203    SXTH	R3, R0
; y_coord_int end address is: 0 (R0)
0x1FE6	0x4A56    LDR	R2, [PC, #344]
0x1FE8	0x8812    LDRH	R2, [R2, #0]
0x1FEA	0xFB03F402  MUL	R4, R3, R2
0x1FEE	0x4A52    LDR	R2, [PC, #328]
0x1FF0	0x8813    LDRH	R3, [R2, #0]
0x1FF2	0x4A56    LDR	R2, [PC, #344]
0x1FF4	0x8812    LDRH	R2, [R2, #0]
0x1FF6	0x1AD2    SUB	R2, R2, R3
0x1FF8	0xB292    UXTH	R2, R2
0x1FFA	0xFB94F2F2  SDIV	R2, R4, R2
; y_coord_int start address is: 0 (R0)
0x1FFE	0xB210    SXTH	R0, R2
;__Lib_TouchPanel_TFT.c, 153 :: 		
0x2000	0xB2AB    UXTH	R3, R5
0x2002	0x4632    MOV	R2, R6
0x2004	0x8812    LDRH	R2, [R2, #0]
0x2006	0x1AD2    SUB	R2, R2, R3
; x_coord_int start address is: 12 (R3)
0x2008	0xB213    SXTH	R3, R2
; x_coord_int end address is: 12 (R3)
; y_coord_int end address is: 0 (R0)
0x200A	0xB21A    SXTH	R2, R3
;__Lib_TouchPanel_TFT.c, 154 :: 		
0x200C	0xE000    B	L_TP_TFT_Get_Coordinates3
L__TP_TFT_Get_Coordinates32:
;__Lib_TouchPanel_TFT.c, 150 :: 		
0x200E	0xB222    SXTH	R2, R4
;__Lib_TouchPanel_TFT.c, 154 :: 		
L_TP_TFT_Get_Coordinates3:
; x_coord_int start address is: 8 (R2)
; y_coord_int start address is: 0 (R0)
0x2010	0xB216    SXTH	R6, R2
; x_coord_int end address is: 8 (R2)
; y_coord_int end address is: 0 (R0)
L_TP_TFT_Get_Coordinates2:
;__Lib_TouchPanel_TFT.c, 155 :: 		
; y_coord_int start address is: 0 (R0)
; x_coord_int start address is: 24 (R6)
; x_coord_int end address is: 24 (R6)
0x2012	0xE058    B	L_TP_TFT_Get_Coordinates4
L_TP_TFT_Get_Coordinates0:
;__Lib_TouchPanel_TFT.c, 157 :: 		
; x_coord_int start address is: 16 (R4)
0x2014	0x4A4A    LDR	R2, [PC, #296]
0x2016	0x8813    LDRH	R3, [R2, #0]
0x2018	0x4A4A    LDR	R2, [PC, #296]
0x201A	0x8812    LDRH	R2, [R2, #0]
0x201C	0x429A    CMP	R2, R3
0x201E	0xD926    BLS	L_TP_TFT_Get_Coordinates5
;__Lib_TouchPanel_TFT.c, 158 :: 		
; tmp start address is: 20 (R5)
0x2020	0xB205    SXTH	R5, R0
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 159 :: 		
0x2022	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x2024	0x4F46    LDR	R7, [PC, #280]
0x2026	0x883A    LDRH	R2, [R7, #0]
0x2028	0xFB03F402  MUL	R4, R3, R2
0x202C	0x4A41    LDR	R2, [PC, #260]
0x202E	0x8813    LDRH	R3, [R2, #0]
0x2030	0x4A45    LDR	R2, [PC, #276]
0x2032	0x8812    LDRH	R2, [R2, #0]
0x2034	0x1AD2    SUB	R2, R2, R3
0x2036	0xB292    UXTH	R2, R2
0x2038	0xFB94F6F2  SDIV	R6, R4, R2
;__Lib_TouchPanel_TFT.c, 160 :: 		
0x203C	0xB22B    SXTH	R3, R5
; tmp end address is: 20 (R5)
0x203E	0x4D41    LDR	R5, [PC, #260]
0x2040	0x882A    LDRH	R2, [R5, #0]
0x2042	0xFB03F402  MUL	R4, R3, R2
0x2046	0x4A3C    LDR	R2, [PC, #240]
0x2048	0x8813    LDRH	R3, [R2, #0]
0x204A	0x4A40    LDR	R2, [PC, #256]
0x204C	0x8812    LDRH	R2, [R2, #0]
0x204E	0x1AD2    SUB	R2, R2, R3
0x2050	0xB292    UXTH	R2, R2
0x2052	0xFB94F4F2  SDIV	R4, R4, R2
;__Lib_TouchPanel_TFT.c, 161 :: 		
0x2056	0xB2B3    UXTH	R3, R6
0x2058	0x463A    MOV	R2, R7
0x205A	0x8812    LDRH	R2, [R2, #0]
0x205C	0x1AD0    SUB	R0, R2, R3
0x205E	0xB200    SXTH	R0, R0
; y_coord_int start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 162 :: 		
0x2060	0xB2A3    UXTH	R3, R4
0x2062	0x462A    MOV	R2, R5
0x2064	0x8812    LDRH	R2, [R2, #0]
0x2066	0x1AD2    SUB	R2, R2, R3
; x_coord_int start address is: 8 (R2)
0x2068	0xB212    SXTH	R2, R2
;__Lib_TouchPanel_TFT.c, 163 :: 		
; x_coord_int end address is: 8 (R2)
0x206A	0xB216    SXTH	R6, R2
0x206C	0xE02B    B	L_TP_TFT_Get_Coordinates6
L_TP_TFT_Get_Coordinates5:
; x_coord_int start address is: 16 (R4)
0x206E	0x4A35    LDR	R2, [PC, #212]
0x2070	0x8813    LDRH	R3, [R2, #0]
0x2072	0x4A33    LDR	R2, [PC, #204]
0x2074	0x8812    LDRH	R2, [R2, #0]
0x2076	0x429A    CMP	R2, R3
0x2078	0xD921    BLS	L__TP_TFT_Get_Coordinates33
;__Lib_TouchPanel_TFT.c, 164 :: 		
0x207A	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x207C	0x4A31    LDR	R2, [PC, #196]
0x207E	0x8812    LDRH	R2, [R2, #0]
0x2080	0xFB03F402  MUL	R4, R3, R2
0x2084	0x4A2B    LDR	R2, [PC, #172]
0x2086	0x8813    LDRH	R3, [R2, #0]
0x2088	0x4A2F    LDR	R2, [PC, #188]
0x208A	0x8812    LDRH	R2, [R2, #0]
0x208C	0x1AD2    SUB	R2, R2, R3
0x208E	0xB292    UXTH	R2, R2
0x2090	0xFB94F2F2  SDIV	R2, R4, R2
; x_coord_int start address is: 24 (R6)
0x2094	0xB216    SXTH	R6, R2
;__Lib_TouchPanel_TFT.c, 165 :: 		
0x2096	0xB203    SXTH	R3, R0
; y_coord_int end address is: 0 (R0)
0x2098	0x4D29    LDR	R5, [PC, #164]
0x209A	0x882A    LDRH	R2, [R5, #0]
0x209C	0xFB03F402  MUL	R4, R3, R2
0x20A0	0x4A25    LDR	R2, [PC, #148]
0x20A2	0x8813    LDRH	R3, [R2, #0]
0x20A4	0x4A29    LDR	R2, [PC, #164]
0x20A6	0x8812    LDRH	R2, [R2, #0]
0x20A8	0x1AD2    SUB	R2, R2, R3
0x20AA	0xB292    UXTH	R2, R2
0x20AC	0xFB94F3F2  SDIV	R3, R4, R2
0x20B0	0x462A    MOV	R2, R5
0x20B2	0x8812    LDRH	R2, [R2, #0]
0x20B4	0x1AD2    SUB	R2, R2, R3
; y_coord_int start address is: 0 (R0)
0x20B6	0xB210    SXTH	R0, R2
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
0x20B8	0xB202    SXTH	R2, R0
0x20BA	0xB230    SXTH	R0, R6
;__Lib_TouchPanel_TFT.c, 166 :: 		
0x20BC	0xE001    B	L_TP_TFT_Get_Coordinates7
L__TP_TFT_Get_Coordinates33:
;__Lib_TouchPanel_TFT.c, 163 :: 		
0x20BE	0xB202    SXTH	R2, R0
0x20C0	0xB220    SXTH	R0, R4
;__Lib_TouchPanel_TFT.c, 166 :: 		
L_TP_TFT_Get_Coordinates7:
; y_coord_int start address is: 8 (R2)
; x_coord_int start address is: 0 (R0)
0x20C2	0xB206    SXTH	R6, R0
; y_coord_int end address is: 8 (R2)
; x_coord_int end address is: 0 (R0)
0x20C4	0xB210    SXTH	R0, R2
L_TP_TFT_Get_Coordinates6:
;__Lib_TouchPanel_TFT.c, 167 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L_TP_TFT_Get_Coordinates4:
;__Lib_TouchPanel_TFT.c, 168 :: 		
; y_coord_int start address is: 0 (R0)
; x_coord_int start address is: 24 (R6)
0x20C6	0x2E00    CMP	R6, #0
0x20C8	0xDB04    BLT	L__TP_TFT_Get_Coordinates25
0x20CA	0x4A1E    LDR	R2, [PC, #120]
0x20CC	0x8812    LDRH	R2, [R2, #0]
0x20CE	0x4296    CMP	R6, R2
0x20D0	0xD200    BCS	L__TP_TFT_Get_Coordinates24
0x20D2	0xE001    B	L_TP_TFT_Get_Coordinates10
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L__TP_TFT_Get_Coordinates25:
L__TP_TFT_Get_Coordinates24:
;__Lib_TouchPanel_TFT.c, 169 :: 		
0x20D4	0x2001    MOVS	R0, #1
0x20D6	0xE028    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates10:
;__Lib_TouchPanel_TFT.c, 170 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x20D8	0x2800    CMP	R0, #0
0x20DA	0xDB04    BLT	L__TP_TFT_Get_Coordinates27
0x20DC	0x4A18    LDR	R2, [PC, #96]
0x20DE	0x8812    LDRH	R2, [R2, #0]
0x20E0	0x4290    CMP	R0, R2
0x20E2	0xD200    BCS	L__TP_TFT_Get_Coordinates26
0x20E4	0xE001    B	L_TP_TFT_Get_Coordinates13
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L__TP_TFT_Get_Coordinates27:
L__TP_TFT_Get_Coordinates26:
;__Lib_TouchPanel_TFT.c, 171 :: 		
0x20E6	0x2001    MOVS	R0, #1
0x20E8	0xE01F    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates13:
;__Lib_TouchPanel_TFT.c, 175 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x20EA	0x4D19    LDR	R5, [PC, #100]
0x20EC	0x882A    LDRH	R2, [R5, #0]
0x20EE	0x1AB4    SUB	R4, R6, R2
; x_coord_diff start address is: 28 (R7)
0x20F0	0xB227    SXTH	R7, R4
;__Lib_TouchPanel_TFT.c, 176 :: 		
0x20F2	0x4B18    LDR	R3, [PC, #96]
0x20F4	0x881A    LDRH	R2, [R3, #0]
0x20F6	0x1A82    SUB	R2, R0, R2
; y_coord_diff start address is: 36 (R9)
0x20F8	0xFA0FF982  SXTH	R9, R2
;__Lib_TouchPanel_TFT.c, 177 :: 		
0x20FC	0x802E    STRH	R6, [R5, #0]
;__Lib_TouchPanel_TFT.c, 178 :: 		
0x20FE	0x8018    STRH	R0, [R3, #0]
;__Lib_TouchPanel_TFT.c, 181 :: 		
0x2100	0xB222    SXTH	R2, R4
0x2102	0x2A05    CMP	R2, #5
0x2104	0xDC0B    BGT	L__TP_TFT_Get_Coordinates31
0x2106	0xF1B90F05  CMP	R9, #5
0x210A	0xDC08    BGT	L__TP_TFT_Get_Coordinates30
;__Lib_TouchPanel_TFT.c, 182 :: 		
0x210C	0xF06F0204  MVN	R2, #4
0x2110	0x4297    CMP	R7, R2
0x2112	0xDB04    BLT	L__TP_TFT_Get_Coordinates29
; x_coord_diff end address is: 28 (R7)
0x2114	0xF06F0204  MVN	R2, #4
0x2118	0x4591    CMP	R9, R2
0x211A	0xDB00    BLT	L__TP_TFT_Get_Coordinates28
; y_coord_diff end address is: 36 (R9)
0x211C	0xE001    B	L_TP_TFT_Get_Coordinates16
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
;__Lib_TouchPanel_TFT.c, 181 :: 		
L__TP_TFT_Get_Coordinates31:
L__TP_TFT_Get_Coordinates30:
;__Lib_TouchPanel_TFT.c, 182 :: 		
L__TP_TFT_Get_Coordinates29:
L__TP_TFT_Get_Coordinates28:
;__Lib_TouchPanel_TFT.c, 183 :: 		
0x211E	0x2001    MOVS	R0, #1
0x2120	0xE003    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates16:
;__Lib_TouchPanel_TFT.c, 185 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x2122	0x800E    STRH	R6, [R1, #0]
; x_coordinate end address is: 4 (R1)
; x_coord_int end address is: 24 (R6)
;__Lib_TouchPanel_TFT.c, 186 :: 		
0x2124	0xF8A80000  STRH	R0, [R8, #0]
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 187 :: 		
0x2128	0x2000    MOVS	R0, #0
;__Lib_TouchPanel_TFT.c, 188 :: 		
L_end_TP_TFT_Get_Coordinates:
0x212A	0xF8DDE000  LDR	LR, [SP, #0]
0x212E	0xB004    ADD	SP, SP, #16
0x2130	0x4770    BX	LR
0x2132	0xBF00    NOP
0x2134	0x00842000  	__Lib_TouchPanel_TFT_CAL_X_MIN+0
0x2138	0x00862000  	__Lib_TouchPanel_TFT_CAL_Y_MIN+0
0x213C	0x003F2000  	__Lib_TouchPanel_TFT__TP_Rotate_180+0
0x2140	0x008C2000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x2144	0x008A2000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x2148	0x008E2000  	__Lib_TouchPanel_TFT_CAL_X_MAX+0
0x214C	0x00902000  	__Lib_TouchPanel_TFT_CAL_Y_MAX+0
0x2150	0x00922000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x2154	0x00942000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Get_Coordinates
__Lib_TouchPanel_TFT_TP_TFT_GetX:
;__Lib_TouchPanel_TFT.c, 92 :: 		
0x0C4C	0xB081    SUB	SP, SP, #4
0x0C4E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 95 :: 		
0x0C52	0x2101    MOVS	R1, #1
0x0C54	0xB249    SXTB	R1, R1
0x0C56	0x4809    LDR	R0, [PC, #36]
0x0C58	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 96 :: 		
0x0C5A	0x2100    MOVS	R1, #0
0x0C5C	0xB249    SXTB	R1, R1
0x0C5E	0x4808    LDR	R0, [PC, #32]
0x0C60	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 98 :: 		
0x0C62	0xF000F813  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 100 :: 		
0x0C66	0x4807    LDR	R0, [PC, #28]
0x0C68	0x7804    LDRB	R4, [R0, #0]
0x0C6A	0xB2A0    UXTH	R0, R4
0x0C6C	0x4C06    LDR	R4, [PC, #24]
0x0C6E	0x6824    LDR	R4, [R4, #0]
0x0C70	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 101 :: 		
;__Lib_TouchPanel_TFT.c, 102 :: 		
L_end_TP_TFT_GetX:
0x0C72	0xF8DDE000  LDR	LR, [SP, #0]
0x0C76	0xB001    ADD	SP, SP, #4
0x0C78	0x4770    BX	LR
0x0C7A	0xBF00    NOP
0x0C7C	0x82A04240  	DriveX_Right+0
0x0C80	0x82A44240  	DriveY_Up+0
0x0C84	0x00882000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x0C88	0x00502000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetX
__Lib_TouchPanel_TFT_TP_TFT_GetY:
;__Lib_TouchPanel_TFT.c, 104 :: 		
0x0D5C	0xB081    SUB	SP, SP, #4
0x0D5E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 107 :: 		
0x0D62	0x2100    MOVS	R1, #0
0x0D64	0xB249    SXTB	R1, R1
0x0D66	0x4809    LDR	R0, [PC, #36]
0x0D68	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 108 :: 		
0x0D6A	0x2101    MOVS	R1, #1
0x0D6C	0xB249    SXTB	R1, R1
0x0D6E	0x4808    LDR	R0, [PC, #32]
0x0D70	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 110 :: 		
0x0D72	0xF7FFFF8B  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 112 :: 		
0x0D76	0x4807    LDR	R0, [PC, #28]
0x0D78	0x7804    LDRB	R4, [R0, #0]
0x0D7A	0xB2A0    UXTH	R0, R4
0x0D7C	0x4C06    LDR	R4, [PC, #24]
0x0D7E	0x6824    LDR	R4, [R4, #0]
0x0D80	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 113 :: 		
;__Lib_TouchPanel_TFT.c, 114 :: 		
L_end_TP_TFT_GetY:
0x0D82	0xF8DDE000  LDR	LR, [SP, #0]
0x0D86	0xB001    ADD	SP, SP, #4
0x0D88	0x4770    BX	LR
0x0D8A	0xBF00    NOP
0x0D8C	0x82A04240  	DriveX_Right+0
0x0D90	0x82A44240  	DriveY_Up+0
0x0D94	0x007B2000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x0D98	0x00502000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetY
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x2174	0xB081    SUB	SP, SP, #4
0x2176	0xF8CDE000  STR	LR, [SP, #0]
0x217A	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x217C	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x217E	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x2180	0x2800    CMP	R0, #0
0x2182	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x2184	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x2186	0x4240    RSBS	R0, R0, #0
0x2188	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x218A	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x218C	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x218E	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x2190	0xB298    UXTH	R0, R3
0x2192	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x2194	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x2196	0xF7FEFDB9  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x219A	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x219C	0x4634    MOV	R4, R6
0x219E	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x21A0	0x2900    CMP	R1, #0
0x21A2	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x21A4	0x1863    ADDS	R3, R4, R1
0x21A6	0x1E4A    SUBS	R2, R1, #1
0x21A8	0xB292    UXTH	R2, R2
0x21AA	0x18A2    ADDS	R2, R4, R2
0x21AC	0x7812    LDRB	R2, [R2, #0]
0x21AE	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x21B0	0x1E49    SUBS	R1, R1, #1
0x21B2	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x21B4	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x21B6	0x2220    MOVS	R2, #32
0x21B8	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x21BA	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x21BC	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x21BE	0xB281    UXTH	R1, R0
0x21C0	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x21C2	0x1842    ADDS	R2, R0, R1
0x21C4	0x7812    LDRB	R2, [R2, #0]
0x21C6	0x2A20    CMP	R2, #32
0x21C8	0xD102    BNE	L_IntToStr42
0x21CA	0x1C49    ADDS	R1, R1, #1
0x21CC	0xB289    UXTH	R1, R1
0x21CE	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x21D0	0x1E4A    SUBS	R2, R1, #1
0x21D2	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x21D4	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x21D6	0x222D    MOVS	R2, #45
0x21D8	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x21DA	0xF8DDE000  LDR	LR, [SP, #0]
0x21DE	0xB001    ADD	SP, SP, #4
0x21E0	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0D0C	0xB081    SUB	SP, SP, #4
0x0D0E	0x460A    MOV	R2, R1
0x0D10	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x0D12	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x0D14	0xB28D    UXTH	R5, R1
0x0D16	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x0D18	0x2805    CMP	R0, #5
0x0D1A	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x0D1C	0x180B    ADDS	R3, R1, R0
0x0D1E	0x2220    MOVS	R2, #32
0x0D20	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x0D22	0x1C40    ADDS	R0, R0, #1
0x0D24	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x0D26	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x0D28	0x180B    ADDS	R3, R1, R0
0x0D2A	0x2200    MOVS	R2, #0
0x0D2C	0x701A    STRB	R2, [R3, #0]
0x0D2E	0x1E40    SUBS	R0, R0, #1
0x0D30	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0D32	0x180C    ADDS	R4, R1, R0
0x0D34	0x230A    MOVS	R3, #10
0x0D36	0xFBB5F2F3  UDIV	R2, R5, R3
0x0D3A	0xFB035212  MLS	R2, R3, R2, R5
0x0D3E	0xB292    UXTH	R2, R2
0x0D40	0x3230    ADDS	R2, #48
0x0D42	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x0D44	0x220A    MOVS	R2, #10
0x0D46	0xFBB5F2F2  UDIV	R2, R5, R2
0x0D4A	0xB292    UXTH	R2, R2
0x0D4C	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x0D4E	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x0D50	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0D52	0x1E40    SUBS	R0, R0, #1
0x0D54	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x0D56	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x0D58	0xB001    ADD	SP, SP, #4
0x0D5A	0x4770    BX	LR
; end of _WordToStr
_UART_Write_Text:
;__Lib_UART_123_45_6.c, 476 :: 		
; uart_text start address is: 0 (R0)
0x21F8	0xB083    SUB	SP, SP, #12
0x21FA	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 477 :: 		
; counter start address is: 8 (R2)
0x21FE	0x2200    MOVS	R2, #0
;__Lib_UART_123_45_6.c, 479 :: 		
0x2200	0x7801    LDRB	R1, [R0, #0]
; data_ start address is: 12 (R3)
0x2202	0xB2CB    UXTB	R3, R1
; data_ end address is: 12 (R3)
; counter end address is: 8 (R2)
0x2204	0xB2D9    UXTB	R1, R3
;__Lib_UART_123_45_6.c, 480 :: 		
L_UART_Write_Text27:
; data_ start address is: 4 (R1)
; counter start address is: 8 (R2)
; uart_text start address is: 0 (R0)
; uart_text end address is: 0 (R0)
0x2206	0xB171    CBZ	R1, L_UART_Write_Text28
; uart_text end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 481 :: 		
; uart_text start address is: 0 (R0)
0x2208	0x9001    STR	R0, [SP, #4]
; data_ end address is: 4 (R1)
0x220A	0xF88D2008  STRB	R2, [SP, #8]
0x220E	0xB2C8    UXTB	R0, R1
0x2210	0xF7FEFD70  BL	_UART_Write+0
0x2214	0xF89D2008  LDRB	R2, [SP, #8]
0x2218	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123_45_6.c, 482 :: 		
0x221A	0x1C51    ADDS	R1, R2, #1
0x221C	0xB2C9    UXTB	R1, R1
0x221E	0xB2CA    UXTB	R2, R1
;__Lib_UART_123_45_6.c, 483 :: 		
0x2220	0x1841    ADDS	R1, R0, R1
0x2222	0x7809    LDRB	R1, [R1, #0]
; data_ start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 484 :: 		
; uart_text end address is: 0 (R0)
; counter end address is: 8 (R2)
; data_ end address is: 4 (R1)
0x2224	0xE7EF    B	L_UART_Write_Text27
L_UART_Write_Text28:
;__Lib_UART_123_45_6.c, 485 :: 		
L_end_UART_Write_Text:
0x2226	0xF8DDE000  LDR	LR, [SP, #0]
0x222A	0xB003    ADD	SP, SP, #12
0x222C	0x4770    BX	LR
; end of _UART_Write_Text
_UART_Write:
;__Lib_UART_123_45_6.c, 472 :: 		
; _data start address is: 0 (R0)
0x0CF4	0xB081    SUB	SP, SP, #4
0x0CF6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 473 :: 		
; _data end address is: 0 (R0)
0x0CFA	0x4C03    LDR	R4, [PC, #12]
0x0CFC	0x6824    LDR	R4, [R4, #0]
0x0CFE	0x47A0    BLX	R4
;__Lib_UART_123_45_6.c, 474 :: 		
L_end_UART_Write:
0x0D00	0xF8DDE000  LDR	LR, [SP, #0]
0x0D04	0xB001    ADD	SP, SP, #4
0x0D06	0x4770    BX	LR
0x0D08	0x00982000  	_UART_Wr_Ptr+0
; end of _UART_Write
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x28E0	0xB082    SUB	SP, SP, #8
0x28E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x28E6	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x28E8	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x28EA	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x28EC	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x28EE	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x28F0	0x2803    CMP	R0, #3
0x28F2	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x28F6	0x4893    LDR	R0, [PC, #588]
0x28F8	0x4281    CMP	R1, R0
0x28FA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x28FC	0x4892    LDR	R0, [PC, #584]
0x28FE	0x6800    LDR	R0, [R0, #0]
0x2900	0xF0400105  ORR	R1, R0, #5
0x2904	0x4890    LDR	R0, [PC, #576]
0x2906	0x6001    STR	R1, [R0, #0]
0x2908	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x290A	0x4890    LDR	R0, [PC, #576]
0x290C	0x4281    CMP	R1, R0
0x290E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x2910	0x488D    LDR	R0, [PC, #564]
0x2912	0x6800    LDR	R0, [R0, #0]
0x2914	0xF0400104  ORR	R1, R0, #4
0x2918	0x488B    LDR	R0, [PC, #556]
0x291A	0x6001    STR	R1, [R0, #0]
0x291C	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x291E	0x488C    LDR	R0, [PC, #560]
0x2920	0x4281    CMP	R1, R0
0x2922	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x2924	0x4888    LDR	R0, [PC, #544]
0x2926	0x6800    LDR	R0, [R0, #0]
0x2928	0xF0400103  ORR	R1, R0, #3
0x292C	0x4886    LDR	R0, [PC, #536]
0x292E	0x6001    STR	R1, [R0, #0]
0x2930	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2932	0xF64E2060  MOVW	R0, #60000
0x2936	0x4281    CMP	R1, R0
0x2938	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x293A	0x4883    LDR	R0, [PC, #524]
0x293C	0x6800    LDR	R0, [R0, #0]
0x293E	0xF0400102  ORR	R1, R0, #2
0x2942	0x4881    LDR	R0, [PC, #516]
0x2944	0x6001    STR	R1, [R0, #0]
0x2946	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2948	0xF2475030  MOVW	R0, #30000
0x294C	0x4281    CMP	R1, R0
0x294E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x2950	0x487D    LDR	R0, [PC, #500]
0x2952	0x6800    LDR	R0, [R0, #0]
0x2954	0xF0400101  ORR	R1, R0, #1
0x2958	0x487B    LDR	R0, [PC, #492]
0x295A	0x6001    STR	R1, [R0, #0]
0x295C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x295E	0x487A    LDR	R0, [PC, #488]
0x2960	0x6801    LDR	R1, [R0, #0]
0x2962	0xF06F0007  MVN	R0, #7
0x2966	0x4001    ANDS	R1, R0
0x2968	0x4877    LDR	R0, [PC, #476]
0x296A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x296C	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x296E	0x2802    CMP	R0, #2
0x2970	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x2974	0x4877    LDR	R0, [PC, #476]
0x2976	0x4281    CMP	R1, R0
0x2978	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x297A	0x4873    LDR	R0, [PC, #460]
0x297C	0x6800    LDR	R0, [R0, #0]
0x297E	0xF0400106  ORR	R1, R0, #6
0x2982	0x4871    LDR	R0, [PC, #452]
0x2984	0x6001    STR	R1, [R0, #0]
0x2986	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2988	0x4870    LDR	R0, [PC, #448]
0x298A	0x4281    CMP	R1, R0
0x298C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x298E	0x486E    LDR	R0, [PC, #440]
0x2990	0x6800    LDR	R0, [R0, #0]
0x2992	0xF0400105  ORR	R1, R0, #5
0x2996	0x486C    LDR	R0, [PC, #432]
0x2998	0x6001    STR	R1, [R0, #0]
0x299A	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x299C	0x486E    LDR	R0, [PC, #440]
0x299E	0x4281    CMP	R1, R0
0x29A0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x29A2	0x4869    LDR	R0, [PC, #420]
0x29A4	0x6800    LDR	R0, [R0, #0]
0x29A6	0xF0400104  ORR	R1, R0, #4
0x29AA	0x4867    LDR	R0, [PC, #412]
0x29AC	0x6001    STR	R1, [R0, #0]
0x29AE	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x29B0	0x486A    LDR	R0, [PC, #424]
0x29B2	0x4281    CMP	R1, R0
0x29B4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x29B6	0x4864    LDR	R0, [PC, #400]
0x29B8	0x6800    LDR	R0, [R0, #0]
0x29BA	0xF0400103  ORR	R1, R0, #3
0x29BE	0x4862    LDR	R0, [PC, #392]
0x29C0	0x6001    STR	R1, [R0, #0]
0x29C2	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x29C4	0xF64B3080  MOVW	R0, #48000
0x29C8	0x4281    CMP	R1, R0
0x29CA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x29CC	0x485E    LDR	R0, [PC, #376]
0x29CE	0x6800    LDR	R0, [R0, #0]
0x29D0	0xF0400102  ORR	R1, R0, #2
0x29D4	0x485C    LDR	R0, [PC, #368]
0x29D6	0x6001    STR	R1, [R0, #0]
0x29D8	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x29DA	0xF64550C0  MOVW	R0, #24000
0x29DE	0x4281    CMP	R1, R0
0x29E0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x29E2	0x4859    LDR	R0, [PC, #356]
0x29E4	0x6800    LDR	R0, [R0, #0]
0x29E6	0xF0400101  ORR	R1, R0, #1
0x29EA	0x4857    LDR	R0, [PC, #348]
0x29EC	0x6001    STR	R1, [R0, #0]
0x29EE	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x29F0	0x4855    LDR	R0, [PC, #340]
0x29F2	0x6801    LDR	R1, [R0, #0]
0x29F4	0xF06F0007  MVN	R0, #7
0x29F8	0x4001    ANDS	R1, R0
0x29FA	0x4853    LDR	R0, [PC, #332]
0x29FC	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x29FE	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2A00	0x2801    CMP	R0, #1
0x2A02	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x2A06	0x4851    LDR	R0, [PC, #324]
0x2A08	0x4281    CMP	R1, R0
0x2A0A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x2A0C	0x484E    LDR	R0, [PC, #312]
0x2A0E	0x6800    LDR	R0, [R0, #0]
0x2A10	0xF0400107  ORR	R1, R0, #7
0x2A14	0x484C    LDR	R0, [PC, #304]
0x2A16	0x6001    STR	R1, [R0, #0]
0x2A18	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2A1A	0x4851    LDR	R0, [PC, #324]
0x2A1C	0x4281    CMP	R1, R0
0x2A1E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x2A20	0x4849    LDR	R0, [PC, #292]
0x2A22	0x6800    LDR	R0, [R0, #0]
0x2A24	0xF0400106  ORR	R1, R0, #6
0x2A28	0x4847    LDR	R0, [PC, #284]
0x2A2A	0x6001    STR	R1, [R0, #0]
0x2A2C	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2A2E	0x4848    LDR	R0, [PC, #288]
0x2A30	0x4281    CMP	R1, R0
0x2A32	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x2A34	0x4844    LDR	R0, [PC, #272]
0x2A36	0x6800    LDR	R0, [R0, #0]
0x2A38	0xF0400105  ORR	R1, R0, #5
0x2A3C	0x4842    LDR	R0, [PC, #264]
0x2A3E	0x6001    STR	R1, [R0, #0]
0x2A40	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2A42	0x4846    LDR	R0, [PC, #280]
0x2A44	0x4281    CMP	R1, R0
0x2A46	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x2A48	0x483F    LDR	R0, [PC, #252]
0x2A4A	0x6800    LDR	R0, [R0, #0]
0x2A4C	0xF0400104  ORR	R1, R0, #4
0x2A50	0x483D    LDR	R0, [PC, #244]
0x2A52	0x6001    STR	R1, [R0, #0]
0x2A54	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2A56	0xF24D20F0  MOVW	R0, #54000
0x2A5A	0x4281    CMP	R1, R0
0x2A5C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x2A5E	0x483A    LDR	R0, [PC, #232]
0x2A60	0x6800    LDR	R0, [R0, #0]
0x2A62	0xF0400103  ORR	R1, R0, #3
0x2A66	0x4838    LDR	R0, [PC, #224]
0x2A68	0x6001    STR	R1, [R0, #0]
0x2A6A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2A6C	0xF64840A0  MOVW	R0, #36000
0x2A70	0x4281    CMP	R1, R0
0x2A72	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x2A74	0x4834    LDR	R0, [PC, #208]
0x2A76	0x6800    LDR	R0, [R0, #0]
0x2A78	0xF0400102  ORR	R1, R0, #2
0x2A7C	0x4832    LDR	R0, [PC, #200]
0x2A7E	0x6001    STR	R1, [R0, #0]
0x2A80	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2A82	0xF2446050  MOVW	R0, #18000
0x2A86	0x4281    CMP	R1, R0
0x2A88	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x2A8A	0x482F    LDR	R0, [PC, #188]
0x2A8C	0x6800    LDR	R0, [R0, #0]
0x2A8E	0xF0400101  ORR	R1, R0, #1
0x2A92	0x482D    LDR	R0, [PC, #180]
0x2A94	0x6001    STR	R1, [R0, #0]
0x2A96	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x2A98	0x482B    LDR	R0, [PC, #172]
0x2A9A	0x6801    LDR	R1, [R0, #0]
0x2A9C	0xF06F0007  MVN	R0, #7
0x2AA0	0x4001    ANDS	R1, R0
0x2AA2	0x4829    LDR	R0, [PC, #164]
0x2AA4	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x2AA6	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2AA8	0x2800    CMP	R0, #0
0x2AAA	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x2AAE	0x482D    LDR	R0, [PC, #180]
0x2AB0	0x4281    CMP	R1, R0
0x2AB2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x2AB4	0x4824    LDR	R0, [PC, #144]
0x2AB6	0x6800    LDR	R0, [R0, #0]
0x2AB8	0xF0400107  ORR	R1, R0, #7
0x2ABC	0x4822    LDR	R0, [PC, #136]
0x2ABE	0x6001    STR	R1, [R0, #0]
0x2AC0	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2AC2	0x4825    LDR	R0, [PC, #148]
0x2AC4	0x4281    CMP	R1, R0
0x2AC6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x2AC8	0x481F    LDR	R0, [PC, #124]
0x2ACA	0x6800    LDR	R0, [R0, #0]
0x2ACC	0xF0400106  ORR	R1, R0, #6
0x2AD0	0x481D    LDR	R0, [PC, #116]
0x2AD2	0x6001    STR	R1, [R0, #0]
0x2AD4	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2AD6	0x4824    LDR	R0, [PC, #144]
0x2AD8	0x4281    CMP	R1, R0
0x2ADA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x2ADC	0x481A    LDR	R0, [PC, #104]
0x2ADE	0x6800    LDR	R0, [R0, #0]
0x2AE0	0xF0400105  ORR	R1, R0, #5
0x2AE4	0x4818    LDR	R0, [PC, #96]
0x2AE6	0x6001    STR	R1, [R0, #0]
0x2AE8	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2AEA	0xF5B14F7A  CMP	R1, #64000
0x2AEE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x2AF0	0x4815    LDR	R0, [PC, #84]
0x2AF2	0x6800    LDR	R0, [R0, #0]
0x2AF4	0xF0400104  ORR	R1, R0, #4
0x2AF8	0x4813    LDR	R0, [PC, #76]
0x2AFA	0x6001    STR	R1, [R0, #0]
0x2AFC	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2AFE	0xF64B3080  MOVW	R0, #48000
0x2B02	0x4281    CMP	R1, R0
0x2B04	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x2B06	0x4810    LDR	R0, [PC, #64]
0x2B08	0x6800    LDR	R0, [R0, #0]
0x2B0A	0xF0400103  ORR	R1, R0, #3
0x2B0E	0x480E    LDR	R0, [PC, #56]
0x2B10	0x6001    STR	R1, [R0, #0]
0x2B12	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2B14	0xF5B14FFA  CMP	R1, #32000
0x2B18	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x2B1A	0x480B    LDR	R0, [PC, #44]
0x2B1C	0x6800    LDR	R0, [R0, #0]
0x2B1E	0xF0400102  ORR	R1, R0, #2
0x2B22	0x4809    LDR	R0, [PC, #36]
0x2B24	0x6001    STR	R1, [R0, #0]
0x2B26	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2B28	0xF5B15F7A  CMP	R1, #16000
0x2B2C	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x2B2E	0xE01D    B	#58
0x2B30	0x00810000  	#129
0x2B34	0x00100400  	#67108880
0x2B38	0x00000000  	#0
0x2B3C	0x00030000  	#3
0x2B40	0x3E800000  	#16000
0x2B44	0x49F00002  	#150000
0x2B48	0x3C004002  	FLASH_ACR+0
0x2B4C	0xD4C00001  	#120000
0x2B50	0x5F900001  	#90000
0x2B54	0x32800002  	#144000
0x2B58	0x77000001  	#96000
0x2B5C	0x19400001  	#72000
0x2B60	0xA5E00001  	#108000
0x2B64	0xB5800001  	#112000
0x2B68	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x2B6C	0x482D    LDR	R0, [PC, #180]
0x2B6E	0x6800    LDR	R0, [R0, #0]
0x2B70	0xF0400101  ORR	R1, R0, #1
0x2B74	0x482B    LDR	R0, [PC, #172]
0x2B76	0x6001    STR	R1, [R0, #0]
0x2B78	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x2B7A	0x482A    LDR	R0, [PC, #168]
0x2B7C	0x6801    LDR	R1, [R0, #0]
0x2B7E	0xF06F0007  MVN	R0, #7
0x2B82	0x4001    ANDS	R1, R0
0x2B84	0x4827    LDR	R0, [PC, #156]
0x2B86	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x2B88	0x2101    MOVS	R1, #1
0x2B8A	0xB249    SXTB	R1, R1
0x2B8C	0x4826    LDR	R0, [PC, #152]
0x2B8E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x2B90	0x4826    LDR	R0, [PC, #152]
0x2B92	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x2B94	0xF7FFFB66  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x2B98	0x4825    LDR	R0, [PC, #148]
0x2B9A	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x2B9C	0x4825    LDR	R0, [PC, #148]
0x2B9E	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x2BA0	0x4825    LDR	R0, [PC, #148]
0x2BA2	0xEA020100  AND	R1, R2, R0, LSL #0
0x2BA6	0x4825    LDR	R0, [PC, #148]
0x2BA8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x2BAA	0xF0020001  AND	R0, R2, #1
0x2BAE	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x2BB0	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2BB2	0x4822    LDR	R0, [PC, #136]
0x2BB4	0x6800    LDR	R0, [R0, #0]
0x2BB6	0xF0000002  AND	R0, R0, #2
0x2BBA	0x2800    CMP	R0, #0
0x2BBC	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x2BBE	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x2BC0	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x2BC2	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2BC4	0xF4023080  AND	R0, R2, #65536
0x2BC8	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x2BCA	0x481C    LDR	R0, [PC, #112]
0x2BCC	0x6800    LDR	R0, [R0, #0]
0x2BCE	0xF4003000  AND	R0, R0, #131072
0x2BD2	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x2BD4	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x2BD6	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x2BD8	0x460A    MOV	R2, R1
0x2BDA	0x9901    LDR	R1, [SP, #4]
0x2BDC	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x2BDE	0x9101    STR	R1, [SP, #4]
0x2BE0	0x4611    MOV	R1, R2
0x2BE2	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2BE4	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2BE8	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x2BEA	0x4814    LDR	R0, [PC, #80]
0x2BEC	0x6800    LDR	R0, [R0, #0]
0x2BEE	0xF0407180  ORR	R1, R0, #16777216
0x2BF2	0x4812    LDR	R0, [PC, #72]
0x2BF4	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2BF6	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x2BF8	0x4810    LDR	R0, [PC, #64]
0x2BFA	0x6800    LDR	R0, [R0, #0]
0x2BFC	0xF0007000  AND	R0, R0, #33554432
0x2C00	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x2C02	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x2C04	0x460A    MOV	R2, R1
0x2C06	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x2C08	0x480A    LDR	R0, [PC, #40]
0x2C0A	0x6800    LDR	R0, [R0, #0]
0x2C0C	0xF000010C  AND	R1, R0, #12
0x2C10	0x0090    LSLS	R0, R2, #2
0x2C12	0xF000000C  AND	R0, R0, #12
0x2C16	0x4281    CMP	R1, R0
0x2C18	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2C1A	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x2C1C	0xF8DDE000  LDR	LR, [SP, #0]
0x2C20	0xB002    ADD	SP, SP, #8
0x2C22	0x4770    BX	LR
0x2C24	0x3C004002  	FLASH_ACR+0
0x2C28	0x80204247  	FLASH_ACR+0
0x2C2C	0x80244247  	FLASH_ACR+0
0x2C30	0x38044002  	RCC_PLLCFGR+0
0x2C34	0x38084002  	RCC_CFGR+0
0x2C38	0xFFFF000F  	#1048575
0x2C3C	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x2264	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x2266	0x480D    LDR	R0, [PC, #52]
0x2268	0x6800    LDR	R0, [R0, #0]
0x226A	0xF0400101  ORR	R1, R0, #1
0x226E	0x480B    LDR	R0, [PC, #44]
0x2270	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x2272	0x2100    MOVS	R1, #0
0x2274	0x480A    LDR	R0, [PC, #40]
0x2276	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x2278	0x4808    LDR	R0, [PC, #32]
0x227A	0x6801    LDR	R1, [R0, #0]
0x227C	0x4809    LDR	R0, [PC, #36]
0x227E	0x4001    ANDS	R1, R0
0x2280	0x4806    LDR	R0, [PC, #24]
0x2282	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x2284	0x4908    LDR	R1, [PC, #32]
0x2286	0x4809    LDR	R0, [PC, #36]
0x2288	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x228A	0x4804    LDR	R0, [PC, #16]
0x228C	0x6801    LDR	R1, [R0, #0]
0x228E	0xF46F2080  MVN	R0, #262144
0x2292	0x4001    ANDS	R1, R0
0x2294	0x4801    LDR	R0, [PC, #4]
0x2296	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x2298	0xB001    ADD	SP, SP, #4
0x229A	0x4770    BX	LR
0x229C	0x38004002  	RCC_CR+0
0x22A0	0x38084002  	RCC_CFGR+0
0x22A4	0xFFFFFEF6  	#-17367041
0x22A8	0x30102400  	#603992080
0x22AC	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x27D0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x27D2	0x4904    LDR	R1, [PC, #16]
0x27D4	0x4804    LDR	R0, [PC, #16]
0x27D6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x27D8	0x4904    LDR	R1, [PC, #16]
0x27DA	0x4805    LDR	R0, [PC, #20]
0x27DC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x27DE	0xB001    ADD	SP, SP, #4
0x27E0	0x4770    BX	LR
0x27E2	0xBF00    NOP
0x27E4	0x3E800000  	#16000
0x27E8	0x00542000  	___System_CLOCK_IN_KHZ+0
0x27EC	0x00030000  	#3
0x27F0	0x00582000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x279C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x279E	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x27A0	0xB001    ADD	SP, SP, #4
0x27A2	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x27A4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x27A6	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x27AA	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x27AE	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x27B0	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x27B4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x27B6	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x27B8	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x27BA	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x27BC	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x27BE	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x27C2	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x27C6	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x27CA	0xB001    ADD	SP, SP, #4
0x27CC	0x4770    BX	LR
; end of ___EnableFPU
0x2CEC	0xB500    PUSH	(R14)
0x2CEE	0xF8DFB014  LDR	R11, [PC, #20]
0x2CF2	0xF8DFA014  LDR	R10, [PC, #20]
0x2CF6	0xF8DFC014  LDR	R12, [PC, #20]
0x2CFA	0xF7FFFA73  BL	8676
0x2CFE	0xBD00    POP	(R15)
0x2D00	0x4770    BX	LR
0x2D02	0xBF00    NOP
0x2D04	0x00002000  	#536870912
0x2D08	0x00402000  	#536870976
0x2D0C	0x2CAC0000  	#11436
0x2D6C	0xB500    PUSH	(R14)
0x2D6E	0xF8DFB010  LDR	R11, [PC, #16]
0x2D72	0xF8DFA010  LDR	R10, [PC, #16]
0x2D76	0xF7FFFA9B  BL	8880
0x2D7A	0xBD00    POP	(R15)
0x2D7C	0x4770    BX	LR
0x2D7E	0xBF00    NOP
0x2D80	0x00002000  	#536870912
0x2D84	0x00A82000  	#536871080
;__Lib_GPIO_32F4xx_Defs.c,789 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x2C40	0x00000709 ;__GPIO_MODULE_USART1_PA9_10+0
0x2C44	0x0000070A ;__GPIO_MODULE_USART1_PA9_10+4
0x2C48	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x2C4C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x2C50	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x2C54	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x2C58	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x2C5C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x2C60	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x2C64	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x2C68	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x2C6C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x2C70	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x2C74	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+52
0x2C78	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+56
0x2C7C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x2C80	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x2C84	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x2C88	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x2C8C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x2C90	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x2C94	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x2C98	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x2C9C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x2CA0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x2CA4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x2CA8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;Touch.c,0 :: ?ICS?lstr1_Touch [8]
0x2CAC	0x6C654820 ;?ICS?lstr1_Touch+0
0x2CB0	0x00216F6C ;?ICS?lstr1_Touch+4
; end of ?ICS?lstr1_Touch
;,0 :: _initBlock_2 [30]
; Containing: ?ICS?lstr2_Touch [15]
;             ?ICS?lstr3_Touch [15]
0x2CB4	0x6F432058 ;_initBlock_2+0 : ?ICS?lstr2_Touch at 0x2CB4
0x2CB8	0x6964726F ;_initBlock_2+4
0x2CBC	0x6574616E ;_initBlock_2+8
0x2CC0	0x59002073 ;_initBlock_2+12 : ?ICS?lstr3_Touch at 0x2CC3
0x2CC4	0x6F6F4320 ;_initBlock_2+16
0x2CC8	0x6E696472 ;_initBlock_2+20
0x2CCC	0x73657461 ;_initBlock_2+24
0x2CD0	0x0020 ;_initBlock_2+28
; end of _initBlock_2
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x2CD2	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x2CD6	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x2CDA	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x2CDE	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x2CE2	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_5 [2]
; Containing: ?ICS__Lib_TFT___no_acceleration [1]
;             ?ICS__Lib_TFT___MM_plus [1]
0x2CE4	0x0000 ;_initBlock_5+0 : ?ICS__Lib_TFT___no_acceleration at 0x2CE4 : ?ICS__Lib_TFT___MM_plus at 0x2CE5
; end of _initBlock_5
;,0 :: _initBlock_6 [2]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
0x2CE6	0x0000 ;_initBlock_6+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x2CE6 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x2CE7
; end of _initBlock_6
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x2CE8	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;,0 :: _initBlock_8 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
;             ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 [1]
0x2CEA	0x0000 ;_initBlock_8+0 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x2CEA : ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 at 0x2CEB
; end of _initBlock_8
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [168]    _GPIO_Clk_Enable
0x0230     [560]    _GPIO_Config
0x0460      [24]    __Lib_TFT_Defs_Write_to_Port
0x0478      [12]    _Get_Fosc_kHz
0x0484     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x050C     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0608      [26]    _Delay_1us
0x0628      [26]    _Delay_100ms
0x0648      [26]    _Delay_10ms
0x0664      [12]    _Is_TFT_Rotated_180
0x0670      [28]    _ADC1_Get_Sample
0x068C      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x06B8      [60]    __Lib_TFT_Defs_Read_From_Port
0x06F4      [84]    _TFT_SSD1963_8bit_Set_Index
0x0748      [52]    _TFT_Write_Command
0x077C      [84]    _TFT_SSD1963YT_8bit_Write_Command
0x07D0      [52]    _TFT_Set_Index
0x0804     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x08C8      [70]    _GPIO_Alternate_Function_Enable
0x0910      [30]    __Lib_UART_123_45_6_UARTx_Write
0x0930      [22]    _Delay_50us
0x0948     [132]    _RCC_GetClocksFrequency
0x09D0      [22]    _Delay_5ms
0x09E8      [28]    _ADC3_Get_Sample
0x0A04      [28]    _ADC2_Get_Sample
0x0A20      [26]    _Delay_1ms
0x0A3C     [104]    _TFT_Set_Address_R61526
0x0AA4     [104]    _TFT_Set_Address_ILI9481
0x0B0C     [104]    _TFT_Set_Address_ILI9342
0x0B74     [104]    _TFT_Set_Address_ILI9340
0x0BDC      [28]    _UART5_Write
0x0BF8      [28]    _UART4_Write
0x0C14      [28]    _UART2_Write
0x0C30      [28]    _UART3_Write
0x0C4C      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetX
0x0C8C      [38]    __Lib_TouchPanel_TFT_Delay_300us
0x0CB4      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetY_Cal
0x0CF4      [24]    _UART_Write
0x0D0C      [80]    _WordToStr
0x0D5C      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetY
0x0D9C      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetX_Cal
0x0DDC      [44]    _TFT_16bit_Write_Data
0x0E08      [96]    _TFT_Write_Data
0x0E68      [28]    _UART6_Write
0x0E84     [136]    __Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal
0x0F0C      [16]    __Lib_TFT_Is_SSD1963_Set
0x0F1C      [96]    _TFT_SSD1963_8bit_Write_Data
0x0F7C      [64]    _TFT_Set_Brush
0x0FBC      [24]    _TFT_Set_Pen
0x0FD4      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x1004      [24]    _TFT_Move_Cursor
0x101C      [16]    _Is_TFT_Set
0x102C     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x12C0      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x12F4     [276]    __Lib_ADC_123_32F20x_16ch_ADCx_Init
0x1408      [24]    _GPIO_Analog_Input
0x1420     [104]    _TFT_Set_Address_SST7715R
0x1488     [212]    _TFT_Set_Address_HX8352A
0x155C     [328]    _TFT_Set_Address_SSD1963II
0x16A4     [120]    _TFT_Set_Address
0x171C     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x1A30     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x1AD4     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x1EA4     [132]    _TP_TFT_Press_Detect
0x1F28     [560]    _TP_TFT_Get_Coordinates
0x2158      [28]    _UART1_Write_Text
0x2174     [110]    _IntToStr
0x21E4      [20]    ___CC2DW
0x21F8      [54]    _UART_Write_Text
0x2230      [52]    _UART1_Init
0x2264      [76]    __Lib_System_4XX_SystemClockSetDefault
0x22B0      [58]    ___FillZeros
0x22EC     [236]    _TP_TFT_Init
0x23D8      [48]    _TP_TFT_Calibrate_Max
0x2408      [16]    _TP_TFT_Set_ADC_Threshold
0x2418     [144]    _TFT_Fill_Screen
0x24A8      [36]    _TFT_Set_Default_Mode
0x24CC      [28]    _UART1_Write
0x24E8      [48]    _TP_TFT_Calibrate_Min
0x2518     [372]    _ADC_Set_Input_Channel
0x268C     [220]    _TFT_Init_ILI9341_8bit
0x2768      [52]    _ADC1_Init
0x279C       [8]    ___GenExcept
0x27A4      [42]    ___EnableFPU
0x27D0      [36]    __Lib_System_4XX_InitialSetUpFosc
0x27F8     [232]    _main
0x28E0     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x20000000       [8]    ?lstr1_Touch
0x20000008      [15]    ?lstr2_Touch
0x20000017      [15]    ?lstr3_Touch
0x20000026      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000036       [2]    __Lib_TFT_Ptr_Set
0x20000038       [1]    __Lib_TFT___no_acceleration
0x20000039       [1]    __Lib_TFT___MM_plus
0x2000003A       [1]    __Lib_TFT___SSD1963_controller
0x2000003B       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x2000003C       [2]    __Lib_TFT_Defs___controller
0x2000003E       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x2000003F       [1]    __Lib_TouchPanel_TFT__TP_Rotate_180
0x20000040       [7]    _XStr
0x20000047       [7]    _YStr
0x2000004E       [2]    _TFT_DISP_WIDTH
0x20000050       [4]    _ADC_Get_Sample_Ptr
0x20000054       [4]    ___System_CLOCK_IN_KHZ
0x20000058       [4]    __VOLTAGE_RANGE
0x2000005C       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20000060       [2]    _TFT_DISP_HEIGHT
0x20000062       [2]    __Lib_TFT_x_cord
0x20000064       [4]    _TFT_Set_Address_Ptr
0x20000068       [4]    _TFT_Write_Data_Ptr
0x2000006C       [2]    __Lib_TFT_y_cord
0x2000006E       [1]    __Lib_TFT_BrushEnabled
0x2000006F       [1]    __Lib_TFT_GradientEnabled
0x20000070       [2]    __Lib_TFT_BrushColor
0x20000072       [1]    __Lib_TFT_GradientOrientation
0x20000073       [1]    __Lib_TFT_PenWidth
0x20000074       [2]    __Lib_TFT_GradColorFrom
0x20000076       [2]    __Lib_TFT_GradColorTo
0x20000078       [2]    __Lib_TFT_PenColor
0x2000007A       [1]    _ExternalFontSet
0x2000007B       [1]    __Lib_TouchPanel_TFT_ReadY_ChannelNo
0x2000007C       [4]    _TFT_Set_Index_Ptr
0x20000080       [4]    _TFT_Write_Command_Ptr
0x20000084       [2]    __Lib_TouchPanel_TFT_CAL_X_MIN
0x20000086       [2]    __Lib_TouchPanel_TFT_CAL_Y_MIN
0x20000088       [1]    __Lib_TouchPanel_TFT_ReadX_ChannelNo
0x2000008A       [2]    __Lib_TouchPanel_TFT_DISP_WIDTH
0x2000008C       [2]    __Lib_TouchPanel_TFT_DISP_HEIGHT
0x2000008E       [2]    __Lib_TouchPanel_TFT_CAL_X_MAX
0x20000090       [2]    __Lib_TouchPanel_TFT_CAL_Y_MAX
0x20000092       [2]    __Lib_TouchPanel_TFT_x_coord_old
0x20000094       [2]    __Lib_TouchPanel_TFT_y_coord_old
0x20000096       [2]    __Lib_TouchPanel_TFT_ADC_THRESHOLD
0x20000098       [4]    _UART_Wr_Ptr
0x2000009C       [4]    _UART_Rd_Ptr
0x200000A0       [4]    _UART_Rdy_Ptr
0x200000A4       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2C40     [108]    __GPIO_MODULE_USART1_PA9_10
0x2CAC       [8]    ?ICS?lstr1_Touch
0x2CB4      [15]    ?ICS?lstr2_Touch
0x2CC3      [15]    ?ICS?lstr3_Touch
0x2CD2      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x2CE2       [2]    ?ICS__Lib_TFT_Ptr_Set
0x2CE4       [1]    ?ICS__Lib_TFT___no_acceleration
0x2CE5       [1]    ?ICS__Lib_TFT___MM_plus
0x2CE6       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x2CE7       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x2CE8       [2]    ?ICS__Lib_TFT_Defs___controller
0x2CEA       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x2CEB       [1]    ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180
