
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000015                       # Number of seconds simulated
sim_ticks                                    14852000                       # Number of ticks simulated
final_tick                                   14852000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55336                       # Simulator instruction rate (inst/s)
host_op_rate                                    63352                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              174159919                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661240                       # Number of bytes of host memory used
host_seconds                                     0.09                       # Real time elapsed on the host
sim_insts                                        4718                       # Number of instructions simulated
sim_ops                                          5402                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     14852000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           14272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        14272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14272                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 354                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          960948020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          564503097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1525451118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     960948020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        960948020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         960948020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         564503097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1525451118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         355                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         58                       # Number of write requests accepted
system.mem_ctrls.readBursts                       355                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       58                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  21888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   22720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3712                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      14846000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   355                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   58                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           39                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    507.076923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   327.727411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.312894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            8     20.51%     20.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            6     15.38%     35.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            3      7.69%     43.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      7.69%     51.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      2.56%     53.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5     12.82%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      7.69%     74.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      5.13%     79.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8     20.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           39                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    114.891253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    151.320851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                      3938000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                10350500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    1710000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11514.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30264.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1473.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       137.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1529.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    249.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.38                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      295                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      28                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      35946.73                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   192780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                    79695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1677900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              2753670                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                11040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         4005960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                9502725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            639.827969                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime              8776750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE          500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       5814750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      8776750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   171360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    68310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                  756840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              1614240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                45600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         4973250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          110400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy                8354640                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            562.526259                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             10816750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE        90000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF        260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN       287000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       3304000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     10911000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     14852000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    1888                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1076                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               407                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                  657                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     402                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             61.187215                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     324                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 28                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              68                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               65                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     14852000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     14852000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     14852000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     14852000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        14852000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            29705                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               5622                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          10157                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        1888                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                729                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          7763                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     868                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  394                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           557                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          197                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      3508                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   149                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              14967                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.784526                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.173112                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     9456     63.18%     63.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2082     13.91%     77.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      627      4.19%     81.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2802     18.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                14967                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.063558                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.341929                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     5835                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  4083                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      4600                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   128                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    321                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  470                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   119                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                   9264                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1188                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    321                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     6682                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    1062                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1226                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      3867                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  1809                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                   8441                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   373                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    21                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      7                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    118                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1617                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands                8317                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 38952                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups             9707                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                  5119                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     3197                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 20                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       337                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 1916                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1387                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                98                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               24                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                       8007                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  26                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                      7077                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               134                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            2630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         6687                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         14967                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.472840                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.870957                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               10855     72.53%     72.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1902     12.71%     85.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1546     10.33%     95.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 573      3.83%     99.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  91      0.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           14967                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     331     20.82%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     20.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    635     39.94%     60.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   606     38.11%     98.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     98.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               18      1.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                15      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  4042     57.11%     57.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.07%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.04%     57.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1789     25.28%     82.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1207     17.06%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   7077                       # Type of FU issued
system.cpu.iq.rate                           0.238243                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        1590                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.224671                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              30795                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             10661                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses         6449                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  50                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                   8618                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      34                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              179                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          741                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          322                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            31                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    321                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     294                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    70                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                8033                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  1916                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 1387                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 18                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    66                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             31                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          283                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  314                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                  6686                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  1625                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               391                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         2783                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1098                       # Number of branches executed
system.cpu.iew.exec_stores                       1158                       # Number of stores executed
system.cpu.iew.exec_rate                     0.225080                       # Inst execution rate
system.cpu.iew.wb_sent                           6521                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                          6465                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      3064                       # num instructions producing a value
system.cpu.iew.wb_consumers                      5123                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.217640                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.598087                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            2270                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               301                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        14491                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.372783                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.033471                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        11845     81.74%     81.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1379      9.52%     91.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          622      4.29%     95.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          280      1.93%     97.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          161      1.11%     98.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           75      0.52%     99.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           38      0.26%     99.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           36      0.25%     99.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           55      0.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        14491                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 4718                       # Number of instructions committed
system.cpu.commit.committedOps                   5402                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           2240                       # Number of memory references committed
system.cpu.commit.loads                          1175                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                        884                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      4821                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  126                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             3156     58.42%     58.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.06%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.06%     58.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1175     21.75%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1049     19.42%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              5402                       # Class of committed instruction
system.cpu.commit.bw_lim_events                    55                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        22029                       # The number of ROB reads
system.cpu.rob.rob_writes                       15819                       # The number of ROB writes
system.cpu.timesIdled                             180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           14738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        4718                       # Number of Instructions Simulated
system.cpu.committedOps                          5402                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.296100                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.296100                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.158828                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.158828                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                     6993                       # number of integer regfile reads
system.cpu.int_regfile_writes                    3857                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                     24318                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     2385                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    2824                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     30                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     14852000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse            71.306831                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2077                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               131                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.854962                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            140000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    71.306831                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.069636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.069636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.127930                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5007                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5007                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     14852000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data         1201                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1201                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            864                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            5                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            7                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          2065                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2065                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         2065                       # number of overall hits
system.cpu.dcache.overall_hits::total            2065                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           171                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          188                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          359                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            359                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          359                       # number of overall misses
system.cpu.dcache.overall_misses::total           359                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     10162500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10162500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     10725500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10725500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       135000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       135000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     20888000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20888000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     20888000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20888000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         1372                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1372                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         1052                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1052                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         2424                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2424                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         2424                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2424                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.124636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.124636                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.178707                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.178707                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.148102                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.148102                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.148102                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.148102                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59429.824561                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59429.824561                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57050.531915                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57050.531915                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        67500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        67500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 58183.844011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58183.844011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58183.844011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58183.844011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1881                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              21                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    89.571429                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           82                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          146                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          146                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          228                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          228                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           89                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           42                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          131                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          131                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          131                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          131                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      2650500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2650500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      8278500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8278500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      8278500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8278500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.064869                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064869                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.039924                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039924                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.054043                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054043                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.054043                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054043                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63235.955056                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63235.955056                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63107.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63107.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 63194.656489                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63194.656489                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 63194.656489                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63194.656489                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     14852000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     14852000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     14852000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                66                       # number of replacements
system.cpu.icache.tags.tagsinuse            92.997984                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3223                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               224                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.388393                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    92.997984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.363273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.363273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              7230                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             7230                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     14852000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         3223                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3223                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          3223                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3223                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         3223                       # number of overall hits
system.cpu.icache.overall_hits::total            3223                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          280                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           280                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          280                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            280                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          280                       # number of overall misses
system.cpu.icache.overall_misses::total           280                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     15231994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15231994                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     15231994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15231994                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     15231994                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15231994                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         3503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         3503                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3503                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         3503                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3503                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.079931                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.079931                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.079931                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.079931                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.079931                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.079931                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54399.978571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54399.978571                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54399.978571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54399.978571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54399.978571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54399.978571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4568                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                63                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    72.507937                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           66                       # number of writebacks
system.cpu.icache.writebacks::total                66                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          225                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          225                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          225                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          225                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          225                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          225                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     13107496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13107496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     13107496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13107496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     13107496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13107496                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.064231                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064231                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.064231                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064231                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.064231                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064231                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 58255.537778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58255.537778                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 58255.537778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58255.537778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 58255.537778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58255.537778                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     14852000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     14852000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests           422                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           96                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     14852000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                313                       # Transaction distribution
system.membus.trans_dist::WritebackClean           66                       # Transaction distribution
system.membus.trans_dist::ReadExReq                42                       # Transaction distribution
system.membus.trans_dist::ReadExResp               42                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            225                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            89                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        18496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         8384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               356                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.106742                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.309219                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     318     89.33%     89.33% # Request fanout histogram
system.membus.snoop_fanout::1                      38     10.67%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 356                       # Request fanout histogram
system.membus.reqLayer0.occupancy              769500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1184000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             704749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
