{"vcs1":{"timestamp_begin":1731949314.943578390, "rt":2.87, "ut":1.64, "st":0.38}}
{"vcselab":{"timestamp_begin":1731949317.889598266, "rt":1.16, "ut":0.37, "st":0.07}}
{"link":{"timestamp_begin":1731949319.126011577, "rt":0.63, "ut":0.37, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731949314.319640851}
{"VCS_COMP_START_TIME": 1731949314.319640851}
{"VCS_COMP_END_TIME": 1731950458.669777060}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+PERF +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 363032}}
{"stitch_vcselab": {"peak_mem": 242428}}
