

================================================================
== Synthesis Summary Report of 'mul_mec_matrix'
================================================================
+ General Information: 
    * Date:           Wed Dec  8 16:05:32 2021
    * Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
    * Project:        mul_mec_matrix
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |                        Modules                       |  Issue |       | Latency | Latency| Iteration|         | Trip |          |         |         |           |           |     |
    |                        & Loops                       |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ mul_mec_matrix                                      |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|  4 (~0%)|  48 (2%)|  8565 (1%)|  8618 (3%)|    -|
    | + grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364  |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|        -|  9 (~0%)|  5454 (1%)|  4501 (1%)|    -|
    |  o XCL_WG_DIM_X_L                                    |      II|   7.30|        -|       -|        47|        2|     -|       yes|        -|        -|          -|          -|    -|
    | o XCL_WG_DIM_Z_XCL_WG_DIM_Y                          |       -|   7.30|        -|       -|         -|        -|     -|        no|        -|        -|          -|          -|    -|
    +------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+----------+
| Interface  | Data Width | Address Width | Register |
|            | (SW->HW)   |               |          |
+------------+------------+---------------+----------+
| m_axi_gmem | 32 -> 32   | 64            | 0        |
+------------+------------+---------------+----------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 64     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------+
| Argument | Direction | Datatype            |
+----------+-----------+---------------------+
| I        | inout     | int*                |
| wi       | in        | unsigned int const  |
| hi       | in        | unsigned int const  |
| ci       | in        | unsigned int const  |
| K        | inout     | int*                |
| wk       | in        | unsigned int const  |
| nk       | in        | unsigned int const  |
| O        | inout     | int*                |
| wo       | in        | unsigned int const  |
| ho       | in        | unsigned int const  |
| co       | in        | unsigned int const  |
| s        | in        | unsigned int const  |
+----------+-----------+---------------------+

* SW-to-HW Mapping
+----------+-------------------+-----------+----------+-----------------------+
| Argument | HW Name           | HW Type   | HW Usage | HW Info               |
+----------+-------------------+-----------+----------+-----------------------+
| I        | m_axi_gmem        | interface |          |                       |
| I        | s_axi_control I_1 | register  | offset   | offset=0x40, range=32 |
| I        | s_axi_control I_2 | register  | offset   | offset=0x44, range=32 |
| wi       | s_axi_control wi  | register  |          | offset=0x4c, range=32 |
| hi       | s_axi_control hi  | register  |          | offset=0x54, range=32 |
| ci       | s_axi_control ci  | register  |          | offset=0x5c, range=32 |
| K        | m_axi_gmem        | interface |          |                       |
| K        | s_axi_control K_1 | register  | offset   | offset=0x64, range=32 |
| K        | s_axi_control K_2 | register  | offset   | offset=0x68, range=32 |
| wk       | s_axi_control wk  | register  |          | offset=0x70, range=32 |
| nk       | s_axi_control nk  | register  |          | offset=0x78, range=32 |
| O        | m_axi_gmem        | interface |          |                       |
| O        | s_axi_control O_1 | register  | offset   | offset=0x80, range=32 |
| O        | s_axi_control O_2 | register  | offset   | offset=0x84, range=32 |
| wo       | s_axi_control wo  | register  |          | offset=0x8c, range=32 |
| ho       | s_axi_control ho  | register  |          | offset=0x94, range=32 |
| co       | s_axi_control co  | register  |          | offset=0x9c, range=32 |
| s        | s_axi_control s   | register  |          | offset=0xa4, range=32 |
+----------+-------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
| HW Interface | Message                                                                                                                                                                                                                 | Location                              |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
| m_axi_gmem   | Multiple burst writes of length 6 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | mul_mec_matrix/mul_mec_matrix.cl:3:30 |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+

* Bursts and Widening Missed
+--------------+----------------------------------------------------------------------------------------+------------+---------------------------------------+
| HW Interface | Problem                                                                                | Resolution | Location                              |
+--------------+----------------------------------------------------------------------------------------+------------+---------------------------------------+
| m_axi_gmem   | Could not burst due to multiple potential reads to the same bundle in the same region. | 214-224    | mul_mec_matrix/mul_mec_matrix.cl:20:2 |
+--------------+----------------------------------------------------------------------------------------+------------+---------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

