<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<style type="text/css">
span.lineno { color: white; background: #aaaaaa; border-right: solid white 12px }
span.nottickedoff { background: yellow}
span.istickedoff { background: white }
span.tickonlyfalse { margin: -1px; border: 1px solid #f20913; background: #f20913 }
span.tickonlytrue  { margin: -1px; border: 1px solid #60de51; background: #60de51 }
span.funcount { font-size: small; color: orange; z-index: 2; position: absolute; right: 20 }
span.decl { font-weight: bold }
span.spaces    { background: white }
</style>
</head>
<body>
<pre>
<span class="decl"><span class="nottickedoff">never executed</span> <span class="tickonlytrue">always true</span> <span class="tickonlyfalse">always false</span></span>
</pre>
<pre>
<span class="lineno">    1 </span>{-# LANGUAGE FunctionalDependencies #-}
<span class="lineno">    2 </span>{-# LANGUAGE OverloadedStrings #-}
<span class="lineno">    3 </span>{-# LANGUAGE QuasiQuotes #-}
<span class="lineno">    4 </span>{-# LANGUAGE TypeFamilies #-}
<span class="lineno">    5 </span>
<span class="lineno">    6 </span>{- |
<span class="lineno">    7 </span>Module      : NITTA.Project.TestBench
<span class="lineno">    8 </span>Description : Generation a test bench for the target system.
<span class="lineno">    9 </span>Copyright   : (c) Aleksandr Penskoi, 2019
<span class="lineno">   10 </span>License     : BSD3
<span class="lineno">   11 </span>Maintainer  : aleksandr.penskoi@gmail.com
<span class="lineno">   12 </span>Stability   : experimental
<span class="lineno">   13 </span>-}
<span class="lineno">   14 </span>module NITTA.Project.TestBench (
<span class="lineno">   15 </span>    Testable (..),
<span class="lineno">   16 </span>    IOTestBench (..),
<span class="lineno">   17 </span>    TestEnvironment (..),
<span class="lineno">   18 </span>    TestbenchReport (..),
<span class="lineno">   19 </span>    testBenchTopModuleName,
<span class="lineno">   20 </span>    verilogProjectFiles,
<span class="lineno">   21 </span>    SnippetTestBenchConf (..),
<span class="lineno">   22 </span>    snippetTestBench,
<span class="lineno">   23 </span>) where
<span class="lineno">   24 </span>
<span class="lineno">   25 </span>import Data.Default
<span class="lineno">   26 </span>import Data.HashMap.Strict qualified as HM
<span class="lineno">   27 </span>import Data.List qualified as L
<span class="lineno">   28 </span>import Data.String.Interpolate
<span class="lineno">   29 </span>import Data.String.ToString
<span class="lineno">   30 </span>import Data.String.Utils qualified as S
<span class="lineno">   31 </span>import Data.Text qualified as T
<span class="lineno">   32 </span>import Data.Typeable
<span class="lineno">   33 </span>import GHC.Generics (Generic)
<span class="lineno">   34 </span>import NITTA.Intermediate.Types
<span class="lineno">   35 </span>import NITTA.Model.Problems
<span class="lineno">   36 </span>import NITTA.Model.ProcessorUnits.Types
<span class="lineno">   37 </span>
<span class="lineno">   38 </span>import NITTA.Project.Types
<span class="lineno">   39 </span>import NITTA.Project.VerilogSnippets
<span class="lineno">   40 </span>import NITTA.Utils
<span class="lineno">   41 </span>import Prettyprinter
<span class="lineno">   42 </span>import System.FilePath.Posix (joinPath, (&lt;/&gt;))
<span class="lineno">   43 </span>
<span class="lineno">   44 </span>-- | Type class for all testable parts of a target system.
<span class="lineno">   45 </span>class Testable m v x | m -&gt; v x where
<span class="lineno">   46 </span>    testBenchImplementation :: Project m v x -&gt; Implementation
<span class="lineno">   47 </span>
<span class="lineno">   48 </span>{- | Processor units with input/output ports should be tested by generation
<span class="lineno">   49 </span>external input ports signals and checking output port signals.
<span class="lineno">   50 </span>-}
<span class="lineno">   51 </span>class IOTestBench pu v x | pu -&gt; v x where
<span class="lineno">   52 </span>    testEnvironmentInitFlag :: T.Text -&gt; pu -&gt; Maybe T.Text
<span class="lineno">   53 </span>    <span class="decl"><span class="istickedoff">testEnvironmentInitFlag _title _pu = Nothing</span></span>
<span class="lineno">   54 </span>
<span class="lineno">   55 </span>    testEnvironment :: T.Text -&gt; pu -&gt; UnitEnv pu -&gt; TestEnvironment v x -&gt; Maybe Verilog
<span class="lineno">   56 </span>    <span class="decl"><span class="istickedoff">testEnvironment _title _pu _env _tEnv = Nothing</span></span>
<span class="lineno">   57 </span>
<span class="lineno">   58 </span>-- | Information required for testbench generation.
<span class="lineno">   59 </span>data TestEnvironment v x = TestEnvironment
<span class="lineno">   60 </span>    { <span class="nottickedoff"><span class="decl"><span class="nottickedoff">teCntx</span></span></span> :: Cntx v x
<span class="lineno">   61 </span>    -- ^ expected data
<span class="lineno">   62 </span>    , <span class="nottickedoff"><span class="decl"><span class="nottickedoff">teComputationDuration</span></span></span> :: Int
<span class="lineno">   63 </span>    -- ^ duration of computational process
<span class="lineno">   64 </span>    }
<span class="lineno">   65 </span>
<span class="lineno">   66 </span>data TestbenchReport v x = TestbenchReport
<span class="lineno">   67 </span>    { <span class="istickedoff"><span class="decl"><span class="istickedoff">tbStatus</span></span></span> :: Bool
<span class="lineno">   68 </span>    , <span class="nottickedoff"><span class="decl"><span class="nottickedoff">tbPath</span></span></span> :: FilePath
<span class="lineno">   69 </span>    , <span class="nottickedoff"><span class="decl"><span class="nottickedoff">tbFiles</span></span></span> :: [FilePath]
<span class="lineno">   70 </span>    , <span class="nottickedoff"><span class="decl"><span class="nottickedoff">tbFunctions</span></span></span> :: [T.Text]
<span class="lineno">   71 </span>    , <span class="nottickedoff"><span class="decl"><span class="nottickedoff">tbSynthesisSteps</span></span></span> :: [T.Text]
<span class="lineno">   72 </span>    , <span class="nottickedoff"><span class="decl"><span class="nottickedoff">tbCompilerDump</span></span></span> :: T.Text
<span class="lineno">   73 </span>    , <span class="nottickedoff"><span class="decl"><span class="nottickedoff">tbSimulationDump</span></span></span> :: T.Text
<span class="lineno">   74 </span>    , <span class="nottickedoff"><span class="decl"><span class="nottickedoff">tbFunctionalSimulationLog</span></span></span> :: [HM.HashMap v x]
<span class="lineno">   75 </span>    , <span class="nottickedoff"><span class="decl"><span class="nottickedoff">tbLogicalSimulationLog</span></span></span> :: [HM.HashMap v x]
<span class="lineno">   76 </span>    }
<span class="lineno">   77 </span>    deriving (<span class="decl"><span class="nottickedoff"><span class="decl"><span class="nottickedoff">Generic</span></span></span></span>)
<span class="lineno">   78 </span>
<span class="lineno">   79 </span>instance <span class="decl"><span class="nottickedoff"><span class="decl"><span class="nottickedoff">(ToString v, Show x) =&gt; Show (TestbenchReport v x)</span></span></span></span> where
<span class="lineno">   80 </span>    <span class="decl"><span class="istickedoff">show</span>
<span class="lineno">   81 </span><span class="spaces">        </span><span class="istickedoff">TestbenchReport</span>
<span class="lineno">   82 </span><span class="spaces">            </span><span class="istickedoff">{ tbPath</span>
<span class="lineno">   83 </span><span class="spaces">            </span><span class="istickedoff">, tbFiles</span>
<span class="lineno">   84 </span><span class="spaces">            </span><span class="istickedoff">, tbFunctions</span>
<span class="lineno">   85 </span><span class="spaces">            </span><span class="istickedoff">, tbSynthesisSteps</span>
<span class="lineno">   86 </span><span class="spaces">            </span><span class="istickedoff">, tbCompilerDump</span>
<span class="lineno">   87 </span><span class="spaces">            </span><span class="istickedoff">, tbSimulationDump</span>
<span class="lineno">   88 </span><span class="spaces">            </span><span class="istickedoff">} =</span>
<span class="lineno">   89 </span><span class="spaces">            </span><span class="istickedoff">(show :: Doc () -&gt; String)</span>
<span class="lineno">   90 </span><span class="spaces">                </span><span class="istickedoff">[__i|</span>
<span class="lineno">   91 </span><span class="spaces">                    </span><span class="istickedoff">Project: #{ tbPath }</span>
<span class="lineno">   92 </span><span class="spaces">                    </span><span class="istickedoff">Files:</span>
<span class="lineno">   93 </span><span class="spaces">                        </span><span class="istickedoff">#{ nest 4 $ vsep $ map pretty tbFiles }</span>
<span class="lineno">   94 </span><span class="spaces">                    </span><span class="istickedoff">Functional blocks:</span>
<span class="lineno">   95 </span><span class="spaces">                        </span><span class="istickedoff">#{ nest 4 $ vsep $ map pretty tbFunctions }</span>
<span class="lineno">   96 </span><span class="spaces">                    </span><span class="istickedoff">Steps:</span>
<span class="lineno">   97 </span><span class="spaces">                        </span><span class="istickedoff">#{ nest 4 $ vsep $ map pretty tbSynthesisSteps }</span>
<span class="lineno">   98 </span><span class="spaces">                    </span><span class="istickedoff">compiler dump:</span>
<span class="lineno">   99 </span><span class="spaces">                        </span><span class="istickedoff">#{ nest 4 $ pretty tbCompilerDump }</span>
<span class="lineno">  100 </span><span class="spaces">                    </span><span class="istickedoff">simulation dump:</span>
<span class="lineno">  101 </span><span class="spaces">                        </span><span class="istickedoff">#{ nest 4 $ pretty tbSimulationDump }</span>
<span class="lineno">  102 </span><span class="spaces">                </span><span class="istickedoff">|]</span></span>
<span class="lineno">  103 </span>
<span class="lineno">  104 </span>-- | Get name of testbench top module.
<span class="lineno">  105 </span>testBenchTopModuleName ::
<span class="lineno">  106 </span>    (TargetSystemComponent m, Testable m v x) =&gt; Project m v x -&gt; FilePath
<span class="lineno">  107 </span><span class="decl"><span class="istickedoff">testBenchTopModuleName prj = S.replace &quot;.v&quot; &quot;&quot; $ last $ verilogProjectFiles prj</span></span>
<span class="lineno">  108 </span>
<span class="lineno">  109 </span>-- | Generate list of project verilog files (including testbench).
<span class="lineno">  110 </span><span class="decl"><span class="istickedoff">verilogProjectFiles prj@Project{pName, pUnit, pInProjectNittaPath} =</span>
<span class="lineno">  111 </span><span class="spaces">    </span><span class="istickedoff">map</span>
<span class="lineno">  112 </span><span class="spaces">        </span><span class="istickedoff">(pInProjectNittaPath &lt;/&gt;)</span>
<span class="lineno">  113 </span><span class="spaces">        </span><span class="istickedoff">$ L.nub</span>
<span class="lineno">  114 </span><span class="spaces">        </span><span class="istickedoff">$ filter (&quot;.v&quot; `L.isSuffixOf`)</span>
<span class="lineno">  115 </span><span class="spaces">        </span><span class="istickedoff">$ concatMap</span>
<span class="lineno">  116 </span><span class="spaces">            </span><span class="istickedoff">(addPath &quot;&quot;)</span>
<span class="lineno">  117 </span><span class="spaces">            </span><span class="istickedoff">[hardware <span class="nottickedoff">pName</span> pUnit, testBenchImplementation prj]</span>
<span class="lineno">  118 </span><span class="spaces">    </span><span class="istickedoff">where</span>
<span class="lineno">  119 </span><span class="spaces">        </span><span class="istickedoff">addPath p (Aggregate (Just p') subInstances) = concatMap (addPath $ joinPath [p, p']) subInstances</span>
<span class="lineno">  120 </span><span class="spaces">        </span><span class="istickedoff">addPath p (Aggregate Nothing subInstances) = concatMap (addPath $ joinPath [p]) subInstances</span>
<span class="lineno">  121 </span><span class="spaces">        </span><span class="istickedoff">addPath p (Immediate fn _) = [joinPath [p, fn]]</span>
<span class="lineno">  122 </span><span class="spaces">        </span><span class="istickedoff">addPath _ (FromLibrary fn) = [joinPath [&quot;lib&quot;, fn]]</span>
<span class="lineno">  123 </span><span class="spaces">        </span><span class="istickedoff">addPath _ Empty = <span class="nottickedoff">[]</span></span></span>
<span class="lineno">  124 </span>
<span class="lineno">  125 </span>-- | Data Type for SnippetTestBench function
<span class="lineno">  126 </span>data SnippetTestBenchConf m = SnippetTestBenchConf
<span class="lineno">  127 </span>    { <span class="nottickedoff"><span class="decl"><span class="nottickedoff">tbcSignals</span></span></span> :: [T.Text]
<span class="lineno">  128 </span>    , <span class="nottickedoff"><span class="decl"><span class="nottickedoff">tbcPorts</span></span></span> :: Ports m
<span class="lineno">  129 </span>    , <span class="nottickedoff"><span class="decl"><span class="nottickedoff">tbcMC2verilogLiteral</span></span></span> :: Microcode m -&gt; T.Text
<span class="lineno">  130 </span>    }
<span class="lineno">  131 </span>
<span class="lineno">  132 </span>-- | Function for testBench PU test
<span class="lineno">  133 </span>snippetTestBench ::
<span class="lineno">  134 </span>    forall m v x t.
<span class="lineno">  135 </span>    ( WithFunctions m (F v x)
<span class="lineno">  136 </span>    , ProcessorUnit m v x t
<span class="lineno">  137 </span>    , TargetSystemComponent m
<span class="lineno">  138 </span>    , UnambiguouslyDecode m
<span class="lineno">  139 </span>    , Typeable m
<span class="lineno">  140 </span>    , Show (Instruction m)
<span class="lineno">  141 </span>    , Default (Microcode m)
<span class="lineno">  142 </span>    ) =&gt;
<span class="lineno">  143 </span>    Project m v x -&gt;
<span class="lineno">  144 </span>    SnippetTestBenchConf m -&gt;
<span class="lineno">  145 </span>    T.Text
<span class="lineno">  146 </span><span class="decl"><span class="istickedoff">snippetTestBench</span>
<span class="lineno">  147 </span><span class="spaces">    </span><span class="istickedoff">Project{pName, pUnit, pTestCntx = Cntx{cntxProcess}, pUnitEnv}</span>
<span class="lineno">  148 </span><span class="spaces">    </span><span class="istickedoff">SnippetTestBenchConf{tbcSignals, tbcPorts, tbcMC2verilogLiteral} =</span>
<span class="lineno">  149 </span><span class="spaces">        </span><span class="istickedoff">let cycleCntx = head cntxProcess</span>
<span class="lineno">  150 </span><span class="spaces">            </span><span class="istickedoff">name = moduleName <span class="nottickedoff">pName</span> <span class="nottickedoff">pUnit</span></span>
<span class="lineno">  151 </span><span class="spaces">            </span><span class="istickedoff">p@Process{steps} = process pUnit</span>
<span class="lineno">  152 </span><span class="spaces">            </span><span class="istickedoff">fs = functions pUnit</span>
<span class="lineno">  153 </span><span class="spaces">            </span><span class="istickedoff">inst =</span>
<span class="lineno">  154 </span><span class="spaces">                </span><span class="istickedoff">hardwareInstance</span>
<span class="lineno">  155 </span><span class="spaces">                    </span><span class="istickedoff">pName</span>
<span class="lineno">  156 </span><span class="spaces">                    </span><span class="istickedoff">pUnit</span>
<span class="lineno">  157 </span><span class="spaces">                    </span><span class="istickedoff">pUnitEnv</span>
<span class="lineno">  158 </span><span class="spaces">                        </span><span class="istickedoff">{ ctrlPorts = Just tbcPorts</span>
<span class="lineno">  159 </span><span class="spaces">                        </span><span class="istickedoff">, valueIn = Just (&quot;data_in&quot;, &quot;attr_in&quot;)</span>
<span class="lineno">  160 </span><span class="spaces">                        </span><span class="istickedoff">, valueOut = Just (&quot;data_out&quot;, &quot;attr_out&quot;)</span>
<span class="lineno">  161 </span><span class="spaces">                        </span><span class="istickedoff">}</span>
<span class="lineno">  162 </span><span class="spaces">            </span><span class="istickedoff">controlSignals =</span>
<span class="lineno">  163 </span><span class="spaces">                </span><span class="istickedoff">map</span>
<span class="lineno">  164 </span><span class="spaces">                    </span><span class="istickedoff">( \t -&gt;</span>
<span class="lineno">  165 </span><span class="spaces">                        </span><span class="istickedoff">let setSignals = pretty $ tbcMC2verilogLiteral (microcodeAt pUnit t)</span>
<span class="lineno">  166 </span><span class="spaces">                            </span><span class="istickedoff">x = targetVal t</span>
<span class="lineno">  167 </span><span class="spaces">                            </span><span class="istickedoff">setValueBus = [i|data_in &lt;= #{ dataLiteral x }; attr_in &lt;= #{ attrLiteral x };|]</span>
<span class="lineno">  168 </span><span class="spaces">                         </span><span class="istickedoff">in setSignals &lt;&gt; &quot; &quot; &lt;&gt; setValueBus &lt;&gt; &quot; @(posedge clk);&quot;</span>
<span class="lineno">  169 </span><span class="spaces">                    </span><span class="istickedoff">)</span>
<span class="lineno">  170 </span><span class="spaces">                    </span><span class="istickedoff">[0 .. nextTick p + 1]</span>
<span class="lineno">  171 </span><span class="spaces">            </span><span class="istickedoff">targetVal t</span>
<span class="lineno">  172 </span><span class="spaces">                </span><span class="istickedoff">| Just (Target v) &lt;- endpointAt t p =</span>
<span class="lineno">  173 </span><span class="spaces">                    </span><span class="istickedoff">getCntx cycleCntx v</span>
<span class="lineno">  174 </span><span class="spaces">                </span><span class="istickedoff">| <span class="tickonlytrue">otherwise</span> = 0</span>
<span class="lineno">  175 </span><span class="spaces">            </span><span class="istickedoff">busCheck = map busCheck' [0 .. nextTick p + 1]</span>
<span class="lineno">  176 </span><span class="spaces">                </span><span class="istickedoff">where</span>
<span class="lineno">  177 </span><span class="spaces">                    </span><span class="istickedoff">busCheck' t</span>
<span class="lineno">  178 </span><span class="spaces">                        </span><span class="istickedoff">| Just (Source vs) &lt;- endpointAt t p =</span>
<span class="lineno">  179 </span><span class="spaces">                            </span><span class="istickedoff">let v = oneOf vs</span>
<span class="lineno">  180 </span><span class="spaces">                                </span><span class="istickedoff">x = getCntx cycleCntx v</span>
<span class="lineno">  181 </span><span class="spaces">                             </span><span class="istickedoff">in [i|@(posedge clk); assertWithAttr(0, 0, data_out, attr_out, #{ dataLiteral x }, #{ attrLiteral x }, &quot;#{ toString v }&quot;);|]</span>
<span class="lineno">  182 </span><span class="spaces">                        </span><span class="istickedoff">| <span class="tickonlytrue">otherwise</span> =</span>
<span class="lineno">  183 </span><span class="spaces">                            </span><span class="istickedoff">[i|@(posedge clk); traceWithAttr(0, 0, data_out, attr_out);|]</span>
<span class="lineno">  184 </span><span class="spaces">            </span><span class="istickedoff">tbcSignals' = map (\x -&gt; [i|reg #{x};|]) tbcSignals</span>
<span class="lineno">  185 </span><span class="spaces">         </span><span class="istickedoff">in doc2text</span>
<span class="lineno">  186 </span><span class="spaces">                </span><span class="istickedoff">[__i|<span class="nottickedoff"><span class="istickedoff"></span></span></span>
<span class="lineno">  187 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">module #{name}_tb();</span></span></span>
<span class="lineno">  188 </span><span class="spaces"></span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff"></span></span></span>
<span class="lineno">  189 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">parameter DATA_WIDTH = #{ dataWidth (def :: x) };</span></span></span>
<span class="lineno">  190 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">parameter ATTR_WIDTH = #{ attrWidth (def :: x) };</span></span></span>
<span class="lineno">  191 </span><span class="spaces"></span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff"></span></span></span>
<span class="lineno">  192 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">/*</span></span></span>
<span class="lineno">  193 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">Algorithm:</span></span></span>
<span class="lineno">  194 </span><span class="spaces">                        </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">#{ nest 4 $ vsep $ map viaShow fs }</span></span></span>
<span class="lineno">  195 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">Process:</span></span></span>
<span class="lineno">  196 </span><span class="spaces">                        </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">#{ nest 4 $ vsep $ map viaShow $ reverse steps }</span></span></span>
<span class="lineno">  197 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">Context:</span></span></span>
<span class="lineno">  198 </span><span class="spaces">                        </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">#{ nest 4 $ viaShow cycleCntx }</span></span></span>
<span class="lineno">  199 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">*/</span></span></span>
<span class="lineno">  200 </span><span class="spaces"></span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff"></span></span></span>
<span class="lineno">  201 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">reg clk, rst;</span></span></span>
<span class="lineno">  202 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">#{ vsep tbcSignals' }</span></span></span>
<span class="lineno">  203 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">reg [DATA_WIDTH-1:0]  data_in;</span></span></span>
<span class="lineno">  204 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">reg [ATTR_WIDTH-1:0]  attr_in;</span></span></span>
<span class="lineno">  205 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">wire [DATA_WIDTH-1:0] data_out;</span></span></span>
<span class="lineno">  206 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">wire [ATTR_WIDTH-1:0] attr_out;</span></span></span>
<span class="lineno">  207 </span><span class="spaces"></span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff"></span></span></span>
<span class="lineno">  208 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">#{ inst }</span></span></span>
<span class="lineno">  209 </span><span class="spaces"></span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff"></span></span></span>
<span class="lineno">  210 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">#{ snippetClkGen }</span></span></span>
<span class="lineno">  211 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">#{ snippetDumpFile name }</span></span></span>
<span class="lineno">  212 </span><span class="spaces"></span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff"></span></span></span>
<span class="lineno">  213 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">initial begin</span></span></span>
<span class="lineno">  214 </span><span class="spaces">                        </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">@(negedge rst);</span></span></span>
<span class="lineno">  215 </span><span class="spaces">                        </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">#{nest 4 $ vsep controlSignals}</span></span></span>
<span class="lineno">  216 </span><span class="spaces">                        </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">$finish;</span></span></span>
<span class="lineno">  217 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">end</span></span></span>
<span class="lineno">  218 </span><span class="spaces"></span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff"></span></span></span>
<span class="lineno">  219 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">initial begin</span></span></span>
<span class="lineno">  220 </span><span class="spaces">                        </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">@(negedge rst);</span></span></span>
<span class="lineno">  221 </span><span class="spaces">                        </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">#{ nest 4 $ vsep busCheck }</span></span></span>
<span class="lineno">  222 </span><span class="spaces">                                </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">$finish;</span></span></span>
<span class="lineno">  223 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">end</span></span></span>
<span class="lineno">  224 </span><span class="spaces"></span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff"></span></span></span>
<span class="lineno">  225 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">#{ verilogHelper (def :: x) }</span></span></span>
<span class="lineno">  226 </span><span class="spaces"></span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff"></span></span></span>
<span class="lineno">  227 </span><span class="spaces">                    </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">endmodule</span></span></span>
<span class="lineno">  228 </span><span class="spaces">                </span><span class="istickedoff"><span class="nottickedoff"><span class="istickedoff">|]</span></span></span></span>

</pre>
</body>
</html>
