
=Weekly Regression Report

==Total regression reposrt

The results of the "regression" run over the weekend are available.

[cols=5*,options=header]
|===
|IP/SS Name
|TOTAL
|PASSED
|FAILED
|PROGRESS(%)
|usb_device0
|15
|15
|0
|100 (%)

|usb_host0
|12
|11
|1
|91 (%)

|peri_gpio0
|13
|3
|10
|23 (%)

|lpddr40
|59
|48
|11
|81 (%)

|lpddr41
|59
|47
|12
|79 (%)

|peri_uart0
|32
|31
|1
|96 (%)

|peri_uart1
|32
|31
|1
|96 (%)

|isp_uart0
|1
|1
|0
|100 (%)

|peri_i2c_master_slave0
|21
|19
|2
|90 (%)

|peri_i2c_master_slave1
|21
|19
|2
|90 (%)

|peri_i2c_master_slave2
|23
|21
|2
|91 (%)

|peri_i2c_master_slave3
|23
|21
|2
|91 (%)

|peri_i2c_slave_master0
|14
|14
|0
|100 (%)

|peri_i2c_slave_master1
|14
|14
|0
|100 (%)

|peri_i2c_slave_master2
|14
|14
|0
|100 (%)

|peri_i2c_slave_master3
|14
|14
|0
|100 (%)

|isp_i2c_master_slave0
|1
|1
|0
|100 (%)

|peri_spi_slave0
|16
|16
|0
|100 (%)

|peri_spi_master0
|20
|20
|0
|100 (%)

|peri_spi_master1
|20
|20
|0
|100 (%)

|peri_qspi_master0
|16
|16
|0
|100 (%)

|peri_qspi_master1
|16
|16
|0
|100 (%)

|peri_sifive_qspi_master0
|10
|8
|2
|80 (%)

|stge_emmc0
|17
|9
|8
|52 (%)

|stge_sdhc0
|18
|9
|9
|50 (%)

|cl0_jtag0
|11
|11
|0
|100 (%)

|peri_i2s_slave_receiver0
|18
|18
|0
|100 (%)

|peri_i2s_slave_transmitter0
|22
|18
|4
|81 (%)

|mipi0
|39
|33
|6
|84 (%)

|ethernet0
|45
|1
|44
|2 (%)

|simio0
|1
|0
|1
|0 (%)

|cl0_u540
|6
|5
|1
|83 (%)

|cl0_u541
|6
|5
|1
|83 (%)

|bus_error0
|3
|1
|2
|33 (%)

|synopsys_dma0
|13
|0
|13
|0 (%)

|mbox0
|4
|1
|3
|25 (%)

|backdoor0
|3
|0
|3
|0 (%)

|bootrom0
|5
|0
|5
|0 (%)

|peri_timer0
|12
|12
|0
|100 (%)

|peri_timer1
|12
|12
|0
|100 (%)

|peri_timer2
|12
|12
|0
|100 (%)

|peri_timer3
|12
|12
|0
|100 (%)

|isp0
|31
|9
|22
|29 (%)

|peri_wdt0
|14
|13
|1
|92 (%)

|scu0
|11
|3
|8
|27 (%)

|keti0
|10
|0
|10
|0 (%)

|cbu0
|1
|0
|1
|0 (%)

|sys_otp0
|7
|0
|7
|0 (%)

|sys_pvt0
|8
|0
|8
|0 (%)

|cl0_trace_enc0
|12
|12
|0
|100 (%)

|u540
|6
|1
|5
|16 (%)

|pad_ctrl0
|4
|2
|2
|50 (%)


|TOTAL
|829
|619
|210
|74 (%)

|===


==Test list regression reposrt


=== TEST_LIST : usb_device0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|usb_device0_30_ss_dev_bulk_in_test
|PASSED

|usb_device0_30_ss_dev_bulk_in_len_low_mid_high_test
|PASSED

|usb_device0_30_ss_dev_bulk_out_test
|PASSED

|usb_device0_30_ss_dev_interrupt_in_test
|PASSED

|usb_device0_30_ss_dev_interrupt_out_test
|PASSED

|usb_device0_30_ss_dev_control_read_test
|PASSED

|usb_device0_30_ss_dev_control_write_test
|PASSED

|usb_device0_30_ss_dev_isochronous_in_test
|PASSED

|usb_device0_30_ss_dev_isochronous_out_test
|PASSED

|usb_device0_30_ss_dev_soc_bus_loopback_test
|PASSED

|usb_device0_30_ss_dev_bulk_in_10k_test
|PASSED

|usb_device0_30_ss_dev_bulk_out_10k_test
|PASSED

|usb_device0_30_ss_dev_ltssm_u0_to_u1_to_u0_test
|PASSED

|usb_device0_30_ss_dev_ltssm_u0_to_u2_to_u0_test
|PASSED

|usb_device0_30_ss_dev_ltssm_u0_to_u3_to_u0_test
|PASSED


|===

=== TEST_LIST : usb_host0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|usb_host0_30_ss_hst_bulk_in_test
|PASSED

|usb_host0_30_ss_hst_bulk_out_test
|PASSED

|usb_host0_30_ss_hst_control_read_test
|PASSED

|usb_host0_30_ss_hst_control_write_test
|PASSED

|usb_host0_30_ss_hst_interrupt_in_test
|PASSED

|usb_host0_30_ss_hst_interrupt_out_test
|PASSED

|usb_host0_30_ss_hst_isochronous_out_test
|PASSED

|usb_host0_30_reg_rw_test
|PASSED

|usb_host0_30_sfr_reg_rw_test
|PASSED

|usb_host0_30_phy_cra_test
|PASSED

|usb_host0_20_phy_bypass_test
|PASSED

|usb_host0_30_ss_hst_isochronous_in_test
|FAILED


|===

=== TEST_LIST : peri_gpio0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_gpio0_reg_rw_test
|PASSED

|peri_gpio0_int_debounce
|PASSED

|peri_gpio0_gls_test
|PASSED

|peri_gpio0_reg_test
|FAILED

|peri_gpio0_reg_default
|FAILED

|peri_gpio0_cold_reset_test
|FAILED

|peri_gpio0_int_pos_edge
|FAILED

|peri_gpio0_int_neg_edge
|FAILED

|peri_gpio0_int_both_edge
|FAILED

|peri_gpio0_int_pos_level
|FAILED

|peri_gpio0_int_neg_level
|FAILED

|peri_gpio0_output_sw_test
|FAILED

|peri_gpio0_input_sw_test
|FAILED


|===

=== TEST_LIST : lpddr40
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|lpddr40_training_3200M_test
|PASSED

|lpddr40_training_4267M_test
|PASSED

|lpddr40_CBT_training_test
|PASSED

|lpddr40_sanity_test
|PASSED

|lpddr40_samsung_lpddr4X_gfcl_8G_test
|PASSED

|lpddr40_samsung_lpddr4X_mgcl_8G_test
|PASSED

|lpddr40_hynix_lpddr4X_8G_test
|PASSED

|lpddr40_nanya_lpddr4X_8G_test
|PASSED

|lpddr40_micron_lpddr4X_8G_test
|PASSED

|lpddr40_jedec_lpddr4B_8G_3200_test
|PASSED

|lpddr40_jedec_lpddr4B_8G_4267_test
|PASSED

|lpddr40_jedec_lpddr4B_16G_3200_test
|PASSED

|lpddr40_jedec_lpddr4B_16G_4267_test
|PASSED

|lpddr40_memory_interleave_test
|PASSED

|lpddr40_bank_interleave_16G_test
|PASSED

|lpddr40_bank_interleave_8G_test
|PASSED

|lpddr40_cpu_2_ch_interleave_16G_test
|PASSED

|lpddr40_cpu_2_ch_interleave_8G_test
|PASSED

|lpddr40_byte_access_test
|PASSED

|lpddr40_2byte_access_test
|PASSED

|lpddr40_self_refresh_8G_test
|PASSED

|lpddr40_powerdown_8G_test
|PASSED

|lpddr40_freq_reconfig_4266_3200_8G_test
|PASSED

|lpddr40_precharge_8G_test
|PASSED

|lpddr40_all_bank_refresh0_8G_test
|PASSED

|lpddr40_all_bank_refresh1_8G_test
|PASSED

|lpddr40_all_bank_refresh2_8G_test
|PASSED

|lpddr40_all_bank_refresh3_8G_test
|PASSED

|lpddr40_all_bank_refresh4_8G_test
|PASSED

|lpddr40_all_bank_refresh5_8G_test
|PASSED

|lpddr40_all_bank_refresh6_8G_test
|PASSED

|lpddr40_all_bank_refresh7_8G_test
|PASSED

|lpddr40_self_refresh_16G_test
|PASSED

|lpddr40_powerdown_16G_test
|PASSED

|lpddr40_freq_reconfig_4266_3200_16G_test
|PASSED

|lpddr40_precharge_16G_test
|PASSED

|lpddr40_all_bank_refresh0_16G_test
|PASSED

|lpddr40_all_bank_refresh1_16G_test
|PASSED

|lpddr40_all_bank_refresh2_16G_test
|PASSED

|lpddr40_all_bank_refresh3_16G_test
|PASSED

|lpddr40_all_bank_refresh4_16G_test
|PASSED

|lpddr40_all_bank_refresh5_16G_test
|PASSED

|lpddr40_all_bank_refresh6_16G_test
|PASSED

|lpddr40_all_bank_refresh7_16G_test
|PASSED

|lpddr40_backdoor_rand_wr_rd_test
|PASSED

|lpddr40_backdoor_write_test
|PASSED

|lpddr40_cpu_write_perf_test
|PASSED

|lpddr40_cpu_read_perf_test
|PASSED

|lpddr40_backdoor_read_test
|FAILED

|lpddr40_phy_reg_test
|FAILED

|lpddr40_omc_reg_test
|FAILED

|lpddr40_pll_reg_test
|FAILED

|lpddr40_memory_sweep
|FAILED

|lpddr40_memory_sweep_non_cache
|FAILED

|lpddr40_multi_core_cpu_cachable_address_perf_test
|FAILED

|lpddr40_ddrc_rd_wr_ap_test
|FAILED

|lpddr40_hw_zq_test
|FAILED

|lpddr40_interrupt_test
|FAILED

|lpddr40_scu_test
|FAILED


|===

=== TEST_LIST : lpddr41
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|lpddr41_training_3200M_test
|PASSED

|lpddr41_training_4267M_test
|PASSED

|lpddr41_CBT_training_test
|PASSED

|lpddr41_sanity_test
|PASSED

|lpddr41_samsung_lpddr4X_gfcl_8G_test
|PASSED

|lpddr41_samsung_lpddr4X_mgcl_8G_test
|PASSED

|lpddr41_hynix_lpddr4X_8G_test
|PASSED

|lpddr41_nanya_lpddr4X_8G_test
|PASSED

|lpddr41_micron_lpddr4X_8G_test
|PASSED

|lpddr41_jedec_lpddr4B_8G_3200_test
|PASSED

|lpddr41_jedec_lpddr4B_8G_4267_test
|PASSED

|lpddr41_jedec_lpddr4B_16G_3200_test
|PASSED

|lpddr41_jedec_lpddr4B_16G_4267_test
|PASSED

|lpddr41_memory_interleave_test
|PASSED

|lpddr41_bank_interleave_16G_test
|PASSED

|lpddr41_bank_interleave_8G_test
|PASSED

|lpddr41_cpu_2_ch_interleave_16G_test
|PASSED

|lpddr41_cpu_2_ch_interleave_8G_test
|PASSED

|lpddr41_byte_access_test
|PASSED

|lpddr41_2byte_access_test
|PASSED

|lpddr41_self_refresh_8G_test
|PASSED

|lpddr41_powerdown_8G_test
|PASSED

|lpddr41_freq_reconfig_4266_3200_8G_test
|PASSED

|lpddr41_precharge_8G_test
|PASSED

|lpddr41_all_bank_refresh0_8G_test
|PASSED

|lpddr41_all_bank_refresh1_8G_test
|PASSED

|lpddr41_all_bank_refresh2_8G_test
|PASSED

|lpddr41_all_bank_refresh3_8G_test
|PASSED

|lpddr41_all_bank_refresh4_8G_test
|PASSED

|lpddr41_all_bank_refresh5_8G_test
|PASSED

|lpddr41_all_bank_refresh6_8G_test
|PASSED

|lpddr41_all_bank_refresh7_8G_test
|PASSED

|lpddr41_self_refresh_16G_test
|PASSED

|lpddr41_powerdown_16G_test
|PASSED

|lpddr41_freq_reconfig_4266_3200_16G_test
|PASSED

|lpddr41_precharge_16G_test
|PASSED

|lpddr41_all_bank_refresh0_16G_test
|PASSED

|lpddr41_all_bank_refresh1_16G_test
|PASSED

|lpddr41_all_bank_refresh2_16G_test
|PASSED

|lpddr41_all_bank_refresh3_16G_test
|PASSED

|lpddr41_all_bank_refresh4_16G_test
|PASSED

|lpddr41_all_bank_refresh5_16G_test
|PASSED

|lpddr41_all_bank_refresh6_16G_test
|PASSED

|lpddr41_all_bank_refresh7_16G_test
|PASSED

|lpddr41_backdoor_rand_wr_rd_test
|PASSED

|lpddr41_cpu_write_perf_test
|PASSED

|lpddr41_cpu_read_perf_test
|PASSED

|lpddr41_backdoor_read_test
|FAILED

|lpddr41_backdoor_write_test
|FAILED

|lpddr41_phy_reg_test
|FAILED

|lpddr41_omc_reg_test
|FAILED

|lpddr41_pll_reg_test
|FAILED

|lpddr41_memory_sweep
|FAILED

|lpddr41_memory_sweep_non_cache
|FAILED

|lpddr41_multi_core_cpu_cachable_address_perf_test
|FAILED

|lpddr41_ddrc_rd_wr_ap_test
|FAILED

|lpddr41_hw_zq_test
|FAILED

|lpddr41_interrupt_test
|FAILED

|lpddr41_scu_test
|FAILED


|===

=== TEST_LIST : peri_uart0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_uart0_reg_test
|PASSED

|peri_uart0_cold_reset_test
|PASSED

|peri_uart0_reg_bit_toggle
|PASSED

|peri_uart0_reg_default
|PASSED

|peri_uart0_tx_test
|PASSED

|peri_uart0_9bit_tx_test
|PASSED

|peri_uart0_rx_test
|PASSED

|peri_uart0_tx_fifo_test
|PASSED

|peri_uart0_rx_fifo_test
|PASSED

|peri_uart0_dma_tx_test
|PASSED

|peri_uart0_dma_rx_test
|PASSED

|peri_uart0_dma_multi_tx_test
|PASSED

|peri_uart0_dma_multi_rx_test
|PASSED

|peri_uart0_auto_flow_ctrl_test
|PASSED

|peri_uart0_rs485_test
|PASSED

|peri_uart0_clkgate_test
|PASSED

|peri_uart0_break_test
|PASSED

|peri_uart0_rx_false_start_bit_test
|PASSED

|peri_uart0_modem_status_check
|PASSED

|peri_uart0_chr_timeout_intr
|PASSED

|peri_uart0_line_status_intr
|PASSED

|peri_uart0_bd1MHz_test
|PASSED

|peri_uart0_bd9600_rx_test
|PASSED

|peri_uart0_bd14400_tx_test
|PASSED

|peri_uart0_bd14400_rx_test
|PASSED

|peri_uart0_bd19200_tx_test
|PASSED

|peri_uart0_bd19200_rx_test
|PASSED

|peri_uart0_bd38400_tx_test
|PASSED

|peri_uart0_bd38400_rx_test
|PASSED

|peri_uart0_bd57600_tx_test
|PASSED

|peri_uart0_bd57600_rx_test
|PASSED

|peri_uart0_bd9600_tx_test
|FAILED


|===

=== TEST_LIST : peri_uart1
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_uart1_reg_test
|PASSED

|peri_uart1_cold_reset_test
|PASSED

|peri_uart1_reg_bit_toggle
|PASSED

|peri_uart1_reg_default
|PASSED

|peri_uart1_tx_test
|PASSED

|peri_uart1_9bit_tx_test
|PASSED

|peri_uart1_rx_test
|PASSED

|peri_uart1_tx_fifo_test
|PASSED

|peri_uart1_rx_fifo_test
|PASSED

|peri_uart1_dma_tx_test
|PASSED

|peri_uart1_dma_rx_test
|PASSED

|peri_uart1_dma_multi_tx_test
|PASSED

|peri_uart1_dma_multi_rx_test
|PASSED

|peri_uart1_auto_flow_ctrl_test
|PASSED

|peri_uart1_rs485_test
|PASSED

|peri_uart1_clkgate_test
|PASSED

|peri_uart1_break_test
|PASSED

|peri_uart1_rx_false_start_bit_test
|PASSED

|peri_uart1_modem_status_check
|PASSED

|peri_uart1_chr_timeout_intr
|PASSED

|peri_uart1_line_status_intr
|PASSED

|peri_uart1_bd1MHz_test
|PASSED

|peri_uart1_bd9600_rx_test
|PASSED

|peri_uart1_bd14400_tx_test
|PASSED

|peri_uart1_bd14400_rx_test
|PASSED

|peri_uart1_bd19200_tx_test
|PASSED

|peri_uart1_bd19200_rx_test
|PASSED

|peri_uart1_bd38400_tx_test
|PASSED

|peri_uart1_bd38400_rx_test
|PASSED

|peri_uart1_bd57600_tx_test
|PASSED

|peri_uart1_bd57600_rx_test
|PASSED

|peri_uart1_bd9600_tx_test
|FAILED


|===

=== TEST_LIST : isp_uart0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|isp_uart0_reg_test
|PASSED


|===

=== TEST_LIST : peri_i2c_master_slave0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_i2c_master_slave0_ss_7bit
|PASSED

|peri_i2c_master_slave0_ss_10bit
|PASSED

|peri_i2c_master_slave0_fs_7bit
|PASSED

|peri_i2c_master_slave0_hs_7bit
|PASSED

|peri_i2c_master_slave0_start_byte
|PASSED

|peri_i2c_master_slave0_rx_start_byte
|PASSED

|peri_i2c_master_slave0_fs_10bit
|PASSED

|peri_i2c_master_slave0_fm_7bit
|PASSED

|peri_i2c_master_slave0_fm_10bit
|PASSED

|peri_i2c_master_slave0_intr_test
|PASSED

|peri_i2c_master_slave0_fifo_fs_7bit
|PASSED

|peri_i2c_master_slave0_ss_rx_7bit
|PASSED

|peri_i2c_master_slave0_ss_rx_10bit
|PASSED

|peri_i2c_master_slave0_fm_rx_7bit
|PASSED

|peri_i2c_master_slave0_fm_rx_10bit
|PASSED

|peri_i2c_master_slave0_fs_rx_7bit
|PASSED

|peri_i2c_master_slave0_fs_rx_10bit
|PASSED

|peri_i2c_master_slave0_general_call
|PASSED

|peri_i2c_master_slave0_fifo_rx_fs_7bit
|PASSED

|peri_i2c_master_slave0_reg_test
|FAILED

|peri_i2c_master_slave0_reg_default
|FAILED


|===

=== TEST_LIST : peri_i2c_master_slave1
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_i2c_master_slave1_ss_7bit
|PASSED

|peri_i2c_master_slave1_ss_10bit
|PASSED

|peri_i2c_master_slave1_fs_7bit
|PASSED

|peri_i2c_master_slave1_hs_7bit
|PASSED

|peri_i2c_master_slave1_start_byte
|PASSED

|peri_i2c_master_slave1_rx_start_byte
|PASSED

|peri_i2c_master_slave1_fs_10bit
|PASSED

|peri_i2c_master_slave1_fm_7bit
|PASSED

|peri_i2c_master_slave1_fm_10bit
|PASSED

|peri_i2c_master_slave1_intr_test
|PASSED

|peri_i2c_master_slave1_fifo_fs_7bit
|PASSED

|peri_i2c_master_slave1_ss_rx_7bit
|PASSED

|peri_i2c_master_slave1_ss_rx_10bit
|PASSED

|peri_i2c_master_slave1_fm_rx_7bit
|PASSED

|peri_i2c_master_slave1_fm_rx_10bit
|PASSED

|peri_i2c_master_slave1_fs_rx_7bit
|PASSED

|peri_i2c_master_slave1_fs_rx_10bit
|PASSED

|peri_i2c_master_slave1_general_call
|PASSED

|peri_i2c_master_slave1_fifo_rx_fs_7bit
|PASSED

|peri_i2c_master_slave1_reg_test
|FAILED

|peri_i2c_master_slave1_reg_default
|FAILED


|===

=== TEST_LIST : peri_i2c_master_slave2
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_i2c_master_slave2_ss_7bit
|PASSED

|peri_i2c_master_slave2_ss_10bit
|PASSED

|peri_i2c_master_slave2_fs_7bit
|PASSED

|peri_i2c_master_slave2_hs_7bit
|PASSED

|peri_i2c_master_slave2_start_byte
|PASSED

|peri_i2c_master_slave2_rx_start_byte
|PASSED

|peri_i2c_master_slave2_fs_10bit
|PASSED

|peri_i2c_master_slave2_fm_7bit
|PASSED

|peri_i2c_master_slave2_fm_10bit
|PASSED

|peri_i2c_master_slave2_intr_test
|PASSED

|peri_i2c_master_slave2_fifo_fs_7bit
|PASSED

|peri_i2c_master_slave2_ss_rx_7bit
|PASSED

|peri_i2c_master_slave2_ss_rx_10bit
|PASSED

|peri_i2c_master_slave2_fm_rx_7bit
|PASSED

|peri_i2c_master_slave2_fm_rx_10bit
|PASSED

|peri_i2c_master_slave2_fs_rx_7bit
|PASSED

|peri_i2c_master_slave2_fs_rx_10bit
|PASSED

|peri_i2c_master_slave2_dma_tx_test
|PASSED

|peri_i2c_master_slave2_dma_rx_test
|PASSED

|peri_i2c_master_slave2_general_call
|PASSED

|peri_i2c_master_slave2_fifo_rx_fs_7bit
|PASSED

|peri_i2c_master_slave2_reg_test
|FAILED

|peri_i2c_master_slave2_reg_default
|FAILED


|===

=== TEST_LIST : peri_i2c_master_slave3
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_i2c_master_slave3_ss_7bit
|PASSED

|peri_i2c_master_slave3_ss_10bit
|PASSED

|peri_i2c_master_slave3_fs_7bit
|PASSED

|peri_i2c_master_slave3_hs_7bit
|PASSED

|peri_i2c_master_slave3_start_byte
|PASSED

|peri_i2c_master_slave3_rx_start_byte
|PASSED

|peri_i2c_master_slave3_fs_10bit
|PASSED

|peri_i2c_master_slave3_fm_7bit
|PASSED

|peri_i2c_master_slave3_fm_10bit
|PASSED

|peri_i2c_master_slave3_intr_test
|PASSED

|peri_i2c_master_slave3_fifo_fs_7bit
|PASSED

|peri_i2c_master_slave3_ss_rx_7bit
|PASSED

|peri_i2c_master_slave3_ss_rx_10bit
|PASSED

|peri_i2c_master_slave3_fm_rx_7bit
|PASSED

|peri_i2c_master_slave3_fm_rx_10bit
|PASSED

|peri_i2c_master_slave3_fs_rx_7bit
|PASSED

|peri_i2c_master_slave3_fs_rx_10bit
|PASSED

|peri_i2c_master_slave3_dma_tx_test
|PASSED

|peri_i2c_master_slave3_dma_rx_test
|PASSED

|peri_i2c_master_slave3_general_call
|PASSED

|peri_i2c_master_slave3_fifo_rx_fs_7bit
|PASSED

|peri_i2c_master_slave3_reg_test
|FAILED

|peri_i2c_master_slave3_reg_default
|FAILED


|===

=== TEST_LIST : peri_i2c_slave_master0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_i2c_slave_master0_ss_7bit
|PASSED

|peri_i2c_slave_master0_ss_10bit
|PASSED

|peri_i2c_slave_master0_ss_tx_7bit
|PASSED

|peri_i2c_slave_master0_ss_tx_10bit
|PASSED

|peri_i2c_slave_master0_fm_7bit
|PASSED

|peri_i2c_slave_master0_fm_10bit
|PASSED

|peri_i2c_slave_master0_fm_tx_7bit
|PASSED

|peri_i2c_slave_master0_fm_tx_10bit
|PASSED

|peri_i2c_slave_master0_fs_7bit
|PASSED

|peri_i2c_slave_master0_fs_10bit
|PASSED

|peri_i2c_slave_master0_ignore_cbus_addr
|PASSED

|peri_i2c_slave_master0_rx_full_hold
|PASSED

|peri_i2c_slave_master0_fs_tx_7bit
|PASSED

|peri_i2c_slave_master0_fs_tx_10bit
|PASSED


|===

=== TEST_LIST : peri_i2c_slave_master1
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_i2c_slave_master1_ss_7bit
|PASSED

|peri_i2c_slave_master1_ss_10bit
|PASSED

|peri_i2c_slave_master1_ss_tx_7bit
|PASSED

|peri_i2c_slave_master1_ss_tx_10bit
|PASSED

|peri_i2c_slave_master1_fm_7bit
|PASSED

|peri_i2c_slave_master1_fm_10bit
|PASSED

|peri_i2c_slave_master1_fm_tx_7bit
|PASSED

|peri_i2c_slave_master1_fm_tx_10bit
|PASSED

|peri_i2c_slave_master1_fs_7bit
|PASSED

|peri_i2c_slave_master1_fs_10bit
|PASSED

|peri_i2c_slave_master1_ignore_cbus_addr
|PASSED

|peri_i2c_slave_master1_rx_full_hold
|PASSED

|peri_i2c_slave_master1_fs_tx_7bit
|PASSED

|peri_i2c_slave_master1_fs_tx_10bit
|PASSED


|===

=== TEST_LIST : peri_i2c_slave_master2
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_i2c_slave_master2_ss_7bit
|PASSED

|peri_i2c_slave_master2_ss_10bit
|PASSED

|peri_i2c_slave_master2_ss_tx_7bit
|PASSED

|peri_i2c_slave_master2_ss_tx_10bit
|PASSED

|peri_i2c_slave_master2_fm_7bit
|PASSED

|peri_i2c_slave_master2_fm_10bit
|PASSED

|peri_i2c_slave_master2_fm_tx_7bit
|PASSED

|peri_i2c_slave_master2_fm_tx_10bit
|PASSED

|peri_i2c_slave_master2_fs_7bit
|PASSED

|peri_i2c_slave_master2_fs_10bit
|PASSED

|peri_i2c_slave_master2_ignore_cbus_addr
|PASSED

|peri_i2c_slave_master2_rx_full_hold
|PASSED

|peri_i2c_slave_master2_fs_tx_7bit
|PASSED

|peri_i2c_slave_master2_fs_tx_10bit
|PASSED


|===

=== TEST_LIST : peri_i2c_slave_master3
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_i2c_slave_master3_ss_7bit
|PASSED

|peri_i2c_slave_master3_ss_10bit
|PASSED

|peri_i2c_slave_master3_ss_tx_7bit
|PASSED

|peri_i2c_slave_master3_ss_tx_10bit
|PASSED

|peri_i2c_slave_master3_fm_7bit
|PASSED

|peri_i2c_slave_master3_fm_10bit
|PASSED

|peri_i2c_slave_master3_fm_tx_7bit
|PASSED

|peri_i2c_slave_master3_fm_tx_10bit
|PASSED

|peri_i2c_slave_master3_fs_7bit
|PASSED

|peri_i2c_slave_master3_fs_10bit
|PASSED

|peri_i2c_slave_master3_ignore_cbus_addr
|PASSED

|peri_i2c_slave_master3_rx_full_hold
|PASSED

|peri_i2c_slave_master3_fs_tx_7bit
|PASSED

|peri_i2c_slave_master3_fs_tx_10bit
|PASSED


|===

=== TEST_LIST : isp_i2c_master_slave0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|isp_i2c_master_slave0_reg_test
|PASSED


|===

=== TEST_LIST : peri_spi_slave0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_spi_slave0_reg_test
|PASSED

|peri_spi_slave0_cold_reset_test
|PASSED

|peri_spi_slave0_reg_default
|PASSED

|peri_spi_slave0_reg_bit_toggle
|PASSED

|peri_spi_slave0_tx_test
|PASSED

|peri_spi_slave0_rx_test
|PASSED

|peri_spi_slave0_tx_32bit_test
|PASSED

|peri_spi_slave0_tx_16bit_test
|PASSED

|peri_spi_slave0_rx_32bit_test
|PASSED

|peri_spi_slave0_rx_16bit_test
|PASSED

|peri_spi_slave0_intrrupt_handler
|PASSED

|peri_spi_slave0_intrrupt_underflow
|PASSED

|peri_spi_slave0_rx_intrrupt_overflow
|PASSED

|peri_spi_slave0_rx_intrrupt_full_32
|PASSED

|peri_spi_slave0_tx_intrrupt_overflow
|PASSED

|peri_spi_slave0_intrrupt_full
|PASSED


|===

=== TEST_LIST : peri_spi_master0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_spi_master0_reg_test
|PASSED

|peri_spi_master0_cold_reset_test
|PASSED

|peri_spi_master0_reg_default
|PASSED

|peri_spi_master0_reg_bit_toggle
|PASSED

|peri_spi_master0_tx_test
|PASSED

|peri_spi_master0_rx_test
|PASSED

|peri_spi_master0_dma_tx_test
|PASSED

|peri_spi_master0_dma_rx_test
|PASSED

|peri_spi_master0_tx_intrrupt_handler
|PASSED

|peri_spi_master0_tx_intrrupt_overflow
|PASSED

|peri_spi_master0_tx_fifo_chk
|PASSED

|peri_spi_master0_rx_fifo_chk
|PASSED

|peri_spi_master0_rx_intrrupt_full
|PASSED

|peri_spi_master0_rx_sample_delay
|PASSED

|peri_spi_master0_rx_intrrupt_underflow
|PASSED

|peri_spi_master0_rx_intrrupt_overflow
|PASSED

|peri_spi_master0_tx_32bit_test
|PASSED

|peri_spi_master0_tx_16bit_test
|PASSED

|peri_spi_master0_rx_32bit_test
|PASSED

|peri_spi_master0_rx_16bit_test
|PASSED


|===

=== TEST_LIST : peri_spi_master1
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_spi_master1_reg_test
|PASSED

|peri_spi_master1_cold_reset_test
|PASSED

|peri_spi_master1_reg_default
|PASSED

|peri_spi_master1_reg_bit_toggle
|PASSED

|peri_spi_master1_tx_test
|PASSED

|peri_spi_master1_rx_test
|PASSED

|peri_spi_master1_dma_tx_test
|PASSED

|peri_spi_master1_dma_rx_test
|PASSED

|peri_spi_master1_tx_intrrupt_handler
|PASSED

|peri_spi_master1_tx_intrrupt_overflow
|PASSED

|peri_spi_master1_tx_fifo_chk
|PASSED

|peri_spi_master1_rx_fifo_chk
|PASSED

|peri_spi_master1_rx_intrrupt_full
|PASSED

|peri_spi_master1_rx_sample_delay
|PASSED

|peri_spi_master1_rx_intrrupt_underflow
|PASSED

|peri_spi_master1_rx_intrrupt_overflow
|PASSED

|peri_spi_master1_tx_32bit_test
|PASSED

|peri_spi_master1_tx_16bit_test
|PASSED

|peri_spi_master1_rx_32bit_test
|PASSED

|peri_spi_master1_rx_16bit_test
|PASSED


|===

=== TEST_LIST : peri_qspi_master0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_qspi_master0_cold_reset_test
|PASSED

|peri_qspi_master0_reg_default
|PASSED

|peri_qspi_master0_reg_bit_toggle
|PASSED

|peri_qspi_master0_flash_read_test
|PASSED

|peri_qspi_master0_flash_single_lane_test
|PASSED

|peri_qspi_master0_flash_dual_lane_test
|PASSED

|peri_qspi_master0_flash_quad_lane_test
|PASSED

|peri_qspi_master0_dma_test
|PASSED

|peri_qspi_master0_rx_sample_delay
|PASSED

|peri_qspi_master0_interrupt_test
|PASSED

|peri_qspi_master0_tx_test
|PASSED

|peri_qspi_master0_rx_test
|PASSED

|peri_qspi_master0_tx_16bit_test
|PASSED

|peri_qspi_master0_rx_16bit_test
|PASSED

|peri_qspi_master0_tx_32bit_test
|PASSED

|peri_qspi_master0_rx_32bit_test
|PASSED


|===

=== TEST_LIST : peri_qspi_master1
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_qspi_master1_cold_reset_test
|PASSED

|peri_qspi_master1_reg_default
|PASSED

|peri_qspi_master1_reg_bit_toggle
|PASSED

|peri_qspi_master1_flash_read_test
|PASSED

|peri_qspi_master1_flash_single_lane_test
|PASSED

|peri_qspi_master1_flash_dual_lane_test
|PASSED

|peri_qspi_master1_flash_quad_lane_test
|PASSED

|peri_qspi_master1_dma_test
|PASSED

|peri_qspi_master1_rx_sample_delay
|PASSED

|peri_qspi_master1_interrupt_test
|PASSED

|peri_qspi_master1_tx_test
|PASSED

|peri_qspi_master1_rx_test
|PASSED

|peri_qspi_master1_tx_16bit_test
|PASSED

|peri_qspi_master1_rx_16bit_test
|PASSED

|peri_qspi_master1_tx_32bit_test
|PASSED

|peri_qspi_master1_rx_32bit_test
|PASSED


|===

=== TEST_LIST : peri_sifive_qspi_master0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_sifive_qspi_master0_reg_reset_value_test
|PASSED

|peri_sifive_qspi_master0_cold_reset_test
|PASSED

|peri_sifive_qspi_master0_reg_rw_test
|PASSED

|peri_sifive_qspi_master0_flash_single_lane_test
|PASSED

|peri_sifive_qspi_master0_flash_xip_test
|PASSED

|peri_sifive_qspi_master0_intr_test
|PASSED

|peri_sifive_qspi_master0_reset_test
|PASSED

|peri_sifive_qspi_master0_ddr_pf_test
|PASSED

|peri_sifive_qspi_master0_flash_dual_lane_test
|FAILED

|peri_sifive_qspi_master0_flash_quad_lane_test
|FAILED


|===

=== TEST_LIST : stge_emmc0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|stge_emmc0_reg_test
|PASSED

|stge_emmc0_reg_default
|PASSED

|stge_emmc0_sfr_test
|PASSED

|stge_emmc0_reg_bit_toggle
|PASSED

|stge_emmc0_connect_check
|PASSED

|stge_emmc0_phy_bypass_inter_lpbk_test
|PASSED

|stge_emmc0_phy_enable_inter_lpbk_test
|PASSED

|stge_emmc0_host_init_test
|PASSED

|stge_emmc0_boot_mode_test
|PASSED

|stge_emmc0_sdr_dma_test
|FAILED

|stge_emmc0_hs_4bit_adma2_test
|FAILED

|stge_emmc0_hs_8bit_adma2_test
|FAILED

|stge_emmc0_hs200_8bit_adma2_test
|FAILED

|stge_emmc0_hs200_4bit_dma_intr_test
|FAILED

|stge_emmc0_hs400_8bit_adma2_test
|FAILED

|stge_emmc0_hs400_8bit_pio_test
|FAILED

|stge_emmc0_cmd8_ext_csd_reg_access_test
|FAILED


|===

=== TEST_LIST : stge_sdhc0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|stge_sdhc0_reg_test
|PASSED

|stge_sdhc0_reg_default
|PASSED

|stge_sdhc0_sfr_test
|PASSED

|stge_sdhc0_reg_bit_toggle
|PASSED

|stge_sdhc0_connect_check
|PASSED

|stge_sdhc0_phy_enable_inter_lpbk_test
|PASSED

|stge_sdhc0_phy_bypass_inter_lpbk_test
|PASSED

|stge_sdhc0_host_init_test
|PASSED

|stge_sdhc0_backdoor_test
|PASSED

|stge_sdhc0_v18_intr_test
|FAILED

|stge_sdhc0_ds_pio_test
|FAILED

|stge_sdhc0_hs_dma_test
|FAILED

|stge_sdhc0_sdr12_adma2_test
|FAILED

|stge_sdhc0_sdr25_adma2_test
|FAILED

|stge_sdhc0_sdr50_adma2_test
|FAILED

|stge_sdhc0_sdr104_dma_intr_test
|FAILED

|stge_sdhc0_ddr50_pio_test
|FAILED

|stge_sdhc0_ddr50_adma2_test
|FAILED


|===

=== TEST_LIST : cl0_jtag0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|cl0_jtag0_connect_check
|PASSED

|cl0_jtag0_dm_reg_read_test
|PASSED

|cl0_jtag0_dm_reg_rw_test
|PASSED

|cl0_jtag0_core0_trig_reg_test
|PASSED

|cl0_jtag0_core1_trig_reg_test
|PASSED

|cl0_jtag0_core0_halt_test
|PASSED

|cl0_jtag0_core1_halt_test
|PASSED

|cl0_jtag0_idcode_read_test
|PASSED

|cl0_jtag0_idcode_rw_test
|PASSED

|cl0_jtag0_dm_ndmreset_test
|PASSED

|cl0_jtag0_trace_reg_test
|PASSED


|===

=== TEST_LIST : peri_i2s_slave_receiver0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_i2s_slave_receiver0_reg_test
|PASSED

|peri_i2s_slave_receiver0_cold_reset_test
|PASSED

|peri_i2s_slave_receiver0_rx_test
|PASSED

|peri_i2s_slave_receiver0_rx_CH1_test
|PASSED

|peri_i2s_slave_receiver0_rx_CH2_test
|PASSED

|peri_i2s_slave_receiver0_rx_CH3_test
|PASSED

|peri_i2s_slave_receiver0_bulk_traffic_test
|PASSED

|peri_i2s_slave_receiver0_bulk_traffic_CH1_test
|PASSED

|peri_i2s_slave_receiver0_bulk_traffic_CH2_test
|PASSED

|peri_i2s_slave_receiver0_bulk_traffic_CH3_test
|PASSED

|peri_i2s_slave_receiver0_dma_test
|PASSED

|peri_i2s_slave_receiver0_dma_CH1_test
|PASSED

|peri_i2s_slave_receiver0_dma_CH2_test
|PASSED

|peri_i2s_slave_receiver0_dma_CH3_test
|PASSED

|peri_i2s_slave_receiver0_or_intr_test
|PASSED

|peri_i2s_slave_receiver0_or_intr_CH1_test
|PASSED

|peri_i2s_slave_receiver0_or_intr_CH2_test
|PASSED

|peri_i2s_slave_receiver0_or_intr_CH3_test
|PASSED


|===

=== TEST_LIST : peri_i2s_slave_transmitter0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_i2s_slave_transmitter0_reg_test
|PASSED

|peri_i2s_slave_transmitter0_cold_reset_test
|PASSED

|peri_i2s_slave_transmitter0_tx_test
|PASSED

|peri_i2s_slave_transmitter0_tx_CH1_test
|PASSED

|peri_i2s_slave_transmitter0_tx_CH2_test
|PASSED

|peri_i2s_slave_transmitter0_tx_CH3_test
|PASSED

|peri_i2s_slave_transmitter0_dma_test
|PASSED

|peri_i2s_slave_transmitter0_dma_CH1_test
|PASSED

|peri_i2s_slave_transmitter0_dma_CH2_test
|PASSED

|peri_i2s_slave_transmitter0_dma_CH3_test
|PASSED

|peri_i2s_slave_transmitter0_emp_intr_test
|PASSED

|peri_i2s_slave_transmitter0_emp_intr_CH1_test
|PASSED

|peri_i2s_slave_transmitter0_emp_intr_CH2_test
|PASSED

|peri_i2s_slave_transmitter0_emp_intr_CH3_test
|PASSED

|peri_i2s_slave_transmitter0_or_intr_test
|PASSED

|peri_i2s_slave_transmitter0_or_intr_CH1_test
|PASSED

|peri_i2s_slave_transmitter0_or_intr_CH2_test
|PASSED

|peri_i2s_slave_transmitter0_or_intr_CH3_test
|PASSED

|peri_i2s_slave_transmitter0_bulk_traffic_test
|FAILED

|peri_i2s_slave_transmitter0_bulk_traffic_CH1_test
|FAILED

|peri_i2s_slave_transmitter0_bulk_traffic_CH2_test
|FAILED

|peri_i2s_slave_transmitter0_bulk_traffic_CH3_test
|FAILED


|===

=== TEST_LIST : mipi0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|mipi0_sanity_video_test
|PASSED

|mipi0_video_1lane_test
|PASSED

|mipi0_video_2lanes_test
|PASSED

|mipi0_video_3lanes_test
|PASSED

|mipi0_video_4lanes_test
|PASSED

|mipi0_video_single_pixel_test
|PASSED

|mipi0_video_dual_pixel_test
|PASSED

|mipi0_video_quad_pixel_test
|PASSED

|mipi0_video_res_1920_3_test
|PASSED

|mipi0_video_res_800_10_test
|PASSED

|mipi0_video_res_336_216_test
|PASSED

|mipi0_video_raw6_test
|PASSED

|mipi0_video_raw7_test
|PASSED

|mipi0_video_raw8_test
|PASSED

|mipi0_video_raw10_test
|PASSED

|mipi0_video_raw12_test
|PASSED

|mipi0_video_raw14_test
|PASSED

|mipi0_video_rgb444_test
|PASSED

|mipi0_video_rgb555_test
|PASSED

|mipi0_video_rgb565_test
|PASSED

|mipi0_video_rgb666_test
|PASSED

|mipi0_video_rgb888_test
|PASSED

|mipi0_video_legacy_yuv420_8_test
|PASSED

|mipi0_Payload_crc_err_interrupt_test
|PASSED

|mipi0_Header_1bit_ecc_err_interrupt_test
|PASSED

|mipi0_Header_2bit_ecc_err_interrupt_test
|PASSED

|mipi0_stream_fifo_overflow_err_interrupt_test
|PASSED

|mipi0_soft_reset_test
|PASSED

|mipi0_reg_test
|PASSED

|mipi0_reg_access_test
|PASSED

|mipi0_sfr_reg_access_test
|PASSED

|mipi0_stream_start_and_stop_using_monitor_ctrl_test
|PASSED

|mipi0_pixel_short_buff_underflow_test
|PASSED

|mipi0_video_res_1936_1096_test
|FAILED

|mipi0_video_res_3872_2192_test
|FAILED

|mipi0_data_id_err_interrupt_test
|FAILED

|mipi0_invalid_acc_err_interrupt_test
|FAILED

|mipi0_video_ulps_after_fe_test
|FAILED

|mipi0_video_ulps_after_fs_test
|FAILED


|===

=== TEST_LIST : ethernet0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|ethernet0_init_test
|PASSED

|ethernet0_reg_test
|FAILED

|ethernet0_reg_sweep_test
|FAILED

|ethernet0_cold_reset_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_tx_rx_single_ch_test
|FAILED

|ethernet0_mac_osc_rgmii_1000Mbps_tx_rx_single_ch_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_internal_loopback_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_rx_interrupt_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_tx_interrupt_test
|FAILED

|ethernet0_mac_osc_rgmii_1000Mbps_internal_loopback_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_rx_2k_64Byte_perf_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_rx_jumbo_b2b_multiframe_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_tx_rx_multi_ch_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_tx_single_ch_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_tx_single_ch_gls_test
|FAILED

|ethernet0_mac_osc_rgmii_1000Mbps_tx_single_ch_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_rx_single_ch_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_rx_single_ch_gls_test
|FAILED

|ethernet0_mac_osc_rgmii_1000Mbps_rx_single_ch_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_tx_multi_ch_test
|FAILED

|ethernet0_mac_osc_rgmii_1000Mbps_tx_multi_ch_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_rx_multi_ch_test
|FAILED

|ethernet0_mac_osc_rgmii_1000Mbps_rx_multi_ch_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_mdio_clause22_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_mdio_clause45_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_tso_memory_test
|FAILED

|ethernet0_phy_osc_mii_100Mbps_tx_rx_multi_ch_test
|FAILED

|ethernet0_mac_osc_rmii_100Mbps_tx_rx_multi_ch_test
|FAILED

|ethernet0_phy_osc_rmii_100Mbps_tx_rx_multi_ch_test
|FAILED

|ethernet0_mac_osc_rgmii_1000Mbps_tx_rx_multi_ch_test
|FAILED

|ethernet0_9000bytes_b2b_jumbo_packet_tx_osc_mac_gmii_1000Mbps_perf_single_ch_test
|FAILED

|ethernet0_9000bytes_b2b_multi_jumbo_packet_tx_osc_mac_gmii_1000Mbps_perf_single_ch_test
|FAILED

|ethernet0_9000bytes_b2b_jumbo_packet_rx_osc_mac_gmii_1000Mbps_perf_single_ch_test
|FAILED

|ethernet0_2K_64byte_b2b_tx_osc_mac_gmii_1000Mbps_perf_single_ch_test
|FAILED

|ethernet0_sfr_reg_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_split_header_rx_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_l2_l3_l4_filter_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_64byte_bitrate_multi_ch_tx_perf_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_1500byte_bitrate_multi_ch_tx_perf_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_128byte_bitrate_multi_ch_tx_perf_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_256byte_bitrate_multi_ch_tx_perf_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_512byte_bitrate_multi_ch_tx_perf_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_640byte_bitrate_multi_ch_tx_perf_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_768byte_bitrate_multi_ch_tx_perf_test
|FAILED

|ethernet0_mac_osc_gmii_1000Mbps_1024byte_bitrate_multi_ch_tx_perf_test
|FAILED


|===

=== TEST_LIST : simio0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|simio0_qemu_test
|FAILED


|===

=== TEST_LIST : cl0_u540
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|cl0_u540_reg_test
|PASSED

|cl0_u540_scu_reg_reset_value_test
|PASSED

|cl0_u540_access_sram
|PASSED

|cl0_u540_cov_imp
|PASSED

|cl0_u540_cease_test
|PASSED

|cl0_u540_address_sweep_test
|FAILED


|===

=== TEST_LIST : cl0_u541
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|cl0_u541_reg_test
|PASSED

|cl0_u541_scu_reg_reset_value_test
|PASSED

|cl0_u541_access_sram
|PASSED

|cl0_u541_cov_imp
|PASSED

|cl0_u541_cease_test
|PASSED

|cl0_u541_address_sweep_test
|FAILED


|===

=== TEST_LIST : bus_error0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|bus_error0_cpu_memport_access_test
|PASSED

|bus_error0_cpu_periport_access_test
|FAILED

|bus_error0_cpu_sysport_access_test
|FAILED


|===

=== TEST_LIST : synopsys_dma0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|synopsys_dma0_reg_test
|FAILED

|synopsys_dma0_addr_map_test
|FAILED

|synopsys_dma0_cmn_intr_gen_test
|FAILED

|synopsys_dma0_sram_ddr0_test
|FAILED

|synopsys_dma0_sram_ddr1_test
|FAILED

|synopsys_dma0_ddr0_sram_test
|FAILED

|synopsys_dma0_ddr1_sram_test
|FAILED

|synopsys_dma0_sram_sram_test
|FAILED

|synopsys_dma0_ddr0_ddr1_test
|FAILED

|synopsys_dma0_ddr1_ddr0_test
|FAILED

|synopsys_dma0_multi_chnl_test
|FAILED

|synopsys_dma0_midreset_test
|FAILED

|synopsys_dma0_sanity_test
|FAILED


|===

=== TEST_LIST : mbox0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|mbox0_reg_test
|PASSED

|mbox0_sanity_test
|FAILED

|mbox0_c2vip_vip2c_com_test
|FAILED

|mbox0_print_test
|FAILED


|===

=== TEST_LIST : backdoor0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|backdoor0_memset_test
|FAILED

|backdoor0_memrand_test
|FAILED

|backdoor0_bin_file_test
|FAILED


|===

=== TEST_LIST : bootrom0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|bootrom0_mode5_test
|FAILED

|bootrom0_mode1_test
|FAILED

|bootrom0_mode2_test
|FAILED

|bootrom0_mode3_test
|FAILED

|bootrom0_mode4_test
|FAILED


|===

=== TEST_LIST : peri_timer0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_timer0_reg_test
|PASSED

|peri_timer0_reg_default
|PASSED

|peri_timer0_reg_bit_toggle
|PASSED

|peri_timer0_User_Defined_Mode
|PASSED

|peri_timer0_free_running_Mode
|PASSED

|peri_timer0_interrupt_test
|PASSED

|peri_timer0_pwm_test1
|PASSED

|peri_timer0_pwm_test2
|PASSED

|peri_timer0_toggle_output
|PASSED

|peri_timer0_reset_check
|PASSED

|peri_timer0_interrupt_handler
|PASSED

|peri_timer0_Pause_Test
|PASSED


|===

=== TEST_LIST : peri_timer1
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_timer1_reg_test
|PASSED

|peri_timer1_reg_default
|PASSED

|peri_timer1_reg_bit_toggle
|PASSED

|peri_timer1_User_Defined_Mode
|PASSED

|peri_timer1_free_running_Mode
|PASSED

|peri_timer1_interrupt_test
|PASSED

|peri_timer1_pwm_test1
|PASSED

|peri_timer1_pwm_test2
|PASSED

|peri_timer1_toggle_output
|PASSED

|peri_timer1_reset_check
|PASSED

|peri_timer1_interrupt_handler
|PASSED

|peri_timer1_Pause_Test
|PASSED


|===

=== TEST_LIST : peri_timer2
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_timer2_reg_test
|PASSED

|peri_timer2_reg_default
|PASSED

|peri_timer2_reg_bit_toggle
|PASSED

|peri_timer2_User_Defined_Mode
|PASSED

|peri_timer2_free_running_Mode
|PASSED

|peri_timer2_interrupt_test
|PASSED

|peri_timer2_pwm_test1
|PASSED

|peri_timer2_pwm_test2
|PASSED

|peri_timer2_toggle_output
|PASSED

|peri_timer2_reset_check
|PASSED

|peri_timer2_interrupt_handler
|PASSED

|peri_timer2_Pause_Test
|PASSED


|===

=== TEST_LIST : peri_timer3
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_timer3_reg_test
|PASSED

|peri_timer3_reg_default
|PASSED

|peri_timer3_reg_bit_toggle
|PASSED

|peri_timer3_User_Defined_Mode
|PASSED

|peri_timer3_free_running_Mode
|PASSED

|peri_timer3_interrupt_test
|PASSED

|peri_timer3_pwm_test1
|PASSED

|peri_timer3_pwm_test2
|PASSED

|peri_timer3_toggle_output
|PASSED

|peri_timer3_reset_check
|PASSED

|peri_timer3_interrupt_handler
|PASSED

|peri_timer3_Pause_Test
|PASSED


|===

=== TEST_LIST : isp0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|isp0_dma2dma_cga_test
|PASSED

|isp0_dma2dma_cga_multiframe_test
|PASSED

|isp0_dvp2dvp_cga_test
|PASSED

|isp0_dvp2dvp_cga_multiframe_test
|PASSED

|isp0_dvp2dma_cga_test
|PASSED

|isp0_dvp2dma_cga_multiframe_test
|PASSED

|isp0_reg_test
|PASSED

|isp0_sfr_reg_access_test
|PASSED

|isp0_sleep_test
|PASSED

|isp0_dma2dma_2m_test
|FAILED

|isp0_dma2dma_2m_multiframe_test
|FAILED

|isp0_dma2dma_8m_test
|FAILED

|isp0_dma2dma_8m_multiframe_test
|FAILED

|isp0_dvp2dvp_2m_test
|FAILED

|isp0_dvp2dvp_2m_multiframe_test
|FAILED

|isp0_dvp2dvp_8m_test
|FAILED

|isp0_dvp2dvp_8m_multiframe_test
|FAILED

|isp0_dvp2dma_2m_perf_test
|FAILED

|isp0_dvp2dma_2m_multiframe_test
|FAILED

|isp0_dvp2dma_8m_perf_test
|FAILED

|isp0_dvp2dma_8m_multiframe_test
|FAILED

|isp0_dma2dma_2m_bypass_test
|FAILED

|isp0_dma2dma_2m_multiframe_bypass_test
|FAILED

|isp0_dvp2dvp_2m_bypass_test
|FAILED

|isp0_dvp2dvp_2m_multiframe_bypass_test
|FAILED

|isp0_dvp2dma_2m_bypass_test
|FAILED

|isp0_dvp2dma_2m_multiframe_bypass_test
|FAILED

|isp0_dvp2dma_2m_2l_perf_test
|FAILED

|isp0_dvp2dma_2m_2l_hs_test
|FAILED

|isp0_dvp2dma_2m_4l_bypass_perf_test
|FAILED

|isp0_mcu_data_mem_access_test
|FAILED


|===

=== TEST_LIST : peri_wdt0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|peri_wdt0_reg_test
|PASSED

|peri_wdt0_reg_default
|PASSED

|peri_wdt0_reg_bit_toggle
|PASSED

|peri_wdt0_timeout_test
|PASSED

|peri_wdt0_torr_config_test
|PASSED

|peri_wdt0_en_dis_test
|PASSED

|peri_wdt0_pause_test
|PASSED

|peri_wdt0_speed_max_min_value
|PASSED

|peri_wdt0_reset_check
|PASSED

|peri_wdt0_crr_restart
|PASSED

|peri_wdt0_system_reset_check
|PASSED

|peri_wdt0_interrupt_handler
|PASSED

|peri_wdt0_enable_cold_reset
|PASSED

|peri_wdt0_sys_rst_rpl_check
|FAILED


|===

=== TEST_LIST : scu0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|scu0_controls_test
|PASSED

|scu0_pll_pms_test
|PASSED

|scu0_pll_general_test
|PASSED

|scu0_clock_connectivity_test
|FAILED

|scu0_sanity_test
|FAILED

|scu0_sfr_reg_test
|FAILED

|scu0_clock_test
|FAILED

|scu0_reset_test
|FAILED

|scu0_memcfg_test
|FAILED

|scu0_mux_div_test
|FAILED

|scu0_crg_test
|FAILED


|===

=== TEST_LIST : keti0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|keti0_npu_sanity_test_S1
|FAILED

|keti0_npu_sanity_test_S2
|FAILED

|keti0_npu_sanity_test_S3
|FAILED

|keti0_npu_sanity_test_S4
|FAILED

|keti0_npu_sanity_test_S5
|FAILED

|keti0_npu_sanity_test_S7
|FAILED

|keti0_npu_sanity_test_S8
|FAILED

|keti0_npu_sanity_test_S9
|FAILED

|keti0_npu_sanity_test_S10
|FAILED

|keti0_test_for_cov
|FAILED


|===

=== TEST_LIST : cbu0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|cbu0_sanity_test
|FAILED


|===

=== TEST_LIST : sys_otp0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|sys_otp0_reg_test
|FAILED

|sys_otp0_addr_line_test
|FAILED

|sys_otp0_data_line_test
|FAILED

|sys_otp0_init_read_test
|FAILED

|sys_otp0_multi_bit_prog_test
|FAILED

|sys_otp0_prog_fail_test
|FAILED

|sys_otp0_reset_value_chk_test
|FAILED


|===

=== TEST_LIST : sys_pvt0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|sys_pvt0_reg_test
|FAILED

|sys_pvt0_reset_value_chk_test
|FAILED

|sys_pvt0_temp_conv_test
|FAILED

|sys_pvt0_volt_conv_test
|FAILED

|sys_pvt0_temp_conv_timeout_test
|FAILED

|sys_pvt0_volt_conv_timeout_test
|FAILED

|sys_pvt0_proc_conv_test
|FAILED

|sys_pvt0_remote_temp_probe_connection_test
|FAILED


|===

=== TEST_LIST : cl0_trace_enc0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|cl0_trace_enc0_sram_sink_test
|PASSED

|cl0_trace_enc0_sba_sink_test
|PASSED

|cl0_trace_enc0_reg_default_from_core
|PASSED

|cl0_trace_enc0_reg_bit_toggle_from_core
|PASSED

|cl0_trace_enc0_pib_mode4_sink_test
|PASSED

|cl0_trace_enc0_pib_mode5_sink_test
|PASSED

|cl0_trace_enc0_pib_mode8_sink_test
|PASSED

|cl0_trace_enc0_pib_mode8_with_refcenter_sink_test
|PASSED

|cl0_trace_enc0_pib_mode9_sink_test
|PASSED

|cl0_trace_enc0_pib_mode9_with_refcenter_sink_test
|PASSED

|cl0_trace_enc0_pib_mode10_sink_test
|PASSED

|cl0_trace_enc0_pib_mode10_with_refcenter_sink_test
|PASSED


|===

=== TEST_LIST : u540
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|u540_cov_imp
|PASSED

|u540_reg_test
|FAILED

|u540_scu_reg_reset_value_test
|FAILED

|u540_address_sweep_test
|FAILED

|u540_access_sram
|FAILED

|u540_cease_test
|FAILED


|===

=== TEST_LIST : pad_ctrl0
[cols=2*,options=header]
|===
|TEST Name
|RESULT


|pad_ctrl0_ethernet_rmii_test
|PASSED

|pad_ctrl0_ethernet_mii_test
|PASSED

|pad_ctrl0_reg_test
|FAILED

|pad_ctrl0_connectivity_test
|FAILED


|===


