# do state_mahine_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/daniel/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/daniel/Documents/GitHub/state_machine_exercise_2 {/home/daniel/Documents/GitHub/state_machine_exercise_2/SM1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:03:17 on Oct 18,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/daniel/Documents/GitHub/state_machine_exercise_2" /home/daniel/Documents/GitHub/state_machine_exercise_2/SM1.sv 
# -- Compiling module SM1
# 
# Top level modules:
# 	SM1
# End time: 16:03:17 on Oct 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
# Loading project state_machine
