`timescale 1ns / 1ps

module DMEM(
    input clk,
    input ena,
    input w_ena,
    input r_ena,
    input [31:0] addr, //è¿™é‡Œç”¨å’ŒIMEMç»Ÿä¸€çš„åœ°å?ç ï¼Œä¸”ä¼šéœ?è¦?/4ï¼ˆé?šè¿‡åˆ†æMarsä¸­çš„æŒ‡ä»¤å¾—å‡º
    input [31:0] data_w,
    output [31:0] data_r
    );
    //å®šä¹‰ä¸?ä¸ªå‘é‡æ•°ç»?
    //æ ¹æ®Marsä¸­æµ‹è¯•çš„æŒ‡ä»¤å¯ä»¥çœ‹å‡ºæ˜¯ä¸€å…±æœ€å¤?+120/4=30ä¸ªå­˜å‚¨å•å…ƒæ•°ï¼Œæ¯ä¸ªæ•°æ®æ˜¯32ä½?
    reg [31:0] data_memory[0:1023];
    
    //è¯»å–æ•°æ®
    assign data_r = (ena && r_ena) ? data_memory[addr] : 32'bz;
    
    //å†™å…¥æ•°æ®
    always @(posedge clk)
    begin
        if(ena && w_ena)
            data_memory[addr] <= data_w;
    end
    
endmodule
