<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>PF_CCC_C0_PF_CCC_C0_0_PF_CCC</name><vendor/><library/><version/><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>pll_ext_feedback_mode_soft_logic.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>