*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Sun Mar 01 06:33:44 EET 2020
         ppid/pid : 25735/25745
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/Lab2
         logfile  : /home/vlsi/Desktop/Lab2/outputs/logs/synth.log_1_march.log
         tmpdir   : /tmp/oasys.25735/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/0_adder_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> check_library
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     1|       0|Failed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary_45nm_LVT_worst_low_conditional_nldm.lib
reading /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary_45nm_LVT_worst_low_conditional_nldm.lib...
Finished reading. Elapsed time= 1 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1_LVT/D->Q'  [NL-120]
> read_lef /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary_LVT.macro.lef
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1_LVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16_LVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2_LVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4_LVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8_LVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1_LVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1_LVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_ptf /home/vlsi/Desktop/Lab2/lib_data/NCSU_FreePDK_45nm.ptf
warning: skipping cell ANTENNA_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1_LVT in the library since it does not have delay arcs  [NL-215]
info:    extracting RC values from PTF file /home/vlsi/Desktop/Lab2/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature -40.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Å       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/Lab2/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/Lab2/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {CLA_generic.v full_adder.v} -include /home/vlsi/Desktop/Lab2/rtl/
info:    File 'CLA_generic.v', resolved to path '/home/vlsi/Desktop/Lab2/rtl/CLA_generic.v' using search_path variable.  [CMD-126]
info:    File 'full_adder.v', resolved to path '/home/vlsi/Desktop/Lab2/rtl/full_adder.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module full_adder ((/home/vlsi/Desktop/Lab2/rtl/full_adder.v:1)[17])  [VLOG-1206]
> set_max_route_layer 5
Top-most available layer for routing set to metal5
> set_dont_use {NangateOpenCellLibrary_45nm_LVT/AND2_X1_LVT NangateOpenCellLibrary_45nm_LVT/AND2_X2_LVT NangateOpenCellLibrary_45nm_LVT/AND2_X4_LVT NangateOpenCellLibrary_45nm_LVT/AND3_X1_LVT NangateOpenCellLibrary_45nm_LVT/AND3_X2_LVT NangateOpenCellLibrary_45nm_LVT/AND3_X4_LVT NangateOpenCellLibrary_45nm_LVT/AND4_X1_LVT NangateOpenCellLibrary_45nm_LVT/AND4_X2_LVT NangateOpenCellLibrary_45nm_LVT/AND4_X4_LVT NangateOpenCellLibrary_45nm_LVT/ANTENNA_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI21_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI21_X2_LVT NangateOpenCellLibrary_45nm_LVT/AOI21_X4_LVT NangateOpenCellLibrary_45nm_LVT/AOI22_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI22_X2_LVT NangateOpenCellLibrary_45nm_LVT/AOI22_X4_LVT NangateOpenCellLibrary_45nm_LVT/AOI211_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI211_X2_LVT NangateOpenCellLibrary_45nm_LVT/AOI211_X4_LVT NangateOpenCellLibrary_45nm_LVT/AOI221_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI221_X2_LVT NangateOpenCellLibrary_45nm_LVT/AOI221_X4_LVT NangateOpenCellLibrary_45nm_LVT/AOI222_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI222_X2_LVT NangateOpenCellLibrary_45nm_LVT/AOI222_X4_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X1_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X2_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X4_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X8_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X16_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X32_LVT NangateOpenCellLibrary_45nm_LVT/CLKBUF_X1_LVT NangateOpenCellLibrary_45nm_LVT/CLKBUF_X2_LVT NangateOpenCellLibrary_45nm_LVT/CLKBUF_X3_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATETST_X1_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATETST_X2_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATETST_X4_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATETST_X8_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATE_X1_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATE_X2_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATE_X4_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATE_X8_LVT NangateOpenCellLibrary_45nm_LVT/DFFRS_X1_LVT NangateOpenCellLibrary_45nm_LVT/DFFRS_X2_LVT NangateOpenCellLibrary_45nm_LVT/DFFR_X1_LVT NangateOpenCellLibrary_45nm_LVT/DFFR_X2_LVT NangateOpenCellLibrary_45nm_LVT/DFFS_X1_LVT NangateOpenCellLibrary_45nm_LVT/DFFS_X2_LVT NangateOpenCellLibrary_45nm_LVT/DFF_X1_LVT NangateOpenCellLibrary_45nm_LVT/DFF_X2_LVT NangateOpenCellLibrary_45nm_LVT/DLH_X1_LVT NangateOpenCellLibrary_45nm_LVT/DLH_X2_LVT NangateOpenCellLibrary_45nm_LVT/DLL_X1_LVT NangateOpenCellLibrary_45nm_LVT/DLL_X2_LVT NangateOpenCellLibrary_45nm_LVT/FA_X1_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X1_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X2_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X4_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X8_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X16_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X32_LVT NangateOpenCellLibrary_45nm_LVT/HA_X1_LVT NangateOpenCellLibrary_45nm_LVT/INV_X1_LVT NangateOpenCellLibrary_45nm_LVT/INV_X2_LVT NangateOpenCellLibrary_45nm_LVT/INV_X4_LVT NangateOpenCellLibrary_45nm_LVT/INV_X8_LVT NangateOpenCellLibrary_45nm_LVT/INV_X16_LVT NangateOpenCellLibrary_45nm_LVT/INV_X32_LVT NangateOpenCellLibrary_45nm_LVT/LOGIC0_X1_LVT NangateOpenCellLibrary_45nm_LVT/LOGIC1_X1_LVT NangateOpenCellLibrary_45nm_LVT/MUX2_X1_LVT NangateOpenCellLibrary_45nm_LVT/MUX2_X2_LVT NangateOpenCellLibrary_45nm_LVT/NAND2_X1_LVT NangateOpenCellLibrary_45nm_LVT/NAND2_X2_LVT NangateOpenCellLibrary_45nm_LVT/NAND2_X4_LVT NangateOpenCellLibrary_45nm_LVT/NAND3_X1_LVT NangateOpenCellLibrary_45nm_LVT/NAND3_X2_LVT NangateOpenCellLibrary_45nm_LVT/NAND3_X4_LVT NangateOpenCellLibrary_45nm_LVT/NAND4_X1_LVT NangateOpenCellLibrary_45nm_LVT/NAND4_X2_LVT NangateOpenCellLibrary_45nm_LVT/NAND4_X4_LVT NangateOpenCellLibrary_45nm_LVT/NOR2_X1_LVT NangateOpenCellLibrary_45nm_LVT/NOR2_X2_LVT NangateOpenCellLibrary_45nm_LVT/NOR2_X4_LVT NangateOpenCellLibrary_45nm_LVT/NOR3_X1_LVT NangateOpenCellLibrary_45nm_LVT/NOR3_X2_LVT NangateOpenCellLibrary_45nm_LVT/NOR3_X4_LVT NangateOpenCellLibrary_45nm_LVT/NOR4_X1_LVT NangateOpenCellLibrary_45nm_LVT/NOR4_X2_LVT NangateOpenCellLibrary_45nm_LVT/NOR4_X4_LVT NangateOpenCellLibrary_45nm_LVT/OAI21_X1_LVT NangateOpenCellLibrary_45nm_LVT/OAI21_X2_LVT NangateOpenCellLibrary_45nm_LVT/OAI21_X4_LVT NangateOpenCellLibrary_45nm_LVT/OAI22_X1_LVT NangateOpenCellLibrary_45nm_LVT/OAI22_X2_LVT NangateOpenCellLibrary_45nm_LVT/OAI22_X4_LVT NangateOpenCellLibrary_45nm_LVT/OAI33_X1_LVT NangateOpenCellLibrary_45nm_LVT/OAI211_X1_LVT NangateOpenCellLibrary_45nm_LVT/OAI211_X2_LVT NangateOpenCellLibrary_45nm_LVT/OAI211_X4_LVT ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module carry_lookahead_adder
starting synthesize at 00:00:12(cpu)/0:00:32(wall) 63MB(vsz)/321MB(peak)
info:    clock-gating cell for posedge FFs = CLKGATETST_X1_LVT in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'carry_lookahead_adder' (depth 1) ((/home/vlsi/Desktop/Lab2/rtl/CLA_generic.v:7)[7])  [VLOG-400]
info:    synthesizing module 'full_adder' (depth 2) ((/home/vlsi/Desktop/Lab2/rtl/full_adder.v:1)[7])  [VLOG-400]
info:    module 'full_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'full_adder' (depth 2) (1#2) ((/home/vlsi/Desktop/Lab2/rtl/full_adder.v:1)[7])  [VLOG-401]
info:    module 'carry_lookahead_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'carry_lookahead_adder' (depth 1) (2#2) ((/home/vlsi/Desktop/Lab2/rtl/CLA_generic.v:7)[7])  [VLOG-401]
info:    uniquifying module 'full_adder' for 16 instances  [NL-105]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = -40.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:12(cpu)/0:00:33(wall) 82MB(vsz)/345MB(peak)
> write_design /home/vlsi/Desktop/Lab2/outputs/odb/2_synthesized.odb
info:    design 'carry_lookahead_adder' has no physical info  [WRITE-120]
warning: WrSdc.. design 'carry_lookahead_adder' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/Lab2/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> set io_clock_period     60
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} 
> #[ get_ports sysclk_byp ]
> 
> set_false_path   -from [ get_ports reset_n ]
warning: Empty from list 
warning: could not find 1 objects:
             reset_n
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay 0.7 [all_inputs]
> 
> set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> report_design_metrics
Report Physical info: 
------------------------+---------------------+-----------+------------
                        |                     |Area (squm)|Leakage (uW)
------------------------+---------------------+-----------+------------
Design Name             |carry_lookahead_adder|           |            
  Total Instances       |                  125|        130|       0.674
    Macros              |                    0|          0|       0.000
    Pads                |                    0|          0|       0.000
    Phys                |                    0|          0|       0.000
    Blackboxes          |                    0|          0|       0.000
    Cells               |                  125|        130|       0.674
      Buffers           |                    0|          0|       0.000
      Inverters         |                   46|         24|       0.128
      Clock-Gates       |                    0|          0|       0.000
      Combinational     |                   79|        105|       0.546
      Latches           |                    0|          0|       0.000
      FlipFlops         |                    0|          0|       0.000
       Single-Bit FF    |                    0|          0|       0.000
       Multi-Bit FF     |                    0|          0|       0.000
       Clock-Gated      |                    0|           |            
       Bits             |                    0|          0|       0.000
         Load-Enabled   |                    0|           |            
         Clock-Gated    |                    0|           |            
  Tristate Pin Count    |                    0|           |            
Physical Info           |Unplaced             |           |            
  Chip Size (mm x mm)   |                     |          0|            
  Fixed Cell Area       |                     |          0|            
    Phys Only           |                    0|          0|            
  Placeable Area        |                     |          0|            
  Movable Cell Area     |                     |        130|            
  Utilization (%)       |                     |           |            
  Chip Utilization (%)  |                     |           |            
  Total Wire Length (mm)|                0.000|           |            
  Longest Wire (mm)     |                     |           |            
  Average Wire (mm)     |                     |           |            
------------------------+---------------------+-----------+------------
> all_inputs
> group_path -name I2R -from { i_add1[15] i_add1[14] i_add1[13] i_add1[12] i_add1[11] i_add1[10] i_add1[9] i_add1[8] i_add1[7] i_add1[6] i_add1[5] i_add1[4] i_add1[3] i_add1[2] i_add1[1] i_add1[0] i_add2[15] i_add2[14] i_add2[13] i_add2[12] i_add2[11] i_add2[10] i_add2[9] i_add2[8] i_add2[7] i_add2[6] i_add2[5] i_add2[4] i_add2[3] i_add2[2] i_add2[1] i_add2[0] }
# group_path -from {i_add1[15]} {i_add1[14]} {i_add1[13]} {i_add1[12]} {i_add1[11]} {i_add1[10]} {i_add1[9]} {i_add1[8]} {i_add1[7]} {i_add1[6]} {i_add1[5]} {i_add1[4]} {i_add1[3]} {i_add1[2]} {i_add1[1]} {i_add1[0]} {i_add2[15]} {i_add2[14]} {i_add2[13]} {i_add2[12]} {i_add2[11]} {i_add2[10]} {i_add2[9]} {i_add2[8]} {i_add2[7]} {i_add2[6]} {i_add2[5]} {i_add2[4]} {i_add2[3]} {i_add2[2]} {i_add2[1]} {i_add2[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { i_add1[15] i_add1[14] i_add1[13] i_add1[12] i_add1[11] i_add1[10] i_add1[9] i_add1[8] i_add1[7] i_add1[6] i_add1[5] i_add1[4] i_add1[3] i_add1[2] i_add1[1] i_add1[0] i_add2[15] i_add2[14] i_add2[13] i_add2[12] i_add2[11] i_add2[10] i_add2[9] i_add2[8] i_add2[7] i_add2[6] i_add2[5] i_add2[4] i_add2[3] i_add2[2] i_add2[1] i_add2[0] } -to { o_result[16] o_result[15] o_result[14] o_result[13] o_result[12] o_result[11] o_result[10] o_result[9] o_result[8] o_result[7] o_result[6] o_result[5] o_result[4] o_result[3] o_result[2] o_result[1] o_result[0] }
# group_path -from {i_add1[15]} {i_add1[14]} {i_add1[13]} {i_add1[12]} {i_add1[11]} {i_add1[10]} {i_add1[9]} {i_add1[8]} {i_add1[7]} {i_add1[6]} {i_add1[5]} {i_add1[4]} {i_add1[3]} {i_add1[2]} {i_add1[1]} {i_add1[0]} {i_add2[15]} {i_add2[14]} {i_add2[13]} {i_add2[12]} {i_add2[11]} {i_add2[10]} {i_add2[9]} {i_add2[8]} {i_add2[7]} {i_add2[6]} {i_add2[5]} {i_add2[4]} {i_add2[3]} {i_add2[2]} {i_add2[1]} {i_add2[0]} -to {o_result[16]} {o_result[15]} {o_result[14]} {o_result[13]} {o_result[12]} {o_result[11]} {o_result[10]} {o_result[9]} {o_result[8]} {o_result[7]} {o_result[6]} {o_result[5]} {o_result[4]} {o_result[3]} {o_result[2]} {o_result[1]} {o_result[0]}
> all_outputs
> group_path -name R2O -to { o_result[16] o_result[15] o_result[14] o_result[13] o_result[12] o_result[11] o_result[10] o_result[9] o_result[8] o_result[7] o_result[6] o_result[5] o_result[4] o_result[3] o_result[2] o_result[1] o_result[0] }
# group_path -to {o_result[16]} {o_result[15]} {o_result[14]} {o_result[13]} {o_result[12]} {o_result[11]} {o_result[10]} {o_result[9]} {o_result[8]} {o_result[7]} {o_result[6]} {o_result[5]} {o_result[4]} {o_result[3]} {o_result[2]} {o_result[1]} {o_result[0]}
> optimize -virtual
starting optimize at 00:00:13(cpu)/0:00:33(wall) 83MB(vsz)/345MB(peak)
warning: excessively large parameter 'numMpgWorkersLocal' was reset from 4 to 1, because this host has 1 processors currently available  [MPG-206]
Log file for child PID=25834:  /home/vlsi/Desktop/Lab2/outputs/logs/synth.log_1_march.etc/synth.log_1_march.w1.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 100.0squm (#1, 0 secs)
info:    dissolving instance 'genblk1_15_full_adder_inst' of module 'full_adder' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_14_full_adder_inst' of module 'full_adder__0_78' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_13_full_adder_inst' of module 'full_adder__0_74' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_12_full_adder_inst' of module 'full_adder__0_70' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_11_full_adder_inst' of module 'full_adder__0_66' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_10_full_adder_inst' of module 'full_adder__0_62' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_9_full_adder_inst' of module 'full_adder__0_58' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_8_full_adder_inst' of module 'full_adder__0_54' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_7_full_adder_inst' of module 'full_adder__0_50' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_6_full_adder_inst' of module 'full_adder__0_46' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info: optimized 'carry_lookahead_adder__genmod__0' area changed -9.8squm (x1), total 90.2squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 90.2squm (#3, 0 secs)
done optimizing area at 00:00:16(cpu)/0:00:37(wall) 87MB(vsz)/357MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'carry_lookahead_adder' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 90.2squm (#1, 1 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: suspended path group default @ <ill>ps
info: suspended path group I2R @ <ill>ps
info: activated path group I2O @ 41219.1ps
info: suspended path group R2O @ <ill>ps
info: finished path group I2O @ 41219.1ps
info: reactivating path groups
info: reactivated path group I2O @ 41219.1ps
info: finished path group I2O @ 41219.1ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module carry_lookahead_adder
info: optimized 'carry_lookahead_adder__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.79 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 41219.1ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:18(cpu)/0:00:40(wall) 95MB(vsz)/357MB(peak)
finished optimize at 00:00:18(cpu)/0:00:40(wall) 95MB(vsz)/357MB(peak)
> write_design /home/vlsi/Desktop/Lab2/outputs/odb/2_virtual_opt.odb
> report_timing
Report for group default
Report for group I2R
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: i_add1[1]
    (Clocked by rtDefaultClock R)
Endpoint: o_result[15]
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 780.9
Slack: 41219.1
Logic depth: 29
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
i_add1[1]                {set_input_delay}        f    700.0    700.0    700.0                        1.2     13.3      3                                   
i_0_0_72/A2->ZN          NOR2_X4_LVT             fr    709.5      9.5      9.5      0.0    100.0      0.7      4.1      1              /PD_TOP        (0.95)
i_0_0_71/B1->ZN          OAI21_X4_LVT            rf    711.4      1.9      1.9      0.0      1.5      1.4      8.1      2              /PD_TOP        (0.95)
i_0_0_70/A->ZN           AOI21_X4_LVT            fr    718.3      6.9      6.9      0.0      1.5      0.6     24.4      1              /PD_TOP        (0.95)
i_0_0_69/A->ZN           INV_X8_LVT              rf    719.2      0.9      0.9      0.0      4.6      0.6      4.3      1              /PD_TOP        (0.95)
i_0_0_68/A->ZN           OAI21_X4_LVT            fr    721.3      2.1      2.1      0.0      0.3      1.4      7.8      2              /PD_TOP        (0.95)
i_0_0_65/B1->ZN          OAI21_X4_LVT            rf    723.3      2.0      2.0      0.0      2.3      1.4      8.1      2              /PD_TOP        (0.95)
i_0_0_62/A->ZN           OAI21_X4_LVT            fr    725.2      1.9      1.9      0.0      1.5      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_61/A2->ZN          NAND2_X4_LVT            rf    727.3      2.1      2.1      0.0      1.9      1.3      8.1      2              /PD_TOP        (0.95)
i_0_0_60/A->ZN           OAI21_X4_LVT            fr    729.2      1.9      1.9      0.0      1.1      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_59/A2->ZN          NAND2_X4_LVT            rf    731.3      2.1      2.1      0.0      1.9      1.3      8.1      2              /PD_TOP        (0.95)
i_0_0_58/A->ZN           OAI21_X4_LVT            fr    733.2      1.9      1.9      0.0      1.1      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_57/A2->ZN          NAND2_X4_LVT            rf    735.3      2.1      2.1      0.0      1.9      1.3      8.1      2              /PD_TOP        (0.95)
i_0_0_55/A->ZN           OAI21_X4_LVT            fr    737.2      1.9      1.9      0.0      1.1      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_54/A2->ZN          NAND2_X4_LVT            rf    739.3      2.1      2.1      0.0      1.9      1.3      8.0      2              /PD_TOP        (0.95)
i_0_0_53/A->ZN           AOI21_X4_LVT            fr    746.2      6.9      6.9      0.0      1.1      0.6     24.4      1              /PD_TOP        (0.95)
i_0_0_52/A->ZN           INV_X8_LVT              rf    747.1      0.9      0.9      0.0      4.6      0.6      4.3      1              /PD_TOP        (0.95)
i_0_0_51/A->ZN           OAI21_X4_LVT            fr    749.2      2.1      2.1      0.0      0.3      1.4      7.8      2              /PD_TOP        (0.95)
i_0_0_47/B1->ZN          OAI21_X4_LVT            rf    751.2      2.0      2.0      0.0      2.3      1.4      8.1      2              /PD_TOP        (0.95)
i_0_0_46/A->ZN           OAI21_X4_LVT            fr    753.1      1.9      1.9      0.0      1.5      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_45/A2->ZN          NAND2_X4_LVT            rf    755.2      2.1      2.1      0.0      1.9      1.3      8.1      2              /PD_TOP        (0.95)
i_0_0_44/A->ZN           OAI21_X4_LVT            fr    757.1      1.9      1.9      0.0      1.1      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_43/A2->ZN          NAND2_X4_LVT            rf    759.2      2.1      2.1      0.0      1.9      1.3      8.1      2              /PD_TOP        (0.95)
i_0_0_41/A->ZN           OAI21_X4_LVT            fr    761.1      1.9      1.9      0.0      1.1      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_40/A2->ZN          NAND2_X4_LVT            rf    763.2      2.1      2.1      0.0      1.9      1.3      8.0      2              /PD_TOP        (0.95)
i_0_0_39/A->ZN           AOI21_X4_LVT            fr    770.1      6.9      6.9      0.0      1.1      0.6     24.4      1              /PD_TOP        (0.95)
i_0_0_38/A->ZN           INV_X8_LVT              rf    771.0      0.9      0.9      0.0      4.6      0.6      4.3      1              /PD_TOP        (0.95)
i_0_0_37/A->ZN           OAI21_X4_LVT            fr    773.1      2.1      2.1      0.0      0.3      1.4      7.8      2              /PD_TOP        (0.95)
i_0_0_33/B1->ZN          OAI21_X4_LVT            rf    775.1      2.0      2.0      0.0      2.3      1.4      8.1      2              /PD_TOP        (0.95)
i_0_0_29/A->ZN           XNOR2_X2_LVT            ff    780.9      5.8      5.8      0.0      1.5      1.2     11.2      1              /PD_TOP        (0.95)
o_result[15]                                      f    780.9      0.0               0.0      2.4                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<ill>    
2    |I2R    | 1.000|      0.0|<ill>    
3    |I2O    | 1.000|      0.0|  41219.1
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/Lab2/outputs/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right {72.255000 } -bottom 42.254999999999995 -top {72.255000 }
info:    create placement blockage 'blk_top' (0.000000 42.255000) (72.255000 72.255000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right {72.255000 } -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (72.255000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top {72.255000 }
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 72.255000)  [FP-103]
> create_blockage -name blk_right -type macro -left 42.254999999999995 -right {72.255000 } -bottom 0 -top {72.255000 }
info:    create placement blockage 'blk_right' (42.255000 0.000000) (72.255000 72.255000)  [FP-103]
> optimize -place
starting optimize at 00:00:18(cpu)/0:00:41(wall) 95MB(vsz)/357MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
-------> Message [PLACE-110] suppressed 6 times
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 77.29% average utilization: 38.64%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 41219.1ps
info:	placing 49 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 77.29% average utilization: 38.64%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              1806.60
Average Wire      =                36.87
Longest Wire      =                37.81
Shortest Wire     =                35.70
WNS               = 41217.7ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 41217.7ps
done optimize placement at 00:00:21(cpu)/0:00:46(wall) 281MB(vsz)/599MB(peak)
finished optimize at 00:00:21(cpu)/0:00:46(wall) 281MB(vsz)/599MB(peak)
> write_design /home/vlsi/Desktop/Lab2/outputs/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_timing > /home/vlsi/Desktop/Lab2/outputs/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/Lab2/outputs/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/Lab2/outputs/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/Lab2/outputs/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/Lab2/outputs/rpt/design.rpt
> write_design /home/vlsi/Desktop/Lab2/outputs/odb/demo_adder.odb
> write_mxdb /home/vlsi/Desktop/Lab2/outputs/mxdb/demo_adder.mxdb
info: using ptf '/home/vlsi/Desktop/Lab2/lib_data/NCSU_FreePDK_45nm.ptf'
wrote mentor exchange database file /home/vlsi/Desktop/Lab2/outputs/mxdb/demo_adder.mxdb
> write_verilog /home/vlsi/Desktop/Lab2/outputs/verilog/demo_adder.syn.v
info:    writing Verilog file '/home/vlsi/Desktop/Lab2/outputs/verilog/demo_adder.syn.v' for module 'carry_lookahead_adder'  [WRITE-100]
> write_sdc /home/vlsi/Desktop/Lab2/outputs/constraints/demo_adder.oasys.sdc
info:    writing Sdc file '/home/vlsi/Desktop/Lab2/outputs/constraints/demo_adder.oasys.sdc' for design 'carry_lookahead_adder'  [WRITE-104]
> save_upf /home/vlsi/Desktop/Lab2/outputs/constraints/demo_adder.oasys.upf
> write_def -floorplan /home/vlsi/Desktop/Lab2/outputs/floorplan/demo_adder.def
info:    writing Def file '/home/vlsi/Desktop/Lab2/outputs/floorplan/demo_adder.def' for module 'carry_lookahead_adder'  [WRITE-101]
info:    use 2000 units per micron  [WRITE-130]
info:    write def to skip macro_only blockage 'blk_top'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_bottom'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_left'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_right'  [DEF-149]

-----------------------------

Design data exported to output dir.

-----------------------------

> delete_design
> source scripts/0_adder_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> check_library
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     0|       0|Passed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary_45nm_LVT_worst_low_conditional_nldm.lib
> read_lef /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary_LVT.macro.lef
warning: macro 'AND2_X1_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4_LVT' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1_LVT' read in previously - ignored  [LEF-105]
> read_ptf /home/vlsi/Desktop/Lab2/lib_data/NCSU_FreePDK_45nm.ptf
-------> Message [LEF-105] suppressed 124 times
info:    extracting RC values from PTF file /home/vlsi/Desktop/Lab2/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature -40.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Å       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/Lab2/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/Lab2/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
error:   domain 'PD_TOP' already exists  [PF-101]
error:   1 error message(s) issued while executing command 'create_power_domain'

    while executing
"create_power_domain PD_TOP "
    (file "/home/vlsi/Desktop/Lab2/constraints/demo_adder.85.upf" line 1)
    invoked from within
"tcl_source /home/vlsi/Desktop/Lab2/constraints/demo_adder.85.upf"
regress::ERROR 
    while executing
"load_upf $power_files "
    (file "scripts/1_read_design.tcl" line 47)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> remove_upf
> reset_parameter
error:   missing required argument(s). Expecting 1, got 0
---------------------------------------------------------------------
Usage:
  reset_parameter <string> 
---------------------------------------------------------------------
> source scripts/0_adder_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> check_library
warning: skipping cell ANTENNA_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1_LVT in the library since it does not have delay arcs  [NL-215]
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     0|       0|Passed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary_45nm_LVT_worst_low_conditional_nldm.lib
> read_lef /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary_LVT.macro.lef
warning: macro 'AND2_X1_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4_LVT' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1_LVT' read in previously - ignored  [LEF-105]
> read_ptf /home/vlsi/Desktop/Lab2/lib_data/NCSU_FreePDK_45nm.ptf
-------> Message [LEF-105] suppressed 124 times
info:    extracting RC values from PTF file /home/vlsi/Desktop/Lab2/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature -40.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Å       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/Lab2/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/Lab2/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {CLA_generic.v full_adder.v} -include /home/vlsi/Desktop/Lab2/rtl/
info:    File 'CLA_generic.v', resolved to path '/home/vlsi/Desktop/Lab2/rtl/CLA_generic.v' using search_path variable.  [CMD-126]
info:    File 'full_adder.v', resolved to path '/home/vlsi/Desktop/Lab2/rtl/full_adder.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module full_adder ((/home/vlsi/Desktop/Lab2/rtl/full_adder.v:1)[17])  [VLOG-1206]
> set_max_route_layer 5
> set_dont_use {NangateOpenCellLibrary_45nm_LVT/AND2_X1_LVT NangateOpenCellLibrary_45nm_LVT/AND2_X2_LVT NangateOpenCellLibrary_45nm_LVT/AND2_X4_LVT NangateOpenCellLibrary_45nm_LVT/AND3_X1_LVT NangateOpenCellLibrary_45nm_LVT/AND3_X2_LVT NangateOpenCellLibrary_45nm_LVT/AND3_X4_LVT NangateOpenCellLibrary_45nm_LVT/AND4_X1_LVT NangateOpenCellLibrary_45nm_LVT/AND4_X2_LVT NangateOpenCellLibrary_45nm_LVT/AND4_X4_LVT NangateOpenCellLibrary_45nm_LVT/ANTENNA_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI21_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI21_X2_LVT NangateOpenCellLibrary_45nm_LVT/AOI21_X4_LVT NangateOpenCellLibrary_45nm_LVT/AOI22_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI22_X2_LVT NangateOpenCellLibrary_45nm_LVT/AOI22_X4_LVT NangateOpenCellLibrary_45nm_LVT/AOI211_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI211_X2_LVT NangateOpenCellLibrary_45nm_LVT/AOI211_X4_LVT NangateOpenCellLibrary_45nm_LVT/AOI221_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI221_X2_LVT NangateOpenCellLibrary_45nm_LVT/AOI221_X4_LVT NangateOpenCellLibrary_45nm_LVT/AOI222_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI222_X2_LVT NangateOpenCellLibrary_45nm_LVT/AOI222_X4_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X1_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X2_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X4_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X8_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X16_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X32_LVT NangateOpenCellLibrary_45nm_LVT/CLKBUF_X1_LVT NangateOpenCellLibrary_45nm_LVT/CLKBUF_X2_LVT NangateOpenCellLibrary_45nm_LVT/CLKBUF_X3_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATETST_X1_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATETST_X2_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATETST_X4_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATETST_X8_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATE_X1_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATE_X2_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATE_X4_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATE_X8_LVT NangateOpenCellLibrary_45nm_LVT/DFFRS_X1_LVT NangateOpenCellLibrary_45nm_LVT/DFFRS_X2_LVT NangateOpenCellLibrary_45nm_LVT/DFFR_X1_LVT NangateOpenCellLibrary_45nm_LVT/DFFR_X2_LVT NangateOpenCellLibrary_45nm_LVT/DFFS_X1_LVT NangateOpenCellLibrary_45nm_LVT/DFFS_X2_LVT NangateOpenCellLibrary_45nm_LVT/DFF_X1_LVT NangateOpenCellLibrary_45nm_LVT/DFF_X2_LVT NangateOpenCellLibrary_45nm_LVT/DLH_X1_LVT NangateOpenCellLibrary_45nm_LVT/DLH_X2_LVT NangateOpenCellLibrary_45nm_LVT/DLL_X1_LVT NangateOpenCellLibrary_45nm_LVT/DLL_X2_LVT NangateOpenCellLibrary_45nm_LVT/FA_X1_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X1_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X2_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X4_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X8_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X16_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X32_LVT NangateOpenCellLibrary_45nm_LVT/HA_X1_LVT NangateOpenCellLibrary_45nm_LVT/INV_X1_LVT NangateOpenCellLibrary_45nm_LVT/INV_X2_LVT NangateOpenCellLibrary_45nm_LVT/INV_X4_LVT NangateOpenCellLibrary_45nm_LVT/INV_X8_LVT NangateOpenCellLibrary_45nm_LVT/INV_X16_LVT NangateOpenCellLibrary_45nm_LVT/INV_X32_LVT NangateOpenCellLibrary_45nm_LVT/LOGIC0_X1_LVT NangateOpenCellLibrary_45nm_LVT/LOGIC1_X1_LVT NangateOpenCellLibrary_45nm_LVT/MUX2_X1_LVT NangateOpenCellLibrary_45nm_LVT/MUX2_X2_LVT NangateOpenCellLibrary_45nm_LVT/NAND2_X1_LVT NangateOpenCellLibrary_45nm_LVT/NAND2_X2_LVT NangateOpenCellLibrary_45nm_LVT/NAND2_X4_LVT NangateOpenCellLibrary_45nm_LVT/NAND3_X1_LVT NangateOpenCellLibrary_45nm_LVT/NAND3_X2_LVT NangateOpenCellLibrary_45nm_LVT/NAND3_X4_LVT NangateOpenCellLibrary_45nm_LVT/NAND4_X1_LVT NangateOpenCellLibrary_45nm_LVT/NAND4_X2_LVT NangateOpenCellLibrary_45nm_LVT/NAND4_X4_LVT NangateOpenCellLibrary_45nm_LVT/NOR2_X1_LVT NangateOpenCellLibrary_45nm_LVT/NOR2_X2_LVT NangateOpenCellLibrary_45nm_LVT/NOR2_X4_LVT NangateOpenCellLibrary_45nm_LVT/NOR3_X1_LVT NangateOpenCellLibrary_45nm_LVT/NOR3_X2_LVT NangateOpenCellLibrary_45nm_LVT/NOR3_X4_LVT NangateOpenCellLibrary_45nm_LVT/NOR4_X1_LVT NangateOpenCellLibrary_45nm_LVT/NOR4_X2_LVT NangateOpenCellLibrary_45nm_LVT/NOR4_X4_LVT NangateOpenCellLibrary_45nm_LVT/OAI21_X1_LVT NangateOpenCellLibrary_45nm_LVT/OAI21_X2_LVT NangateOpenCellLibrary_45nm_LVT/OAI21_X4_LVT NangateOpenCellLibrary_45nm_LVT/OAI22_X1_LVT NangateOpenCellLibrary_45nm_LVT/OAI22_X2_LVT NangateOpenCellLibrary_45nm_LVT/OAI22_X4_LVT NangateOpenCellLibrary_45nm_LVT/OAI33_X1_LVT NangateOpenCellLibrary_45nm_LVT/OAI211_X1_LVT NangateOpenCellLibrary_45nm_LVT/OAI211_X2_LVT NangateOpenCellLibrary_45nm_LVT/OAI211_X4_LVT ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module carry_lookahead_adder
starting synthesize at 00:00:31(cpu)/0:14:41(wall) 278MB(vsz)/599MB(peak)
warning: skipping cell ANTENNA_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1_LVT in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1_LVT in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'carry_lookahead_adder' (depth 1) ((/home/vlsi/Desktop/Lab2/rtl/CLA_generic.v:7)[7])  [VLOG-400]
info:    synthesizing module 'full_adder' (depth 2) ((/home/vlsi/Desktop/Lab2/rtl/full_adder.v:1)[7])  [VLOG-400]
info:    module 'full_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'full_adder' (depth 2) (1#2) ((/home/vlsi/Desktop/Lab2/rtl/full_adder.v:1)[7])  [VLOG-401]
info:    module 'carry_lookahead_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'carry_lookahead_adder' (depth 1) (2#2) ((/home/vlsi/Desktop/Lab2/rtl/CLA_generic.v:7)[7])  [VLOG-401]
info:    uniquifying module 'full_adder' for 16 instances  [NL-105]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = -40.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:32(cpu)/0:14:41(wall) 288MB(vsz)/599MB(peak)
> write_design /home/vlsi/Desktop/Lab2/outputs/odb/2_synthesized.odb
info:    design 'carry_lookahead_adder' has no physical info  [WRITE-120]
warning: WrSdc.. design 'carry_lookahead_adder' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/Lab2/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> set io_clock_period     60
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} 
> #[ get_ports sysclk_byp ]
> 
> set_false_path   -from [ get_ports reset_n ]
warning: Empty from list 
warning: could not find 1 objects:
             reset_n
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay 0.7 [all_inputs]
> 
> set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> report_design_metrics
Report Physical info: 
------------------------+---------------------+-----------+------------
                        |                     |Area (squm)|Leakage (uW)
------------------------+---------------------+-----------+------------
Design Name             |carry_lookahead_adder|           |            
  Total Instances       |                  125|        130|       0.674
    Macros              |                    0|          0|       0.000
    Pads                |                    0|          0|       0.000
    Phys                |                    0|          0|       0.000
    Blackboxes          |                    0|          0|       0.000
    Cells               |                  125|        130|       0.674
      Buffers           |                    0|          0|       0.000
      Inverters         |                   46|         24|       0.128
      Clock-Gates       |                    0|          0|       0.000
      Combinational     |                   79|        105|       0.546
      Latches           |                    0|          0|       0.000
      FlipFlops         |                    0|          0|       0.000
       Single-Bit FF    |                    0|          0|       0.000
       Multi-Bit FF     |                    0|          0|       0.000
       Clock-Gated      |                    0|           |            
       Bits             |                    0|          0|       0.000
         Load-Enabled   |                    0|           |            
         Clock-Gated    |                    0|           |            
  Tristate Pin Count    |                    0|           |            
Physical Info           |Unplaced             |           |            
  Chip Size (mm x mm)   |                     |          0|            
  Fixed Cell Area       |                     |          0|            
    Phys Only           |                    0|          0|            
  Placeable Area        |                     |          0|            
  Movable Cell Area     |                     |        130|            
  Utilization (%)       |                     |           |            
  Chip Utilization (%)  |                     |           |            
  Total Wire Length (mm)|                0.000|           |            
  Longest Wire (mm)     |                     |           |            
  Average Wire (mm)     |                     |           |            
------------------------+---------------------+-----------+------------
> all_inputs
> group_path -name I2R -from { i_add1[15] i_add1[14] i_add1[13] i_add1[12] i_add1[11] i_add1[10] i_add1[9] i_add1[8] i_add1[7] i_add1[6] i_add1[5] i_add1[4] i_add1[3] i_add1[2] i_add1[1] i_add1[0] i_add2[15] i_add2[14] i_add2[13] i_add2[12] i_add2[11] i_add2[10] i_add2[9] i_add2[8] i_add2[7] i_add2[6] i_add2[5] i_add2[4] i_add2[3] i_add2[2] i_add2[1] i_add2[0] }
# group_path -from {i_add1[15]} {i_add1[14]} {i_add1[13]} {i_add1[12]} {i_add1[11]} {i_add1[10]} {i_add1[9]} {i_add1[8]} {i_add1[7]} {i_add1[6]} {i_add1[5]} {i_add1[4]} {i_add1[3]} {i_add1[2]} {i_add1[1]} {i_add1[0]} {i_add2[15]} {i_add2[14]} {i_add2[13]} {i_add2[12]} {i_add2[11]} {i_add2[10]} {i_add2[9]} {i_add2[8]} {i_add2[7]} {i_add2[6]} {i_add2[5]} {i_add2[4]} {i_add2[3]} {i_add2[2]} {i_add2[1]} {i_add2[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { i_add1[15] i_add1[14] i_add1[13] i_add1[12] i_add1[11] i_add1[10] i_add1[9] i_add1[8] i_add1[7] i_add1[6] i_add1[5] i_add1[4] i_add1[3] i_add1[2] i_add1[1] i_add1[0] i_add2[15] i_add2[14] i_add2[13] i_add2[12] i_add2[11] i_add2[10] i_add2[9] i_add2[8] i_add2[7] i_add2[6] i_add2[5] i_add2[4] i_add2[3] i_add2[2] i_add2[1] i_add2[0] } -to { o_result[16] o_result[15] o_result[14] o_result[13] o_result[12] o_result[11] o_result[10] o_result[9] o_result[8] o_result[7] o_result[6] o_result[5] o_result[4] o_result[3] o_result[2] o_result[1] o_result[0] }
# group_path -from {i_add1[15]} {i_add1[14]} {i_add1[13]} {i_add1[12]} {i_add1[11]} {i_add1[10]} {i_add1[9]} {i_add1[8]} {i_add1[7]} {i_add1[6]} {i_add1[5]} {i_add1[4]} {i_add1[3]} {i_add1[2]} {i_add1[1]} {i_add1[0]} {i_add2[15]} {i_add2[14]} {i_add2[13]} {i_add2[12]} {i_add2[11]} {i_add2[10]} {i_add2[9]} {i_add2[8]} {i_add2[7]} {i_add2[6]} {i_add2[5]} {i_add2[4]} {i_add2[3]} {i_add2[2]} {i_add2[1]} {i_add2[0]} -to {o_result[16]} {o_result[15]} {o_result[14]} {o_result[13]} {o_result[12]} {o_result[11]} {o_result[10]} {o_result[9]} {o_result[8]} {o_result[7]} {o_result[6]} {o_result[5]} {o_result[4]} {o_result[3]} {o_result[2]} {o_result[1]} {o_result[0]}
> all_outputs
> group_path -name R2O -to { o_result[16] o_result[15] o_result[14] o_result[13] o_result[12] o_result[11] o_result[10] o_result[9] o_result[8] o_result[7] o_result[6] o_result[5] o_result[4] o_result[3] o_result[2] o_result[1] o_result[0] }
# group_path -to {o_result[16]} {o_result[15]} {o_result[14]} {o_result[13]} {o_result[12]} {o_result[11]} {o_result[10]} {o_result[9]} {o_result[8]} {o_result[7]} {o_result[6]} {o_result[5]} {o_result[4]} {o_result[3]} {o_result[2]} {o_result[1]} {o_result[0]}
> optimize -virtual
starting optimize at 00:00:32(cpu)/0:14:42(wall) 288MB(vsz)/599MB(peak)
Log file for child PID=26275:  /home/vlsi/Desktop/Lab2/outputs/logs/synth.log_1_march.etc/synth.log_1_march.w1.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 100.0squm (#1, 0 secs)
info:    dissolving instance 'genblk1_15_full_adder_inst' of module 'full_adder' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_14_full_adder_inst' of module 'full_adder__0_78' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_13_full_adder_inst' of module 'full_adder__0_74' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_12_full_adder_inst' of module 'full_adder__0_70' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_11_full_adder_inst' of module 'full_adder__0_66' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_10_full_adder_inst' of module 'full_adder__0_62' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_9_full_adder_inst' of module 'full_adder__0_58' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_8_full_adder_inst' of module 'full_adder__0_54' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_7_full_adder_inst' of module 'full_adder__0_50' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_6_full_adder_inst' of module 'full_adder__0_46' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info: optimized 'carry_lookahead_adder__genmod__0' area changed -9.8squm (x1), total 90.2squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 90.2squm (#3, 0 secs)
done optimizing area at 00:00:33(cpu)/0:14:43(wall) 295MB(vsz)/599MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'carry_lookahead_adder' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 90.2squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: suspended path group default @ <ill>ps
info: suspended path group I2R @ <ill>ps
info: activated path group I2O @ 41219.1ps
info: suspended path group R2O @ <ill>ps
info: finished path group I2O @ 41219.1ps
info: reactivating path groups
info: reactivated path group I2O @ 41219.1ps
info: finished path group I2O @ 41219.1ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module carry_lookahead_adder
info: optimized 'carry_lookahead_adder__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.23 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 41219.1ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:33(cpu)/0:14:43(wall) 299MB(vsz)/599MB(peak)
finished optimize at 00:00:33(cpu)/0:14:43(wall) 299MB(vsz)/599MB(peak)
> write_design /home/vlsi/Desktop/Lab2/outputs/odb/2_virtual_opt.odb
> report_timing
Report for group default
Report for group I2R
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: i_add1[1]
    (Clocked by rtDefaultClock R)
Endpoint: o_result[15]
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 780.9
Slack: 41219.1
Logic depth: 29
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
i_add1[1]                {set_input_delay}        f    700.0    700.0    700.0                        1.2     13.3      3                                   
i_0_0_72/A2->ZN          NOR2_X4_LVT             fr    709.5      9.5      9.5      0.0    100.0      0.7      4.1      1              /PD_TOP        (0.95)
i_0_0_71/B1->ZN          OAI21_X4_LVT            rf    711.4      1.9      1.9      0.0      1.5      1.4      8.1      2              /PD_TOP        (0.95)
i_0_0_70/A->ZN           AOI21_X4_LVT            fr    718.3      6.9      6.9      0.0      1.5      0.6     24.4      1              /PD_TOP        (0.95)
i_0_0_69/A->ZN           INV_X8_LVT              rf    719.2      0.9      0.9      0.0      4.6      0.6      4.3      1              /PD_TOP        (0.95)
i_0_0_68/A->ZN           OAI21_X4_LVT            fr    721.3      2.1      2.1      0.0      0.3      1.4      7.8      2              /PD_TOP        (0.95)
i_0_0_65/B1->ZN          OAI21_X4_LVT            rf    723.3      2.0      2.0      0.0      2.3      1.4      8.1      2              /PD_TOP        (0.95)
i_0_0_62/A->ZN           OAI21_X4_LVT            fr    725.2      1.9      1.9      0.0      1.5      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_61/A2->ZN          NAND2_X4_LVT            rf    727.3      2.1      2.1      0.0      1.9      1.3      8.1      2              /PD_TOP        (0.95)
i_0_0_60/A->ZN           OAI21_X4_LVT            fr    729.2      1.9      1.9      0.0      1.1      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_59/A2->ZN          NAND2_X4_LVT            rf    731.3      2.1      2.1      0.0      1.9      1.3      8.1      2              /PD_TOP        (0.95)
i_0_0_58/A->ZN           OAI21_X4_LVT            fr    733.2      1.9      1.9      0.0      1.1      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_57/A2->ZN          NAND2_X4_LVT            rf    735.3      2.1      2.1      0.0      1.9      1.3      8.1      2              /PD_TOP        (0.95)
i_0_0_55/A->ZN           OAI21_X4_LVT            fr    737.2      1.9      1.9      0.0      1.1      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_54/A2->ZN          NAND2_X4_LVT            rf    739.3      2.1      2.1      0.0      1.9      1.3      8.0      2              /PD_TOP        (0.95)
i_0_0_53/A->ZN           AOI21_X4_LVT            fr    746.2      6.9      6.9      0.0      1.1      0.6     24.4      1              /PD_TOP        (0.95)
i_0_0_52/A->ZN           INV_X8_LVT              rf    747.1      0.9      0.9      0.0      4.6      0.6      4.3      1              /PD_TOP        (0.95)
i_0_0_51/A->ZN           OAI21_X4_LVT            fr    749.2      2.1      2.1      0.0      0.3      1.4      7.8      2              /PD_TOP        (0.95)
i_0_0_47/B1->ZN          OAI21_X4_LVT            rf    751.2      2.0      2.0      0.0      2.3      1.4      8.1      2              /PD_TOP        (0.95)
i_0_0_46/A->ZN           OAI21_X4_LVT            fr    753.1      1.9      1.9      0.0      1.5      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_45/A2->ZN          NAND2_X4_LVT            rf    755.2      2.1      2.1      0.0      1.9      1.3      8.1      2              /PD_TOP        (0.95)
i_0_0_44/A->ZN           OAI21_X4_LVT            fr    757.1      1.9      1.9      0.0      1.1      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_43/A2->ZN          NAND2_X4_LVT            rf    759.2      2.1      2.1      0.0      1.9      1.3      8.1      2              /PD_TOP        (0.95)
i_0_0_41/A->ZN           OAI21_X4_LVT            fr    761.1      1.9      1.9      0.0      1.1      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_40/A2->ZN          NAND2_X4_LVT            rf    763.2      2.1      2.1      0.0      1.9      1.3      8.0      2              /PD_TOP        (0.95)
i_0_0_39/A->ZN           AOI21_X4_LVT            fr    770.1      6.9      6.9      0.0      1.1      0.6     24.4      1              /PD_TOP        (0.95)
i_0_0_38/A->ZN           INV_X8_LVT              rf    771.0      0.9      0.9      0.0      4.6      0.6      4.3      1              /PD_TOP        (0.95)
i_0_0_37/A->ZN           OAI21_X4_LVT            fr    773.1      2.1      2.1      0.0      0.3      1.4      7.8      2              /PD_TOP        (0.95)
i_0_0_33/B1->ZN          OAI21_X4_LVT            rf    775.1      2.0      2.0      0.0      2.3      1.4      8.1      2              /PD_TOP        (0.95)
i_0_0_29/A->ZN           XNOR2_X2_LVT            ff    780.9      5.8      5.8      0.0      1.5      1.2     11.2      1              /PD_TOP        (0.95)
o_result[15]                                      f    780.9      0.0               0.0      2.4                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<ill>    
2    |I2R    | 1.000|      0.0|<ill>    
3    |I2O    | 1.000|      0.0|  41219.1
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/Lab2/outputs/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right {72.255000 } -bottom 42.254999999999995 -top {72.255000 }
info:    create placement blockage 'blk_top' (0.000000 42.255000) (72.255000 72.255000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right {72.255000 } -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (72.255000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top {72.255000 }
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 72.255000)  [FP-103]
> create_blockage -name blk_right -type macro -left 42.254999999999995 -right {72.255000 } -bottom 0 -top {72.255000 }
info:    create placement blockage 'blk_right' (42.255000 0.000000) (72.255000 72.255000)  [FP-103]
> optimize -place
starting optimize at 00:00:33(cpu)/0:14:44(wall) 299MB(vsz)/599MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
-------> Message [PLACE-110] suppressed 6 times
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 77.29% average utilization: 38.64%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 41219.1ps
info:	placing 49 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 77.29% average utilization: 38.64%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              1806.60
Average Wire      =                36.87
Longest Wire      =                37.81
Shortest Wire     =                35.70
WNS               = 41217.7ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 41217.7ps
done optimize placement at 00:00:34(cpu)/0:14:44(wall) 299MB(vsz)/619MB(peak)
finished optimize at 00:00:34(cpu)/0:14:44(wall) 299MB(vsz)/619MB(peak)
> write_design /home/vlsi/Desktop/Lab2/outputs/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/Lab2/outputs/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/Lab2/outputs/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/Lab2/outputs/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/Lab2/outputs/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/Lab2/outputs/rpt/design.rpt
> write_design /home/vlsi/Desktop/Lab2/outputs/odb/demo_adder.odb
> write_mxdb /home/vlsi/Desktop/Lab2/outputs/mxdb/demo_adder.mxdb
info: using ptf '/home/vlsi/Desktop/Lab2/lib_data/NCSU_FreePDK_45nm.ptf'
wrote mentor exchange database file /home/vlsi/Desktop/Lab2/outputs/mxdb/demo_adder.mxdb
> write_verilog /home/vlsi/Desktop/Lab2/outputs/verilog/demo_adder.syn.v
info:    writing Verilog file '/home/vlsi/Desktop/Lab2/outputs/verilog/demo_adder.syn.v' for module 'carry_lookahead_adder'  [WRITE-100]
> write_sdc /home/vlsi/Desktop/Lab2/outputs/constraints/demo_adder.oasys.sdc
info:    writing Sdc file '/home/vlsi/Desktop/Lab2/outputs/constraints/demo_adder.oasys.sdc' for design 'carry_lookahead_adder'  [WRITE-104]
> save_upf /home/vlsi/Desktop/Lab2/outputs/constraints/demo_adder.oasys.upf
> write_def -floorplan /home/vlsi/Desktop/Lab2/outputs/floorplan/demo_adder.def
info:    writing Def file '/home/vlsi/Desktop/Lab2/outputs/floorplan/demo_adder.def' for module 'carry_lookahead_adder'  [WRITE-101]
info:    use 2000 units per micron  [WRITE-130]
info:    write def to skip macro_only blockage 'blk_top'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_bottom'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_left'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_right'  [DEF-149]

-----------------------------

Design data exported to output dir.

-----------------------------

> source scripts/0_adder_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> check_library
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     0|       0|Passed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary_45nm_LVT_worst_low_conditional_nldm.lib
> read_lef /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary_LVT.macro.lef
warning: macro 'AND2_X1_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4_LVT' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1_LVT' read in previously - ignored  [LEF-105]
> read_ptf /home/vlsi/Desktop/Lab2/lib_data/NCSU_FreePDK_45nm.ptf
-------> Message [LEF-105] suppressed 124 times
info:    extracting RC values from PTF file /home/vlsi/Desktop/Lab2/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature -40.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Å       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/Lab2/constraints/demo_adder.85.upf
error:   reading CPF/UPF after synthesize - CPF/UPF not accepted  [PF-215]
error:   1 error message(s) issued while executing command 'load_upf'

    while executing
"load_upf $power_files "
    (file "scripts/1_read_design.tcl" line 47)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
> remove_upf
warning: skipping cell ANTENNA_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1_LVT in the library since it does not have delay arcs  [NL-215]
> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary_45nm_LVT_worst_low_conditional_nldm.lib
> read_lef /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary_LVT.macro.lef
warning: macro 'AND2_X1_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4_LVT' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1_LVT' read in previously - ignored  [LEF-105]
> read_ptf /home/vlsi/Desktop/Lab2/lib_data/NCSU_FreePDK_45nm.ptf
-------> Message [LEF-105] suppressed 124 times
info:    extracting RC values from PTF file /home/vlsi/Desktop/Lab2/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature -40.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Å       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/Lab2/constraints/demo_adder.85.upf
error:   reading CPF/UPF after synthesize - CPF/UPF not accepted  [PF-215]
error:   1 error message(s) issued while executing command 'load_upf'

    while executing
"load_upf $power_files "
    (file "scripts/1_read_design.tcl" line 47)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_adder_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> check_library
warning: skipping cell ANTENNA_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1_LVT in the library since it does not have delay arcs  [NL-215]
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     0|       0|Passed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary_45nm_LVT_worst_low_conditional_nldm.lib
> read_lef /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef /home/vlsi/Desktop/Lab2/lib_data/NangateOpenCellLibrary_LVT.macro.lef
warning: macro 'AND2_X1_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2_LVT' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4_LVT' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1_LVT' read in previously - ignored  [LEF-105]
> read_ptf /home/vlsi/Desktop/Lab2/lib_data/NCSU_FreePDK_45nm.ptf
-------> Message [LEF-105] suppressed 124 times
info:    extracting RC values from PTF file /home/vlsi/Desktop/Lab2/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature -40.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Å       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/Lab2/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/Lab2/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {CLA_generic.v full_adder.v} -include /home/vlsi/Desktop/Lab2/rtl/
info:    File 'CLA_generic.v', resolved to path '/home/vlsi/Desktop/Lab2/rtl/CLA_generic.v' using search_path variable.  [CMD-126]
info:    File 'full_adder.v', resolved to path '/home/vlsi/Desktop/Lab2/rtl/full_adder.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module full_adder ((/home/vlsi/Desktop/Lab2/rtl/full_adder.v:1)[17])  [VLOG-1206]
> set_max_route_layer 5
> set_dont_use {NangateOpenCellLibrary_45nm_LVT/AND2_X1_LVT NangateOpenCellLibrary_45nm_LVT/AND2_X2_LVT NangateOpenCellLibrary_45nm_LVT/AND2_X4_LVT NangateOpenCellLibrary_45nm_LVT/AND3_X1_LVT NangateOpenCellLibrary_45nm_LVT/AND3_X2_LVT NangateOpenCellLibrary_45nm_LVT/AND3_X4_LVT NangateOpenCellLibrary_45nm_LVT/AND4_X1_LVT NangateOpenCellLibrary_45nm_LVT/AND4_X2_LVT NangateOpenCellLibrary_45nm_LVT/AND4_X4_LVT NangateOpenCellLibrary_45nm_LVT/ANTENNA_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI21_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI21_X2_LVT NangateOpenCellLibrary_45nm_LVT/AOI21_X4_LVT NangateOpenCellLibrary_45nm_LVT/AOI22_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI22_X2_LVT NangateOpenCellLibrary_45nm_LVT/AOI22_X4_LVT NangateOpenCellLibrary_45nm_LVT/AOI211_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI211_X2_LVT NangateOpenCellLibrary_45nm_LVT/AOI211_X4_LVT NangateOpenCellLibrary_45nm_LVT/AOI221_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI221_X2_LVT NangateOpenCellLibrary_45nm_LVT/AOI221_X4_LVT NangateOpenCellLibrary_45nm_LVT/AOI222_X1_LVT NangateOpenCellLibrary_45nm_LVT/AOI222_X2_LVT NangateOpenCellLibrary_45nm_LVT/AOI222_X4_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X1_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X2_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X4_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X8_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X16_LVT NangateOpenCellLibrary_45nm_LVT/BUF_X32_LVT NangateOpenCellLibrary_45nm_LVT/CLKBUF_X1_LVT NangateOpenCellLibrary_45nm_LVT/CLKBUF_X2_LVT NangateOpenCellLibrary_45nm_LVT/CLKBUF_X3_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATETST_X1_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATETST_X2_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATETST_X4_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATETST_X8_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATE_X1_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATE_X2_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATE_X4_LVT NangateOpenCellLibrary_45nm_LVT/CLKGATE_X8_LVT NangateOpenCellLibrary_45nm_LVT/DFFRS_X1_LVT NangateOpenCellLibrary_45nm_LVT/DFFRS_X2_LVT NangateOpenCellLibrary_45nm_LVT/DFFR_X1_LVT NangateOpenCellLibrary_45nm_LVT/DFFR_X2_LVT NangateOpenCellLibrary_45nm_LVT/DFFS_X1_LVT NangateOpenCellLibrary_45nm_LVT/DFFS_X2_LVT NangateOpenCellLibrary_45nm_LVT/DFF_X1_LVT NangateOpenCellLibrary_45nm_LVT/DFF_X2_LVT NangateOpenCellLibrary_45nm_LVT/DLH_X1_LVT NangateOpenCellLibrary_45nm_LVT/DLH_X2_LVT NangateOpenCellLibrary_45nm_LVT/DLL_X1_LVT NangateOpenCellLibrary_45nm_LVT/DLL_X2_LVT NangateOpenCellLibrary_45nm_LVT/FA_X1_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X1_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X2_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X4_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X8_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X16_LVT NangateOpenCellLibrary_45nm_LVT/FILLCELL_X32_LVT NangateOpenCellLibrary_45nm_LVT/HA_X1_LVT NangateOpenCellLibrary_45nm_LVT/INV_X1_LVT NangateOpenCellLibrary_45nm_LVT/INV_X2_LVT NangateOpenCellLibrary_45nm_LVT/INV_X4_LVT NangateOpenCellLibrary_45nm_LVT/INV_X8_LVT NangateOpenCellLibrary_45nm_LVT/INV_X16_LVT NangateOpenCellLibrary_45nm_LVT/INV_X32_LVT NangateOpenCellLibrary_45nm_LVT/LOGIC0_X1_LVT NangateOpenCellLibrary_45nm_LVT/LOGIC1_X1_LVT NangateOpenCellLibrary_45nm_LVT/MUX2_X1_LVT NangateOpenCellLibrary_45nm_LVT/MUX2_X2_LVT NangateOpenCellLibrary_45nm_LVT/NAND2_X1_LVT NangateOpenCellLibrary_45nm_LVT/NAND2_X2_LVT NangateOpenCellLibrary_45nm_LVT/NAND2_X4_LVT NangateOpenCellLibrary_45nm_LVT/NAND3_X1_LVT NangateOpenCellLibrary_45nm_LVT/NAND3_X2_LVT NangateOpenCellLibrary_45nm_LVT/NAND3_X4_LVT NangateOpenCellLibrary_45nm_LVT/NAND4_X1_LVT NangateOpenCellLibrary_45nm_LVT/NAND4_X2_LVT NangateOpenCellLibrary_45nm_LVT/NAND4_X4_LVT NangateOpenCellLibrary_45nm_LVT/NOR2_X1_LVT NangateOpenCellLibrary_45nm_LVT/NOR2_X2_LVT NangateOpenCellLibrary_45nm_LVT/NOR2_X4_LVT NangateOpenCellLibrary_45nm_LVT/NOR3_X1_LVT NangateOpenCellLibrary_45nm_LVT/NOR3_X2_LVT NangateOpenCellLibrary_45nm_LVT/NOR3_X4_LVT NangateOpenCellLibrary_45nm_LVT/NOR4_X1_LVT NangateOpenCellLibrary_45nm_LVT/NOR4_X2_LVT NangateOpenCellLibrary_45nm_LVT/NOR4_X4_LVT NangateOpenCellLibrary_45nm_LVT/OAI21_X1_LVT NangateOpenCellLibrary_45nm_LVT/OAI21_X2_LVT NangateOpenCellLibrary_45nm_LVT/OAI21_X4_LVT NangateOpenCellLibrary_45nm_LVT/OAI22_X1_LVT NangateOpenCellLibrary_45nm_LVT/OAI22_X2_LVT NangateOpenCellLibrary_45nm_LVT/OAI22_X4_LVT NangateOpenCellLibrary_45nm_LVT/OAI33_X1_LVT NangateOpenCellLibrary_45nm_LVT/OAI211_X1_LVT NangateOpenCellLibrary_45nm_LVT/OAI211_X2_LVT NangateOpenCellLibrary_45nm_LVT/OAI211_X4_LVT ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module carry_lookahead_adder
starting synthesize at 00:00:40(cpu)/0:23:16(wall) 268MB(vsz)/619MB(peak)
warning: skipping cell ANTENNA_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1_LVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1_LVT in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1_LVT in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'carry_lookahead_adder' (depth 1) ((/home/vlsi/Desktop/Lab2/rtl/CLA_generic.v:7)[7])  [VLOG-400]
info:    synthesizing module 'full_adder' (depth 2) ((/home/vlsi/Desktop/Lab2/rtl/full_adder.v:1)[7])  [VLOG-400]
info:    module 'full_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'full_adder' (depth 2) (1#2) ((/home/vlsi/Desktop/Lab2/rtl/full_adder.v:1)[7])  [VLOG-401]
info:    module 'carry_lookahead_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'carry_lookahead_adder' (depth 1) (2#2) ((/home/vlsi/Desktop/Lab2/rtl/CLA_generic.v:7)[7])  [VLOG-401]
info:    uniquifying module 'full_adder' for 16 instances  [NL-105]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = -40.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:40(cpu)/0:23:17(wall) 287MB(vsz)/619MB(peak)
> write_design /home/vlsi/Desktop/Lab2/outputs/odb/2_synthesized.odb
info:    design 'carry_lookahead_adder' has no physical info  [WRITE-120]
warning: WrSdc.. design 'carry_lookahead_adder' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/Lab2/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> set io_clock_period     60
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} 
> #[ get_ports sysclk_byp ]
> 
> set_false_path   -from [ get_ports reset_n ]
warning: Empty from list 
warning: could not find 1 objects:
             reset_n
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay 0.7 [all_inputs]
> 
> set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> report_design_metrics
Report Physical info: 
------------------------+---------------------+-----------+------------
                        |                     |Area (squm)|Leakage (uW)
------------------------+---------------------+-----------+------------
Design Name             |carry_lookahead_adder|           |            
  Total Instances       |                  125|        130|       0.674
    Macros              |                    0|          0|       0.000
    Pads                |                    0|          0|       0.000
    Phys                |                    0|          0|       0.000
    Blackboxes          |                    0|          0|       0.000
    Cells               |                  125|        130|       0.674
      Buffers           |                    0|          0|       0.000
      Inverters         |                   46|         24|       0.128
      Clock-Gates       |                    0|          0|       0.000
      Combinational     |                   79|        105|       0.546
      Latches           |                    0|          0|       0.000
      FlipFlops         |                    0|          0|       0.000
       Single-Bit FF    |                    0|          0|       0.000
       Multi-Bit FF     |                    0|          0|       0.000
       Clock-Gated      |                    0|           |            
       Bits             |                    0|          0|       0.000
         Load-Enabled   |                    0|           |            
         Clock-Gated    |                    0|           |            
  Tristate Pin Count    |                    0|           |            
Physical Info           |Unplaced             |           |            
  Chip Size (mm x mm)   |                     |          0|            
  Fixed Cell Area       |                     |          0|            
    Phys Only           |                    0|          0|            
  Placeable Area        |                     |          0|            
  Movable Cell Area     |                     |        130|            
  Utilization (%)       |                     |           |            
  Chip Utilization (%)  |                     |           |            
  Total Wire Length (mm)|                0.000|           |            
  Longest Wire (mm)     |                     |           |            
  Average Wire (mm)     |                     |           |            
------------------------+---------------------+-----------+------------
> all_inputs
> group_path -name I2R -from { i_add1[15] i_add1[14] i_add1[13] i_add1[12] i_add1[11] i_add1[10] i_add1[9] i_add1[8] i_add1[7] i_add1[6] i_add1[5] i_add1[4] i_add1[3] i_add1[2] i_add1[1] i_add1[0] i_add2[15] i_add2[14] i_add2[13] i_add2[12] i_add2[11] i_add2[10] i_add2[9] i_add2[8] i_add2[7] i_add2[6] i_add2[5] i_add2[4] i_add2[3] i_add2[2] i_add2[1] i_add2[0] }
# group_path -from {i_add1[15]} {i_add1[14]} {i_add1[13]} {i_add1[12]} {i_add1[11]} {i_add1[10]} {i_add1[9]} {i_add1[8]} {i_add1[7]} {i_add1[6]} {i_add1[5]} {i_add1[4]} {i_add1[3]} {i_add1[2]} {i_add1[1]} {i_add1[0]} {i_add2[15]} {i_add2[14]} {i_add2[13]} {i_add2[12]} {i_add2[11]} {i_add2[10]} {i_add2[9]} {i_add2[8]} {i_add2[7]} {i_add2[6]} {i_add2[5]} {i_add2[4]} {i_add2[3]} {i_add2[2]} {i_add2[1]} {i_add2[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { i_add1[15] i_add1[14] i_add1[13] i_add1[12] i_add1[11] i_add1[10] i_add1[9] i_add1[8] i_add1[7] i_add1[6] i_add1[5] i_add1[4] i_add1[3] i_add1[2] i_add1[1] i_add1[0] i_add2[15] i_add2[14] i_add2[13] i_add2[12] i_add2[11] i_add2[10] i_add2[9] i_add2[8] i_add2[7] i_add2[6] i_add2[5] i_add2[4] i_add2[3] i_add2[2] i_add2[1] i_add2[0] } -to { o_result[16] o_result[15] o_result[14] o_result[13] o_result[12] o_result[11] o_result[10] o_result[9] o_result[8] o_result[7] o_result[6] o_result[5] o_result[4] o_result[3] o_result[2] o_result[1] o_result[0] }
# group_path -from {i_add1[15]} {i_add1[14]} {i_add1[13]} {i_add1[12]} {i_add1[11]} {i_add1[10]} {i_add1[9]} {i_add1[8]} {i_add1[7]} {i_add1[6]} {i_add1[5]} {i_add1[4]} {i_add1[3]} {i_add1[2]} {i_add1[1]} {i_add1[0]} {i_add2[15]} {i_add2[14]} {i_add2[13]} {i_add2[12]} {i_add2[11]} {i_add2[10]} {i_add2[9]} {i_add2[8]} {i_add2[7]} {i_add2[6]} {i_add2[5]} {i_add2[4]} {i_add2[3]} {i_add2[2]} {i_add2[1]} {i_add2[0]} -to {o_result[16]} {o_result[15]} {o_result[14]} {o_result[13]} {o_result[12]} {o_result[11]} {o_result[10]} {o_result[9]} {o_result[8]} {o_result[7]} {o_result[6]} {o_result[5]} {o_result[4]} {o_result[3]} {o_result[2]} {o_result[1]} {o_result[0]}
> all_outputs
> group_path -name R2O -to { o_result[16] o_result[15] o_result[14] o_result[13] o_result[12] o_result[11] o_result[10] o_result[9] o_result[8] o_result[7] o_result[6] o_result[5] o_result[4] o_result[3] o_result[2] o_result[1] o_result[0] }
# group_path -to {o_result[16]} {o_result[15]} {o_result[14]} {o_result[13]} {o_result[12]} {o_result[11]} {o_result[10]} {o_result[9]} {o_result[8]} {o_result[7]} {o_result[6]} {o_result[5]} {o_result[4]} {o_result[3]} {o_result[2]} {o_result[1]} {o_result[0]}
> optimize -virtual
starting optimize at 00:00:40(cpu)/0:23:17(wall) 287MB(vsz)/619MB(peak)
Log file for child PID=26703:  /home/vlsi/Desktop/Lab2/outputs/logs/synth.log_1_march.etc/synth.log_1_march.w1.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 100.0squm (#1, 0 secs)
info:    dissolving instance 'genblk1_15_full_adder_inst' of module 'full_adder' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_14_full_adder_inst' of module 'full_adder__0_78' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_13_full_adder_inst' of module 'full_adder__0_74' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_12_full_adder_inst' of module 'full_adder__0_70' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_11_full_adder_inst' of module 'full_adder__0_66' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_10_full_adder_inst' of module 'full_adder__0_62' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_9_full_adder_inst' of module 'full_adder__0_58' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_8_full_adder_inst' of module 'full_adder__0_54' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_7_full_adder_inst' of module 'full_adder__0_50' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_6_full_adder_inst' of module 'full_adder__0_46' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info: optimized 'carry_lookahead_adder__genmod__0' area changed -9.8squm (x1), total 90.2squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 90.2squm (#3, 0 secs)
done optimizing area at 00:00:41(cpu)/0:23:18(wall) 295MB(vsz)/619MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'carry_lookahead_adder' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 90.2squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: suspended path group default @ <ill>ps
info: suspended path group I2R @ <ill>ps
info: activated path group I2O @ 41219.1ps
info: suspended path group R2O @ <ill>ps
info: finished path group I2O @ 41219.1ps
info: reactivating path groups
info: reactivated path group I2O @ 41219.1ps
info: finished path group I2O @ 41219.1ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module carry_lookahead_adder
info: optimized 'carry_lookahead_adder__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.22 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 41219.1ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:42(cpu)/0:23:19(wall) 299MB(vsz)/619MB(peak)
finished optimize at 00:00:42(cpu)/0:23:19(wall) 299MB(vsz)/619MB(peak)
> write_design /home/vlsi/Desktop/Lab2/outputs/odb/2_virtual_opt.odb
> report_timing
Report for group default
Report for group I2R
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: i_add1[1]
    (Clocked by rtDefaultClock R)
Endpoint: o_result[15]
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 780.9
Slack: 41219.1
Logic depth: 29
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
i_add1[1]                {set_input_delay}        f    700.0    700.0    700.0                        1.2     13.3      3                                   
i_0_0_72/A2->ZN          NOR2_X4_LVT             fr    709.5      9.5      9.5      0.0    100.0      0.7      4.1      1              /PD_TOP        (0.95)
i_0_0_71/B1->ZN          OAI21_X4_LVT            rf    711.4      1.9      1.9      0.0      1.5      1.4      8.1      2              /PD_TOP        (0.95)
i_0_0_70/A->ZN           AOI21_X4_LVT            fr    718.3      6.9      6.9      0.0      1.5      0.6     24.4      1              /PD_TOP        (0.95)
i_0_0_69/A->ZN           INV_X8_LVT              rf    719.2      0.9      0.9      0.0      4.6      0.6      4.3      1              /PD_TOP        (0.95)
i_0_0_68/A->ZN           OAI21_X4_LVT            fr    721.3      2.1      2.1      0.0      0.3      1.4      7.8      2              /PD_TOP        (0.95)
i_0_0_65/B1->ZN          OAI21_X4_LVT            rf    723.3      2.0      2.0      0.0      2.3      1.4      8.1      2              /PD_TOP        (0.95)
i_0_0_62/A->ZN           OAI21_X4_LVT            fr    725.2      1.9      1.9      0.0      1.5      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_61/A2->ZN          NAND2_X4_LVT            rf    727.3      2.1      2.1      0.0      1.9      1.3      8.1      2              /PD_TOP        (0.95)
i_0_0_60/A->ZN           OAI21_X4_LVT            fr    729.2      1.9      1.9      0.0      1.1      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_59/A2->ZN          NAND2_X4_LVT            rf    731.3      2.1      2.1      0.0      1.9      1.3      8.1      2              /PD_TOP        (0.95)
i_0_0_58/A->ZN           OAI21_X4_LVT            fr    733.2      1.9      1.9      0.0      1.1      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_57/A2->ZN          NAND2_X4_LVT            rf    735.3      2.1      2.1      0.0      1.9      1.3      8.1      2              /PD_TOP        (0.95)
i_0_0_55/A->ZN           OAI21_X4_LVT            fr    737.2      1.9      1.9      0.0      1.1      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_54/A2->ZN          NAND2_X4_LVT            rf    739.3      2.1      2.1      0.0      1.9      1.3      8.0      2              /PD_TOP        (0.95)
i_0_0_53/A->ZN           AOI21_X4_LVT            fr    746.2      6.9      6.9      0.0      1.1      0.6     24.4      1              /PD_TOP        (0.95)
i_0_0_52/A->ZN           INV_X8_LVT              rf    747.1      0.9      0.9      0.0      4.6      0.6      4.3      1              /PD_TOP        (0.95)
i_0_0_51/A->ZN           OAI21_X4_LVT            fr    749.2      2.1      2.1      0.0      0.3      1.4      7.8      2              /PD_TOP        (0.95)
i_0_0_47/B1->ZN          OAI21_X4_LVT            rf    751.2      2.0      2.0      0.0      2.3      1.4      8.1      2              /PD_TOP        (0.95)
i_0_0_46/A->ZN           OAI21_X4_LVT            fr    753.1      1.9      1.9      0.0      1.5      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_45/A2->ZN          NAND2_X4_LVT            rf    755.2      2.1      2.1      0.0      1.9      1.3      8.1      2              /PD_TOP        (0.95)
i_0_0_44/A->ZN           OAI21_X4_LVT            fr    757.1      1.9      1.9      0.0      1.1      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_43/A2->ZN          NAND2_X4_LVT            rf    759.2      2.1      2.1      0.0      1.9      1.3      8.1      2              /PD_TOP        (0.95)
i_0_0_41/A->ZN           OAI21_X4_LVT            fr    761.1      1.9      1.9      0.0      1.1      0.7      4.4      1              /PD_TOP        (0.95)
i_0_0_40/A2->ZN          NAND2_X4_LVT            rf    763.2      2.1      2.1      0.0      1.9      1.3      8.0      2              /PD_TOP        (0.95)
i_0_0_39/A->ZN           AOI21_X4_LVT            fr    770.1      6.9      6.9      0.0      1.1      0.6     24.4      1              /PD_TOP        (0.95)
i_0_0_38/A->ZN           INV_X8_LVT              rf    771.0      0.9      0.9      0.0      4.6      0.6      4.3      1              /PD_TOP        (0.95)
i_0_0_37/A->ZN           OAI21_X4_LVT            fr    773.1      2.1      2.1      0.0      0.3      1.4      7.8      2              /PD_TOP        (0.95)
i_0_0_33/B1->ZN          OAI21_X4_LVT            rf    775.1      2.0      2.0      0.0      2.3      1.4      8.1      2              /PD_TOP        (0.95)
i_0_0_29/A->ZN           XNOR2_X2_LVT            ff    780.9      5.8      5.8      0.0      1.5      1.2     11.2      1              /PD_TOP        (0.95)
o_result[15]                                      f    780.9      0.0               0.0      2.4                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<ill>    
2    |I2R    | 1.000|      0.0|<ill>    
3    |I2O    | 1.000|      0.0|  41219.1
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/Lab2/outputs/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right {72.255000 } -bottom 42.254999999999995 -top {72.255000 }
info:    create placement blockage 'blk_top' (0.000000 42.255000) (72.255000 72.255000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right {72.255000 } -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (72.255000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top {72.255000 }
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 72.255000)  [FP-103]
> create_blockage -name blk_right -type macro -left 42.254999999999995 -right {72.255000 } -bottom 0 -top {72.255000 }
info:    create placement blockage 'blk_right' (42.255000 0.000000) (72.255000 72.255000)  [FP-103]
> optimize -place
starting optimize at 00:00:42(cpu)/0:23:19(wall) 299MB(vsz)/619MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
-------> Message [PLACE-110] suppressed 6 times
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 77.29% average utilization: 38.64%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 41219.1ps
info:	placing 49 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 77.29% average utilization: 38.64%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              1806.60
Average Wire      =                36.87
Longest Wire      =                37.81
Shortest Wire     =                35.70
WNS               = 41217.7ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 41217.7ps
done optimize placement at 00:00:42(cpu)/0:23:20(wall) 299MB(vsz)/629MB(peak)
finished optimize at 00:00:42(cpu)/0:23:20(wall) 299MB(vsz)/629MB(peak)
> write_design /home/vlsi/Desktop/Lab2/outputs/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/Lab2/outputs/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/Lab2/outputs/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/Lab2/outputs/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/Lab2/outputs/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/Lab2/outputs/rpt/design.rpt
> write_design /home/vlsi/Desktop/Lab2/outputs/odb/demo_adder.odb
> write_mxdb /home/vlsi/Desktop/Lab2/outputs/mxdb/demo_adder.mxdb
info: using ptf '/home/vlsi/Desktop/Lab2/lib_data/NCSU_FreePDK_45nm.ptf'
wrote mentor exchange database file /home/vlsi/Desktop/Lab2/outputs/mxdb/demo_adder.mxdb
> write_verilog /home/vlsi/Desktop/Lab2/outputs/verilog/demo_adder.syn.v
info:    writing Verilog file '/home/vlsi/Desktop/Lab2/outputs/verilog/demo_adder.syn.v' for module 'carry_lookahead_adder'  [WRITE-100]
> write_sdc /home/vlsi/Desktop/Lab2/outputs/constraints/demo_adder.oasys.sdc
info:    writing Sdc file '/home/vlsi/Desktop/Lab2/outputs/constraints/demo_adder.oasys.sdc' for design 'carry_lookahead_adder'  [WRITE-104]
> save_upf /home/vlsi/Desktop/Lab2/outputs/constraints/demo_adder.oasys.upf
> write_def -floorplan /home/vlsi/Desktop/Lab2/outputs/floorplan/demo_adder.def
info:    writing Def file '/home/vlsi/Desktop/Lab2/outputs/floorplan/demo_adder.def' for module 'carry_lookahead_adder'  [WRITE-101]
info:    use 2000 units per micron  [WRITE-130]
info:    write def to skip macro_only blockage 'blk_top'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_bottom'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_left'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_right'  [DEF-149]

-----------------------------

Design data exported to output dir.

-----------------------------

> start_gui
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = -40.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
