Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jul 18 12:34:18 2022
| Host         : CB428-EE10977 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tx_top_timing_summary_routed.rpt -pb tx_top_timing_summary_routed.pb -rpx tx_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tx_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-1  Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     91.371        0.000                      0                  175        0.170        0.000                      0                  175        3.000        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 48.077}     96.154          10.400          
  clkfbout_clk_wiz_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1       91.371        0.000                      0                  175        0.170        0.000                      0                  175       47.577        0.000                       0                    63  
  clkfbout_clk_wiz_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_1                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk_out1_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line33/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line33/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line33/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line33/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line33/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line33/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       91.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       47.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.371ns  (required time - arrival time)
  Source:                 nolabel_line32/counter2048_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/register_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.966ns (23.319%)  route 3.177ns (76.681%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 94.673 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.627    -0.885    nolabel_line32/CLK
    SLICE_X4Y33          FDRE                                         r  nolabel_line32/counter2048_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  nolabel_line32/counter2048_reg[2]/Q
                         net (fo=6, routed)           0.853     0.387    nolabel_line32/counter2048_reg[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.299     0.686 f  nolabel_line32/counter2048[10]_i_4/O
                         net (fo=6, routed)           0.834     1.521    nolabel_line32/counter2048[10]_i_4_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.645 f  nolabel_line32/register[10]_i_3/O
                         net (fo=2, routed)           0.801     2.446    nolabel_line32/register[10]_i_3_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     2.570 r  nolabel_line32/register[10]_i_1/O
                         net (fo=11, routed)          0.688     3.258    nolabel_line32/register[10]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  clk (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514    94.673    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[0]/C
                         clock pessimism              0.564    95.236    
                         clock uncertainty           -0.179    95.058    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429    94.629    nolabel_line32/register_reg[0]
  -------------------------------------------------------------------
                         required time                         94.629    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 91.371    

Slack (MET) :             91.371ns  (required time - arrival time)
  Source:                 nolabel_line32/counter2048_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/register_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.966ns (23.319%)  route 3.177ns (76.681%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 94.673 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.627    -0.885    nolabel_line32/CLK
    SLICE_X4Y33          FDRE                                         r  nolabel_line32/counter2048_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  nolabel_line32/counter2048_reg[2]/Q
                         net (fo=6, routed)           0.853     0.387    nolabel_line32/counter2048_reg[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.299     0.686 f  nolabel_line32/counter2048[10]_i_4/O
                         net (fo=6, routed)           0.834     1.521    nolabel_line32/counter2048[10]_i_4_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.645 f  nolabel_line32/register[10]_i_3/O
                         net (fo=2, routed)           0.801     2.446    nolabel_line32/register[10]_i_3_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     2.570 r  nolabel_line32/register[10]_i_1/O
                         net (fo=11, routed)          0.688     3.258    nolabel_line32/register[10]_i_1_n_0
    SLICE_X3Y35          FDSE                                         r  nolabel_line32/register_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  clk (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514    94.673    nolabel_line32/CLK
    SLICE_X3Y35          FDSE                                         r  nolabel_line32/register_reg[10]/C
                         clock pessimism              0.564    95.236    
                         clock uncertainty           -0.179    95.058    
    SLICE_X3Y35          FDSE (Setup_fdse_C_S)       -0.429    94.629    nolabel_line32/register_reg[10]
  -------------------------------------------------------------------
                         required time                         94.629    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 91.371    

Slack (MET) :             91.371ns  (required time - arrival time)
  Source:                 nolabel_line32/counter2048_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/register_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.966ns (23.319%)  route 3.177ns (76.681%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 94.673 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.627    -0.885    nolabel_line32/CLK
    SLICE_X4Y33          FDRE                                         r  nolabel_line32/counter2048_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  nolabel_line32/counter2048_reg[2]/Q
                         net (fo=6, routed)           0.853     0.387    nolabel_line32/counter2048_reg[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.299     0.686 f  nolabel_line32/counter2048[10]_i_4/O
                         net (fo=6, routed)           0.834     1.521    nolabel_line32/counter2048[10]_i_4_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.645 f  nolabel_line32/register[10]_i_3/O
                         net (fo=2, routed)           0.801     2.446    nolabel_line32/register[10]_i_3_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     2.570 r  nolabel_line32/register[10]_i_1/O
                         net (fo=11, routed)          0.688     3.258    nolabel_line32/register[10]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  clk (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514    94.673    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[1]/C
                         clock pessimism              0.564    95.236    
                         clock uncertainty           -0.179    95.058    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429    94.629    nolabel_line32/register_reg[1]
  -------------------------------------------------------------------
                         required time                         94.629    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 91.371    

Slack (MET) :             91.371ns  (required time - arrival time)
  Source:                 nolabel_line32/counter2048_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/register_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.966ns (23.319%)  route 3.177ns (76.681%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 94.673 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.627    -0.885    nolabel_line32/CLK
    SLICE_X4Y33          FDRE                                         r  nolabel_line32/counter2048_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  nolabel_line32/counter2048_reg[2]/Q
                         net (fo=6, routed)           0.853     0.387    nolabel_line32/counter2048_reg[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.299     0.686 f  nolabel_line32/counter2048[10]_i_4/O
                         net (fo=6, routed)           0.834     1.521    nolabel_line32/counter2048[10]_i_4_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.645 f  nolabel_line32/register[10]_i_3/O
                         net (fo=2, routed)           0.801     2.446    nolabel_line32/register[10]_i_3_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     2.570 r  nolabel_line32/register[10]_i_1/O
                         net (fo=11, routed)          0.688     3.258    nolabel_line32/register[10]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  clk (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514    94.673    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[2]/C
                         clock pessimism              0.564    95.236    
                         clock uncertainty           -0.179    95.058    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429    94.629    nolabel_line32/register_reg[2]
  -------------------------------------------------------------------
                         required time                         94.629    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 91.371    

Slack (MET) :             91.371ns  (required time - arrival time)
  Source:                 nolabel_line32/counter2048_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/register_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.966ns (23.319%)  route 3.177ns (76.681%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 94.673 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.627    -0.885    nolabel_line32/CLK
    SLICE_X4Y33          FDRE                                         r  nolabel_line32/counter2048_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  nolabel_line32/counter2048_reg[2]/Q
                         net (fo=6, routed)           0.853     0.387    nolabel_line32/counter2048_reg[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.299     0.686 f  nolabel_line32/counter2048[10]_i_4/O
                         net (fo=6, routed)           0.834     1.521    nolabel_line32/counter2048[10]_i_4_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.645 f  nolabel_line32/register[10]_i_3/O
                         net (fo=2, routed)           0.801     2.446    nolabel_line32/register[10]_i_3_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     2.570 r  nolabel_line32/register[10]_i_1/O
                         net (fo=11, routed)          0.688     3.258    nolabel_line32/register[10]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  clk (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514    94.673    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[6]/C
                         clock pessimism              0.564    95.236    
                         clock uncertainty           -0.179    95.058    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429    94.629    nolabel_line32/register_reg[6]
  -------------------------------------------------------------------
                         required time                         94.629    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 91.371    

Slack (MET) :             91.371ns  (required time - arrival time)
  Source:                 nolabel_line32/counter2048_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/register_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.966ns (23.319%)  route 3.177ns (76.681%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 94.673 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.627    -0.885    nolabel_line32/CLK
    SLICE_X4Y33          FDRE                                         r  nolabel_line32/counter2048_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  nolabel_line32/counter2048_reg[2]/Q
                         net (fo=6, routed)           0.853     0.387    nolabel_line32/counter2048_reg[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.299     0.686 f  nolabel_line32/counter2048[10]_i_4/O
                         net (fo=6, routed)           0.834     1.521    nolabel_line32/counter2048[10]_i_4_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.645 f  nolabel_line32/register[10]_i_3/O
                         net (fo=2, routed)           0.801     2.446    nolabel_line32/register[10]_i_3_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     2.570 r  nolabel_line32/register[10]_i_1/O
                         net (fo=11, routed)          0.688     3.258    nolabel_line32/register[10]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  clk (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514    94.673    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[7]/C
                         clock pessimism              0.564    95.236    
                         clock uncertainty           -0.179    95.058    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429    94.629    nolabel_line32/register_reg[7]
  -------------------------------------------------------------------
                         required time                         94.629    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 91.371    

Slack (MET) :             91.371ns  (required time - arrival time)
  Source:                 nolabel_line32/counter2048_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/register_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.966ns (23.319%)  route 3.177ns (76.681%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 94.673 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.627    -0.885    nolabel_line32/CLK
    SLICE_X4Y33          FDRE                                         r  nolabel_line32/counter2048_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  nolabel_line32/counter2048_reg[2]/Q
                         net (fo=6, routed)           0.853     0.387    nolabel_line32/counter2048_reg[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.299     0.686 f  nolabel_line32/counter2048[10]_i_4/O
                         net (fo=6, routed)           0.834     1.521    nolabel_line32/counter2048[10]_i_4_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.645 f  nolabel_line32/register[10]_i_3/O
                         net (fo=2, routed)           0.801     2.446    nolabel_line32/register[10]_i_3_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     2.570 r  nolabel_line32/register[10]_i_1/O
                         net (fo=11, routed)          0.688     3.258    nolabel_line32/register[10]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  clk (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514    94.673    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[8]/C
                         clock pessimism              0.564    95.236    
                         clock uncertainty           -0.179    95.058    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429    94.629    nolabel_line32/register_reg[8]
  -------------------------------------------------------------------
                         required time                         94.629    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 91.371    

Slack (MET) :             91.371ns  (required time - arrival time)
  Source:                 nolabel_line32/counter2048_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/register_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.966ns (23.319%)  route 3.177ns (76.681%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 94.673 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.627    -0.885    nolabel_line32/CLK
    SLICE_X4Y33          FDRE                                         r  nolabel_line32/counter2048_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  nolabel_line32/counter2048_reg[2]/Q
                         net (fo=6, routed)           0.853     0.387    nolabel_line32/counter2048_reg[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.299     0.686 f  nolabel_line32/counter2048[10]_i_4/O
                         net (fo=6, routed)           0.834     1.521    nolabel_line32/counter2048[10]_i_4_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.645 f  nolabel_line32/register[10]_i_3/O
                         net (fo=2, routed)           0.801     2.446    nolabel_line32/register[10]_i_3_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     2.570 r  nolabel_line32/register[10]_i_1/O
                         net (fo=11, routed)          0.688     3.258    nolabel_line32/register[10]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  clk (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514    94.673    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[9]/C
                         clock pessimism              0.564    95.236    
                         clock uncertainty           -0.179    95.058    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429    94.629    nolabel_line32/register_reg[9]
  -------------------------------------------------------------------
                         required time                         94.629    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 91.371    

Slack (MET) :             91.527ns  (required time - arrival time)
  Source:                 nolabel_line32/counter2048_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/register_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.966ns (24.165%)  route 3.031ns (75.835%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 94.671 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.627    -0.885    nolabel_line32/CLK
    SLICE_X4Y33          FDRE                                         r  nolabel_line32/counter2048_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  nolabel_line32/counter2048_reg[2]/Q
                         net (fo=6, routed)           0.853     0.387    nolabel_line32/counter2048_reg[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.299     0.686 f  nolabel_line32/counter2048[10]_i_4/O
                         net (fo=6, routed)           0.834     1.521    nolabel_line32/counter2048[10]_i_4_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.645 f  nolabel_line32/register[10]_i_3/O
                         net (fo=2, routed)           0.801     2.446    nolabel_line32/register[10]_i_3_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     2.570 r  nolabel_line32/register[10]_i_1/O
                         net (fo=11, routed)          0.543     3.113    nolabel_line32/register[10]_i_1_n_0
    SLICE_X4Y35          FDRE                                         r  nolabel_line32/register_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  clk (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.512    94.671    nolabel_line32/CLK
    SLICE_X4Y35          FDRE                                         r  nolabel_line32/register_reg[3]/C
                         clock pessimism              0.577    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.429    94.640    nolabel_line32/register_reg[3]
  -------------------------------------------------------------------
                         required time                         94.640    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                 91.527    

Slack (MET) :             91.527ns  (required time - arrival time)
  Source:                 nolabel_line32/counter2048_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/register_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.966ns (24.165%)  route 3.031ns (75.835%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 94.671 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.627    -0.885    nolabel_line32/CLK
    SLICE_X4Y33          FDRE                                         r  nolabel_line32/counter2048_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  nolabel_line32/counter2048_reg[2]/Q
                         net (fo=6, routed)           0.853     0.387    nolabel_line32/counter2048_reg[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.299     0.686 f  nolabel_line32/counter2048[10]_i_4/O
                         net (fo=6, routed)           0.834     1.521    nolabel_line32/counter2048[10]_i_4_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.645 f  nolabel_line32/register[10]_i_3/O
                         net (fo=2, routed)           0.801     2.446    nolabel_line32/register[10]_i_3_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.124     2.570 r  nolabel_line32/register[10]_i_1/O
                         net (fo=11, routed)          0.543     3.113    nolabel_line32/register[10]_i_1_n_0
    SLICE_X4Y35          FDRE                                         r  nolabel_line32/register_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  clk (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.512    94.671    nolabel_line32/CLK
    SLICE_X4Y35          FDRE                                         r  nolabel_line32/register_reg[4]/C
                         clock pessimism              0.577    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.429    94.640    nolabel_line32/register_reg[4]
  -------------------------------------------------------------------
                         required time                         94.640    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                 91.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 nolabel_line32/register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.193%)  route 0.114ns (44.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.589    -0.592    nolabel_line32/CLK
    SLICE_X4Y35          FDRE                                         r  nolabel_line32/register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  nolabel_line32/register_reg[5]/Q
                         net (fo=1, routed)           0.114    -0.337    nolabel_line32/register_reg_n_0_[5]
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.861    -0.829    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[6]/C
                         clock pessimism              0.274    -0.554    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.047    -0.507    nolabel_line32/register_reg[6]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 nolabel_line32/pilot_bits_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/pilot_bits_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    nolabel_line32/CLK
    SLICE_X1Y36          FDSE                                         r  nolabel_line32/pilot_bits_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  nolabel_line32/pilot_bits_reg[9]/Q
                         net (fo=1, routed)           0.118    -0.332    nolabel_line32/p_1_in[10]
    SLICE_X0Y36          FDSE                                         r  nolabel_line32/pilot_bits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.861    -0.829    nolabel_line32/CLK
    SLICE_X0Y36          FDSE                                         r  nolabel_line32/pilot_bits_reg[10]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X0Y36          FDSE (Hold_fdse_C_D)         0.070    -0.507    nolabel_line32/pilot_bits_reg[10]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 nolabel_line32/register_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  nolabel_line32/register_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.333    nolabel_line32/register_reg_n_0_[6]
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.861    -0.829    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[7]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.071    -0.519    nolabel_line32/register_reg[7]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 nolabel_line32/pilot_bits_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/pilot_bits_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.592    -0.589    nolabel_line32/CLK
    SLICE_X2Y37          FDSE                                         r  nolabel_line32/pilot_bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDSE (Prop_fdse_C_Q)         0.164    -0.425 r  nolabel_line32/pilot_bits_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.313    nolabel_line32/p_1_in[3]
    SLICE_X2Y37          FDSE                                         r  nolabel_line32/pilot_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.862    -0.828    nolabel_line32/CLK
    SLICE_X2Y37          FDSE                                         r  nolabel_line32/pilot_bits_reg[3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDSE (Hold_fdse_C_D)         0.076    -0.513    nolabel_line32/pilot_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line32/register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.780%)  route 0.167ns (54.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  nolabel_line32/register_reg[2]/Q
                         net (fo=1, routed)           0.167    -0.282    nolabel_line32/register_reg_n_0_[2]
    SLICE_X4Y35          FDRE                                         r  nolabel_line32/register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.859    -0.831    nolabel_line32/CLK
    SLICE_X4Y35          FDRE                                         r  nolabel_line32/register_reg[3]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.070    -0.486    nolabel_line32/register_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line32/tmr_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.866%)  route 0.130ns (41.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    nolabel_line32/CLK
    SLICE_X1Y35          FDRE                                         r  nolabel_line32/tmr_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  nolabel_line32/tmr_done_reg/Q
                         net (fo=5, routed)           0.130    -0.319    nolabel_line32/tmr_done
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.045    -0.274 r  nolabel_line32/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    nolabel_line32/FSM_sequential_cs[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  nolabel_line32/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.861    -0.829    nolabel_line32/CLK
    SLICE_X0Y35          FDRE                                         r  nolabel_line32/FSM_sequential_cs_reg[0]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.091    -0.486    nolabel_line32/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 nolabel_line32/pilot_bits_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/pilot_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.592    -0.589    nolabel_line32/CLK
    SLICE_X2Y37          FDSE                                         r  nolabel_line32/pilot_bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDSE (Prop_fdse_C_Q)         0.164    -0.425 r  nolabel_line32/pilot_bits_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.313    nolabel_line32/p_1_in[4]
    SLICE_X2Y37          FDRE                                         r  nolabel_line32/pilot_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.862    -0.828    nolabel_line32/CLK
    SLICE_X2Y37          FDRE                                         r  nolabel_line32/pilot_bits_reg[4]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.060    -0.529    nolabel_line32/pilot_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 nolabel_line32/counter2048_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/counter2048_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.590    -0.591    nolabel_line32/CLK
    SLICE_X3Y33          FDRE                                         r  nolabel_line32/counter2048_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  nolabel_line32/counter2048_reg[5]/Q
                         net (fo=3, routed)           0.134    -0.316    nolabel_line32/counter2048_reg[5]
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.045    -0.271 r  nolabel_line32/counter2048[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    nolabel_line32/p_0_in__1[5]
    SLICE_X3Y33          FDRE                                         r  nolabel_line32/counter2048_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.859    -0.831    nolabel_line32/CLK
    SLICE_X3Y33          FDRE                                         r  nolabel_line32/counter2048_reg[5]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.092    -0.499    nolabel_line32/counter2048_reg[5]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 nolabel_line32/counter2048_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/counter2048_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.548%)  route 0.185ns (49.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.588    -0.593    nolabel_line32/CLK
    SLICE_X4Y33          FDRE                                         r  nolabel_line32/counter2048_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line32/counter2048_reg[1]/Q
                         net (fo=7, routed)           0.185    -0.267    nolabel_line32/counter2048_reg[1]
    SLICE_X3Y33          LUT5 (Prop_lut5_I1_O)        0.048    -0.219 r  nolabel_line32/counter2048[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    nolabel_line32/p_0_in__1[4]
    SLICE_X3Y33          FDRE                                         r  nolabel_line32/counter2048_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.859    -0.831    nolabel_line32/CLK
    SLICE_X3Y33          FDRE                                         r  nolabel_line32/counter2048_reg[4]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.107    -0.449    nolabel_line32/counter2048_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 nolabel_line32/counter2048_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line32/counter2048_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    nolabel_line32/CLK
    SLICE_X3Y34          FDRE                                         r  nolabel_line32/counter2048_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  nolabel_line32/counter2048_reg[8]/Q
                         net (fo=5, routed)           0.098    -0.364    nolabel_line32/counter2048_reg[8]
    SLICE_X3Y34          LUT6 (Prop_lut6_I4_O)        0.099    -0.265 r  nolabel_line32/counter2048[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.265    nolabel_line32/p_0_in__1[10]
    SLICE_X3Y34          FDRE                                         r  nolabel_line32/counter2048_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.860    -0.830    nolabel_line32/CLK
    SLICE_X3Y34          FDRE                                         r  nolabel_line32/counter2048_reg[10]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.092    -0.498    nolabel_line32/counter2048_reg[10]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 48.077 }
Period(ns):         96.154
Sources:            { nolabel_line33/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         96.154      93.999     BUFGCTRL_X0Y0    nolabel_line33/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         96.154      94.905     MMCME2_ADV_X1Y0  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X0Y35      nolabel_line32/FSM_sequential_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X0Y34      nolabel_line32/FSM_sequential_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X4Y37      nolabel_line32/counter128_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y37      nolabel_line32/counter128_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y37      nolabel_line32/counter128_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y37      nolabel_line32/counter128_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y37      nolabel_line32/counter128_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y37      nolabel_line32/counter128_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       96.154      117.206    MMCME2_ADV_X1Y0  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y35      nolabel_line32/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y35      nolabel_line32/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y34      nolabel_line32/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y34      nolabel_line32/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y37      nolabel_line32/counter128_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y37      nolabel_line32/counter128_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y37      nolabel_line32/counter128_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y37      nolabel_line32/counter128_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y37      nolabel_line32/counter128_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y37      nolabel_line32/counter128_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y35      nolabel_line32/FSM_sequential_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y35      nolabel_line32/FSM_sequential_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y34      nolabel_line32/FSM_sequential_cs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y34      nolabel_line32/FSM_sequential_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y37      nolabel_line32/counter128_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y37      nolabel_line32/counter128_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y37      nolabel_line32/counter128_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y37      nolabel_line32/counter128_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y37      nolabel_line32/counter128_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y37      nolabel_line32/counter128_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line33/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    nolabel_line33/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  nolabel_line33/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  nolabel_line33/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  nolabel_line33/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  nolabel_line33/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.783ns  (logic 5.107ns (58.149%)  route 3.676ns (41.851%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnu_IBUF_inst/O
                         net (fo=8, routed)           1.803     3.256    nolabel_line32/btnu_IBUF
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.124     3.380 r  nolabel_line32/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.873     5.254    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.783 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.783    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.497ns (56.012%)  route 1.176ns (43.988%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnu_IBUF_inst/O
                         net (fo=8, routed)           0.767     0.989    nolabel_line32/btnu_IBUF
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.045     1.034 r  nolabel_line32/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.443    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.673 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.673    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 3.601ns (43.894%)  route 4.603ns (56.106%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     48.077    48.077 f  
    W5                                                0.000    48.077 f  clk (IN)
                         net (fo=0)                   0.000    48.077    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    49.535 f  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    50.768    nolabel_line33/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    43.808 f  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    45.469    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.565 f  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          2.941    48.506    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    52.011 f  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    52.011    led[0]
    U16                                                               f  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line32/pilot_bits_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.377ns  (logic 4.110ns (55.713%)  route 3.267ns (44.287%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    nolabel_line32/CLK
    SLICE_X1Y36          FDRE                                         r  nolabel_line32/pilot_bits_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  nolabel_line32/pilot_bits_reg[15]/Q
                         net (fo=2, routed)           1.394     0.971    nolabel_line32/p_0_in_1
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     1.095 r  nolabel_line32/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.873     2.968    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.498 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.498    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.232ns (49.932%)  route 1.235ns (50.068%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line33/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.749    -0.432    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     0.774 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.774    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line32/register_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.417ns (69.258%)  route 0.629ns (30.742%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    nolabel_line32/CLK
    SLICE_X3Y35          FDSE                                         r  nolabel_line32/register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  nolabel_line32/register_reg[10]/Q
                         net (fo=3, routed)           0.219    -0.230    nolabel_line32/p_1_in_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.045    -0.185 r  nolabel_line32/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.409     0.224    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.455 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.455    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line33/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line33/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    nolabel_line33/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  nolabel_line33/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    nolabel_line33/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  nolabel_line33/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    nolabel_line33/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  nolabel_line33/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line33/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line33/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line33/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  nolabel_line33/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    nolabel_line33/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line33/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    nolabel_line33/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  nolabel_line33/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            nolabel_line32/register_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.575ns  (logic 1.813ns (27.579%)  route 4.762ns (72.421%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=5, routed)           2.390     3.832    nolabel_line32/btnc_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.956 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.939     4.894    nolabel_line32/pilot_bits
    SLICE_X4Y33          LUT5 (Prop_lut5_I2_O)        0.124     5.018 r  nolabel_line32/register[10]_i_4/O
                         net (fo=1, routed)           0.806     5.825    nolabel_line32/register[10]_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     5.949 r  nolabel_line32/register[10]_i_2/O
                         net (fo=11, routed)          0.626     6.575    nolabel_line32/register
    SLICE_X4Y35          FDRE                                         r  nolabel_line32/register_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.512    -1.483    nolabel_line32/CLK
    SLICE_X4Y35          FDRE                                         r  nolabel_line32/register_reg[3]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            nolabel_line32/register_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.575ns  (logic 1.813ns (27.579%)  route 4.762ns (72.421%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=5, routed)           2.390     3.832    nolabel_line32/btnc_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.956 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.939     4.894    nolabel_line32/pilot_bits
    SLICE_X4Y33          LUT5 (Prop_lut5_I2_O)        0.124     5.018 r  nolabel_line32/register[10]_i_4/O
                         net (fo=1, routed)           0.806     5.825    nolabel_line32/register[10]_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     5.949 r  nolabel_line32/register[10]_i_2/O
                         net (fo=11, routed)          0.626     6.575    nolabel_line32/register
    SLICE_X4Y35          FDRE                                         r  nolabel_line32/register_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.512    -1.483    nolabel_line32/CLK
    SLICE_X4Y35          FDRE                                         r  nolabel_line32/register_reg[4]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            nolabel_line32/register_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.575ns  (logic 1.813ns (27.579%)  route 4.762ns (72.421%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=5, routed)           2.390     3.832    nolabel_line32/btnc_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.956 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.939     4.894    nolabel_line32/pilot_bits
    SLICE_X4Y33          LUT5 (Prop_lut5_I2_O)        0.124     5.018 r  nolabel_line32/register[10]_i_4/O
                         net (fo=1, routed)           0.806     5.825    nolabel_line32/register[10]_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     5.949 r  nolabel_line32/register[10]_i_2/O
                         net (fo=11, routed)          0.626     6.575    nolabel_line32/register
    SLICE_X4Y35          FDRE                                         r  nolabel_line32/register_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.512    -1.483    nolabel_line32/CLK
    SLICE_X4Y35          FDRE                                         r  nolabel_line32/register_reg[5]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            nolabel_line32/register_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.813ns (28.200%)  route 4.617ns (71.800%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=5, routed)           2.390     3.832    nolabel_line32/btnc_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.956 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.939     4.894    nolabel_line32/pilot_bits
    SLICE_X4Y33          LUT5 (Prop_lut5_I2_O)        0.124     5.018 r  nolabel_line32/register[10]_i_4/O
                         net (fo=1, routed)           0.806     5.825    nolabel_line32/register[10]_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     5.949 r  nolabel_line32/register[10]_i_2/O
                         net (fo=11, routed)          0.482     6.430    nolabel_line32/register
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514    -1.481    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            nolabel_line32/register_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.813ns (28.200%)  route 4.617ns (71.800%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=5, routed)           2.390     3.832    nolabel_line32/btnc_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.956 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.939     4.894    nolabel_line32/pilot_bits
    SLICE_X4Y33          LUT5 (Prop_lut5_I2_O)        0.124     5.018 r  nolabel_line32/register[10]_i_4/O
                         net (fo=1, routed)           0.806     5.825    nolabel_line32/register[10]_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     5.949 r  nolabel_line32/register[10]_i_2/O
                         net (fo=11, routed)          0.482     6.430    nolabel_line32/register
    SLICE_X3Y35          FDSE                                         r  nolabel_line32/register_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514    -1.481    nolabel_line32/CLK
    SLICE_X3Y35          FDSE                                         r  nolabel_line32/register_reg[10]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            nolabel_line32/register_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.813ns (28.200%)  route 4.617ns (71.800%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=5, routed)           2.390     3.832    nolabel_line32/btnc_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.956 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.939     4.894    nolabel_line32/pilot_bits
    SLICE_X4Y33          LUT5 (Prop_lut5_I2_O)        0.124     5.018 r  nolabel_line32/register[10]_i_4/O
                         net (fo=1, routed)           0.806     5.825    nolabel_line32/register[10]_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     5.949 r  nolabel_line32/register[10]_i_2/O
                         net (fo=11, routed)          0.482     6.430    nolabel_line32/register
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514    -1.481    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            nolabel_line32/register_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.813ns (28.200%)  route 4.617ns (71.800%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=5, routed)           2.390     3.832    nolabel_line32/btnc_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.956 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.939     4.894    nolabel_line32/pilot_bits
    SLICE_X4Y33          LUT5 (Prop_lut5_I2_O)        0.124     5.018 r  nolabel_line32/register[10]_i_4/O
                         net (fo=1, routed)           0.806     5.825    nolabel_line32/register[10]_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     5.949 r  nolabel_line32/register[10]_i_2/O
                         net (fo=11, routed)          0.482     6.430    nolabel_line32/register
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514    -1.481    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            nolabel_line32/register_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.813ns (28.200%)  route 4.617ns (71.800%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=5, routed)           2.390     3.832    nolabel_line32/btnc_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.956 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.939     4.894    nolabel_line32/pilot_bits
    SLICE_X4Y33          LUT5 (Prop_lut5_I2_O)        0.124     5.018 r  nolabel_line32/register[10]_i_4/O
                         net (fo=1, routed)           0.806     5.825    nolabel_line32/register[10]_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     5.949 r  nolabel_line32/register[10]_i_2/O
                         net (fo=11, routed)          0.482     6.430    nolabel_line32/register
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514    -1.481    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[6]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            nolabel_line32/register_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.813ns (28.200%)  route 4.617ns (71.800%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=5, routed)           2.390     3.832    nolabel_line32/btnc_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.956 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.939     4.894    nolabel_line32/pilot_bits
    SLICE_X4Y33          LUT5 (Prop_lut5_I2_O)        0.124     5.018 r  nolabel_line32/register[10]_i_4/O
                         net (fo=1, routed)           0.806     5.825    nolabel_line32/register[10]_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     5.949 r  nolabel_line32/register[10]_i_2/O
                         net (fo=11, routed)          0.482     6.430    nolabel_line32/register
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514    -1.481    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[7]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            nolabel_line32/register_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.813ns (28.200%)  route 4.617ns (71.800%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=5, routed)           2.390     3.832    nolabel_line32/btnc_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.956 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.939     4.894    nolabel_line32/pilot_bits
    SLICE_X4Y33          LUT5 (Prop_lut5_I2_O)        0.124     5.018 r  nolabel_line32/register[10]_i_4/O
                         net (fo=1, routed)           0.806     5.825    nolabel_line32/register[10]_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     5.949 r  nolabel_line32/register[10]_i_2/O
                         net (fo=11, routed)          0.482     6.430    nolabel_line32/register
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514    -1.481    nolabel_line32/CLK
    SLICE_X3Y35          FDRE                                         r  nolabel_line32/register_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            nolabel_line32/FSM_sequential_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.267ns (27.096%)  route 0.718ns (72.904%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnu_IBUF_inst/O
                         net (fo=8, routed)           0.718     0.940    nolabel_line32/btnu_IBUF
    SLICE_X0Y34          LUT5 (Prop_lut5_I4_O)        0.045     0.985 r  nolabel_line32/FSM_sequential_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     0.985    nolabel_line32/FSM_sequential_cs[1]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  nolabel_line32/FSM_sequential_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.860    -0.830    nolabel_line32/CLK
    SLICE_X0Y34          FDRE                                         r  nolabel_line32/FSM_sequential_cs_reg[1]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            nolabel_line32/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.267ns (25.143%)  route 0.795ns (74.857%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnu_IBUF_inst/O
                         net (fo=8, routed)           0.795     1.016    nolabel_line32/btnu_IBUF
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.045     1.061 r  nolabel_line32/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     1.061    nolabel_line32/FSM_sequential_cs[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  nolabel_line32/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.861    -0.829    nolabel_line32/CLK
    SLICE_X0Y35          FDRE                                         r  nolabel_line32/FSM_sequential_cs_reg[0]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            nolabel_line32/counter3200_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.267ns (22.306%)  route 0.930ns (77.694%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnu_IBUF_inst/O
                         net (fo=8, routed)           0.719     0.941    nolabel_line32/btnu_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.210     1.196    nolabel_line32/pilot_bits
    SLICE_X2Y33          FDRE                                         r  nolabel_line32/counter3200_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.859    -0.831    nolabel_line32/CLK
    SLICE_X2Y33          FDRE                                         r  nolabel_line32/counter3200_reg[0]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            nolabel_line32/counter3200_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.267ns (22.306%)  route 0.930ns (77.694%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnu_IBUF_inst/O
                         net (fo=8, routed)           0.719     0.941    nolabel_line32/btnu_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.210     1.196    nolabel_line32/pilot_bits
    SLICE_X2Y33          FDRE                                         r  nolabel_line32/counter3200_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.859    -0.831    nolabel_line32/CLK
    SLICE_X2Y33          FDRE                                         r  nolabel_line32/counter3200_reg[1]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            nolabel_line32/counter3200_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.267ns (22.306%)  route 0.930ns (77.694%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnu_IBUF_inst/O
                         net (fo=8, routed)           0.719     0.941    nolabel_line32/btnu_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.210     1.196    nolabel_line32/pilot_bits
    SLICE_X2Y33          FDRE                                         r  nolabel_line32/counter3200_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.859    -0.831    nolabel_line32/CLK
    SLICE_X2Y33          FDRE                                         r  nolabel_line32/counter3200_reg[2]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            nolabel_line32/counter3200_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.267ns (22.306%)  route 0.930ns (77.694%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnu_IBUF_inst/O
                         net (fo=8, routed)           0.719     0.941    nolabel_line32/btnu_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.210     1.196    nolabel_line32/pilot_bits
    SLICE_X2Y33          FDRE                                         r  nolabel_line32/counter3200_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.859    -0.831    nolabel_line32/CLK
    SLICE_X2Y33          FDRE                                         r  nolabel_line32/counter3200_reg[3]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            nolabel_line32/counter3200_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.267ns (22.025%)  route 0.945ns (77.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnu_IBUF_inst/O
                         net (fo=8, routed)           0.719     0.941    nolabel_line32/btnu_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.226     1.212    nolabel_line32/pilot_bits
    SLICE_X2Y34          FDRE                                         r  nolabel_line32/counter3200_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.860    -0.830    nolabel_line32/CLK
    SLICE_X2Y34          FDRE                                         r  nolabel_line32/counter3200_reg[4]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            nolabel_line32/counter3200_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.267ns (22.025%)  route 0.945ns (77.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnu_IBUF_inst/O
                         net (fo=8, routed)           0.719     0.941    nolabel_line32/btnu_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.226     1.212    nolabel_line32/pilot_bits
    SLICE_X2Y34          FDRE                                         r  nolabel_line32/counter3200_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.860    -0.830    nolabel_line32/CLK
    SLICE_X2Y34          FDRE                                         r  nolabel_line32/counter3200_reg[5]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            nolabel_line32/counter3200_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.267ns (22.025%)  route 0.945ns (77.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnu_IBUF_inst/O
                         net (fo=8, routed)           0.719     0.941    nolabel_line32/btnu_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.226     1.212    nolabel_line32/pilot_bits
    SLICE_X2Y34          FDRE                                         r  nolabel_line32/counter3200_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.860    -0.830    nolabel_line32/CLK
    SLICE_X2Y34          FDRE                                         r  nolabel_line32/counter3200_reg[6]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            nolabel_line32/counter3200_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.267ns (22.025%)  route 0.945ns (77.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnu_IBUF_inst/O
                         net (fo=8, routed)           0.719     0.941    nolabel_line32/btnu_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  nolabel_line32/pilot_bits[15]_i_1/O
                         net (fo=47, routed)          0.226     1.212    nolabel_line32/pilot_bits
    SLICE_X2Y34          FDRE                                         r  nolabel_line32/counter3200_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line33/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line33/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line33/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line33/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line33/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line33/inst/clkout1_buf/O
                         net (fo=62, routed)          0.860    -0.830    nolabel_line32/CLK
    SLICE_X2Y34          FDRE                                         r  nolabel_line32/counter3200_reg[7]/C





