// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _dateport_DC5_layer_HH_
#define _dateport_DC5_layer_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dateport_fadd_32ns_32ns_32_5_full_dsp.h"
#include "dateport_fmul_32ns_32ns_32_4_max_dsp.h"
#include "dateport_fcmp_32ns_32ns_1_1.h"

namespace ap_rtl {

struct dateport_DC5_layer : public sc_module {
    // Port declarations 23
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > C5_d_address0;
    sc_out< sc_logic > C5_d_ce0;
    sc_out< sc_logic > C5_d_we0;
    sc_out< sc_lv<32> > C5_d_d0;
    sc_in< sc_lv<32> > C5_d_q0;
    sc_out< sc_lv<4> > output_d_address0;
    sc_out< sc_logic > output_d_ce0;
    sc_in< sc_lv<32> > output_d_q0;
    sc_out< sc_lv<9> > output_wei_address0;
    sc_out< sc_logic > output_wei_ce0;
    sc_in< sc_lv<32> > output_wei_q0;
    sc_out< sc_lv<5> > C5_v_address0;
    sc_out< sc_logic > C5_v_ce0;
    sc_in< sc_lv<32> > C5_v_q0;
    sc_out< sc_lv<5> > C5_bias_address0;
    sc_out< sc_logic > C5_bias_ce0;
    sc_in< sc_lv<32> > C5_bias_q0;


    // Module declarations
    dateport_DC5_layer(sc_module_name name);
    SC_HAS_PROCESS(dateport_DC5_layer);

    ~dateport_DC5_layer();

    sc_trace_file* mVcdFile;

    dateport_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* dateport_fadd_32ns_32ns_32_5_full_dsp_U41;
    dateport_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* dateport_fmul_32ns_32ns_32_4_max_dsp_U42;
    dateport_fcmp_32ns_32ns_1_1<1,1,32,32,1>* dateport_fcmp_32ns_32ns_1_1_U43;
    sc_signal< sc_lv<25> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_43;
    sc_signal< sc_lv<32> > reg_170;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_bdd_86;
    sc_signal< sc_logic > ap_sig_cseq_ST_st22_fsm_21;
    sc_signal< bool > ap_sig_bdd_93;
    sc_signal< sc_lv<32> > grp_fu_153_p2;
    sc_signal< sc_lv<32> > reg_176;
    sc_signal< sc_logic > ap_sig_cseq_ST_st13_fsm_12;
    sc_signal< bool > ap_sig_bdd_103;
    sc_signal< sc_logic > ap_sig_cseq_ST_st20_fsm_19;
    sc_signal< bool > ap_sig_bdd_110;
    sc_signal< sc_lv<5> > i_11_fu_188_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_120;
    sc_signal< sc_lv<5> > i_2_fu_205_p2;
    sc_signal< sc_lv<5> > i_2_reg_338;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_bdd_129;
    sc_signal< sc_lv<64> > tmp_s_fu_211_p1;
    sc_signal< sc_lv<64> > tmp_s_reg_343;
    sc_signal< sc_lv<1> > exitcond1_fu_199_p2;
    sc_signal< sc_lv<5> > C5_d_addr_1_reg_349;
    sc_signal< sc_lv<9> > output_wei_addr1_fu_240_p2;
    sc_signal< sc_lv<9> > output_wei_addr1_reg_354;
    sc_signal< sc_lv<4> > j_8_fu_252_p2;
    sc_signal< sc_lv<4> > j_8_reg_362;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_bdd_148;
    sc_signal< sc_lv<1> > exitcond_fu_246_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_bdd_169;
    sc_signal< sc_lv<32> > grp_fu_157_p2;
    sc_signal< sc_lv<32> > tmp_46_reg_397;
    sc_signal< sc_lv<32> > C5_v_load_reg_402;
    sc_signal< sc_logic > ap_sig_cseq_ST_st15_fsm_14;
    sc_signal< bool > ap_sig_bdd_180;
    sc_signal< sc_lv<32> > C5_bias_load_reg_407;
    sc_signal< sc_lv<1> > tmp_39_fu_313_p2;
    sc_signal< sc_lv<1> > tmp_39_reg_412;
    sc_signal< sc_logic > ap_sig_cseq_ST_st21_fsm_20;
    sc_signal< bool > ap_sig_bdd_190;
    sc_signal< sc_lv<32> > p_0_i_fu_319_p3;
    sc_signal< sc_lv<5> > i_reg_120;
    sc_signal< sc_lv<1> > exitcond2_fu_182_p2;
    sc_signal< sc_lv<5> > i_1_reg_131;
    sc_signal< sc_logic > ap_sig_cseq_ST_st25_fsm_24;
    sc_signal< bool > ap_sig_bdd_210;
    sc_signal< sc_lv<4> > j_reg_142;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_13;
    sc_signal< bool > ap_sig_bdd_221;
    sc_signal< sc_lv<64> > tmp_fu_194_p1;
    sc_signal< sc_lv<64> > tmp_45_fu_258_p1;
    sc_signal< sc_lv<64> > tmp_93_fu_272_p1;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_6;
    sc_signal< bool > ap_sig_bdd_233;
    sc_signal< sc_lv<32> > grp_fu_153_p0;
    sc_signal< sc_lv<32> > grp_fu_153_p1;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_bdd_250;
    sc_signal< sc_logic > ap_sig_cseq_ST_st16_fsm_15;
    sc_signal< bool > ap_sig_bdd_257;
    sc_signal< sc_lv<32> > grp_fu_157_p0;
    sc_signal< sc_lv<32> > grp_fu_157_p1;
    sc_signal< sc_lv<32> > tmp_38_fu_165_p0;
    sc_signal< sc_lv<32> > tmp_38_fu_165_p1;
    sc_signal< sc_lv<8> > tmp_91_fu_216_p3;
    sc_signal< sc_lv<6> > tmp_92_fu_228_p3;
    sc_signal< sc_lv<9> > p_shl3_cast_fu_236_p1;
    sc_signal< sc_lv<9> > p_shl_cast_fu_224_p1;
    sc_signal< sc_lv<9> > tmp_66_trn_cast_fu_263_p1;
    sc_signal< sc_lv<9> > output_wei_addr2_fu_267_p2;
    sc_signal< sc_lv<32> > temp_to_int_fu_277_p1;
    sc_signal< sc_lv<8> > tmp_35_fu_281_p4;
    sc_signal< sc_lv<23> > tmp_82_fu_291_p1;
    sc_signal< sc_lv<1> > notrhs_fu_301_p2;
    sc_signal< sc_lv<1> > notlhs_fu_295_p2;
    sc_signal< sc_lv<1> > tmp_37_fu_307_p2;
    sc_signal< sc_lv<1> > tmp_38_fu_165_p2;
    sc_signal< sc_logic > grp_fu_153_ce;
    sc_signal< sc_logic > grp_fu_157_ce;
    sc_signal< sc_lv<5> > tmp_38_fu_165_opcode;
    sc_signal< sc_lv<25> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<25> ap_ST_st1_fsm_0;
    static const sc_lv<25> ap_ST_st2_fsm_1;
    static const sc_lv<25> ap_ST_st3_fsm_2;
    static const sc_lv<25> ap_ST_st4_fsm_3;
    static const sc_lv<25> ap_ST_st5_fsm_4;
    static const sc_lv<25> ap_ST_st6_fsm_5;
    static const sc_lv<25> ap_ST_st7_fsm_6;
    static const sc_lv<25> ap_ST_st8_fsm_7;
    static const sc_lv<25> ap_ST_st9_fsm_8;
    static const sc_lv<25> ap_ST_st10_fsm_9;
    static const sc_lv<25> ap_ST_st11_fsm_10;
    static const sc_lv<25> ap_ST_st12_fsm_11;
    static const sc_lv<25> ap_ST_st13_fsm_12;
    static const sc_lv<25> ap_ST_st14_fsm_13;
    static const sc_lv<25> ap_ST_st15_fsm_14;
    static const sc_lv<25> ap_ST_st16_fsm_15;
    static const sc_lv<25> ap_ST_st17_fsm_16;
    static const sc_lv<25> ap_ST_st18_fsm_17;
    static const sc_lv<25> ap_ST_st19_fsm_18;
    static const sc_lv<25> ap_ST_st20_fsm_19;
    static const sc_lv<25> ap_ST_st21_fsm_20;
    static const sc_lv<25> ap_ST_st22_fsm_21;
    static const sc_lv<25> ap_ST_st23_fsm_22;
    static const sc_lv<25> ap_ST_st24_fsm_23;
    static const sc_lv<25> ap_ST_st25_fsm_24;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_C5_bias_address0();
    void thread_C5_bias_ce0();
    void thread_C5_d_address0();
    void thread_C5_d_ce0();
    void thread_C5_d_d0();
    void thread_C5_d_we0();
    void thread_C5_v_address0();
    void thread_C5_v_ce0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_103();
    void thread_ap_sig_bdd_110();
    void thread_ap_sig_bdd_120();
    void thread_ap_sig_bdd_129();
    void thread_ap_sig_bdd_148();
    void thread_ap_sig_bdd_169();
    void thread_ap_sig_bdd_180();
    void thread_ap_sig_bdd_190();
    void thread_ap_sig_bdd_210();
    void thread_ap_sig_bdd_221();
    void thread_ap_sig_bdd_233();
    void thread_ap_sig_bdd_250();
    void thread_ap_sig_bdd_257();
    void thread_ap_sig_bdd_43();
    void thread_ap_sig_bdd_86();
    void thread_ap_sig_bdd_93();
    void thread_ap_sig_cseq_ST_st13_fsm_12();
    void thread_ap_sig_cseq_ST_st14_fsm_13();
    void thread_ap_sig_cseq_ST_st15_fsm_14();
    void thread_ap_sig_cseq_ST_st16_fsm_15();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st20_fsm_19();
    void thread_ap_sig_cseq_ST_st21_fsm_20();
    void thread_ap_sig_cseq_ST_st22_fsm_21();
    void thread_ap_sig_cseq_ST_st25_fsm_24();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st7_fsm_6();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_exitcond1_fu_199_p2();
    void thread_exitcond2_fu_182_p2();
    void thread_exitcond_fu_246_p2();
    void thread_grp_fu_153_ce();
    void thread_grp_fu_153_p0();
    void thread_grp_fu_153_p1();
    void thread_grp_fu_157_ce();
    void thread_grp_fu_157_p0();
    void thread_grp_fu_157_p1();
    void thread_i_11_fu_188_p2();
    void thread_i_2_fu_205_p2();
    void thread_j_8_fu_252_p2();
    void thread_notlhs_fu_295_p2();
    void thread_notrhs_fu_301_p2();
    void thread_output_d_address0();
    void thread_output_d_ce0();
    void thread_output_wei_addr1_fu_240_p2();
    void thread_output_wei_addr2_fu_267_p2();
    void thread_output_wei_address0();
    void thread_output_wei_ce0();
    void thread_p_0_i_fu_319_p3();
    void thread_p_shl3_cast_fu_236_p1();
    void thread_p_shl_cast_fu_224_p1();
    void thread_temp_to_int_fu_277_p1();
    void thread_tmp_35_fu_281_p4();
    void thread_tmp_37_fu_307_p2();
    void thread_tmp_38_fu_165_opcode();
    void thread_tmp_38_fu_165_p0();
    void thread_tmp_38_fu_165_p1();
    void thread_tmp_39_fu_313_p2();
    void thread_tmp_45_fu_258_p1();
    void thread_tmp_66_trn_cast_fu_263_p1();
    void thread_tmp_82_fu_291_p1();
    void thread_tmp_91_fu_216_p3();
    void thread_tmp_92_fu_228_p3();
    void thread_tmp_93_fu_272_p1();
    void thread_tmp_fu_194_p1();
    void thread_tmp_s_fu_211_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
