Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" --output-directory="C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/" --report-file="bsf:C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT.bsf" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT.qsys"
Progress: Loading MicroarchitectureIOT/architectureIOT.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding buttons [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module buttons
Progress: Adding leds_columns [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module leds_columns
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding LCD_Custom_instruction_0 [LCD_Custom_instruction 1.0]
Progress: Parameterizing module LCD_Custom_instruction_0
Progress: Adding leds_rows [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module leds_rows
Progress: Adding uart_tx_0 [uart_tx 1.0]
Progress: Parameterizing module uart_tx_0
Progress: Adding uart_rx_0 [uart_rx 1.0]
Progress: Parameterizing module uart_rx_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: architectureIOT.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: architectureIOT.uart_tx_0.nios_custom_instruction_slave: Signal i_Tx_DV[1] of type dataa must have width [32]
Warning: architectureIOT.uart_tx_0.nios_custom_instruction_slave: Signal i_Tx_Byte[8] of type datab must have width [32]
Warning: architectureIOT.uart_tx_0.nios_custom_instruction_slave: Signal o_Tx_Active[1] of type result must have width [32]
Warning: architectureIOT.uart_rx_0.nios_custom_instruction_slave: Signal o_Rx_Byte[8] of type result must have width [32]
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" --output-directory="C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT.sopcinfo" --report-file="html:C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT.html" --report-file="qip:C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.qip" --report-file="cmp:C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT.cmp" --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT.qsys" --language=VERILOG
Progress: Loading MicroarchitectureIOT/architectureIOT.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding buttons [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module buttons
Progress: Adding leds_columns [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module leds_columns
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding LCD_Custom_instruction_0 [LCD_Custom_instruction 1.0]
Progress: Parameterizing module LCD_Custom_instruction_0
Progress: Adding leds_rows [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module leds_rows
Progress: Adding uart_tx_0 [uart_tx 1.0]
Progress: Parameterizing module uart_tx_0
Progress: Adding uart_rx_0 [uart_rx 1.0]
Progress: Parameterizing module uart_rx_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: architectureIOT.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: architectureIOT.uart_tx_0.nios_custom_instruction_slave: Signal i_Tx_DV[1] of type dataa must have width [32]
Warning: architectureIOT.uart_tx_0.nios_custom_instruction_slave: Signal i_Tx_Byte[8] of type datab must have width [32]
Warning: architectureIOT.uart_tx_0.nios_custom_instruction_slave: Signal o_Tx_Active[1] of type result must have width [32]
Warning: architectureIOT.uart_rx_0.nios_custom_instruction_slave: Signal o_Rx_Byte[8] of type result must have width [32]
Info: architectureIOT: Generating architectureIOT "architectureIOT" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 34 connections
Info: merlin_custom_instruction_transform: After transform: 15 modules, 39 connections
Info: merlin_translator_transform: After transform: 23 modules, 71 connections
Info: merlin_domain_transform: After transform: 38 modules, 167 connections
Info: merlin_router_transform: After transform: 46 modules, 199 connections
Info: reset_adaptation_transform: After transform: 47 modules, 158 connections
Info: merlin_network_to_switch_transform: After transform: 62 modules, 198 connections
Info: merlin_mm_transform: After transform: 62 modules, 198 connections
Info: merlin_interrupt_mapper_transform: After transform: 63 modules, 201 connections
Warning: architectureIOT: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: architectureIOT: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning: architectureIOT: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_slave_translator1:ci_master:ci_master_clken (clk_en)"
Warning: architectureIOT: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_slave_translator1:ci_master:ci_master_reset (reset)"
Warning: architectureIOT: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_slave_translator2:ci_master:ci_master_clken (clk_en)"
Warning: architectureIOT: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_slave_translator2:ci_master:ci_master_reset (reset)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: architectureIOT: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'architectureIOT_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=architectureIOT_nios2_qsys_0 --dir=C:/Users/MARCOS~1/AppData/Local/Temp/alt8106_6472085780108360607.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/MARCOS~1/AppData/Local/Temp/alt8106_6472085780108360607.dir/0001_nios2_qsys_0_gen//architectureIOT_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2019.07.28 21:51:19 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2019.07.28 21:51:19 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2019.07.28 21:51:20 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2019.07.28 21:51:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2019.07.28 21:51:20 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2019.07.28 21:51:20 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2019.07.28 21:51:20 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2019.07.28 21:51:20 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2019.07.28 21:51:21 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2019.07.28 21:51:24 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2019.07.28 21:51:24 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2019.07.28 21:51:30 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'architectureIOT_nios2_qsys_0'
Info: nios2_qsys_0: "architectureIOT" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'architectureIOT_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=architectureIOT_onchip_memory2_0 --dir=C:/Users/MARCOS~1/AppData/Local/Temp/alt8106_6472085780108360607.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/MARCOS~1/AppData/Local/Temp/alt8106_6472085780108360607.dir/0002_onchip_memory2_0_gen//architectureIOT_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'architectureIOT_onchip_memory2_0'
Info: onchip_memory2_0: "architectureIOT" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: buttons: Starting RTL generation for module 'architectureIOT_buttons'
Info: buttons:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=architectureIOT_buttons --dir=C:/Users/MARCOS~1/AppData/Local/Temp/alt8106_6472085780108360607.dir/0003_buttons_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/MARCOS~1/AppData/Local/Temp/alt8106_6472085780108360607.dir/0003_buttons_gen//architectureIOT_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: buttons: Done RTL generation for module 'architectureIOT_buttons'
Info: buttons: "architectureIOT" instantiated altera_avalon_pio "buttons"
Info: leds_columns: Starting RTL generation for module 'architectureIOT_leds_columns'
Info: leds_columns:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=architectureIOT_leds_columns --dir=C:/Users/MARCOS~1/AppData/Local/Temp/alt8106_6472085780108360607.dir/0004_leds_columns_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/MARCOS~1/AppData/Local/Temp/alt8106_6472085780108360607.dir/0004_leds_columns_gen//architectureIOT_leds_columns_component_configuration.pl  --do_build_sim=0  ]
Info: leds_columns: Done RTL generation for module 'architectureIOT_leds_columns'
Info: leds_columns: "architectureIOT" instantiated altera_avalon_pio "leds_columns"
Info: jtag_uart_0: Starting RTL generation for module 'architectureIOT_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=architectureIOT_jtag_uart_0 --dir=C:/Users/MARCOS~1/AppData/Local/Temp/alt8106_6472085780108360607.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/MARCOS~1/AppData/Local/Temp/alt8106_6472085780108360607.dir/0005_jtag_uart_0_gen//architectureIOT_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'architectureIOT_jtag_uart_0'
Info: jtag_uart_0: "architectureIOT" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: LCD_Custom_instruction_0: "architectureIOT" instantiated LCD_Custom_instruction "LCD_Custom_instruction_0"
Info: leds_rows: Starting RTL generation for module 'architectureIOT_leds_rows'
Info: leds_rows:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=architectureIOT_leds_rows --dir=C:/Users/MARCOS~1/AppData/Local/Temp/alt8106_6472085780108360607.dir/0007_leds_rows_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/MARCOS~1/AppData/Local/Temp/alt8106_6472085780108360607.dir/0007_leds_rows_gen//architectureIOT_leds_rows_component_configuration.pl  --do_build_sim=0  ]
Info: leds_rows: Done RTL generation for module 'architectureIOT_leds_rows'
Info: leds_rows: "architectureIOT" instantiated altera_avalon_pio "leds_rows"
Info: uart_tx_0: "architectureIOT" instantiated uart_tx "uart_tx_0"
Info: uart_rx_0: "architectureIOT" instantiated uart_rx "uart_rx_0"
Info: nios2_qsys_0_custom_instruction_master_translator: "architectureIOT" instantiated altera_customins_master_translator "nios2_qsys_0_custom_instruction_master_translator"
Info: nios2_qsys_0_custom_instruction_master_multi_xconnect: "architectureIOT" instantiated altera_customins_xconnect "nios2_qsys_0_custom_instruction_master_multi_xconnect"
Info: nios2_qsys_0_custom_instruction_master_multi_slave_translator0: "architectureIOT" instantiated altera_customins_slave_translator "nios2_qsys_0_custom_instruction_master_multi_slave_translator0"
Info: nios2_qsys_0_instruction_master_translator: "architectureIOT" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "architectureIOT" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "architectureIOT" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "architectureIOT" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "architectureIOT" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "architectureIOT" instantiated altera_merlin_router "addr_router"
Info: id_router: "architectureIOT" instantiated altera_merlin_router "id_router"
Info: rst_controller: "architectureIOT" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "architectureIOT" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "architectureIOT" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "architectureIOT" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "architectureIOT" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "architectureIOT" instantiated altera_irq_mapper "irq_mapper"
Info: architectureIOT: Done architectureIOT" with 26 modules, 88 files, 1613160 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
