# Reading pref.tcl
# do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/Bogdan/Desktop/MIHA_2SEM/Miha_2sem/3/quartus_project/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:35:36 on May 24,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/Bogdan/Desktop/MIHA_2SEM/Miha_2sem/3/quartus_project/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# End time: 02:35:36 on May 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Bogdan/Desktop/MIHA_2SEM/Miha_2sem/3/quartus_project/util_pckg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:35:36 on May 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Bogdan/Desktop/MIHA_2SEM/Miha_2sem/3/quartus_project/util_pckg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package util_pckg
# -- Compiling package body util_pckg
# -- Loading package util_pckg
# End time: 02:35:36 on May 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Bogdan/Desktop/MIHA_2SEM/Miha_2sem/3/quartus_project/qntr_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:35:36 on May 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Bogdan/Desktop/MIHA_2SEM/Miha_2sem/3/quartus_project/qntr_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package util_pckg
# -- Compiling entity qntr_tb
# -- Compiling architecture behav of qntr_tb
# End time: 02:35:36 on May 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Bogdan/Desktop/MIHA_2SEM/Miha_2sem/3/quartus_project/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:35:37 on May 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Bogdan/Desktop/MIHA_2SEM/Miha_2sem/3/quartus_project/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# ** Error: C:/Users/Bogdan/Desktop/MIHA_2SEM/Miha_2sem/3/quartus_project/top.vhd(23): (vcom-1441) Process(ALL) is not defined for this version of the language.
# ** Error: C:/Users/Bogdan/Desktop/MIHA_2SEM/Miha_2sem/3/quartus_project/top.vhd(32): (vcom-1441) Process(ALL) is not defined for this version of the language.
# ** Note: C:/Users/Bogdan/Desktop/MIHA_2SEM/Miha_2sem/3/quartus_project/top.vhd(56): VHDL Compiler exiting
# End time: 02:35:37 on May 24,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./top_run_msim_rtl_vhdl.do line 12
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Bogdan/Desktop/MIHA_2SEM/Miha_2sem/3/quartus_project/top.vhd}"
# Loading project FSM_3assign
