/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module led_mapper (
        input wire clk,
        input wire rst,
        input wire [15:0] data,
        output reg [3:0] positive,
        output reg [3:0] negative
    );
    localparam _MP_SIZE_1357625050 = 3'h4;
    localparam _MP_DIV_1357625050 = 5'h10;
    localparam _MP_TOP_1357625050 = 4'h3;
    localparam _MP_UP_1357625050 = 1'h1;
    logic [3:0] M_ctr_value;
    
    counter #(
        .SIZE(_MP_SIZE_1357625050),
        .DIV(_MP_DIV_1357625050),
        .TOP(_MP_TOP_1357625050),
        .UP(_MP_UP_1357625050)
    ) ctr (
        .clk(clk),
        .rst(rst),
        .value(M_ctr_value)
    );
    
    
    logic [3:0] D_state_d, D_state_q = 0;
    always @* begin
        D_state_d = D_state_q;
        
        D_state_d = D_state_q;
        D_state_d = 4'h0;
        D_state_d[M_ctr_value] = 1'h1;
        positive = 4'h1;
        negative = 4'h7;
    end
    
    
    always @(posedge (clk)) begin
        if ((rst) == 1'b1) begin
            D_state_q <= 0;
        end else begin
            D_state_q <= D_state_d;
        end
    end
endmodule