<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAI_801_SO1_FPGA_LCD_DEM_PC_UART.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FPGA_LCD_DEM_PC_UART.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FPGA_LCD_DEM_PC_UART.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FPGA_LCD_DEM_PC_UART.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_LCD_DEM_PC_UART.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FPGA_LCD_DEM_PC_UART.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FPGA_LCD_DEM_PC_UART.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FPGA_LCD_DEM_PC_UART.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FPGA_LCD_DEM_PC_UART.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FPGA_LCD_DEM_PC_UART.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FPGA_LCD_DEM_PC_UART.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPGA_LCD_DEM_PC_UART.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FPGA_LCD_DEM_PC_UART.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FPGA_LCD_DEM_PC_UART.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FPGA_LCD_DEM_PC_UART.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FPGA_LCD_DEM_PC_UART.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FPGA_LCD_DEM_PC_UART.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FPGA_LCD_DEM_PC_UART.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="FPGA_LCD_DEM_PC_UART.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="FPGA_LCD_DEM_PC_UART.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FPGA_LCD_DEM_PC_UART.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FPGA_LCD_DEM_PC_UART_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_LCD_DEM_PC_UART_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPGA_LCD_DEM_PC_UART_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPGA_LCD_DEM_PC_UART_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_LCD_DEM_PC_UART_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FPGA_LCD_DEM_PC_UART_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_LCD_DEM_PC_UART_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_LCD_DEM_PC_UART_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FPGA_LCD_DEM_PC_UART_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FPGA_LCD_DEM_PC_UART_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_LCD_DEM_PC_UART_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FPGA_LCD_DEM_PC_UART_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FPGA_LCD_DEM_PC_UART_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FPGA_LCD_DEM_PC_UART_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_LCD_DEM_PC_UART_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MOD_M_COUNTER.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MOD_M_COUNTER.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MOD_M_COUNTER.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_CONTROLLER.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART_CONTROLLER.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UART_CONTROLLER.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_CONTROLLER_RX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART_CONTROLLER_RX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UART_CONTROLLER_RX.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_CONTROLLER_TX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART_CONTROLLER_TX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UART_CONTROLLER_TX.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fpga_lcd_dem_pc_uart.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fpga_lcd_dem_pc_uart.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fpga_lcd_dem_pc_uart.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1643907037" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1643907037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643907037" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1560773616555877523" xil_pn:start_ts="1643907037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643907037" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1281305386744531358" xil_pn:start_ts="1643907037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643907037" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1643907037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643907037" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3285648397259836139" xil_pn:start_ts="1643907037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643907037" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1643907037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643907037" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3002291976318218924" xil_pn:start_ts="1643907037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643909506" xil_pn:in_ck="8182326327859979823" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1125964876262774715" xil_pn:start_ts="1643909490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.lso"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.ngc"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.ngr"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.prj"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.stx"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.syr"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.xst"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1643907802" xil_pn:in_ck="8869262200322428597" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-663834940526532694" xil_pn:start_ts="1643907801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643909983" xil_pn:in_ck="-1245683752823011827" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-318787769791494227" xil_pn:start_ts="1643909974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.bld"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.ngd"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1643909998" xil_pn:in_ck="-1245683752823011826" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1643909983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.pcf"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART_map.map"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART_map.mrp"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART_map.ncd"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART_map.ngm"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART_map.xrpt"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART_summary.xml"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1643910017" xil_pn:in_ck="6530569423517346855" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1643909998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.ncd"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.pad"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.par"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.ptwx"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.unroutes"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.xpi"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART_pad.csv"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART_pad.txt"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1643910033" xil_pn:in_ck="3357908243820120021" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1643910017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fpga_lcd_dem_pc_uart.bgn"/>
      <outfile xil_pn:name="fpga_lcd_dem_pc_uart.bit"/>
      <outfile xil_pn:name="fpga_lcd_dem_pc_uart.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1643910042" xil_pn:in_ck="-3922864310211920993" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7047989797201823252" xil_pn:start_ts="1643910033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643910017" xil_pn:in_ck="-1245683752823011958" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1643910009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.twr"/>
      <outfile xil_pn:name="FPGA_LCD_DEM_PC_UART.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
