// Seed: 1770564803
module module_0 (
    input uwire id_0,
    output tri id_1,
    output wand id_2,
    output supply0 id_3,
    input wire id_4,
    input supply0 id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wand id_11,
    input uwire id_12,
    input wand id_13,
    input uwire id_14,
    output tri id_15,
    output tri1 id_16,
    output wire id_17,
    output wor id_18,
    output uwire id_19,
    output supply1 id_20,
    output wand id_21
    , id_28,
    output wor id_22,
    output supply0 id_23,
    input uwire id_24,
    input supply0 id_25,
    output tri id_26
);
  wire id_29;
  always $display(1'h0);
  wire id_30, id_31 = id_30;
  always_ff @(negedge 1) @(1 or posedge 1) $display(id_25 - id_5);
  wire id_32;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    output uwire id_2
);
  wire id_4;
  module_0(
      id_0,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2
  );
  wire id_5;
  wire id_6 = id_0;
  wire id_7;
endmodule
