#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Sat Jan 25 01:58:25 2025
# Process ID: 8040
# Current directory: C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20440 C:\Users\power\Documents\WSU\2024-25\Spring_25\EE_416\Git_testing\FPGA_Audio\Audio_Proj\Audio_Proj.xpr
# Log file: C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/vivado.log
# Journal file: C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj\vivado.jou
# Running On        :pwr_asus
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency     :2995 MHz
# CPU Physical cores:16
# CPU Logical cores :22
# Host memory       :16507 MB
# Swap memory       :8321 MB
# Total Virtual     :24829 MB
# Available Virtual :14017 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.ip_user_files'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V', nor could it be found using path 'C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.141 ; gain = 179.387
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.runs/synth_1/audio_pipeline.dcp to C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
[Sat Jan 25 01:59:07 2025] Launched synth_1...
Run output will be captured here: C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.runs/synth_1/runme.log
[Sat Jan 25 01:59:08 2025] Launched impl_1...
Run output will be captured here: C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.runs/impl_1/runme.log
add_files -norecurse C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.srcs/sources_1/new/Audio_Pipeline.v
export_ip_user_files -of_objects  [get_files C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V] -no_script -reset -force -quiet
remove_files  C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Sat Jan 25 02:01:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.runs/synth_1/runme.log
[Sat Jan 25 02:01:23 2025] Launched impl_1...
Run output will be captured here: C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.2
  **** Build date : Sep  5 2024 at 15:53:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Sep 04 2024-22:02:39
    **** Build number : 2024.1.1725512559
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.227 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000000A
set_property PROGRAM.FILE {C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.runs/impl_1/audio_pipeline_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/power/Documents/WSU/2024-25/Spring_25/EE_416/Git_testing/FPGA_Audio/Audio_Proj/Audio_Proj.runs/impl_1/audio_pipeline_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 02:03:50 2025...
