{"vcs1":{"timestamp_begin":1747644803.127893014, "rt":8.84, "ut":9.02, "st":0.62}}
{"vcselab":{"timestamp_begin":1747644812.046416664, "rt":0.37, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1747644812.471813785, "rt":0.44, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747644802.499092676}
{"VCS_COMP_START_TIME": 1747644802.499092676}
{"VCS_COMP_END_TIME": 1747644813.041936037}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488568}}
{"vcselab": {"peak_mem": 183884}}
