begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===-- RegisterScavenging.h - Machine register scavenging ------*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file declares the machine register scavenger class. It can provide
end_comment

begin_comment
comment|// information such as unused register at any point in a machine basic block.
end_comment

begin_comment
comment|// It also provides a mechanism to make registers available by evicting them
end_comment

begin_comment
comment|// to spill slots.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|LLVM_CODEGEN_REGISTERSCAVENGING_H
end_ifndef

begin_define
define|#
directive|define
name|LLVM_CODEGEN_REGISTERSCAVENGING_H
end_define

begin_include
include|#
directive|include
file|"llvm/ADT/BitVector.h"
end_include

begin_include
include|#
directive|include
file|"llvm/CodeGen/MachineBasicBlock.h"
end_include

begin_include
include|#
directive|include
file|"llvm/CodeGen/MachineRegisterInfo.h"
end_include

begin_decl_stmt
name|namespace
name|llvm
block|{
name|class
name|MachineRegisterInfo
decl_stmt|;
name|class
name|TargetRegisterInfo
decl_stmt|;
name|class
name|TargetInstrInfo
decl_stmt|;
name|class
name|TargetRegisterClass
decl_stmt|;
name|class
name|RegScavenger
block|{
specifier|const
name|TargetRegisterInfo
modifier|*
name|TRI
decl_stmt|;
specifier|const
name|TargetInstrInfo
modifier|*
name|TII
decl_stmt|;
name|MachineRegisterInfo
modifier|*
name|MRI
decl_stmt|;
name|MachineBasicBlock
modifier|*
name|MBB
decl_stmt|;
name|MachineBasicBlock
operator|::
name|iterator
name|MBBI
expr_stmt|;
name|unsigned
name|NumRegUnits
decl_stmt|;
comment|/// True if RegScavenger is currently tracking the liveness of registers.
name|bool
name|Tracking
decl_stmt|;
comment|/// Information on scavenged registers (held in a spill slot).
struct|struct
name|ScavengedInfo
block|{
name|ScavengedInfo
argument_list|(
argument|int FI = -
literal|1
argument_list|)
block|:
name|FrameIndex
argument_list|(
name|FI
argument_list|)
operator|,
name|Reg
argument_list|(
literal|0
argument_list|)
operator|,
name|Restore
argument_list|(
argument|nullptr
argument_list|)
block|{}
comment|/// A spill slot used for scavenging a register post register allocation.
name|int
name|FrameIndex
expr_stmt|;
comment|/// If non-zero, the specific register is currently being
comment|/// scavenged. That is, it is spilled to this scavenging stack slot.
name|unsigned
name|Reg
decl_stmt|;
comment|/// The instruction that restores the scavenged register from stack.
specifier|const
name|MachineInstr
modifier|*
name|Restore
decl_stmt|;
block|}
struct|;
comment|/// A vector of information on scavenged registers.
name|SmallVector
operator|<
name|ScavengedInfo
operator|,
literal|2
operator|>
name|Scavenged
expr_stmt|;
comment|/// The current state of each reg unit immediately before MBBI.
comment|/// One bit per register unit. If bit is not set it means any
comment|/// register containing that register unit is currently being used.
name|BitVector
name|RegUnitsAvailable
decl_stmt|;
comment|// These BitVectors are only used internally to forward(). They are members
comment|// to avoid frequent reallocations.
name|BitVector
name|KillRegUnits
decl_stmt|,
name|DefRegUnits
decl_stmt|;
name|BitVector
name|TmpRegUnits
decl_stmt|;
name|public
label|:
name|RegScavenger
argument_list|()
operator|:
name|MBB
argument_list|(
name|nullptr
argument_list|)
operator|,
name|NumRegUnits
argument_list|(
literal|0
argument_list|)
operator|,
name|Tracking
argument_list|(
argument|false
argument_list|)
block|{}
comment|/// Start tracking liveness from the begin of the specific basic block.
name|void
name|enterBasicBlock
argument_list|(
name|MachineBasicBlock
operator|*
name|mbb
argument_list|)
expr_stmt|;
comment|/// Allow resetting register state info for multiple
comment|/// passes over/within the same function.
name|void
name|initRegState
parameter_list|()
function_decl|;
comment|/// Move the internal MBB iterator and update register states.
name|void
name|forward
parameter_list|()
function_decl|;
comment|/// Move the internal MBB iterator and update register states until
comment|/// it has processed the specific iterator.
name|void
name|forward
argument_list|(
name|MachineBasicBlock
operator|::
name|iterator
name|I
argument_list|)
block|{
if|if
condition|(
operator|!
name|Tracking
operator|&&
name|MBB
operator|->
name|begin
argument_list|()
operator|!=
name|I
condition|)
name|forward
argument_list|()
expr_stmt|;
while|while
condition|(
name|MBBI
operator|!=
name|I
condition|)
name|forward
argument_list|()
expr_stmt|;
block|}
comment|/// Invert the behavior of forward() on the current instruction (undo the
comment|/// changes to the available registers made by forward()).
name|void
name|unprocess
parameter_list|()
function_decl|;
comment|/// Unprocess instructions until you reach the provided iterator.
name|void
name|unprocess
argument_list|(
name|MachineBasicBlock
operator|::
name|iterator
name|I
argument_list|)
block|{
while|while
condition|(
name|MBBI
operator|!=
name|I
condition|)
name|unprocess
argument_list|()
expr_stmt|;
block|}
comment|/// Move the internal MBB iterator but do not update register states.
name|void
name|skipTo
argument_list|(
name|MachineBasicBlock
operator|::
name|iterator
name|I
argument_list|)
block|{
if|if
condition|(
name|I
operator|==
name|MachineBasicBlock
operator|::
name|iterator
argument_list|(
name|nullptr
argument_list|)
condition|)
name|Tracking
operator|=
name|false
expr_stmt|;
name|MBBI
operator|=
name|I
expr_stmt|;
block|}
name|MachineBasicBlock
operator|::
name|iterator
name|getCurrentPosition
argument_list|()
specifier|const
block|{
return|return
name|MBBI
return|;
block|}
comment|/// Return if a specific register is currently used.
name|bool
name|isRegUsed
argument_list|(
name|unsigned
name|Reg
argument_list|,
name|bool
name|includeReserved
operator|=
name|true
argument_list|)
decl|const
decl_stmt|;
comment|/// Return all available registers in the register class in Mask.
name|BitVector
name|getRegsAvailable
parameter_list|(
specifier|const
name|TargetRegisterClass
modifier|*
name|RC
parameter_list|)
function_decl|;
comment|/// Find an unused register of the specified register class.
comment|/// Return 0 if none is found.
name|unsigned
name|FindUnusedReg
argument_list|(
specifier|const
name|TargetRegisterClass
operator|*
name|RegClass
argument_list|)
decl|const
decl_stmt|;
comment|/// Add a scavenging frame index.
name|void
name|addScavengingFrameIndex
parameter_list|(
name|int
name|FI
parameter_list|)
block|{
name|Scavenged
operator|.
name|push_back
argument_list|(
name|ScavengedInfo
argument_list|(
name|FI
argument_list|)
argument_list|)
expr_stmt|;
block|}
comment|/// Query whether a frame index is a scavenging frame index.
name|bool
name|isScavengingFrameIndex
argument_list|(
name|int
name|FI
argument_list|)
decl|const
block|{
for|for
control|(
name|SmallVectorImpl
operator|<
name|ScavengedInfo
operator|>
operator|::
name|const_iterator
name|I
operator|=
name|Scavenged
operator|.
name|begin
argument_list|()
operator|,
name|IE
operator|=
name|Scavenged
operator|.
name|end
argument_list|()
init|;
name|I
operator|!=
name|IE
condition|;
operator|++
name|I
control|)
if|if
condition|(
name|I
operator|->
name|FrameIndex
operator|==
name|FI
condition|)
return|return
name|true
return|;
return|return
name|false
return|;
block|}
comment|/// Get an array of scavenging frame indices.
name|void
name|getScavengingFrameIndices
argument_list|(
name|SmallVectorImpl
operator|<
name|int
operator|>
operator|&
name|A
argument_list|)
decl|const
block|{
for|for
control|(
name|SmallVectorImpl
operator|<
name|ScavengedInfo
operator|>
operator|::
name|const_iterator
name|I
operator|=
name|Scavenged
operator|.
name|begin
argument_list|()
operator|,
name|IE
operator|=
name|Scavenged
operator|.
name|end
argument_list|()
init|;
name|I
operator|!=
name|IE
condition|;
operator|++
name|I
control|)
if|if
condition|(
name|I
operator|->
name|FrameIndex
operator|>=
literal|0
condition|)
name|A
operator|.
name|push_back
argument_list|(
name|I
operator|->
name|FrameIndex
argument_list|)
expr_stmt|;
block|}
comment|/// Make a register of the specific register class
comment|/// available and do the appropriate bookkeeping. SPAdj is the stack
comment|/// adjustment due to call frame, it's passed along to eliminateFrameIndex().
comment|/// Returns the scavenged register.
name|unsigned
name|scavengeRegister
argument_list|(
specifier|const
name|TargetRegisterClass
operator|*
name|RegClass
argument_list|,
name|MachineBasicBlock
operator|::
name|iterator
name|I
argument_list|,
name|int
name|SPAdj
argument_list|)
decl_stmt|;
name|unsigned
name|scavengeRegister
parameter_list|(
specifier|const
name|TargetRegisterClass
modifier|*
name|RegClass
parameter_list|,
name|int
name|SPAdj
parameter_list|)
block|{
return|return
name|scavengeRegister
argument_list|(
name|RegClass
argument_list|,
name|MBBI
argument_list|,
name|SPAdj
argument_list|)
return|;
block|}
comment|/// Tell the scavenger a register is used.
name|void
name|setRegUsed
parameter_list|(
name|unsigned
name|Reg
parameter_list|)
function_decl|;
name|private
label|:
comment|/// Returns true if a register is reserved. It is never "unused".
name|bool
name|isReserved
argument_list|(
name|unsigned
name|Reg
argument_list|)
decl|const
block|{
return|return
name|MRI
operator|->
name|isReserved
argument_list|(
name|Reg
argument_list|)
return|;
block|}
comment|/// setUsed / setUnused - Mark the state of one or a number of register units.
comment|///
name|void
name|setUsed
parameter_list|(
name|BitVector
modifier|&
name|RegUnits
parameter_list|)
block|{
name|RegUnitsAvailable
operator|.
name|reset
argument_list|(
name|RegUnits
argument_list|)
expr_stmt|;
block|}
name|void
name|setUnused
parameter_list|(
name|BitVector
modifier|&
name|RegUnits
parameter_list|)
block|{
name|RegUnitsAvailable
operator||=
name|RegUnits
expr_stmt|;
block|}
comment|/// Processes the current instruction and fill the KillRegUnits and
comment|/// DefRegUnits bit vectors.
name|void
name|determineKillsAndDefs
parameter_list|()
function_decl|;
comment|/// Add all Reg Units that Reg contains to BV.
name|void
name|addRegUnits
parameter_list|(
name|BitVector
modifier|&
name|BV
parameter_list|,
name|unsigned
name|Reg
parameter_list|)
function_decl|;
comment|/// Return the candidate register that is unused for the longest after
comment|/// StartMI. UseMI is set to the instruction where the search stopped.
comment|///
comment|/// No more than InstrLimit instructions are inspected.
name|unsigned
name|findSurvivorReg
argument_list|(
name|MachineBasicBlock
operator|::
name|iterator
name|StartMI
argument_list|,
name|BitVector
operator|&
name|Candidates
argument_list|,
name|unsigned
name|InstrLimit
argument_list|,
name|MachineBasicBlock
operator|::
name|iterator
operator|&
name|UseMI
argument_list|)
decl_stmt|;
block|}
empty_stmt|;
block|}
end_decl_stmt

begin_comment
comment|// namespace llvm
end_comment

begin_endif
endif|#
directive|endif
end_endif

end_unit

