{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654064359428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654064359435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 15:19:19 2022 " "Processing started: Wed Jun 01 15:19:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654064359435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654064359435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kadai3 -c kadai3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off kadai3 -c kadai3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654064359435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654064360194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654064360194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../../hw2019/verilog-src/public/led_driver.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/led_driver.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654064374383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654064374383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/kadai3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/kadai3.v" { { "Info" "ISGN_ENTITY_NAME" "1 kadai3 " "Found entity 1: kadai3" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654064374392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654064374392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/decode_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/decode_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7seg " "Found entity 1: decode_7seg" {  } { { "../../hw2019/verilog-src/templates/decode_7seg.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/decode_7seg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654064374400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654064374400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/udcount4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/udcount4.v" { { "Info" "ISGN_ENTITY_NAME" "1 udcount4 " "Found entity 1: udcount4" {  } { { "../../hw2019/verilog-src/templates/udcount4.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/udcount4.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654064374408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654064374408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kadai3 " "Elaborating entity \"kadai3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654064374473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:led_driver_inst " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:led_driver_inst\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "led_driver_inst" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654064374523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udcount4 udcount4:udcount4_inst " "Elaborating entity \"udcount4\" for hierarchy \"udcount4:udcount4_inst\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "udcount4_inst" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654064374556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udcount4.v(43) " "Verilog HDL assignment warning at udcount4.v(43): truncated value with size 32 to match size of target (4)" {  } { { "../../hw2019/verilog-src/templates/udcount4.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/udcount4.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654064374558 "|kadai3|udcount4:udcount4_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udcount4.v(50) " "Verilog HDL assignment warning at udcount4.v(50): truncated value with size 32 to match size of target (4)" {  } { { "../../hw2019/verilog-src/templates/udcount4.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/udcount4.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654064374558 "|kadai3|udcount4:udcount4_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7seg decode_7seg:decode_7seg_inst " "Elaborating entity \"decode_7seg\" for hierarchy \"decode_7seg:decode_7seg_inst\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "decode_7seg_inst" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654064374569 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654064375159 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../hw2019/verilog-src/public/led_driver.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/led_driver.v" 200 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1654064375178 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1654064375178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[0\] GND " "Pin \"seg_x\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[1\] GND " "Pin \"seg_x\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_x[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[2\] GND " "Pin \"seg_x\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_x[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[3\] GND " "Pin \"seg_x\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_x[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[4\] GND " "Pin \"seg_x\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_x[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[5\] GND " "Pin \"seg_x\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_x[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[6\] GND " "Pin \"seg_x\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_x[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[7\] GND " "Pin \"seg_x\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_x[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[0\] GND " "Pin \"led_out\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|led_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[1\] GND " "Pin \"led_out\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|led_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[2\] GND " "Pin \"led_out\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|led_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[0\] GND " "Pin \"seg_a\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[1\] GND " "Pin \"seg_a\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[2\] GND " "Pin \"seg_a\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_a[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[3\] GND " "Pin \"seg_a\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_a[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[4\] GND " "Pin \"seg_a\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_a[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[5\] GND " "Pin \"seg_a\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_a[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[6\] GND " "Pin \"seg_a\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_a[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[7\] GND " "Pin \"seg_a\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_a[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[0\] GND " "Pin \"seg_b\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[1\] GND " "Pin \"seg_b\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[2\] GND " "Pin \"seg_b\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[3\] GND " "Pin \"seg_b\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[4\] GND " "Pin \"seg_b\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[5\] GND " "Pin \"seg_b\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[6\] GND " "Pin \"seg_b\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[7\] GND " "Pin \"seg_b\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[0\] GND " "Pin \"seg_c\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_c[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[1\] GND " "Pin \"seg_c\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_c[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[2\] GND " "Pin \"seg_c\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_c[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[3\] GND " "Pin \"seg_c\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_c[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[4\] GND " "Pin \"seg_c\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_c[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[5\] GND " "Pin \"seg_c\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_c[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[6\] GND " "Pin \"seg_c\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_c[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[7\] GND " "Pin \"seg_c\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_c[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[0\] GND " "Pin \"seg_d\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[1\] GND " "Pin \"seg_d\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[2\] GND " "Pin \"seg_d\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[3\] GND " "Pin \"seg_d\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[4\] GND " "Pin \"seg_d\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_d[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[5\] GND " "Pin \"seg_d\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_d[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[6\] GND " "Pin \"seg_d\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_d[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[7\] GND " "Pin \"seg_d\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_d[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[0\] GND " "Pin \"seg_e\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_e[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[1\] GND " "Pin \"seg_e\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_e[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[2\] GND " "Pin \"seg_e\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_e[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[3\] GND " "Pin \"seg_e\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_e[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[4\] GND " "Pin \"seg_e\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_e[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[5\] GND " "Pin \"seg_e\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_e[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[6\] GND " "Pin \"seg_e\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_e[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[7\] GND " "Pin \"seg_e\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_e[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[0\] GND " "Pin \"seg_f\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_f[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[1\] GND " "Pin \"seg_f\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_f[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[2\] GND " "Pin \"seg_f\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_f[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[3\] GND " "Pin \"seg_f\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_f[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[4\] GND " "Pin \"seg_f\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_f[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[5\] GND " "Pin \"seg_f\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_f[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[6\] GND " "Pin \"seg_f\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_f[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[7\] GND " "Pin \"seg_f\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_f[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[0\] GND " "Pin \"seg_g\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[1\] GND " "Pin \"seg_g\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[2\] GND " "Pin \"seg_g\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[3\] GND " "Pin \"seg_g\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[4\] GND " "Pin \"seg_g\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[5\] GND " "Pin \"seg_g\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[6\] GND " "Pin \"seg_g\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[7\] GND " "Pin \"seg_g\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[0\] GND " "Pin \"seg_h\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_h[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[1\] GND " "Pin \"seg_h\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_h[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[2\] GND " "Pin \"seg_h\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_h[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[3\] GND " "Pin \"seg_h\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_h[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[4\] GND " "Pin \"seg_h\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_h[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[5\] GND " "Pin \"seg_h\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_h[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[6\] GND " "Pin \"seg_h\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_h[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[7\] GND " "Pin \"seg_h\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654064375205 "|kadai3|seg_h[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654064375205 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654064375338 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654064376185 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654064376185 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "42 " "Design contains 42 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_a0 " "No output dependent on input pin \"psw_a0\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_a0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_a1 " "No output dependent on input pin \"psw_a1\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_a1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_a2 " "No output dependent on input pin \"psw_a2\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_a2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_a3 " "No output dependent on input pin \"psw_a3\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_a3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_b0 " "No output dependent on input pin \"psw_b0\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_b0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_b1 " "No output dependent on input pin \"psw_b1\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_b1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_b2 " "No output dependent on input pin \"psw_b2\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_b2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_b3 " "No output dependent on input pin \"psw_b3\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_b3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_b4 " "No output dependent on input pin \"psw_b4\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_b4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c0 " "No output dependent on input pin \"psw_c0\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_c0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c1 " "No output dependent on input pin \"psw_c1\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_c1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c2 " "No output dependent on input pin \"psw_c2\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_c2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c3 " "No output dependent on input pin \"psw_c3\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_c3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c4 " "No output dependent on input pin \"psw_c4\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_c4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_d0 " "No output dependent on input pin \"psw_d0\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_d0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_d1 " "No output dependent on input pin \"psw_d1\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_d1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_d2 " "No output dependent on input pin \"psw_d2\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_d2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_d3 " "No output dependent on input pin \"psw_d3\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_d3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_d4 " "No output dependent on input pin \"psw_d4\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|psw_d4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_a\[1\] " "No output dependent on input pin \"hex_a\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|hex_a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_a\[2\] " "No output dependent on input pin \"hex_a\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|hex_a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_a\[3\] " "No output dependent on input pin \"hex_a\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|hex_a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[0\] " "No output dependent on input pin \"hex_b\[0\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|hex_b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[1\] " "No output dependent on input pin \"hex_b\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|hex_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[2\] " "No output dependent on input pin \"hex_b\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|hex_b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[3\] " "No output dependent on input pin \"hex_b\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|hex_b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[0\] " "No output dependent on input pin \"dip_a\[0\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[1\] " "No output dependent on input pin \"dip_a\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[2\] " "No output dependent on input pin \"dip_a\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[3\] " "No output dependent on input pin \"dip_a\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[4\] " "No output dependent on input pin \"dip_a\[4\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[5\] " "No output dependent on input pin \"dip_a\[5\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[6\] " "No output dependent on input pin \"dip_a\[6\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[7\] " "No output dependent on input pin \"dip_a\[7\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[0\] " "No output dependent on input pin \"dip_b\[0\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[1\] " "No output dependent on input pin \"dip_b\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[2\] " "No output dependent on input pin \"dip_b\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[3\] " "No output dependent on input pin \"dip_b\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[4\] " "No output dependent on input pin \"dip_b\[4\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[5\] " "No output dependent on input pin \"dip_b\[5\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[6\] " "No output dependent on input pin \"dip_b\[6\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[7\] " "No output dependent on input pin \"dip_b\[7\]\"" {  } { { "../../hw2019/verilog-src/public/kadai3.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai3.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654064376263 "|kadai3|dip_b[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654064376263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654064376267 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654064376267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654064376267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654064376267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654064376307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 15:19:36 2022 " "Processing ended: Wed Jun 01 15:19:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654064376307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654064376307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654064376307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654064376307 ""}
