$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module test_fsm $end
  $var wire 1 ) clk $end
  $var wire 1 * rst $end
  $var wire 32 + CLK_PERIOD [31:0] $end
  $var wire 1 # fsm_load_en $end
  $var wire 1 $ fsm_init_en $end
  $var wire 1 % fsm_run_en $end
  $var wire 1 & fsm_nlfsr3_ce $end
  $scope module fsm_inst $end
   $var wire 1 ) clk $end
   $var wire 1 * rst $end
   $var wire 1 # load_en $end
   $var wire 1 $ init_en $end
   $var wire 1 % run_en $end
   $var wire 1 & nlfsr3_ce $end
   $var wire 3 , LOAD [2:0] $end
   $var wire 3 - INIT [2:0] $end
   $var wire 3 . RUN [2:0] $end
   $var wire 3 ' state [2:0] $end
   $var wire 6 ( cnt [5:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
b000 '
b000000 (
0)
1*
b00000000000000000000000000001010 +
b100 ,
b010 -
b001 .
#5000
1#
1&
b100 '
1)
#10000
0)
#15000
1)
#20000
0)
0*
#25000
b000001 (
1)
#30000
0)
#35000
b000010 (
1)
#40000
0)
#45000
b000011 (
1)
#50000
0)
#55000
b000100 (
1)
#60000
0)
#65000
b000101 (
1)
#70000
0)
#75000
b000110 (
1)
#80000
0)
#85000
b000111 (
1)
#90000
0)
#95000
b001000 (
1)
#100000
0)
#105000
b001001 (
1)
#110000
0)
#115000
b001010 (
1)
#120000
0)
#125000
b001011 (
1)
#130000
0)
#135000
b001100 (
1)
#140000
0)
#145000
b001101 (
1)
#150000
0)
#155000
b001110 (
1)
#160000
0)
#165000
b001111 (
1)
#170000
0)
#175000
b010000 (
1)
#180000
0)
#185000
b010001 (
1)
#190000
0)
