
---------- Begin Simulation Statistics ----------
final_tick                               926051987069000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22416                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829064                       # Number of bytes of host memory used
host_op_rate                                    37714                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   446.12                       # Real time elapsed on the host
host_tick_rate                               27758963                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16825012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012384                       # Number of seconds simulated
sim_ticks                                 12383786500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       263262                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        529098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5301412                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       585062                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6473400                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3045673                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5301412                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2255739                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         6497085                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               3                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       276763                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          16843829                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12663151                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       585062                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1006937                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     21375809                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824994                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     21506837                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.782309                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.976408                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     17104926     79.53%     79.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1229666      5.72%     85.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       804306      3.74%     88.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       511585      2.38%     91.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       261571      1.22%     92.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       314524      1.46%     94.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       135693      0.63%     94.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       137629      0.64%     95.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1006937      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     21506837                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806537                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871375                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350129     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853031     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824994                       # Class of committed instruction
system.switch_cpus.commit.refs                2445456                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.476755                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.476755                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12779060                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       45433946                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4060708                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6631473                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         586740                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        706876                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3450039                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370661                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1081526                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3290                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             6497085                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4948245                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              18926379                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        171032                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31049844                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1173480                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.262322                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5251743                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3045676                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.253650                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     24764862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.039551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.118910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         15765249     63.66%     63.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           732675      2.96%     66.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           934314      3.77%     70.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1016053      4.10%     74.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           525862      2.12%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           457856      1.85%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1039311      4.20%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           117182      0.47%     83.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4176360     16.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     24764862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18409                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18643                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2691                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       660168                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3769362                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.338583                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5292848                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1080376                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3351360                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4226825                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        65301                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1579148                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     38200828                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4212472                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1294412                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      33153414                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          18527                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            45                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         586740                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         26561                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       163110                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       136775                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1565                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2642                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2355448                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1005065                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         2642                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       457106                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       203062                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          31157935                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              31763173                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.727409                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          22664559                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.282451                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               31898878                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         43356736                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26880718                       # number of integer regfile writes
system.switch_cpus.ipc                       0.403754                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.403754                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       127512      0.37%      0.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      28768672     83.51%     83.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13833      0.04%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4393026     12.75%     96.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1107004      3.21%     99.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19330      0.06%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18449      0.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       34447826                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38388                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76176                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36866                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49210                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              511770                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014856                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          384352     75.10%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         126459     24.71%     99.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           350      0.07%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          579      0.11%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           30      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34793696                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     94249986                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     31726307                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     59529743                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           38200828                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          34447826                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     21375818                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       153878                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     21225155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     24764862                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.390996                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.103225                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     15207146     61.41%     61.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1403911      5.67%     67.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1804241      7.29%     74.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1662309      6.71%     81.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1668200      6.74%     87.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1269417      5.13%     92.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1003854      4.05%     96.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       560775      2.26%     99.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       185009      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     24764862                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.390845                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4948245                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       537227                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       609706                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4226825                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1579148                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        13876051                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 24767553                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12172719                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843699                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         226018                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4519341                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              5                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        406415                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     104694425                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       42770628                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     52800633                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6713538                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            295                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         586740                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        772519                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         31956904                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        22871                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     60113437                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2455417                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             58700703                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            79680333                       # The number of ROB writes
system.switch_cpus.timesIdled                      28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       255466                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       593897                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         255466                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             265822                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8567                       # Transaction distribution
system.membus.trans_dist::CleanEvict           254695                       # Transaction distribution
system.membus.trans_dist::ReadExReq                13                       # Transaction distribution
system.membus.trans_dist::ReadExResp               13                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        265823                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       794933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       794933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 794933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17561728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     17561728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17561728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            265836                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  265836    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              265836                       # Request fanout histogram
system.membus.reqLayer2.occupancy           616160000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1435329500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  12383786500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            296928                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        24637                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          545405                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            50                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       296881                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                891381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20064256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20067456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          273632                       # Total snoops (count)
system.tol2bus.snoopTraffic                    548288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           571119                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.447308                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497216                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 315653     55.27%     55.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 255466     44.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             571119                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          313016500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446148000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             72000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        31651                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31651                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        31651                       # number of overall hits
system.l2.overall_hits::total                   31651                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       265784                       # number of demand (read+write) misses
system.l2.demand_misses::total                 265836                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           48                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       265784                       # number of overall misses
system.l2.overall_misses::total                265836                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3798000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  24160351000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24164149000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3798000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  24160351000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24164149000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297435                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297487                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297435                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297487                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.893587                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.893605                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.893587                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.893605                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        79125                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 90902.202540                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90898.708226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        79125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90902.202540                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90898.708226                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                8567                       # number of writebacks
system.l2.writebacks::total                      8567                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       265784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            265832                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       265784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           265832                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3318000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  21502521000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21505839000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3318000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  21502521000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21505839000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.893587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.893592                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.893587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.893592                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        69125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80902.240165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80900.113606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        69125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80902.240165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80900.113606                       # average overall mshr miss latency
system.l2.replacements                         273632                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        16070                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16070                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        16070                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16070                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       245096                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        245096                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          543                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   543                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  13                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       702500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        702500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.023381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.023381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 54038.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54038.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           13                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             13                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       572500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       572500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.023381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.023381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 44038.461538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 44038.461538                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3798000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3798000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           48                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        79125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        75960                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3318000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3318000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        69125                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        69125                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        31108                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31108                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       265771                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          265773                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  24159648500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24159648500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       296879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        296881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.895217                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.895217                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90904.005704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90903.321632                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       265771                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       265771                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  21501948500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21501948500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.895217                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.895211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80904.043331                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80904.043331                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2035.423510                       # Cycle average of tags in use
system.l2.tags.total_refs                      334365                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    273632                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.221951                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     316.639210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.017857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.194959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.030728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1717.540756                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.154609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.838643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993859                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          288                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          628                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          837                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2651268                       # Number of tag accesses
system.l2.tags.data_accesses                  2651268                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     17010112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17013440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       548288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          548288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       265783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         8567                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8567                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             10336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             10336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       248066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1373579236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1373847975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        10336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       248066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           258402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44274665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44274665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44274665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            10336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            10336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       248066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1373579236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1418122640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      8133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    263579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000484790250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          500                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          500                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              506517                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7631                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265832                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8567                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8567                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2205                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   434                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              446                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5617692500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1318135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10560698750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21309.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40059.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   132288                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6503                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265832                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8567                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   91245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   59050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       132924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.796425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.739855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   139.952108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        88675     66.71%     66.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25567     19.23%     85.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8338      6.27%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4730      3.56%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2836      2.13%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1546      1.16%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          710      0.53%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          287      0.22%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          235      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       132924                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     526.260000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    474.664362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    288.269671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            33      6.60%      6.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          254     50.80%     57.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          140     28.00%     85.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           48      9.60%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           21      4.20%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.20%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.40%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           500                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.208000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.197233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.611133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              445     89.00%     89.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      1.80%     90.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43      8.60%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           500                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16872128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  141120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  518656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17013248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               548288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1362.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1373.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12383699000                       # Total gap between requests
system.mem_ctrls.avgGap                      45130.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16869056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       518656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 248066.292163547856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1362188858.795328855515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41881858.993612334132                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       265784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         8567                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1342750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  10559356000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297565028750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27973.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     39729.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34733865.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            464928240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            247084860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           926479260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           22952340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     977277600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5367548070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        235306560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8241576930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        665.513487                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    565921750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    413400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11404454750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            484263360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            257361720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           955810380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           19350540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     977277600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5343458160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        255593760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8293115520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        669.675266                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    618966000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    413400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11351410500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    12383776500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4948162                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4948171                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4948162                       # number of overall hits
system.cpu.icache.overall_hits::total         4948171                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           83                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             85                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           83                       # number of overall misses
system.cpu.icache.overall_misses::total            85                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5934000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5934000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5934000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5934000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4948245                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4948256                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4948245                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4948256                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71493.975904                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69811.764706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71493.975904                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69811.764706                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           48                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3870500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3870500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3870500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3870500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80635.416667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80635.416667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80635.416667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80635.416667                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4948162                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4948171                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           83                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            85                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5934000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5934000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4948245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4948256                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71493.975904                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69811.764706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3870500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3870500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80635.416667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80635.416667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000663                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000027                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000636                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9896562                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9896562                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3367181                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3367181                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3367181                       # number of overall hits
system.cpu.dcache.overall_hits::total         3367181                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       419276                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         419278                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       419276                       # number of overall misses
system.cpu.dcache.overall_misses::total        419278                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  30240344500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30240344500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  30240344500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30240344500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3786457                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3786459                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3786457                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3786459                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.110730                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.110731                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.110730                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.110731                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72125.150259                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72124.806214                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72125.150259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72124.806214                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7992107                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3175                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            172416                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              51                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.353627                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.254902                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16070                       # number of writebacks
system.cpu.dcache.writebacks::total             16070                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       121841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       121841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       121841                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       121841                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297435                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  24945288000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24945288000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  24945288000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24945288000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.078552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.078552                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.078552                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.078552                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 83868.031671                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83868.031671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83868.031671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83868.031671                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296410                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2793094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2793094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       418719                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418721                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  30232523000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30232523000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3211813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3211815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.130368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.130369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 72202.414985                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72202.070114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       121839                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       121839                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       296880                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       296880                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  24938046500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24938046500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.092434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.092434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 84000.426098                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84000.426098                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7821500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7821500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14042.190305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14042.190305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          555                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          555                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7241500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7241500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13047.747748                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13047.747748                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926051987069000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.013647                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3656618                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296410                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.336352                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.013646                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          381                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          607                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7870352                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7870352                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926125129453500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  28486                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829532                       # Number of bytes of host memory used
host_op_rate                                    46243                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1404.22                       # Real time elapsed on the host
host_tick_rate                               52087445                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      64935290                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073142                       # Number of seconds simulated
sim_ticks                                 73142384500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       933463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1866944                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     14399653                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1593862                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     16060683                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      7081975                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     14399653                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7317678                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        16131399                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               3                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       926576                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          46856293                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33998472                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1593862                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701002                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2449450                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     53587969                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110278                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    137926594                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.348811                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.313065                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    123755632     89.73%     89.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4272529      3.10%     92.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3097728      2.25%     95.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1701262      1.23%     96.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1229267      0.89%     97.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       756494      0.55%     97.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       406255      0.29%     98.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       257977      0.19%     98.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2449450      1.78%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    137926594                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982689                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539103                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505970     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516247     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110278                       # Class of committed instruction
system.switch_cpus.commit.refs                7449545                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110278                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.876159                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.876159                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     117766439                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      123283416                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8643642                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15796626                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1599156                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2477914                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9004978                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518860                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3377318                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469762                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            16131399                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10734063                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             133019725                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        388592                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               87012477                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3198312                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.110274                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11664896                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      7081978                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.594816                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    146283777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.938996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.392748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        123262394     84.26%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1817264      1.24%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1731536      1.18%     86.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1957563      1.34%     88.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1406990      0.96%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1084248      0.74%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2238657      1.53%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           555262      0.38%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12229863      8.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    146283777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23062                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23113                       # number of floating regfile writes
system.switch_cpus.idleCycles                     992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1941342                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8889879                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.578252                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13406193                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3375599                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7744990                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11524444                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       208680                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4914868                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    101698148                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10030594                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3659498                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      84589518                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          23584                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11043872                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1599156                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11134391                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       240110                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       446413                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11932                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8366                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5985340                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3004427                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         8366                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1402457                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       538885                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          87039939                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              82054598                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.679111                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          59109772                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.560924                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               82532944                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        116255035                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        69491292                       # number of integer regfile writes
system.switch_cpus.ipc                       0.205079                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.205079                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       830426      0.94%      0.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      73236482     82.99%     83.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47439      0.05%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10581600     11.99%     95.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3505793      3.97%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24135      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23144      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       88249019                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           48138                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95451                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        46035                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        60252                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1136098                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012874                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          974535     85.78%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         160038     14.09%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           666      0.06%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          700      0.06%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          159      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       88506553                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    324215705                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     82008563                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    155233241                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          101698142                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          88249019                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            6                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     53587869                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       393246                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     61131738                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    146283777                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.603273                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.563430                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    121507763     83.06%     83.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4482174      3.06%     86.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4820704      3.30%     89.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3636196      2.49%     91.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3556139      2.43%     94.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3519969      2.41%     96.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2566560      1.75%     98.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1561088      1.07%     99.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       633184      0.43%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    146283777                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.603269                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10734063                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1199681                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1124243                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11524444                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4914868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        33640654                       # number of misc regfile reads
system.switch_cpus.numCycles                146284769                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        35328797                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         322327                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         10047479                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           2134                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        640200                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     288193413                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      115598295                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    145026014                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16443818                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       81345696                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1599156                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      82864527                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         82919881                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28997                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    170343541                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           8877786                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            237175391                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           211848995                       # The number of ROB writes
system.switch_cpus.timesIdled                       9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       913270                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2002542                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         913272                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  73142384500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             477210                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       477006                       # Transaction distribution
system.membus.trans_dist::CleanEvict           456454                       # Transaction distribution
system.membus.trans_dist::ReadExReq            456275                       # Transaction distribution
system.membus.trans_dist::ReadExResp           456275                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        477209                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2800429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2800429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2800429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     90271424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     90271424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                90271424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            933484                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  933484    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              933484                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4079444000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5161913250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  73142384500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  73142384500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  73142384500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  73142384500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516703                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       991929                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1412267                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484574                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             9                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516691                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3003801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3003819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     97036224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97036800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1402928                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30528384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2404202                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.379867                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.485355                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1490927     62.01%     62.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 913273     37.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2404202                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1516194000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1501902000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             13500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  73142384500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        67790                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67790                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        67790                       # number of overall hits
system.l2.overall_hits::total                   67790                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       933475                       # number of demand (read+write) misses
system.l2.demand_misses::total                 933484                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       933475                       # number of overall misses
system.l2.overall_misses::total                933484                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       838000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  91392545000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      91393383000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       838000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  91392545000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     91393383000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001265                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001274                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001265                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001274                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.932296                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.932296                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.932296                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.932296                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93111.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 97905.723238                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97905.677012                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93111.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 97905.723238                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97905.677012                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              477006                       # number of writebacks
system.l2.writebacks::total                    477006                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       933475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            933484                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       933475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           933484                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       748000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  82057785000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  82058533000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       748000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  82057785000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  82058533000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.932296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.932296                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.932296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.932296                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83111.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87905.712526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87905.666300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83111.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87905.712526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87905.666300                       # average overall mshr miss latency
system.l2.replacements                        1402928                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       514923                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           514923                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       514923                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       514923                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       443804                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        443804                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        28299                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28299                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       456275                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              456275                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  45547461000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45547461000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.941600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.941600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99824.581667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99824.581667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       456275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         456275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  40984711000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40984711000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.941600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.941600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89824.581667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89824.581667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       838000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       838000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93111.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93111.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       748000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       748000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83111.111111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83111.111111                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        39491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             39491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       477200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          477200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  45845084000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  45845084000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.923569                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.923569                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96071.005868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96071.005868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       477200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       477200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  41073074000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41073074000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.923569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.923569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86070.984912                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86070.984912                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  73142384500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     1573172                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1404976                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.119715                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     893.211330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.003416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1154.785254                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.436138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.563860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          915                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9413088                       # Number of tag accesses
system.l2.tags.data_accesses                  9413088                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  73142384500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     59742464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           59743040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     30528384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30528384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       933476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              933485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       477006                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             477006                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         7875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    816796778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             816804653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         7875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             7875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      417382947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            417382947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      417382947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         7875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    816796778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1234187600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    476582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    930815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000400010250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29543                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29543                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2218584                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             447439                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      933484                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     477006                       # Number of write requests accepted
system.mem_ctrls.readBursts                    933484                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   477006                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2660                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   424                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             57125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             56659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             58136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             57613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             60729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             61409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             60112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             55994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            57962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            57416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            57265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            57989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            57064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29578                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25964550250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4654120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             43417500250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27894.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46644.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   181781                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   92404                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 19.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                19.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                933484                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               477006                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  610877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  181580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   98660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   39703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  29985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1133235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     79.488064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.149925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    62.660925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       983886     86.82%     86.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       126995     11.21%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9966      0.88%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5337      0.47%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3206      0.28%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1762      0.16%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          893      0.08%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          446      0.04%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          744      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1133235                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.522053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.430677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.161217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          28275     95.71%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           34      0.12%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          178      0.60%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          317      1.07%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          244      0.83%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          129      0.44%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           77      0.26%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           76      0.26%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           51      0.17%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           40      0.14%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           35      0.12%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           21      0.07%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           14      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           13      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           14      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            8      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29543                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.132113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.124718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.508521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27396     92.73%     92.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              751      2.54%     95.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1045      3.54%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              343      1.16%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29543                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               59572736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  170240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30501824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                59742976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30528384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       814.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       417.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    816.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   73142016500                       # Total gap between requests
system.mem_ctrls.avgGap                      51855.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     59572160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     30501824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 7875.050887902075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 814468388.024729967117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 417019819.746237516403                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       933475                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       477006                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       376750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  43417123500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1804129991000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     41861.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46511.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3782195.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    19.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3984162840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2117640360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3273454380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1223714160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5773928160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32615392590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        621081600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        49609374090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        678.257544                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1338458000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2442440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  69361486500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4107099360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2182986465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3372636120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1264090860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5773928160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32643007950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        597826560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        49941575475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        682.799389                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1277266000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2442440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  69422678500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    85526161000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926125129453500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     15682213                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15682222                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     15682213                       # number of overall hits
system.cpu.icache.overall_hits::total        15682222                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           95                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           95                       # number of overall misses
system.cpu.icache.overall_misses::total            97                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6900000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6900000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6900000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6900000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     15682308                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15682319                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     15682308                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15682319                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72631.578947                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71134.020619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72631.578947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71134.020619                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           38                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           38                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4722000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4722000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4722000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4722000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82842.105263                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82842.105263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82842.105263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82842.105263                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     15682213                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15682222                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           95                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            97                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6900000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6900000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     15682308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15682319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72631.578947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71134.020619                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           38                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4722000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4722000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82842.105263                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82842.105263                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926125129453500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004984                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15682281                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          265801.372881                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000185                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004799                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31364697                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31364697                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926125129453500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926125129453500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926125129453500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926125129453500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926125129453500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926125129453500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926125129453500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12426158                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12426158                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12426158                       # number of overall hits
system.cpu.dcache.overall_hits::total        12426158                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1686436                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1686438                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1686436                       # number of overall misses
system.cpu.dcache.overall_misses::total       1686438                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 137127426998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 137127426998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 137127426998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 137127426998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     14112594                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14112596                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     14112594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14112596                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.119499                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.119499                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.119499                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.119499                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81311.966181                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81311.869750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81311.966181                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81311.869750                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     21265413                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5778                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            429063                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             101                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.562449                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    57.207921                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       530993                       # number of writebacks
system.cpu.dcache.writebacks::total            530993                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       387736                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       387736                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       387736                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       387736                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1298700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1298700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1298700                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1298700                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 118786484498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 118786484498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 118786484498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 118786484498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.092024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.092024                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.092024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.092024                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91465.684529                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91465.684529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 91465.684529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91465.684529                       # average overall mshr miss latency
system.cpu.dcache.replacements                1297678                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10425562                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10425562                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1201303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1201305                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  89843966500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  89843966500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11626865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11626867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.103321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.103321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 74788.763950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74788.639438                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       387732                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       387732                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       813571                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       813571                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  71988202000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  71988202000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.069973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.069973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88484.228174                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88484.228174                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  47283460498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47283460498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 97464.943630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97464.943630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  46798282498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  46798282498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 96465.646247                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96465.646247                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926125129453500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.094518                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13724860                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1298702                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.568136                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.094518                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          720                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29523894                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29523894                       # Number of data accesses

---------- End Simulation Statistics   ----------
