===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 14.0963 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.4150 ( 19.1%)    3.4150 ( 24.2%)  FIR Parser
    7.9642 ( 44.6%)    5.4800 ( 38.9%)  'firrtl.circuit' Pipeline
    1.5455 (  8.7%)    0.7737 (  5.5%)    'firrtl.module' Pipeline
    1.3856 (  7.8%)    0.6941 (  4.9%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1558 (  0.9%)    0.0784 (  0.6%)      LowerCHIRRTL
    0.1209 (  0.7%)    0.1209 (  0.9%)    InferWidths
    0.5738 (  3.2%)    0.5738 (  4.1%)    InferResets
    0.0391 (  0.2%)    0.0391 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.5056 (  2.8%)    0.5056 (  3.6%)    LowerFIRRTLTypes
    2.2581 ( 12.7%)    1.1314 (  8.0%)    'firrtl.module' Pipeline
    0.8484 (  4.8%)    0.4496 (  3.2%)      ExpandWhens
    1.4056 (  7.9%)    0.7263 (  5.2%)      Canonicalizer
    0.3621 (  2.0%)    0.3621 (  2.6%)    Inliner
    1.4276 (  8.0%)    1.4276 ( 10.1%)    IMConstProp
    0.0379 (  0.2%)    0.0379 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.1551 (  6.5%)    0.5790 (  4.1%)    'firrtl.module' Pipeline
    1.1526 (  6.5%)    0.5779 (  4.1%)      Canonicalizer
    0.8553 (  4.8%)    0.8553 (  6.1%)  LowerFIRRTLToHW
    0.1946 (  1.1%)    0.1946 (  1.4%)  HWMemSimImpl
    2.1439 ( 12.0%)    1.0722 (  7.6%)  'hw.module' Pipeline
    0.0536 (  0.3%)    0.0293 (  0.2%)    HWCleanup
    0.7189 (  4.0%)    0.3623 (  2.6%)    CSE
    0.0013 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.3491 (  7.6%)    0.6747 (  4.8%)    Canonicalizer
    0.0129 (  0.1%)    0.0067 (  0.0%)    HWLegalizeModules
    0.3406 (  1.9%)    0.3406 (  2.4%)  HWLegalizeNames
    0.3747 (  2.1%)    0.1875 (  1.3%)  'hw.module' Pipeline
    0.3713 (  2.1%)    0.1858 (  1.3%)    PrettifyVerilog
    2.5408 ( 14.2%)    2.5408 ( 18.0%)  ExportVerilog emission
    0.0061 (  0.0%)    0.0061 (  0.0%)  Rest
   17.8401 (100.0%)   14.0963 (100.0%)  Total

{
  totalTime: 14.126,
  maxMemory: 869781504
}
