// -x top-down-st:dump-fsm -p top-down-st -b none

import "primitives/core.futil";

component main() -> () {
  cells {
    t = std_reg(1);
    f = std_reg(1);
    comb_reg = std_reg(1);
    lt = std_lt(1);
  }

  wires {
    group true<"static"=1> {
      t.in = 1'b1;
      t.write_en = 1'b1;
      true[done] = t.done;
    }

    group false<"static"=1> {
      f.in = 1'b1;
      f.write_en = 1'b1;
      false[done] = f.done;
    }

    group cond0<"static"=1> {
      lt.left = 1'd1;
      lt.right = 1'd0;
      comb_reg.in = lt.out;
      comb_reg.write_en = 1'd1;
      cond0[done] = comb_reg.done ? 1'd1;
    }
  }

  control {
    @static(3) seq {
      @static cond0;
      @static(2) if comb_reg.out {
        @static true;
      } else {
        @static false;
      }
    }
  }
}
