blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
IM.v,verilog,xil_defaultlib,../../../../myCPUfor2018.srcs/sources_1/ip/IM/sim/IM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
