{E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_2_Adders/vhdl_files/test_1b_fadder_port.vhd} {1 {vcom -work work -2002 -explicit {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_2_Adders/vhdl_files/test_1b_fadder_port.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity test_1b_fadder_port
-- Compiling architecture arch_test of test_1b_fadder_port

} {} {}} {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_1_Adders/vhdl_files/mai_one_bit_half_adder.vhd} {1 {vcom -work work -2002 -explicit {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_1_Adders/vhdl_files/mai_one_bit_half_adder.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mai_one_bit_half_adder
-- Compiling architecture arch of mai_one_bit_half_adder

} {} {}} {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_1_Adders/vhdl_files/test_1b_fadder_gate.vhd} {1 {vcom -work work -2002 -explicit {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_1_Adders/vhdl_files/test_1b_fadder_gate.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity test_1b_fadder_gate
-- Compiling architecture arch_test of test_1b_fadder_gate

} {} {}} {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_2_Adders/vhdl_files/test_1b_fadder_gate.vhd} {1 {vcom -work work -2002 -explicit {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_2_Adders/vhdl_files/test_1b_fadder_gate.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity test_1b_fadder_gate
-- Compiling architecture arch_test of test_1b_fadder_gate

} {} {}} {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_1_Adders/vhdl_files/test_4b_fadder.vhd} {1 {vcom -work work -2002 -explicit {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_1_Adders/vhdl_files/test_4b_fadder.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity test_4b_fadder
-- Compiling architecture arch_test of test_4b_fadder

} {} {}} {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_1_Adders/vhdl_files/mai_one_bit_full_adder_port.vhd} {1 {vcom -work work -2002 -explicit {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_1_Adders/vhdl_files/mai_one_bit_full_adder_port.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mai_one_bit_full_adder_port
-- Compiling architecture arch of mai_one_bit_full_adder_port

} {} {}} {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_2_Adders/vhdl_files/mai_one_bit_full_adder_port.vhd} {1 {vcom -work work -2002 -explicit {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_2_Adders/vhdl_files/mai_one_bit_full_adder_port.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mai_one_bit_full_adder_port
-- Compiling architecture arch of mai_one_bit_full_adder_port

} {} {}} {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_1_Adders/vhdl_files/mai_one_bit_full_adder_gate.vhd} {1 {vcom -work work -2002 -explicit {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_1_Adders/vhdl_files/mai_one_bit_full_adder_gate.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mai_one_bit_full_adder_gate
-- Compiling architecture arch of mai_one_bit_full_adder_gate

} {} {}} {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_2_Adders/vhdl_files/mai_one_bit_half_adder.vhd} {1 {vcom -work work -2002 -explicit {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_2_Adders/vhdl_files/mai_one_bit_half_adder.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mai_one_bit_half_adder
-- Compiling architecture arch of mai_one_bit_half_adder

} {} {}} {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_2_Adders/vhdl_files/mai_one_bit_full_adder_gate.vhd} {1 {vcom -work work -2002 -explicit {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_2_Adders/vhdl_files/mai_one_bit_full_adder_gate.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mai_one_bit_full_adder_gate
-- Compiling architecture arch of mai_one_bit_full_adder_gate

} {} {}} {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_1_Adders/vhdl_files/mai_four_bit_full_adder.vhd} {1 {vcom -work work -2002 -explicit {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_1_Adders/vhdl_files/mai_four_bit_full_adder.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mai_four_bit_full_adder
-- Compiling architecture arch of mai_four_bit_full_adder

} {} {}} {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_2_Adders/vhdl_files/mai_four_bit_full_adder.vhd} {1 {vcom -work work -2002 -explicit {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_2_Adders/vhdl_files/mai_four_bit_full_adder.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mai_four_bit_full_adder
-- Compiling architecture arch of mai_four_bit_full_adder

} {} {}} {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_1_Adders/vhdl_files/test_1b_fadder_port.vhd} {1 {vcom -work work -2002 -explicit {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_1_Adders/vhdl_files/test_1b_fadder_port.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity test_1b_fadder_port
-- Compiling architecture arch_test of test_1b_fadder_port

} {} {}} {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_2_Adders/vhdl_files/test_4b_fadder.vhd} {1 {vcom -work work -2002 -explicit {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_2_Adders/vhdl_files/test_4b_fadder.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity test_4b_fadder
-- Compiling architecture arch_test of test_4b_fadder

} {} {}}
