[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ParamFromPackage/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ParamFromPackage/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<126> s<125> l<1:1> el<1:0>
n<> u<2> t<Package> p<40> s<3> l<1:1> el<1:8>
n<aes_pkg> u<3> t<StringConst> p<40> s<38> l<1:9> el<1:16>
n<> u<4> t<IntVec_TypeLogic> p<25> s<14> l<2:14> el<2:19>
n<7> u<5> t<IntConst> p<6> l<2:21> el<2:22>
n<> u<6> t<Primary_literal> p<7> c<5> l<2:21> el<2:22>
n<> u<7> t<Constant_primary> p<8> c<6> l<2:21> el<2:22>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:21> el<2:22>
n<0> u<9> t<IntConst> p<10> l<2:23> el<2:24>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:23> el<2:24>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:23> el<2:24>
n<> u<12> t<Constant_expression> p<13> c<11> l<2:23> el<2:24>
n<> u<13> t<Constant_range> p<14> c<8> l<2:21> el<2:24>
n<> u<14> t<Packed_dimension> p<25> c<13> s<24> l<2:20> el<2:25>
n<3> u<15> t<IntConst> p<16> l<2:26> el<2:27>
n<> u<16> t<Primary_literal> p<17> c<15> l<2:26> el<2:27>
n<> u<17> t<Constant_primary> p<18> c<16> l<2:26> el<2:27>
n<> u<18> t<Constant_expression> p<23> c<17> s<22> l<2:26> el<2:27>
n<0> u<19> t<IntConst> p<20> l<2:28> el<2:29>
n<> u<20> t<Primary_literal> p<21> c<19> l<2:28> el<2:29>
n<> u<21> t<Constant_primary> p<22> c<20> l<2:28> el<2:29>
n<> u<22> t<Constant_expression> p<23> c<21> l<2:28> el<2:29>
n<> u<23> t<Constant_range> p<24> c<18> l<2:26> el<2:29>
n<> u<24> t<Packed_dimension> p<25> c<23> l<2:25> el<2:30>
n<> u<25> t<Data_type> p<26> c<4> l<2:14> el<2:30>
n<> u<26> t<Data_type_or_implicit> p<36> c<25> s<35> l<2:14> el<2:30>
n<X> u<27> t<StringConst> p<34> s<33> l<2:31> el<2:32>
n<32'habcd> u<28> t<IntConst> p<29> l<2:35> el<2:43>
n<> u<29> t<Primary_literal> p<30> c<28> l<2:35> el<2:43>
n<> u<30> t<Constant_primary> p<31> c<29> l<2:35> el<2:43>
n<> u<31> t<Constant_expression> p<32> c<30> l<2:35> el<2:43>
n<> u<32> t<Constant_mintypmax_expression> p<33> c<31> l<2:35> el<2:43>
n<> u<33> t<Constant_param_expression> p<34> c<32> l<2:35> el<2:43>
n<> u<34> t<Param_assignment> p<35> c<27> l<2:31> el<2:43>
n<> u<35> t<List_of_param_assignments> p<36> c<34> l<2:31> el<2:43>
n<> u<36> t<Parameter_declaration> p<37> c<26> l<2:4> el<2:43>
n<> u<37> t<Package_or_generate_item_declaration> p<38> c<36> l<2:4> el<2:44>
n<> u<38> t<Package_item> p<40> c<37> s<39> l<2:4> el<2:44>
n<> u<39> t<Endpackage> p<40> l<3:1> el<3:11>
n<> u<40> t<Package_declaration> p<41> c<2> l<1:1> el<3:11>
n<> u<41> t<Description> p<125> c<40> s<99> l<1:1> el<3:11>
n<module> u<42> t<Module_keyword> p<96> s<43> l<5:1> el<5:7>
n<aes_cipher_core> u<43> t<StringConst> p<96> s<46> l<5:8> el<5:23>
n<aes_pkg> u<44> t<StringConst> p<45> l<5:31> el<5:38>
n<> u<45> t<Package_import_item> p<46> c<44> l<5:31> el<5:41>
n<> u<46> t<Package_import_declaration> p<96> c<45> s<95> l<5:24> el<5:42>
n<> u<47> t<IntVec_TypeLogic> p<68> s<57> l<7:17> el<7:22>
n<7> u<48> t<IntConst> p<49> l<7:24> el<7:25>
n<> u<49> t<Primary_literal> p<50> c<48> l<7:24> el<7:25>
n<> u<50> t<Constant_primary> p<51> c<49> l<7:24> el<7:25>
n<> u<51> t<Constant_expression> p<56> c<50> s<55> l<7:24> el<7:25>
n<0> u<52> t<IntConst> p<53> l<7:26> el<7:27>
n<> u<53> t<Primary_literal> p<54> c<52> l<7:26> el<7:27>
n<> u<54> t<Constant_primary> p<55> c<53> l<7:26> el<7:27>
n<> u<55> t<Constant_expression> p<56> c<54> l<7:26> el<7:27>
n<> u<56> t<Constant_range> p<57> c<51> l<7:24> el<7:27>
n<> u<57> t<Packed_dimension> p<68> c<56> s<67> l<7:23> el<7:28>
n<3> u<58> t<IntConst> p<59> l<7:29> el<7:30>
n<> u<59> t<Primary_literal> p<60> c<58> l<7:29> el<7:30>
n<> u<60> t<Constant_primary> p<61> c<59> l<7:29> el<7:30>
n<> u<61> t<Constant_expression> p<66> c<60> s<65> l<7:29> el<7:30>
n<0> u<62> t<IntConst> p<63> l<7:31> el<7:32>
n<> u<63> t<Primary_literal> p<64> c<62> l<7:31> el<7:32>
n<> u<64> t<Constant_primary> p<65> c<63> l<7:31> el<7:32>
n<> u<65> t<Constant_expression> p<66> c<64> l<7:31> el<7:32>
n<> u<66> t<Constant_range> p<67> c<61> l<7:29> el<7:32>
n<> u<67> t<Packed_dimension> p<68> c<66> l<7:28> el<7:33>
n<> u<68> t<Data_type> p<69> c<47> l<7:17> el<7:33>
n<> u<69> t<Data_type_or_implicit> p<79> c<68> s<78> l<7:17> el<7:33>
n<P> u<70> t<StringConst> p<77> s<76> l<7:34> el<7:35>
n<X> u<71> t<StringConst> p<72> l<7:38> el<7:39>
n<> u<72> t<Primary_literal> p<73> c<71> l<7:38> el<7:39>
n<> u<73> t<Constant_primary> p<74> c<72> l<7:38> el<7:39>
n<> u<74> t<Constant_expression> p<75> c<73> l<7:38> el<7:39>
n<> u<75> t<Constant_mintypmax_expression> p<76> c<74> l<7:38> el<7:39>
n<> u<76> t<Constant_param_expression> p<77> c<75> l<7:38> el<7:39>
n<> u<77> t<Param_assignment> p<78> c<70> l<7:34> el<7:39>
n<> u<78> t<List_of_param_assignments> p<79> c<77> l<7:34> el<7:39>
n<> u<79> t<Parameter_declaration> p<80> c<69> l<7:7> el<7:39>
n<> u<80> t<Parameter_port_declaration> p<95> c<79> s<94> l<7:7> el<7:39>
n<> u<81> t<IntVec_TypeLogic> p<82> l<8:17> el<8:22>
n<> u<82> t<Data_type> p<83> c<81> l<8:17> el<8:22>
n<> u<83> t<Data_type_or_implicit> p<93> c<82> s<92> l<8:17> el<8:22>
n<Z> u<84> t<StringConst> p<91> s<90> l<8:23> el<8:24>
n<0> u<85> t<IntConst> p<86> l<8:27> el<8:28>
n<> u<86> t<Primary_literal> p<87> c<85> l<8:27> el<8:28>
n<> u<87> t<Constant_primary> p<88> c<86> l<8:27> el<8:28>
n<> u<88> t<Constant_expression> p<89> c<87> l<8:27> el<8:28>
n<> u<89> t<Constant_mintypmax_expression> p<90> c<88> l<8:27> el<8:28>
n<> u<90> t<Constant_param_expression> p<91> c<89> l<8:27> el<8:28>
n<> u<91> t<Param_assignment> p<92> c<84> l<8:23> el<8:28>
n<> u<92> t<List_of_param_assignments> p<93> c<91> l<8:23> el<8:28>
n<> u<93> t<Parameter_declaration> p<94> c<83> l<8:7> el<8:28>
n<> u<94> t<Parameter_port_declaration> p<95> c<93> l<8:7> el<8:28>
n<> u<95> t<Parameter_port_list> p<96> c<80> l<6:4> el<9:5>
n<> u<96> t<Module_ansi_header> p<98> c<42> s<97> l<5:1> el<9:6>
n<> u<97> t<Endmodule> p<98> l<10:1> el<10:10>
n<> u<98> t<Module_declaration> p<99> c<96> l<5:1> el<10:10>
n<> u<99> t<Description> p<125> c<98> s<124> l<5:1> el<10:10>
n<module> u<100> t<Module_keyword> p<102> s<101> l<12:1> el<12:7>
n<top> u<101> t<StringConst> p<102> l<12:8> el<12:11>
n<> u<102> t<Module_ansi_header> p<123> c<100> s<121> l<12:1> el<12:12>
n<aes_cipher_core> u<103> t<StringConst> p<119> s<113> l<13:4> el<13:19>
n<Z> u<104> t<StringConst> p<111> s<110> l<13:23> el<13:24>
n<1> u<105> t<IntConst> p<106> l<13:25> el<13:26>
n<> u<106> t<Primary_literal> p<107> c<105> l<13:25> el<13:26>
n<> u<107> t<Primary> p<108> c<106> l<13:25> el<13:26>
n<> u<108> t<Expression> p<109> c<107> l<13:25> el<13:26>
n<> u<109> t<Mintypmax_expression> p<110> c<108> l<13:25> el<13:26>
n<> u<110> t<Param_expression> p<111> c<109> l<13:25> el<13:26>
n<> u<111> t<Named_parameter_assignment> p<112> c<104> l<13:22> el<13:27>
n<> u<112> t<List_of_parameter_assignments> p<113> c<111> l<13:22> el<13:27>
n<> u<113> t<Parameter_value_assignment> p<119> c<112> s<118> l<13:20> el<13:28>
n<u_aes_cipher_core> u<114> t<StringConst> p<115> l<13:29> el<13:46>
n<> u<115> t<Name_of_instance> p<118> c<114> s<117> l<13:29> el<13:46>
n<> u<116> t<Ordered_port_connection> p<117> l<13:47> el<13:47>
n<> u<117> t<List_of_port_connections> p<118> c<116> l<13:47> el<13:47>
n<> u<118> t<Hierarchical_instance> p<119> c<115> l<13:29> el<13:48>
n<> u<119> t<Module_instantiation> p<120> c<103> l<13:4> el<13:49>
n<> u<120> t<Module_or_generate_item> p<121> c<119> l<13:4> el<13:49>
n<> u<121> t<Non_port_module_item> p<123> c<120> s<122> l<13:4> el<13:49>
n<> u<122> t<Endmodule> p<123> l<14:1> el<14:10>
n<> u<123> t<Module_declaration> p<124> c<102> l<12:1> el<14:10>
n<> u<124> t<Description> p<125> c<123> l<12:1> el<14:10>
n<> u<125> t<Source_text> p<126> c<41> l<1:1> el<14:10>
n<> u<126> t<Top_level_rule> c<1> l<1:1> el<15:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamFromPackage/dut.sv:1:1: No timescale set for "aes_pkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/ParamFromPackage/dut.sv:5:1: No timescale set for "aes_cipher_core".

[WRN:PA0205] ${SURELOG_DIR}/tests/ParamFromPackage/dut.sv:12:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/ParamFromPackage/dut.sv:1:1: Compile package "aes_pkg".

[INF:CP0303] ${SURELOG_DIR}/tests/ParamFromPackage/dut.sv:5:1: Compile module "work@aes_cipher_core".

[INF:CP0303] ${SURELOG_DIR}/tests/ParamFromPackage/dut.sv:12:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ParamFromPackage/dut.sv:12:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              27
design                                                 1
import_typespec                                        1
logic_typespec                                         4
module_inst                                            9
package                                                2
param_assign                                          10
parameter                                             11
range                                                  6
ref_module                                             1
ref_typespec                                          22
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              27
design                                                 1
import_typespec                                        1
logic_typespec                                         4
module_inst                                            9
package                                                2
param_assign                                          10
parameter                                             11
range                                                  6
ref_module                                             1
ref_typespec                                          22
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamFromPackage/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ParamFromPackage/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ParamFromPackage/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:1:1, endln:3:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:aes_pkg
  |vpiFullName:aes_pkg::
  |vpiParameter:
  \_parameter: (aes_pkg::X), line:2:31, endln:2:32
    |vpiParent:
    \_package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:1:1, endln:3:11
    |HEX:abcd
    |vpiTypespec:
    \_ref_typespec: (aes_pkg::X)
      |vpiParent:
      \_parameter: (aes_pkg::X), line:2:31, endln:2:32
      |vpiFullName:aes_pkg::X
      |vpiActual:
      \_logic_typespec: , line:2:14, endln:2:30
    |vpiName:X
    |vpiFullName:aes_pkg::X
  |vpiParamAssign:
  \_param_assign: , line:2:31, endln:2:43
    |vpiParent:
    \_package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:1:1, endln:3:11
    |vpiRhs:
    \_constant: , line:2:35, endln:2:43
      |vpiParent:
      \_param_assign: , line:2:31, endln:2:43
      |vpiDecompile:32'habcd
      |vpiSize:32
      |HEX:abcd
      |vpiTypespec:
      \_ref_typespec: (aes_pkg)
        |vpiParent:
        \_constant: , line:2:35, endln:2:43
        |vpiFullName:aes_pkg
        |vpiActual:
        \_logic_typespec: , line:2:14, endln:2:30
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (aes_pkg::X), line:2:31, endln:2:32
  |vpiDefName:aes_pkg
|uhdmtopPackages:
\_package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:1:1, endln:3:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:aes_pkg
  |vpiFullName:aes_pkg::
  |vpiParameter:
  \_parameter: (aes_pkg::X), line:2:31, endln:2:32
    |vpiParent:
    \_package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:1:1, endln:3:11
    |HEX:abcd
    |vpiTypespec:
    \_ref_typespec: (aes_pkg::X)
      |vpiParent:
      \_parameter: (aes_pkg::X), line:2:31, endln:2:32
      |vpiFullName:aes_pkg::X
      |vpiActual:
      \_logic_typespec: , line:2:14, endln:2:30
    |vpiName:X
    |vpiFullName:aes_pkg::X
  |vpiParamAssign:
  \_param_assign: , line:2:31, endln:2:43
    |vpiParent:
    \_package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:1:1, endln:3:11
    |vpiRhs:
    \_constant: , line:2:35, endln:2:43
      |vpiParent:
      \_param_assign: , line:2:31, endln:2:43
      |vpiDecompile:32'habcd
      |vpiSize:32
      |HEX:abcd
      |vpiTypespec:
      \_ref_typespec: (aes_pkg)
        |vpiParent:
        \_constant: , line:2:35, endln:2:43
        |vpiFullName:aes_pkg
        |vpiActual:
        \_logic_typespec: , line:2:14, endln:2:30
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (aes_pkg::X), line:2:31, endln:2:32
  |vpiDefName:aes_pkg
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@aes_cipher_core
  |vpiParameter:
  \_parameter: (work@aes_cipher_core.X), line:2:31, endln:2:32
    |vpiParent:
    \_module_inst: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
    |HEX:abcd
    |vpiTypespec:
    \_ref_typespec: (work@aes_cipher_core.X)
      |vpiParent:
      \_parameter: (work@aes_cipher_core.X), line:2:31, endln:2:32
      |vpiFullName:work@aes_cipher_core.X
      |vpiActual:
      \_logic_typespec: , line:2:14, endln:2:30
    |vpiName:X
    |vpiFullName:work@aes_cipher_core.X
    |vpiImported:aes_pkg
  |vpiParameter:
  \_parameter: (work@aes_cipher_core.P), line:7:34, endln:7:35
    |vpiParent:
    \_module_inst: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
    |HEX:abcd
    |vpiTypespec:
    \_ref_typespec: (work@aes_cipher_core.P)
      |vpiParent:
      \_parameter: (work@aes_cipher_core.P), line:7:34, endln:7:35
      |vpiFullName:work@aes_cipher_core.P
      |vpiActual:
      \_logic_typespec: , line:7:17, endln:7:33
    |vpiName:P
    |vpiFullName:work@aes_cipher_core.P
  |vpiParameter:
  \_parameter: (work@aes_cipher_core.Z), line:8:23, endln:8:24
    |vpiParent:
    \_module_inst: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@aes_cipher_core.Z)
      |vpiParent:
      \_parameter: (work@aes_cipher_core.Z), line:8:23, endln:8:24
      |vpiFullName:work@aes_cipher_core.Z
      |vpiActual:
      \_logic_typespec: , line:8:17, endln:8:22
    |vpiName:Z
    |vpiFullName:work@aes_cipher_core.Z
  |vpiParamAssign:
  \_param_assign: , line:2:31, endln:2:43
    |vpiParent:
    \_module_inst: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
    |vpiRhs:
    \_constant: , line:2:35, endln:2:43
      |vpiParent:
      \_param_assign: , line:2:31, endln:2:43
      |vpiDecompile:32'habcd
      |vpiSize:32
      |HEX:abcd
      |vpiTypespec:
      \_ref_typespec: (work@aes_cipher_core)
        |vpiParent:
        \_constant: , line:2:35, endln:2:43
        |vpiFullName:work@aes_cipher_core
        |vpiActual:
        \_logic_typespec: , line:2:14, endln:2:30
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@aes_cipher_core.X), line:2:31, endln:2:32
      |vpiParent:
      \_param_assign: , line:2:31, endln:2:43
      |HEX:abcd
      |vpiTypespec:
      \_ref_typespec: (work@aes_cipher_core.X)
        |vpiParent:
        \_parameter: (work@aes_cipher_core.X), line:2:31, endln:2:32
        |vpiFullName:work@aes_cipher_core.X
        |vpiActual:
        \_logic_typespec: , line:2:14, endln:2:30
      |vpiName:X
      |vpiFullName:work@aes_cipher_core.X
      |vpiImported:aes_pkg
  |vpiParamAssign:
  \_param_assign: , line:7:34, endln:7:39
    |vpiParent:
    \_module_inst: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
    |vpiRhs:
    \_constant: , line:7:38, endln:7:39
      |vpiParent:
      \_param_assign: , line:7:34, endln:7:39
      |vpiDecompile:32'habcd
      |vpiSize:32
      |HEX:abcd
      |vpiTypespec:
      \_ref_typespec: (work@aes_cipher_core)
        |vpiParent:
        \_constant: , line:7:38, endln:7:39
        |vpiFullName:work@aes_cipher_core
        |vpiActual:
        \_logic_typespec: , line:7:17, endln:7:33
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@aes_cipher_core.P), line:7:34, endln:7:35
  |vpiParamAssign:
  \_param_assign: , line:8:23, endln:8:28
    |vpiParent:
    \_module_inst: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
    |vpiRhs:
    \_constant: , line:8:27, endln:8:28
      |vpiParent:
      \_param_assign: , line:8:23, endln:8:28
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@aes_cipher_core)
        |vpiParent:
        \_constant: , line:8:27, endln:8:28
        |vpiFullName:work@aes_cipher_core
        |vpiActual:
        \_logic_typespec: , line:8:17, endln:8:22
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@aes_cipher_core.Z), line:8:23, endln:8:24
  |vpiTypedef:
  \_import_typespec: (aes_pkg), line:5:31, endln:5:41
  |vpiDefName:work@aes_cipher_core
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:12:1, endln:14:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiRefModule:
  \_ref_module: work@aes_cipher_core (u_aes_cipher_core), line:13:29, endln:13:46
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:12:1, endln:14:10
    |vpiName:u_aes_cipher_core
    |vpiDefName:work@aes_cipher_core
    |vpiActual:
    \_module_inst: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:12:1, endln:14:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@aes_cipher_core (work@top.u_aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:13:4, endln:13:49
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:12:1, endln:14:10
    |vpiName:u_aes_cipher_core
    |vpiFullName:work@top.u_aes_cipher_core
    |vpiParameter:
    \_parameter: (work@top.u_aes_cipher_core.X), line:2:31, endln:2:32
      |vpiParent:
      \_module_inst: work@aes_cipher_core (work@top.u_aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:13:4, endln:13:49
      |HEX:abcd
      |vpiTypespec:
      \_ref_typespec: (work@top.u_aes_cipher_core.X)
        |vpiParent:
        \_parameter: (work@top.u_aes_cipher_core.X), line:2:31, endln:2:32
        |vpiFullName:work@top.u_aes_cipher_core.X
        |vpiActual:
        \_logic_typespec: , line:2:14, endln:2:30
      |vpiName:X
      |vpiFullName:work@top.u_aes_cipher_core.X
      |vpiImported:aes_pkg
    |vpiParameter:
    \_parameter: (work@top.u_aes_cipher_core.P), line:7:34, endln:7:35
      |vpiParent:
      \_module_inst: work@aes_cipher_core (work@top.u_aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:13:4, endln:13:49
      |HEX:abcd
      |vpiTypespec:
      \_ref_typespec: (work@top.u_aes_cipher_core.P)
        |vpiParent:
        \_parameter: (work@top.u_aes_cipher_core.P), line:7:34, endln:7:35
        |vpiFullName:work@top.u_aes_cipher_core.P
        |vpiActual:
        \_logic_typespec: , line:7:17, endln:7:33
      |vpiName:P
      |vpiFullName:work@top.u_aes_cipher_core.P
    |vpiParameter:
    \_parameter: (work@top.u_aes_cipher_core.Z), line:8:23, endln:8:24
      |vpiParent:
      \_module_inst: work@aes_cipher_core (work@top.u_aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:13:4, endln:13:49
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@top.u_aes_cipher_core.Z)
        |vpiParent:
        \_parameter: (work@top.u_aes_cipher_core.Z), line:8:23, endln:8:24
        |vpiFullName:work@top.u_aes_cipher_core.Z
        |vpiActual:
        \_logic_typespec: , line:8:17, endln:8:22
      |vpiName:Z
      |vpiFullName:work@top.u_aes_cipher_core.Z
    |vpiParamAssign:
    \_param_assign: , line:7:34, endln:7:39
      |vpiParent:
      \_module_inst: work@aes_cipher_core (work@top.u_aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:13:4, endln:13:49
      |vpiRhs:
      \_constant: , line:7:38, endln:7:39
        |vpiParent:
        \_param_assign: , line:2:31, endln:2:43
        |vpiDecompile:32'habcd
        |vpiSize:32
        |HEX:abcd
        |vpiTypespec:
        \_ref_typespec: (work@aes_cipher_core)
          |vpiParent:
          \_constant: , line:7:38, endln:7:39
          |vpiFullName:work@aes_cipher_core
          |vpiActual:
          \_logic_typespec: , line:2:14, endln:2:30
        |vpiConstType:5
      |vpiLhs:
      \_parameter: (work@top.u_aes_cipher_core.P), line:7:34, endln:7:35
    |vpiParamAssign:
    \_param_assign: , line:8:23, endln:8:28
      |vpiParent:
      \_module_inst: work@aes_cipher_core (work@top.u_aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:13:4, endln:13:49
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:8:27, endln:8:28
        |vpiParent:
        \_param_assign: , line:8:23, endln:8:28
        |vpiDecompile:1
        |vpiSize:1
        |UINT:1
        |vpiTypespec:
        \_ref_typespec: (work@top.u_aes_cipher_core)
          |vpiParent:
          \_constant: , line:8:27, endln:8:28
          |vpiFullName:work@top.u_aes_cipher_core
          |vpiActual:
          \_logic_typespec: , line:8:17, endln:8:22
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_aes_cipher_core.Z), line:8:23, endln:8:24
    |vpiParamAssign:
    \_param_assign: , line:2:31, endln:2:43
      |vpiParent:
      \_module_inst: work@aes_cipher_core (work@top.u_aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:13:4, endln:13:49
      |vpiRhs:
      \_constant: , line:2:35, endln:2:43
        |vpiDecompile:32'habcd
        |vpiSize:32
        |HEX:abcd
        |vpiConstType:5
      |vpiLhs:
      \_parameter: (work@top.u_aes_cipher_core.X), line:2:31, endln:2:32
    |vpiTypedef:
    \_import_typespec: (aes_pkg), line:5:31, endln:5:41
    |vpiDefName:work@aes_cipher_core
    |vpiDefFile:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv
    |vpiDefLineNo:5
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:12:1, endln:14:10
\_weaklyReferenced:
\_logic_typespec: , line:2:14, endln:2:30
  |vpiParent:
  \_parameter: (aes_pkg::X), line:2:31, endln:2:32
  |vpiInstance:
  \_package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:1:1, endln:3:11
  |vpiRange:
  \_range: , line:2:20, endln:2:25
    |vpiParent:
    \_logic_typespec: , line:2:14, endln:2:30
    |vpiLeftRange:
    \_constant: , line:2:21, endln:2:22
      |vpiParent:
      \_range: , line:2:20, endln:2:25
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:23, endln:2:24
      |vpiParent:
      \_range: , line:2:20, endln:2:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:2:25, endln:2:30
    |vpiParent:
    \_logic_typespec: , line:2:14, endln:2:30
    |vpiLeftRange:
    \_constant: , line:2:26, endln:2:27
      |vpiParent:
      \_range: , line:2:25, endln:2:30
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:28, endln:2:29
      |vpiParent:
      \_range: , line:2:25, endln:2:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:14, endln:2:30
  |vpiParent:
  \_parameter: (aes_pkg::X), line:2:31, endln:2:32
  |vpiInstance:
  \_package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:1:1, endln:3:11
  |vpiRange:
  \_range: , line:2:20, endln:2:25
    |vpiParent:
    \_logic_typespec: , line:2:14, endln:2:30
    |vpiLeftRange:
    \_constant: , line:2:21, endln:2:22
      |vpiParent:
      \_range: , line:2:20, endln:2:25
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:23, endln:2:24
      |vpiParent:
      \_range: , line:2:20, endln:2:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:2:25, endln:2:30
    |vpiParent:
    \_logic_typespec: , line:2:14, endln:2:30
    |vpiLeftRange:
    \_constant: , line:2:26, endln:2:27
      |vpiParent:
      \_range: , line:2:25, endln:2:30
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:28, endln:2:29
      |vpiParent:
      \_range: , line:2:25, endln:2:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:17, endln:7:33
  |vpiParent:
  \_parameter: (work@aes_cipher_core.P), line:7:34, endln:7:35
  |vpiRange:
  \_range: , line:7:23, endln:7:28
    |vpiParent:
    \_logic_typespec: , line:7:17, endln:7:33
    |vpiLeftRange:
    \_constant: , line:7:24, endln:7:25
      |vpiParent:
      \_range: , line:7:23, endln:7:28
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:26, endln:7:27
      |vpiParent:
      \_range: , line:7:23, endln:7:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:7:28, endln:7:33
    |vpiParent:
    \_logic_typespec: , line:7:17, endln:7:33
    |vpiLeftRange:
    \_constant: , line:7:29, endln:7:30
      |vpiParent:
      \_range: , line:7:28, endln:7:33
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:31, endln:7:32
      |vpiParent:
      \_range: , line:7:28, endln:7:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:17, endln:8:22
  |vpiParent:
  \_parameter: (work@aes_cipher_core.Z), line:8:23, endln:8:24
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ParamFromPackage/dut.sv | ${SURELOG_DIR}/build/regression/ParamFromPackage/roundtrip/dut_000.sv | 5 | 14 |