# //  Questa Sim
# //  Version 10.3c_2 linux Sep 24 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //

do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:31:50 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 15:31:51 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 15:31:53 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 15:31:53 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:31:53 on Apr 26,2016
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: henriss  Hostname: mercury.tele.ntnu.no  ProcessID: 11474
#           Attempting to use alternate WLF file "./wlftyTrPM6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyTrPM6
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxFCS/clk
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxBuff/Clk
add wave -position insertpoint sim:/hdlc_tb/DUT/RxSynch/*
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxChannel/Controller/RxClk
run 1 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
add wave -position insertpoint  \
sim:/hdlc_tb/CLK_I
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxFCS/DataBuff
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxFCS/RxD
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxBuff/Data_In_i
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxBuff/Buff/Data_In
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
run 1 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#       8750  	RX flag, frame start
# 
#     140750  	RX flag, frame start
# 
#               145950  	Byte 1 PASS:: DAT_O=00001001  counter=00000000  
# 
#               145970  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               145990  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               146010  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
#               146030  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146050  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146070  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146090  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               146210  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146230  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146250  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146270  	Byte 4 FAIL:: DAT_O=00000011	counter = 00000000 
# 
#               146390  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146410  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146430  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146450  	Byte 4 FAIL:: DAT_O=00000111	counter = 00000000 
# 
#               146570  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146590  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146610  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146630  	Byte 4 FAIL:: DAT_O=00001011	counter = 00000000 
# 
#               146750  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146770  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146790  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146810  	Byte 4 FAIL:: DAT_O=00001111	counter = 00000000 
# 
#               146930  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146950  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146970  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146990  	Byte 4 FAIL:: DAT_O=00010011	counter = 00000000 
# 
#               147110  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147130  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147150  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147170  	Byte 4 FAIL:: DAT_O=00010111	counter = 00000000 
# 
#               147290  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147310  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147330  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147350  	Byte 4 FAIL:: DAT_O=00011011	counter = 00000000 
# 
#               147470  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147490  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147510  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147530  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147610  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147630  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147650  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147670  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147730  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147750  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147770  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147790  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147850  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147870  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147890  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147910  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147970  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147990  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148010  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148030  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148090  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               148110  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148130  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148150  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148210  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               148230  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148250  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148270  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148330  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               148350  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148370  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148390  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148450  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148470  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148490  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               148510  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
#               148530  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148550  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148570  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               148590  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
#     166250  	TX flag, frame start
# 
#     166250  	RX flag, frame start
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               316950  	Byte 1 PASS:: DAT_O=00001001  counter=00000000  
# 
#               316970  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               316990  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               317010  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
#               317030  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317050  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317070  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317090  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               317210  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317230  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317250  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317270  	Byte 4 FAIL:: DAT_O=00000011	counter = 00000000 
# 
#               317390  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317410  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317430  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317450  	Byte 4 FAIL:: DAT_O=00000111	counter = 00000000 
# 
#               317570  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317590  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317610  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317630  	Byte 4 FAIL:: DAT_O=00001011	counter = 00000000 
# 
#               317750  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317770  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317790  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317810  	Byte 4 FAIL:: DAT_O=00001111	counter = 00000000 
# 
#               317930  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317950  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317970  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317990  	Byte 4 FAIL:: DAT_O=00010011	counter = 00000000 
# 
#               318110  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318130  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318150  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               318170  	Byte 4 FAIL:: DAT_O=00010111	counter = 00000000 
# 
#               318290  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318310  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318330  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               318350  	Byte 4 FAIL:: DAT_O=00011011	counter = 00000000 
# 
#               318470  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318490  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318510  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               318530  	Byte 4 FAIL:: DAT_O=00011111	counter = 00000000 
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
#               318650  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318670  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318690  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               318710  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxBuff/Buff/data
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxBuff/Buff/Data_Out
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
run 1 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#       8750  	RX flag, frame start
# 
#     140750  	RX flag, frame start
# 
#               145950  	Byte 1 PASS:: DAT_O=00001001  counter=00000000  
# 
#               145970  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               145990  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               146010  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
#               146030  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146050  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146070  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146090  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               146210  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146230  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146250  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146270  	Byte 4 FAIL:: DAT_O=00000011	counter = 00000000 
# 
#               146390  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146410  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146430  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146450  	Byte 4 FAIL:: DAT_O=00000111	counter = 00000000 
# 
#               146570  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146590  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146610  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146630  	Byte 4 FAIL:: DAT_O=00001011	counter = 00000000 
# 
#               146750  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146770  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146790  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146810  	Byte 4 FAIL:: DAT_O=00001111	counter = 00000000 
# 
#               146930  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146950  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146970  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146990  	Byte 4 FAIL:: DAT_O=00010011	counter = 00000000 
# 
#               147110  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147130  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147150  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147170  	Byte 4 FAIL:: DAT_O=00010111	counter = 00000000 
# 
#               147290  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147310  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147330  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147350  	Byte 4 FAIL:: DAT_O=00011011	counter = 00000000 
# 
#               147470  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147490  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147510  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147530  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147610  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147630  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147650  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147670  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147730  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147750  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147770  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147790  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147850  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147870  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147890  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147910  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147970  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147990  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148010  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148030  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148090  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               148110  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148130  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148150  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148210  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               148230  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148250  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148270  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148330  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               148350  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148370  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148390  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148450  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148470  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148490  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               148510  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
#               148530  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148550  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148570  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               148590  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
#     166250  	TX flag, frame start
# 
#     166250  	RX flag, frame start
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               316950  	Byte 1 PASS:: DAT_O=00001001  counter=00000000  
# 
#               316970  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               316990  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               317010  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
#               317030  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317050  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317070  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317090  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               317210  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317230  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317250  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317270  	Byte 4 FAIL:: DAT_O=00000011	counter = 00000000 
# 
#               317390  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317410  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317430  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317450  	Byte 4 FAIL:: DAT_O=00000111	counter = 00000000 
# 
#               317570  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317590  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317610  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317630  	Byte 4 FAIL:: DAT_O=00001011	counter = 00000000 
# 
#               317750  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317770  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317790  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317810  	Byte 4 FAIL:: DAT_O=00001111	counter = 00000000 
# 
#               317930  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317950  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317970  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317990  	Byte 4 FAIL:: DAT_O=00010011	counter = 00000000 
# 
#               318110  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318130  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318150  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               318170  	Byte 4 FAIL:: DAT_O=00010111	counter = 00000000 
# 
#               318290  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318310  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318330  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               318350  	Byte 4 FAIL:: DAT_O=00011011	counter = 00000000 
# 
#               318470  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318490  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318510  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               318530  	Byte 4 FAIL:: DAT_O=00011111	counter = 00000000 
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
#               318650  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318670  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318690  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               318710  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
# Causality operation skipped due to absence of debug database file
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxBuff/Buff/clk
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:27:20 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# ** Error: top/scripts/sva/hdlc_props.sv(26): near "sequence": syntax error, unexpected sequence , expecting ';'
# ** Error: top/scripts/sva/hdlc_props.sv(35): 'tx' already declared in this scope.
# ** Error: top/scripts/sva/hdlc_props.sv(35): near "[*": syntax error, unexpected [* , expecting ';'
# ** Error: top/scripts/sva/hdlc_props.sv(68): near "": syntax error, unexpected non-printable character 0xc2
# ** Error: top/scripts/sva/hdlc_props.sv(1): Identifier must be declared with a port mode: we.
# End time: 16:27:20 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /eda/tools/mentor/questasim.10.3c_2/questasim/linux/vlog failed.
# Error in macro ./top/scripts/model/build_tb.do line 12
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:28:07 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# ** Error: top/scripts/sva/hdlc_props.sv(35): near "tx": syntax error, unexpected IDENTIFIER
# ** Error: top/scripts/sva/hdlc_props.sv(68): near "": syntax error, unexpected non-printable character 0xc2
# ** Error: top/scripts/sva/hdlc_props.sv(1): Identifier must be declared with a port mode: we.
# End time: 16:28:08 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: /eda/tools/mentor/questasim.10.3c_2/questasim/linux/vlog failed.
# Error in macro ./top/scripts/model/build_tb.do line 12
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:28:52 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# ** Error: top/scripts/sva/hdlc_props.sv(27): near "sequence": syntax error, unexpected sequence , expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: top/scripts/sva/hdlc_props.sv(69): near "": syntax error, unexpected non-printable character 0xc2
# ** Error: top/scripts/sva/hdlc_props.sv(1): Identifier must be declared with a port mode: we.
# End time: 16:28:52 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /eda/tools/mentor/questasim.10.3c_2/questasim/linux/vlog failed.
# Error in macro ./top/scripts/model/build_tb.do line 12
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:29:07 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# ** Error: top/scripts/sva/hdlc_props.sv(68): near "": syntax error, unexpected non-printable character 0xc2
# ** Error: top/scripts/sva/hdlc_props.sv(83): near "property": syntax error, unexpected property , expecting disable
# ** Error: top/scripts/sva/hdlc_props.sv(1): (vlog-2730) Undefined variable: 'we'.
# ** Error: top/scripts/sva/hdlc_props.sv(1): Identifier must be declared with a port mode: we.
# End time: 16:29:07 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /eda/tools/mentor/questasim.10.3c_2/questasim/linux/vlog failed.
# Error in macro ./top/scripts/model/build_tb.do line 12
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:29:30 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# ** Error: top/scripts/sva/hdlc_props.sv(68): near "": syntax error, unexpected non-printable character 0xc2
# ** Error: top/scripts/sva/hdlc_props.sv(72): near "endproperty": syntax error, unexpected endproperty, expecting disable
# ** Error: top/scripts/sva/hdlc_props.sv(1): (vlog-2730) Undefined variable: 'we'.
# ** Error: top/scripts/sva/hdlc_props.sv(1): Identifier must be declared with a port mode: we.
# End time: 16:29:31 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: /eda/tools/mentor/questasim.10.3c_2/questasim/linux/vlog failed.
# Error in macro ./top/scripts/model/build_tb.do line 12
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:29:57 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# ** Error: top/scripts/sva/hdlc_props.sv(68): near "": syntax error, unexpected non-printable character 0xc2
# ** Error: top/scripts/sva/hdlc_props.sv(1): (vlog-2730) Undefined variable: 'we'.
# ** Error: top/scripts/sva/hdlc_props.sv(1): Identifier must be declared with a port mode: we.
# End time: 16:29:57 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /eda/tools/mentor/questasim.10.3c_2/questasim/linux/vlog failed.
# Error in macro ./top/scripts/model/build_tb.do line 12
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:31:07 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# ** Error: top/scripts/sva/hdlc_props.sv(68): near "": syntax error, unexpected non-printable character 0xc2
# End time: 16:31:07 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /eda/tools/mentor/questasim.10.3c_2/questasim/linux/vlog failed.
# Error in macro ./top/scripts/model/build_tb.do line 12
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:31:54 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# ** Error: top/scripts/sva/hdlc_props.sv(127): (vlog-2730) Undefined variable: 'abortFrame'.
# ** Error: top/scripts/sva/hdlc_props.sv(127): The sva directive is not sensitive to a clock. Unclocked directives are not supported.
# End time: 16:31:54 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /eda/tools/mentor/questasim.10.3c_2/questasim/linux/vlog failed.
# Error in macro ./top/scripts/model/build_tb.do line 12
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:32:05 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# ** Error: top/scripts/sva/hdlc_props.sv(67): near "": syntax error, unexpected non-printable character 0xc2
# End time: 16:32:05 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /eda/tools/mentor/questasim.10.3c_2/questasim/linux/vlog failed.
# Error in macro ./top/scripts/model/build_tb.do line 12
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:32:27 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 16:32:27 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:32:27 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 16:32:28 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:32:33 on Apr 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading memlib.spmem_ent(spmem_beh)#2
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:37:42 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 16:37:42 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:37:43 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 16:37:43 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:37:48 on Apr 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading memlib.spmem_ent(spmem_beh)#2
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
add wave -position insertpoint  \
sim:/hdlc_tb/CLK_I
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxBuff/Buff/Data_Out
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxBuff/Buff/WR
run 1 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
run 1 ms
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:40:47 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 16:40:48 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:40:48 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 16:40:49 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:40:54 on Apr 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading memlib.spmem_ent(spmem_beh)#2
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
run 1 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#                19350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                23350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                27350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                31350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                35350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                39350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                43350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                47350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                51350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                55350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                59350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                63350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                67350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                71350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                75350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                79350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                83350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                87350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                91350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                95350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                99350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               103350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               107350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               111350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               115350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               119350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               123350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               127350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               131350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               135350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               139350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               176350  	detectFlag FAIL:: wr=1  data_out=00000001  
# 
#               180850  	detectFlag FAIL:: wr=1  data_out=00000010  
# 
#               184850  	detectFlag FAIL:: wr=1  data_out=00000011  
# 
#               188850  	detectFlag FAIL:: wr=1  data_out=00000100  
# 
#               192850  	detectFlag FAIL:: wr=1  data_out=00000101  
# 
#               196850  	detectFlag FAIL:: wr=1  data_out=00000110  
# 
#               200850  	detectFlag FAIL:: wr=1  data_out=00000111  
# 
#               204850  	detectFlag FAIL:: wr=1  data_out=00001000  
# 
#               208850  	detectFlag FAIL:: wr=1  data_out=00001001  
# 
#               212850  	detectFlag FAIL:: wr=1  data_out=00001010  
# 
#               216850  	detectFlag FAIL:: wr=1  data_out=00001011  
# 
#               220850  	detectFlag FAIL:: wr=1  data_out=00001100  
# 
#               224850  	detectFlag FAIL:: wr=1  data_out=00001101  
# 
#               228850  	detectFlag FAIL:: wr=1  data_out=00001110  
# 
#               232850  	detectFlag FAIL:: wr=1  data_out=00001111  
# 
#               236850  	detectFlag FAIL:: wr=1  data_out=00010000  
# 
#               240850  	detectFlag FAIL:: wr=1  data_out=00010001  
# 
#               244850  	detectFlag FAIL:: wr=1  data_out=00010010  
# 
#               248850  	detectFlag FAIL:: wr=1  data_out=00010011  
# 
#               252850  	detectFlag FAIL:: wr=1  data_out=00010100  
# 
#               256850  	detectFlag FAIL:: wr=1  data_out=00010101  
# 
#               260850  	detectFlag FAIL:: wr=1  data_out=00010110  
# 
#               264850  	detectFlag FAIL:: wr=1  data_out=00010111  
# 
#               268850  	detectFlag FAIL:: wr=1  data_out=00011000  
# 
#               272850  	detectFlag FAIL:: wr=1  data_out=00011001  
# 
#               276850  	detectFlag FAIL:: wr=1  data_out=00011010  
# 
#               280850  	detectFlag FAIL:: wr=1  data_out=00011011  
# 
#               284850  	detectFlag FAIL:: wr=1  data_out=00011100  
# 
#               288850  	detectFlag FAIL:: wr=1  data_out=00011101  
# 
#               292850  	detectFlag FAIL:: wr=1  data_out=00011110  
# 
#               296850  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               301350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               305350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               309850  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               314350  	detectFlag FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:42:28 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 16:42:28 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:42:29 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 16:42:29 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:42:34 on Apr 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading memlib.spmem_ent(spmem_beh)#2
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxBuff/Buff/Data_Out \
sim:/hdlc_tb/DUT/RxBuff/Buff/WR
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxBuff/Buff/clk
run 1 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#                19350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                23350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                27350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                31350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                35350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                39350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                43350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                47350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                51350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                55350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                59350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                63350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                67350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                71350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                75350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                79350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                83350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                87350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                91350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                95350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                99350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               103350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               107350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               111350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               115350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               119350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               123350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               127350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               131350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               135350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               139350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               176350  	Write enbale FAIL:: wr=1  data_out=00000001  
# 
#               180850  	Write enbale FAIL:: wr=1  data_out=00000010  
# 
#               184850  	Write enbale FAIL:: wr=1  data_out=00000011  
# 
#               188850  	Write enbale FAIL:: wr=1  data_out=00000100  
# 
#               192850  	Write enbale FAIL:: wr=1  data_out=00000101  
# 
#               196850  	Write enbale FAIL:: wr=1  data_out=00000110  
# 
#               200850  	Write enbale FAIL:: wr=1  data_out=00000111  
# 
#               204850  	Write enbale FAIL:: wr=1  data_out=00001000  
# 
#               208850  	Write enbale FAIL:: wr=1  data_out=00001001  
# 
#               212850  	Write enbale FAIL:: wr=1  data_out=00001010  
# 
#               216850  	Write enbale FAIL:: wr=1  data_out=00001011  
# 
#               220850  	Write enbale FAIL:: wr=1  data_out=00001100  
# 
#               224850  	Write enbale FAIL:: wr=1  data_out=00001101  
# 
#               228850  	Write enbale FAIL:: wr=1  data_out=00001110  
# 
#               232850  	Write enbale FAIL:: wr=1  data_out=00001111  
# 
#               236850  	Write enbale FAIL:: wr=1  data_out=00010000  
# 
#               240850  	Write enbale FAIL:: wr=1  data_out=00010001  
# 
#               244850  	Write enbale FAIL:: wr=1  data_out=00010010  
# 
#               248850  	Write enbale FAIL:: wr=1  data_out=00010011  
# 
#               252850  	Write enbale FAIL:: wr=1  data_out=00010100  
# 
#               256850  	Write enbale FAIL:: wr=1  data_out=00010101  
# 
#               260850  	Write enbale FAIL:: wr=1  data_out=00010110  
# 
#               264850  	Write enbale FAIL:: wr=1  data_out=00010111  
# 
#               268850  	Write enbale FAIL:: wr=1  data_out=00011000  
# 
#               272850  	Write enbale FAIL:: wr=1  data_out=00011001  
# 
#               276850  	Write enbale FAIL:: wr=1  data_out=00011010  
# 
#               280850  	Write enbale FAIL:: wr=1  data_out=00011011  
# 
#               284850  	Write enbale FAIL:: wr=1  data_out=00011100  
# 
#               288850  	Write enbale FAIL:: wr=1  data_out=00011101  
# 
#               292850  	Write enbale FAIL:: wr=1  data_out=00011110  
# 
#               296850  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               301350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               305350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               309850  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               314350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:45:13 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 16:45:14 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:45:14 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 16:45:14 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:45:19 on Apr 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading memlib.spmem_ent(spmem_beh)#2
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
run 1 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#                19350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                23350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                27350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                31350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                35350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                39350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                43350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                47350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                51350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                55350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                59350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                63350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                67350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                71350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                75350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                79350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                83350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                87350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                91350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                95350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                99350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               103350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               107350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               111350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               115350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               119350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               123350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               127350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               131350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               135350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               139350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               176350  	Write enbale FAIL:: wr=1  data_out=00000001  
# 
#               180850  	Write enbale FAIL:: wr=1  data_out=00000010  
# 
#               184850  	Write enbale FAIL:: wr=1  data_out=00000011  
# 
#               188850  	Write enbale FAIL:: wr=1  data_out=00000100  
# 
#               192850  	Write enbale FAIL:: wr=1  data_out=00000101  
# 
#               196850  	Write enbale FAIL:: wr=1  data_out=00000110  
# 
#               200850  	Write enbale FAIL:: wr=1  data_out=00000111  
# 
#               204850  	Write enbale FAIL:: wr=1  data_out=00001000  
# 
#               208850  	Write enbale FAIL:: wr=1  data_out=00001001  
# 
#               212850  	Write enbale FAIL:: wr=1  data_out=00001010  
# 
#               216850  	Write enbale FAIL:: wr=1  data_out=00001011  
# 
#               220850  	Write enbale FAIL:: wr=1  data_out=00001100  
# 
#               224850  	Write enbale FAIL:: wr=1  data_out=00001101  
# 
#               228850  	Write enbale FAIL:: wr=1  data_out=00001110  
# 
#               232850  	Write enbale FAIL:: wr=1  data_out=00001111  
# 
#               236850  	Write enbale FAIL:: wr=1  data_out=00010000  
# 
#               240850  	Write enbale FAIL:: wr=1  data_out=00010001  
# 
#               244850  	Write enbale FAIL:: wr=1  data_out=00010010  
# 
#               248850  	Write enbale FAIL:: wr=1  data_out=00010011  
# 
#               252850  	Write enbale FAIL:: wr=1  data_out=00010100  
# 
#               256850  	Write enbale FAIL:: wr=1  data_out=00010101  
# 
#               260850  	Write enbale FAIL:: wr=1  data_out=00010110  
# 
#               264850  	Write enbale FAIL:: wr=1  data_out=00010111  
# 
#               268850  	Write enbale FAIL:: wr=1  data_out=00011000  
# 
#               272850  	Write enbale FAIL:: wr=1  data_out=00011001  
# 
#               276850  	Write enbale FAIL:: wr=1  data_out=00011010  
# 
#               280850  	Write enbale FAIL:: wr=1  data_out=00011011  
# 
#               284850  	Write enbale FAIL:: wr=1  data_out=00011100  
# 
#               288850  	Write enbale FAIL:: wr=1  data_out=00011101  
# 
#               292850  	Write enbale FAIL:: wr=1  data_out=00011110  
# 
#               296850  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               301350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               305350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               309850  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               314350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxBuff/Buff/clk \
sim:/hdlc_tb/DUT/RxBuff/Buff/Data_Out \
sim:/hdlc_tb/DUT/RxBuff/Buff/WR
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
run 350000 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#                19350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                23350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                27350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                31350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                35350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                39350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                43350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                47350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                51350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                55350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                59350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                63350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                67350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                71350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                75350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                79350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                83350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                87350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                91350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                95350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                99350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               103350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               107350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               111350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               115350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               119350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               123350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               127350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               131350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               135350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               139350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               176350  	Write enbale FAIL:: wr=1  data_out=00000001  
# 
#               180850  	Write enbale FAIL:: wr=1  data_out=00000010  
# 
#               184850  	Write enbale FAIL:: wr=1  data_out=00000011  
# 
#               188850  	Write enbale FAIL:: wr=1  data_out=00000100  
# 
#               192850  	Write enbale FAIL:: wr=1  data_out=00000101  
# 
#               196850  	Write enbale FAIL:: wr=1  data_out=00000110  
# 
#               200850  	Write enbale FAIL:: wr=1  data_out=00000111  
# 
#               204850  	Write enbale FAIL:: wr=1  data_out=00001000  
# 
#               208850  	Write enbale FAIL:: wr=1  data_out=00001001  
# 
#               212850  	Write enbale FAIL:: wr=1  data_out=00001010  
# 
#               216850  	Write enbale FAIL:: wr=1  data_out=00001011  
# 
#               220850  	Write enbale FAIL:: wr=1  data_out=00001100  
# 
#               224850  	Write enbale FAIL:: wr=1  data_out=00001101  
# 
#               228850  	Write enbale FAIL:: wr=1  data_out=00001110  
# 
#               232850  	Write enbale FAIL:: wr=1  data_out=00001111  
# 
#               236850  	Write enbale FAIL:: wr=1  data_out=00010000  
# 
#               240850  	Write enbale FAIL:: wr=1  data_out=00010001  
# 
#               244850  	Write enbale FAIL:: wr=1  data_out=00010010  
# 
#               248850  	Write enbale FAIL:: wr=1  data_out=00010011  
# 
#               252850  	Write enbale FAIL:: wr=1  data_out=00010100  
# 
#               256850  	Write enbale FAIL:: wr=1  data_out=00010101  
# 
#               260850  	Write enbale FAIL:: wr=1  data_out=00010110  
# 
#               264850  	Write enbale FAIL:: wr=1  data_out=00010111  
# 
#               268850  	Write enbale FAIL:: wr=1  data_out=00011000  
# 
#               272850  	Write enbale FAIL:: wr=1  data_out=00011001  
# 
#               276850  	Write enbale FAIL:: wr=1  data_out=00011010  
# 
#               280850  	Write enbale FAIL:: wr=1  data_out=00011011  
# 
#               284850  	Write enbale FAIL:: wr=1  data_out=00011100  
# 
#               288850  	Write enbale FAIL:: wr=1  data_out=00011101  
# 
#               292850  	Write enbale FAIL:: wr=1  data_out=00011110  
# 
#               296850  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               301350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               305350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               309850  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               314350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
run 350000 ns
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:48:55 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 16:48:55 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:48:55 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 16:48:55 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:49:01 on Apr 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading memlib.spmem_ent(spmem_beh)#2
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
run 350000 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#                19370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                23370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                27370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                31370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                35370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                39370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                43370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                47370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                51370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                55370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                59370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                63370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                67370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                71370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                75370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                79370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                83370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                87370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                91370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                95370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                99370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               103370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               107370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               111370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               115370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               119370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               123370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               127370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               131370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               135370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               139370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               176370  	Write enbale FAIL:: wr=1  data_out=00000001  
# 
#               180870  	Write enbale FAIL:: wr=1  data_out=00000010  
# 
#               184870  	Write enbale FAIL:: wr=1  data_out=00000011  
# 
#               188870  	Write enbale FAIL:: wr=1  data_out=00000100  
# 
#               192870  	Write enbale FAIL:: wr=1  data_out=00000101  
# 
#               196870  	Write enbale FAIL:: wr=1  data_out=00000110  
# 
#               200870  	Write enbale FAIL:: wr=1  data_out=00000111  
# 
#               204870  	Write enbale FAIL:: wr=1  data_out=00001000  
# 
#               208870  	Write enbale FAIL:: wr=1  data_out=00001001  
# 
#               212870  	Write enbale FAIL:: wr=1  data_out=00001010  
# 
#               216870  	Write enbale FAIL:: wr=1  data_out=00001011  
# 
#               220870  	Write enbale FAIL:: wr=1  data_out=00001100  
# 
#               224870  	Write enbale FAIL:: wr=1  data_out=00001101  
# 
#               228870  	Write enbale FAIL:: wr=1  data_out=00001110  
# 
#               232870  	Write enbale FAIL:: wr=1  data_out=00001111  
# 
#               236870  	Write enbale FAIL:: wr=1  data_out=00010000  
# 
#               240870  	Write enbale FAIL:: wr=1  data_out=00010001  
# 
#               244870  	Write enbale FAIL:: wr=1  data_out=00010010  
# 
#               248870  	Write enbale FAIL:: wr=1  data_out=00010011  
# 
#               252870  	Write enbale FAIL:: wr=1  data_out=00010100  
# 
#               256870  	Write enbale FAIL:: wr=1  data_out=00010101  
# 
#               260870  	Write enbale FAIL:: wr=1  data_out=00010110  
# 
#               264870  	Write enbale FAIL:: wr=1  data_out=00010111  
# 
#               268870  	Write enbale FAIL:: wr=1  data_out=00011000  
# 
#               272870  	Write enbale FAIL:: wr=1  data_out=00011001  
# 
#               276870  	Write enbale FAIL:: wr=1  data_out=00011010  
# 
#               280870  	Write enbale FAIL:: wr=1  data_out=00011011  
# 
#               284870  	Write enbale FAIL:: wr=1  data_out=00011100  
# 
#               288870  	Write enbale FAIL:: wr=1  data_out=00011101  
# 
#               292870  	Write enbale FAIL:: wr=1  data_out=00011110  
# 
#               296870  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               301370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               305370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               309870  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               314370  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:50:30 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 16:50:31 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 16:50:31 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 16:50:31 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:50:36 on Apr 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading memlib.spmem_ent(spmem_beh)#2
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
run 350000 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#                19330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                23330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                27330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                31330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                35330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                39330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                43330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                47330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                51330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                55330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                59330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                63330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                67330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                71330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                75330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                79330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                83330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                87330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                91330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                95330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#                99330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               103330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               107330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               111330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               115330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               119330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               123330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               127330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               131330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               135330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               139330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               176330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               180830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               184830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               188830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               192830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               196830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               200830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               204830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               208830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               212830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               216830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               220830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               224830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               228830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               232830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               236830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               240830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               244830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               248830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               252830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               256830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               260830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               264830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               268830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               272830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               276830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               280830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               284830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               288830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               292830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               296830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               301330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               305330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               309830  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               314330  	Write enbale FAIL:: wr=1  data_out=11111111  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 17:17:49 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 17:17:50 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 17:17:50 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 17:17:50 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:17:55 on Apr 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading memlib.spmem_ent(spmem_beh)#2
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxBuff/Buff/Data_Out \
sim:/hdlc_tb/DUT/RxBuff/Buff/WR
add wave -position insertpoint  \
sim:/hdlc_tb/CLK_I
run 1 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#                19350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                23350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                27350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                31350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                35350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                39350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                43350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                47350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                51350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                55350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                59350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                63350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                67350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                71350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                75350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                79350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                83350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                87350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                91350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                95350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                99350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               103350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               107350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               111350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               115350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               119350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               123350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               127350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               131350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               135350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               139350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               176350  	Write enbale FAIL:: wr=1  data_out=00000001  
# 
#               180850  	Write enbale FAIL:: wr=1  data_out=00000010  
# 
#               184850  	Write enbale FAIL:: wr=1  data_out=00000011  
# 
#               188850  	Write enbale FAIL:: wr=1  data_out=00000100  
# 
#               192850  	Write enbale FAIL:: wr=1  data_out=00000101  
# 
#               196850  	Write enbale FAIL:: wr=1  data_out=00000110  
# 
#               200850  	Write enbale FAIL:: wr=1  data_out=00000111  
# 
#               204850  	Write enbale FAIL:: wr=1  data_out=00001000  
# 
#               208850  	Write enbale FAIL:: wr=1  data_out=00001001  
# 
#               212850  	Write enbale FAIL:: wr=1  data_out=00001010  
# 
#               216850  	Write enbale FAIL:: wr=1  data_out=00001011  
# 
#               220850  	Write enbale FAIL:: wr=1  data_out=00001100  
# 
#               224850  	Write enbale FAIL:: wr=1  data_out=00001101  
# 
#               228850  	Write enbale FAIL:: wr=1  data_out=00001110  
# 
#               232850  	Write enbale FAIL:: wr=1  data_out=00001111  
# 
#               236850  	Write enbale FAIL:: wr=1  data_out=00010000  
# 
#               240850  	Write enbale FAIL:: wr=1  data_out=00010001  
# 
#               244850  	Write enbale FAIL:: wr=1  data_out=00010010  
# 
#               248850  	Write enbale FAIL:: wr=1  data_out=00010011  
# 
#               252850  	Write enbale FAIL:: wr=1  data_out=00010100  
# 
#               256850  	Write enbale FAIL:: wr=1  data_out=00010101  
# 
#               260850  	Write enbale FAIL:: wr=1  data_out=00010110  
# 
#               264850  	Write enbale FAIL:: wr=1  data_out=00010111  
# 
#               268850  	Write enbale FAIL:: wr=1  data_out=00011000  
# 
#               272850  	Write enbale FAIL:: wr=1  data_out=00011001  
# 
#               276850  	Write enbale FAIL:: wr=1  data_out=00011010  
# 
#               280850  	Write enbale FAIL:: wr=1  data_out=00011011  
# 
#               284850  	Write enbale FAIL:: wr=1  data_out=00011100  
# 
#               288850  	Write enbale FAIL:: wr=1  data_out=00011101  
# 
#               292850  	Write enbale FAIL:: wr=1  data_out=00011110  
# 
#               296850  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               301350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               305350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               309850  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               314350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 17:21:26 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 17:21:26 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 17:21:26 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 17:21:27 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:21:32 on Apr 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading memlib.spmem_ent(spmem_beh)#2
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
run 1 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#                19350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                23350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                27350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                31350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                35350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                39350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                43350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                47350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                51350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                55350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                59350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                63350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                67350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                71350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                75350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                79350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                83350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                87350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                91350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                95350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#                99350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               103350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               107350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               111350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               115350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               119350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               123350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               127350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               131350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               135350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               139350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               176350  	Write enbale FAIL:: wr=1  data_out=00000001  
# 
#               180850  	Write enbale FAIL:: wr=1  data_out=00000010  
# 
#               184850  	Write enbale FAIL:: wr=1  data_out=00000011  
# 
#               188850  	Write enbale FAIL:: wr=1  data_out=00000100  
# 
#               192850  	Write enbale FAIL:: wr=1  data_out=00000101  
# 
#               196850  	Write enbale FAIL:: wr=1  data_out=00000110  
# 
#               200850  	Write enbale FAIL:: wr=1  data_out=00000111  
# 
#               204850  	Write enbale FAIL:: wr=1  data_out=00001000  
# 
#               208850  	Write enbale FAIL:: wr=1  data_out=00001001  
# 
#               212850  	Write enbale FAIL:: wr=1  data_out=00001010  
# 
#               216850  	Write enbale FAIL:: wr=1  data_out=00001011  
# 
#               220850  	Write enbale FAIL:: wr=1  data_out=00001100  
# 
#               224850  	Write enbale FAIL:: wr=1  data_out=00001101  
# 
#               228850  	Write enbale FAIL:: wr=1  data_out=00001110  
# 
#               232850  	Write enbale FAIL:: wr=1  data_out=00001111  
# 
#               236850  	Write enbale FAIL:: wr=1  data_out=00010000  
# 
#               240850  	Write enbale FAIL:: wr=1  data_out=00010001  
# 
#               244850  	Write enbale FAIL:: wr=1  data_out=00010010  
# 
#               248850  	Write enbale FAIL:: wr=1  data_out=00010011  
# 
#               252850  	Write enbale FAIL:: wr=1  data_out=00010100  
# 
#               256850  	Write enbale FAIL:: wr=1  data_out=00010101  
# 
#               260850  	Write enbale FAIL:: wr=1  data_out=00010110  
# 
#               264850  	Write enbale FAIL:: wr=1  data_out=00010111  
# 
#               268850  	Write enbale FAIL:: wr=1  data_out=00011000  
# 
#               272850  	Write enbale FAIL:: wr=1  data_out=00011001  
# 
#               276850  	Write enbale FAIL:: wr=1  data_out=00011010  
# 
#               280850  	Write enbale FAIL:: wr=1  data_out=00011011  
# 
#               284850  	Write enbale FAIL:: wr=1  data_out=00011100  
# 
#               288850  	Write enbale FAIL:: wr=1  data_out=00011101  
# 
#               292850  	Write enbale FAIL:: wr=1  data_out=00011110  
# 
#               296850  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               301350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               305350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               309850  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               314350  	Write enbale FAIL:: wr=1  data_out=xxxxxxxx  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 17:22:56 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 17:22:57 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 17:22:57 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 17:22:57 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:23:02 on Apr 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading memlib.spmem_ent(spmem_beh)#2
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
run 1 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#                19350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                23350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                27350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                31350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                35350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                39350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                43350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                47350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                51350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                55350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                59350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                63350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                67350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                71350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                75350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                79350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                83350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                87350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                91350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                95350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                99350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               103350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               107350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               111350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               115350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               119350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               123350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               127350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               131350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               135350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               139350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               176350  	Write enable PASS:: wr=0  data_out=00000001  
# 
#               180850  	Write enable PASS:: wr=0  data_out=00000010  
# 
#               184850  	Write enable PASS:: wr=0  data_out=00000011  
# 
#               188850  	Write enable PASS:: wr=0  data_out=00000100  
# 
#               192850  	Write enable PASS:: wr=0  data_out=00000101  
# 
#               196850  	Write enable PASS:: wr=0  data_out=00000110  
# 
#               200850  	Write enable PASS:: wr=0  data_out=00000111  
# 
#               204850  	Write enable PASS:: wr=0  data_out=00001000  
# 
#               208850  	Write enable PASS:: wr=0  data_out=00001001  
# 
#               212850  	Write enable PASS:: wr=0  data_out=00001010  
# 
#               216850  	Write enable PASS:: wr=0  data_out=00001011  
# 
#               220850  	Write enable PASS:: wr=0  data_out=00001100  
# 
#               224850  	Write enable PASS:: wr=0  data_out=00001101  
# 
#               228850  	Write enable PASS:: wr=0  data_out=00001110  
# 
#               232850  	Write enable PASS:: wr=0  data_out=00001111  
# 
#               236850  	Write enable PASS:: wr=0  data_out=00010000  
# 
#               240850  	Write enable PASS:: wr=0  data_out=00010001  
# 
#               244850  	Write enable PASS:: wr=0  data_out=00010010  
# 
#               248850  	Write enable PASS:: wr=0  data_out=00010011  
# 
#               252850  	Write enable PASS:: wr=0  data_out=00010100  
# 
#               256850  	Write enable PASS:: wr=0  data_out=00010101  
# 
#               260850  	Write enable PASS:: wr=0  data_out=00010110  
# 
#               264850  	Write enable PASS:: wr=0  data_out=00010111  
# 
#               268850  	Write enable PASS:: wr=0  data_out=00011000  
# 
#               272850  	Write enable PASS:: wr=0  data_out=00011001  
# 
#               276850  	Write enable PASS:: wr=0  data_out=00011010  
# 
#               280850  	Write enable PASS:: wr=0  data_out=00011011  
# 
#               284850  	Write enable PASS:: wr=0  data_out=00011100  
# 
#               288850  	Write enable PASS:: wr=0  data_out=00011101  
# 
#               292850  	Write enable PASS:: wr=0  data_out=00011110  
# 
#               296850  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               301350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               305350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               309850  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               314350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
run 1 ms
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 17:24:31 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 17:24:31 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 17:24:31 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 17:24:32 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:24:37 on Apr 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading memlib.spmem_ent(spmem_beh)#2
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
run 1 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#                19350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                23350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                27350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                31350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                35350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                39350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                43350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                47350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                51350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                55350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                59350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                63350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                67350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                71350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                75350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                79350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                83350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                87350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                91350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                95350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                99350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               103350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               107350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               111350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               115350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               119350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               123350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               127350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               131350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               135350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               139350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               176350  	Write enable PASS:: wr=0  data_out=00000000  
# 
#               180850  	Write enable PASS:: wr=0  data_out=00000001  
# 
#               184850  	Write enable PASS:: wr=0  data_out=00000010  
# 
#               188850  	Write enable PASS:: wr=0  data_out=00000011  
# 
#               192850  	Write enable PASS:: wr=0  data_out=00000100  
# 
#               196850  	Write enable PASS:: wr=0  data_out=00000101  
# 
#               200850  	Write enable PASS:: wr=0  data_out=00000110  
# 
#               204850  	Write enable PASS:: wr=0  data_out=00000111  
# 
#               208850  	Write enable PASS:: wr=0  data_out=00001000  
# 
#               212850  	Write enable PASS:: wr=0  data_out=00001001  
# 
#               216850  	Write enable PASS:: wr=0  data_out=00001010  
# 
#               220850  	Write enable PASS:: wr=0  data_out=00001011  
# 
#               224850  	Write enable PASS:: wr=0  data_out=00001100  
# 
#               228850  	Write enable PASS:: wr=0  data_out=00001101  
# 
#               232850  	Write enable PASS:: wr=0  data_out=00001110  
# 
#               236850  	Write enable PASS:: wr=0  data_out=00001111  
# 
#               240850  	Write enable PASS:: wr=0  data_out=00010000  
# 
#               244850  	Write enable PASS:: wr=0  data_out=00010001  
# 
#               248850  	Write enable PASS:: wr=0  data_out=00010010  
# 
#               252850  	Write enable PASS:: wr=0  data_out=00010011  
# 
#               256850  	Write enable PASS:: wr=0  data_out=00010100  
# 
#               260850  	Write enable PASS:: wr=0  data_out=00010101  
# 
#               264850  	Write enable PASS:: wr=0  data_out=00010110  
# 
#               268850  	Write enable PASS:: wr=0  data_out=00010111  
# 
#               272850  	Write enable PASS:: wr=0  data_out=00011000  
# 
#               276850  	Write enable PASS:: wr=0  data_out=00011001  
# 
#               280850  	Write enable PASS:: wr=0  data_out=00011010  
# 
#               284850  	Write enable PASS:: wr=0  data_out=00011011  
# 
#               288850  	Write enable PASS:: wr=0  data_out=00011100  
# 
#               292850  	Write enable PASS:: wr=0  data_out=00011101  
# 
#               296850  	Write enable PASS:: wr=0  data_out=00011110  
# 
#               301350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               305350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               309850  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               314350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 17:28:57 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 17:28:58 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 17:28:58 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 17:28:59 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:29:04 on Apr 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading memlib.spmem_ent(spmem_beh)#2
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
run 1 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#                19350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                23350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                27350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                31350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                35350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                39350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                43350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                47350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                51350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                55350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                59350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                63350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                67350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                71350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                75350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                79350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                83350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                87350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                91350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                95350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#                99350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#               103350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#               107350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#               111350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#               115350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#               119350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#               123350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#               127350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#               131350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#               135350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#               139350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               176350  	Write enbale FAIL:: wr=0  data_out=00000000  
# 
#               180850  	Write enbale FAIL:: wr=0  data_out=00000001  
# 
#               184850  	Write enbale FAIL:: wr=0  data_out=00000010  
# 
#               188850  	Write enbale FAIL:: wr=0  data_out=00000011  
# 
#               192850  	Write enbale FAIL:: wr=0  data_out=00000100  
# 
#               196850  	Write enbale FAIL:: wr=0  data_out=00000101  
# 
#               200850  	Write enbale FAIL:: wr=0  data_out=00000110  
# 
#               204850  	Write enbale FAIL:: wr=0  data_out=00000111  
# 
#               208850  	Write enbale FAIL:: wr=0  data_out=00001000  
# 
#               212850  	Write enbale FAIL:: wr=0  data_out=00001001  
# 
#               216850  	Write enbale FAIL:: wr=0  data_out=00001010  
# 
#               220850  	Write enbale FAIL:: wr=0  data_out=00001011  
# 
#               224850  	Write enbale FAIL:: wr=0  data_out=00001100  
# 
#               228850  	Write enbale FAIL:: wr=0  data_out=00001101  
# 
#               232850  	Write enbale FAIL:: wr=0  data_out=00001110  
# 
#               236850  	Write enbale FAIL:: wr=0  data_out=00001111  
# 
#               240850  	Write enbale FAIL:: wr=0  data_out=00010000  
# 
#               244850  	Write enbale FAIL:: wr=0  data_out=00010001  
# 
#               248850  	Write enbale FAIL:: wr=0  data_out=00010010  
# 
#               252850  	Write enbale FAIL:: wr=0  data_out=00010011  
# 
#               256850  	Write enbale FAIL:: wr=0  data_out=00010100  
# 
#               260850  	Write enbale FAIL:: wr=0  data_out=00010101  
# 
#               264850  	Write enbale FAIL:: wr=0  data_out=00010110  
# 
#               268850  	Write enbale FAIL:: wr=0  data_out=00010111  
# 
#               272850  	Write enbale FAIL:: wr=0  data_out=00011000  
# 
#               276850  	Write enbale FAIL:: wr=0  data_out=00011001  
# 
#               280850  	Write enbale FAIL:: wr=0  data_out=00011010  
# 
#               284850  	Write enbale FAIL:: wr=0  data_out=00011011  
# 
#               288850  	Write enbale FAIL:: wr=0  data_out=00011100  
# 
#               292850  	Write enbale FAIL:: wr=0  data_out=00011101  
# 
#               296850  	Write enbale FAIL:: wr=0  data_out=00011110  
# 
#               301350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#               305350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#               309850  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               314350  	Write enbale FAIL:: wr=0  data_out=xxxxxxxx  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 17:29:52 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 17:29:52 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 17:29:52 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 17:29:53 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:29:58 on Apr 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading memlib.spmem_ent(spmem_beh)#2
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxBuff/Buff/Data_Out \
sim:/hdlc_tb/DUT/RxBuff/Buff/WR
run 350 000 ns
# ** Error: (vsim-4001) Incorrect number of arguments.
# Usage: run [<timesteps> [<time_units>]] | -all | -continue | -next | -step | -over | -out | -init | -final
run 350000 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#                19350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                23350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                27350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                31350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                35350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                39350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                43350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                47350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                51350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                55350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                59350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                63350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                67350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                71350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                75350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                79350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                83350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                87350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                91350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                95350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                99350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               103350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               107350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               111350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               115350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               119350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               123350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               127350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               131350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               135350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               139350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               176350  	Write enable PASS:: wr=0  data_out=00000001  
# 
#               180850  	Write enable PASS:: wr=0  data_out=00000010  
# 
#               184850  	Write enable PASS:: wr=0  data_out=00000011  
# 
#               188850  	Write enable PASS:: wr=0  data_out=00000100  
# 
#               192850  	Write enable PASS:: wr=0  data_out=00000101  
# 
#               196850  	Write enable PASS:: wr=0  data_out=00000110  
# 
#               200850  	Write enable PASS:: wr=0  data_out=00000111  
# 
#               204850  	Write enable PASS:: wr=0  data_out=00001000  
# 
#               208850  	Write enable PASS:: wr=0  data_out=00001001  
# 
#               212850  	Write enable PASS:: wr=0  data_out=00001010  
# 
#               216850  	Write enable PASS:: wr=0  data_out=00001011  
# 
#               220850  	Write enable PASS:: wr=0  data_out=00001100  
# 
#               224850  	Write enable PASS:: wr=0  data_out=00001101  
# 
#               228850  	Write enable PASS:: wr=0  data_out=00001110  
# 
#               232850  	Write enable PASS:: wr=0  data_out=00001111  
# 
#               236850  	Write enable PASS:: wr=0  data_out=00010000  
# 
#               240850  	Write enable PASS:: wr=0  data_out=00010001  
# 
#               244850  	Write enable PASS:: wr=0  data_out=00010010  
# 
#               248850  	Write enable PASS:: wr=0  data_out=00010011  
# 
#               252850  	Write enable PASS:: wr=0  data_out=00010100  
# 
#               256850  	Write enable PASS:: wr=0  data_out=00010101  
# 
#               260850  	Write enable PASS:: wr=0  data_out=00010110  
# 
#               264850  	Write enable PASS:: wr=0  data_out=00010111  
# 
#               268850  	Write enable PASS:: wr=0  data_out=00011000  
# 
#               272850  	Write enable PASS:: wr=0  data_out=00011001  
# 
#               276850  	Write enable PASS:: wr=0  data_out=00011010  
# 
#               280850  	Write enable PASS:: wr=0  data_out=00011011  
# 
#               284850  	Write enable PASS:: wr=0  data_out=00011100  
# 
#               288850  	Write enable PASS:: wr=0  data_out=00011101  
# 
#               292850  	Write enable PASS:: wr=0  data_out=00011110  
# 
#               296850  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               301350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               305350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               309850  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               314350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 17:34:04 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 17:34:05 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 17:34:05 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 17:34:06 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:34:11 on Apr 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading memlib.spmem_ent(spmem_beh)#2
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
add wave -position insertpoint  \
sim:/hdlc_tb/DUT/RxBuff/Buff/Data_Out \
sim:/hdlc_tb/DUT/RxBuff/Buff/WR
run 350000 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#                19350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                23350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                27350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                31350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                35350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                39350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                43350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                47350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                51350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                55350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                59350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                63350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                67350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                71350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                75350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                79350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                83350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                87350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                91350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                95350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#                99350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               103350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               107350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               111350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               115350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               119350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               123350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               127350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               131350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               135350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               139350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               176350  	Write enable PASS:: wr=0  data_out=00000000  
# 
#               180850  	Write enable PASS:: wr=0  data_out=00000001  
# 
#               184850  	Write enable PASS:: wr=0  data_out=00000010  
# 
#               188850  	Write enable PASS:: wr=0  data_out=00000011  
# 
#               192850  	Write enable PASS:: wr=0  data_out=00000100  
# 
#               196850  	Write enable PASS:: wr=0  data_out=00000101  
# 
#               200850  	Write enable PASS:: wr=0  data_out=00000110  
# 
#               204850  	Write enable PASS:: wr=0  data_out=00000111  
# 
#               208850  	Write enable PASS:: wr=0  data_out=00001000  
# 
#               212850  	Write enable PASS:: wr=0  data_out=00001001  
# 
#               216850  	Write enable PASS:: wr=0  data_out=00001010  
# 
#               220850  	Write enable PASS:: wr=0  data_out=00001011  
# 
#               224850  	Write enable PASS:: wr=0  data_out=00001100  
# 
#               228850  	Write enable PASS:: wr=0  data_out=00001101  
# 
#               232850  	Write enable PASS:: wr=0  data_out=00001110  
# 
#               236850  	Write enable PASS:: wr=0  data_out=00001111  
# 
#               240850  	Write enable PASS:: wr=0  data_out=00010000  
# 
#               244850  	Write enable PASS:: wr=0  data_out=00010001  
# 
#               248850  	Write enable PASS:: wr=0  data_out=00010010  
# 
#               252850  	Write enable PASS:: wr=0  data_out=00010011  
# 
#               256850  	Write enable PASS:: wr=0  data_out=00010100  
# 
#               260850  	Write enable PASS:: wr=0  data_out=00010101  
# 
#               264850  	Write enable PASS:: wr=0  data_out=00010110  
# 
#               268850  	Write enable PASS:: wr=0  data_out=00010111  
# 
#               272850  	Write enable PASS:: wr=0  data_out=00011000  
# 
#               276850  	Write enable PASS:: wr=0  data_out=00011001  
# 
#               280850  	Write enable PASS:: wr=0  data_out=00011010  
# 
#               284850  	Write enable PASS:: wr=0  data_out=00011011  
# 
#               288850  	Write enable PASS:: wr=0  data_out=00011100  
# 
#               292850  	Write enable PASS:: wr=0  data_out=00011101  
# 
#               296850  	Write enable PASS:: wr=0  data_out=00011110  
# 
#               301350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               305350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               309850  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               314350  	Write enable PASS:: wr=0  data_out=xxxxxxxx  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 17:35:59 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# ** Error: top/scripts/sva/hdlc_props.sv(137): Illegal context for real expression.
# End time: 17:36:00 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /eda/tools/mentor/questasim.10.3c_2/questasim/linux/vlog failed.
# Error in macro ./top/scripts/model/build_tb.do line 12
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
