

================================================================
== Vivado HLS Report for 'dut_dense_mlp_1'
================================================================
* Date:           Fri Dec  9 22:57:36 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_more.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  101641|  101641|  101641|  101641|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOOP_DENSE_MLP_0   |  101640|  101640|      1210|          -|          -|    84|    no    |
        | + LOOP_DENSE_MLP_1  |    1200|    1200|        10|          -|          -|   120|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond)
	13  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	3  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_21 [1/1] 1.57ns
:0  br label %1


 <State 2>: 1.97ns
ST_2: n [1/1] 0.00ns
:0  %n = phi i7 [ 0, %0 ], [ %n_1, %branch8 ]

ST_2: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)

ST_2: exitcond2 [1/1] 1.97ns
:2  %exitcond2 = icmp eq i7 %n, -44

ST_2: n_1 [1/1] 1.72ns
:3  %n_1 = add i7 %n, 1

ST_2: stg_26 [1/1] 0.00ns
:4  br i1 %exitcond2, label %5, label %2

ST_2: stg_27 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind

ST_2: tmp_38 [1/1] 0.00ns
:1  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str2)

ST_2: p_shl [1/1] 0.00ns
:2  %p_shl = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %n, i7 0)

ST_2: p_shl_cast [1/1] 0.00ns
:3  %p_shl_cast = zext i14 %p_shl to i15

ST_2: p_shl1 [1/1] 0.00ns
:4  %p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %n, i3 0)

ST_2: p_shl1_cast [1/1] 0.00ns
:5  %p_shl1_cast = zext i10 %p_shl1 to i15

ST_2: tmp_s [1/1] 1.96ns
:6  %tmp_s = sub i15 %p_shl_cast, %p_shl1_cast

ST_2: stg_34 [1/1] 1.57ns
:7  br label %3

ST_2: stg_35 [1/1] 0.00ns
:0  ret void


 <State 3>: 4.35ns
ST_3: sum [1/1] 0.00ns
:0  %sum = phi float [ 0.000000e+00, %2 ], [ %sum_1, %4 ]

ST_3: m [1/1] 0.00ns
:1  %m = phi i7 [ 0, %2 ], [ %m_2, %4 ]

ST_3: m_cast5 [1/1] 0.00ns
:2  %m_cast5 = zext i7 %m to i15

ST_3: empty_35 [1/1] 0.00ns
:3  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

ST_3: exitcond [1/1] 1.97ns
:4  %exitcond = icmp eq i7 %m, -8

ST_3: m_2 [1/1] 1.72ns
:5  %m_2 = add i7 %m, 1

ST_3: stg_42 [1/1] 0.00ns
:6  br i1 %exitcond, label %branch8, label %4

ST_3: w_index [1/1] 1.96ns
:1  %w_index = add i15 %tmp_s, %m_cast5

ST_3: w_index_cast [1/1] 0.00ns
:2  %w_index_cast = sext i15 %w_index to i32

ST_3: newIndex7 [1/1] 0.00ns
:3  %newIndex7 = zext i7 %m to i64

ST_3: input_addr [1/1] 0.00ns
:4  %input_addr = getelementptr [147 x i128]* %input_r, i64 0, i64 %newIndex7

ST_3: input_load [2/2] 2.71ns
:5  %input_load = load i128* %input_addr, align 8

ST_3: tmp_13 [1/1] 0.00ns
:8  %tmp_13 = zext i32 %w_index_cast to i64

ST_3: fc2_weight_addr [1/1] 0.00ns
:9  %fc2_weight_addr = getelementptr [10080 x float]* @fc2_weight, i64 0, i64 %tmp_13

ST_3: fc2_weight_load [2/2] 2.39ns
:10  %fc2_weight_load = load float* %fc2_weight_addr, align 4

ST_3: tmp_15 [1/1] 0.00ns
branch8:0  %tmp_15 = zext i7 %n to i64

ST_3: fc2_bias_addr [1/1] 0.00ns
branch8:1  %fc2_bias_addr = getelementptr [84 x float]* @fc2_bias, i64 0, i64 %tmp_15

ST_3: fc2_bias_load [2/2] 2.39ns
branch8:2  %fc2_bias_load = load float* %fc2_bias_addr, align 4

ST_3: output_addr [1/1] 0.00ns
branch8:12  %output_addr = getelementptr [147 x i128]* %output_r, i64 0, i64 %tmp_15


 <State 4>: 8.41ns
ST_4: input_load [1/2] 2.71ns
:5  %input_load = load i128* %input_addr, align 8

ST_4: tmp_103 [1/1] 0.00ns
:6  %tmp_103 = trunc i128 %input_load to i32

ST_4: tmp_45 [1/1] 0.00ns
:7  %tmp_45 = bitcast i32 %tmp_103 to float

ST_4: fc2_weight_load [1/2] 2.39ns
:10  %fc2_weight_load = load float* %fc2_weight_addr, align 4

ST_4: tmp_14 [4/4] 5.70ns
:11  %tmp_14 = fmul float %tmp_45, %fc2_weight_load


 <State 5>: 5.70ns
ST_5: tmp_14 [3/4] 5.70ns
:11  %tmp_14 = fmul float %tmp_45, %fc2_weight_load


 <State 6>: 5.70ns
ST_6: tmp_14 [2/4] 5.70ns
:11  %tmp_14 = fmul float %tmp_45, %fc2_weight_load


 <State 7>: 5.70ns
ST_7: tmp_14 [1/4] 5.70ns
:11  %tmp_14 = fmul float %tmp_45, %fc2_weight_load


 <State 8>: 7.26ns
ST_8: sum_1 [5/5] 7.26ns
:12  %sum_1 = fadd float %sum, %tmp_14


 <State 9>: 7.26ns
ST_9: sum_1 [4/5] 7.26ns
:12  %sum_1 = fadd float %sum, %tmp_14


 <State 10>: 7.26ns
ST_10: sum_1 [3/5] 7.26ns
:12  %sum_1 = fadd float %sum, %tmp_14


 <State 11>: 7.26ns
ST_11: sum_1 [2/5] 7.26ns
:12  %sum_1 = fadd float %sum, %tmp_14


 <State 12>: 7.26ns
ST_12: stg_67 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str3) nounwind

ST_12: sum_1 [1/5] 7.26ns
:12  %sum_1 = fadd float %sum, %tmp_14

ST_12: stg_69 [1/1] 0.00ns
:13  br label %3


 <State 13>: 2.39ns
ST_13: fc2_bias_load [1/2] 2.39ns
branch8:2  %fc2_bias_load = load float* %fc2_bias_addr, align 4


 <State 14>: 7.26ns
ST_14: biased [5/5] 7.26ns
branch8:3  %biased = fadd float %sum, %fc2_bias_load


 <State 15>: 7.26ns
ST_15: biased [4/5] 7.26ns
branch8:3  %biased = fadd float %sum, %fc2_bias_load


 <State 16>: 7.26ns
ST_16: biased [3/5] 7.26ns
branch8:3  %biased = fadd float %sum, %fc2_bias_load


 <State 17>: 7.26ns
ST_17: biased [2/5] 7.26ns
branch8:3  %biased = fadd float %sum, %fc2_bias_load


 <State 18>: 7.26ns
ST_18: biased [1/5] 7.26ns
branch8:3  %biased = fadd float %sum, %fc2_bias_load


 <State 19>: 8.16ns
ST_19: biased_to_int [1/1] 0.00ns
branch8:4  %biased_to_int = bitcast float %biased to i32

ST_19: tmp [1/1] 0.00ns
branch8:5  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_to_int, i32 23, i32 30)

ST_19: tmp_102 [1/1] 0.00ns
branch8:6  %tmp_102 = trunc i32 %biased_to_int to i23

ST_19: notlhs [1/1] 2.00ns
branch8:7  %notlhs = icmp ne i8 %tmp, -1

ST_19: notrhs [1/1] 2.39ns
branch8:8  %notrhs = icmp eq i23 %tmp_102, 0

ST_19: tmp_43 [1/1] 0.00ns (grouped into LUT with out node tmp_41)
branch8:9  %tmp_43 = or i1 %notrhs, %notlhs

ST_19: tmp_44 [1/1] 6.79ns
branch8:10  %tmp_44 = fcmp ogt float %biased, 0.000000e+00

ST_19: tmp_46 [1/1] 0.00ns (grouped into LUT with out node tmp_41)
branch8:11  %tmp_46 = and i1 %tmp_43, %tmp_44

ST_19: tmp_41 [1/1] 1.37ns (out node of the LUT)
branch8:13  %tmp_41 = select i1 %tmp_46, i32 %biased_to_int, i32 0

ST_19: output_load [2/2] 2.71ns
branch8:14  %output_load = load i128* %output_addr, align 8


 <State 20>: 5.42ns
ST_20: output_load [1/2] 2.71ns
branch8:14  %output_load = load i128* %output_addr, align 8

ST_20: tmp_42 [1/1] 0.00ns
branch8:15  %tmp_42 = call i128 @_ssdm_op_PartSet.i128.i128.i32.i9.i9(i128 %output_load, i32 %tmp_41, i9 0, i9 31)

ST_20: stg_88 [1/1] 2.71ns
branch8:16  store i128 %tmp_42, i128* %output_addr, align 8

ST_20: empty_36 [1/1] 0.00ns
branch8:17  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str2, i32 %tmp_38)

ST_20: stg_90 [1/1] 0.00ns
branch8:18  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
