0.7
2020.2
Apr 18 2022
16:05:34
C:/Git/SENG440_DCT/Hardware/Adder/32bit_adder/32bit_adder.sim/sim_1/synth/timing/xsim/mult_testbench_time_synth.v,1658704795,verilog,C:/Git/SENG440_DCT/Hardware/Adder/32bit_adder/32bit_adder.srcs/sim_1/new/adder_multiplier_test.vhd,,,mult,,,,,,,,
C:/Git/SENG440_DCT/Hardware/Adder/32bit_adder/32bit_adder.srcs/sim_1/new/adder_multiplier_test.vhd,1658704162,vhdl,,,,mult_testbench,,,,,,,,
