Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 15 11:40:31 2022
| Host         : LAPTOP-D6VM0O5J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (22)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[60]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.573        0.000                      0                  283        0.254        0.000                      0                  283        4.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.573        0.000                      0                  283        0.254        0.000                      0                  283        4.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/adder/s0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 0.946ns (16.838%)  route 4.672ns (83.162%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X58Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.819     6.475    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.000    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.841    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.965 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.377    inputstorer/btnA/M_detector_a_in
    SLICE_X59Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.495 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.324    10.818    alu16/adder/E[0]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.542    14.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK
                         clock pessimism              0.179    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.699    14.392    alu16/adder/s0
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 0.946ns (17.077%)  route 4.593ns (82.923%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X58Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.819     6.475    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.000    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.841    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.965 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.377    inputstorer/btnA/M_detector_a_in
    SLICE_X59Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.495 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.245    10.739    inputstorer/E[0]
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.452    14.857    inputstorer/CLK
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y45         FDRE (Setup_fdre_C_CE)      -0.371    14.630    inputstorer/M_storeA_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 0.946ns (17.077%)  route 4.593ns (82.923%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X58Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.819     6.475    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.000    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.841    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.965 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.377    inputstorer/btnA/M_detector_a_in
    SLICE_X59Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.495 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.245    10.739    inputstorer/E[0]
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.452    14.857    inputstorer/CLK
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y45         FDRE (Setup_fdre_C_CE)      -0.371    14.630    inputstorer/M_storeA_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 0.946ns (17.077%)  route 4.593ns (82.923%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X58Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.819     6.475    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.000    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.841    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.965 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.377    inputstorer/btnA/M_detector_a_in
    SLICE_X59Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.495 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.245    10.739    inputstorer/E[0]
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.452    14.857    inputstorer/CLK
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y45         FDRE (Setup_fdre_C_CE)      -0.371    14.630    inputstorer/M_storeA_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 0.946ns (17.077%)  route 4.593ns (82.923%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X58Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.819     6.475    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.000    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.841    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.965 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.377    inputstorer/btnA/M_detector_a_in
    SLICE_X59Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.495 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.245    10.739    inputstorer/E[0]
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.452    14.857    inputstorer/CLK
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y45         FDRE (Setup_fdre_C_CE)      -0.371    14.630    inputstorer/M_storeA_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 0.946ns (17.692%)  route 4.401ns (82.308%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X58Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.819     6.475    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.000    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.841    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.965 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.377    inputstorer/btnA/M_detector_a_in
    SLICE_X59Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.495 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.052    10.547    inputstorer/E[0]
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.518    14.923    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.407    14.660    inputstorer/M_storeA_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 0.946ns (18.035%)  route 4.299ns (81.965%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X58Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.819     6.475    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.000    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.841    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.965 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.377    inputstorer/btnA/M_detector_a_in
    SLICE_X59Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.495 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.951    10.445    inputstorer/E[0]
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.452    14.857    inputstorer/CLK
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y46         FDRE (Setup_fdre_C_CE)      -0.407    14.594    inputstorer/M_storeA_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 0.946ns (18.035%)  route 4.299ns (81.965%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X58Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.819     6.475    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.000    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.841    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.965 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.377    inputstorer/btnA/M_detector_a_in
    SLICE_X59Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.495 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.951    10.445    inputstorer/E[0]
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.452    14.857    inputstorer/CLK
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y46         FDRE (Setup_fdre_C_CE)      -0.407    14.594    inputstorer/M_storeA_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.946ns (18.606%)  route 4.138ns (81.394%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X58Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.819     6.475    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.000    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.841    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.965 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.377    inputstorer/btnA/M_detector_a_in
    SLICE_X59Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.495 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.790    10.284    inputstorer/E[0]
    SLICE_X57Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.454    14.859    inputstorer/CLK
    SLICE_X57Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C
                         clock pessimism              0.179    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X57Y49         FDRE (Setup_fdre_C_CE)      -0.407    14.596    inputstorer/M_storeA_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 0.946ns (18.428%)  route 4.187ns (81.572%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X58Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.819     6.475    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.000    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.841    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.965 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.377    inputstorer/btnA/M_detector_a_in
    SLICE_X59Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.495 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.839    10.333    inputstorer/E[0]
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.518    14.923    inputstorer/CLK
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y46         FDRE (Setup_fdre_C_CE)      -0.407    14.660    inputstorer/M_storeA_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.558     1.502    slowclock/CLK
    SLICE_X56Y21         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  slowclock/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.780    slowclock/M_ctr_q_reg_n_0_[10]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  slowclock/M_ctr_q_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.890    slowclock/M_ctr_q_reg[8]_i_1__1_n_5
    SLICE_X56Y21         FDRE                                         r  slowclock/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.825     2.015    slowclock/CLK
    SLICE_X56Y21         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X56Y21         FDRE (Hold_fdre_C_D)         0.134     1.636    slowclock/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.560     1.504    slowclock/CLK
    SLICE_X56Y19         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.782    slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.892 r  slowclock/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    slowclock/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X56Y19         FDRE                                         r  slowclock/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.827     2.017    slowclock/CLK
    SLICE_X56Y19         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X56Y19         FDRE (Hold_fdre_C_D)         0.134     1.638    slowclock/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.558     1.502    slowclock/CLK
    SLICE_X56Y28         FDRE                                         r  slowclock/M_ctr_q_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  slowclock/M_ctr_q_reg[38]/Q
                         net (fo=1, routed)           0.114     1.780    slowclock/M_ctr_q_reg_n_0_[38]
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  slowclock/M_ctr_q_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    slowclock/M_ctr_q_reg[36]_i_1_n_5
    SLICE_X56Y28         FDRE                                         r  slowclock/M_ctr_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.825     2.015    slowclock/CLK
    SLICE_X56Y28         FDRE                                         r  slowclock/M_ctr_q_reg[38]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.134     1.636    slowclock/M_ctr_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.560     1.504    slowclock/CLK
    SLICE_X56Y30         FDRE                                         r  slowclock/M_ctr_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  slowclock/M_ctr_q_reg[46]/Q
                         net (fo=1, routed)           0.114     1.782    slowclock/M_ctr_q_reg_n_0_[46]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.892 r  slowclock/M_ctr_q_reg[44]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    slowclock/M_ctr_q_reg[44]_i_1_n_5
    SLICE_X56Y30         FDRE                                         r  slowclock/M_ctr_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.827     2.017    slowclock/CLK
    SLICE_X56Y30         FDRE                                         r  slowclock/M_ctr_q_reg[46]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X56Y30         FDRE (Hold_fdre_C_D)         0.134     1.638    slowclock/M_ctr_q_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.561     1.505    slowclock/CLK
    SLICE_X56Y31         FDRE                                         r  slowclock/M_ctr_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  slowclock/M_ctr_q_reg[50]/Q
                         net (fo=1, routed)           0.114     1.783    slowclock/M_ctr_q_reg_n_0_[50]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  slowclock/M_ctr_q_reg[48]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    slowclock/M_ctr_q_reg[48]_i_1_n_5
    SLICE_X56Y31         FDRE                                         r  slowclock/M_ctr_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.828     2.018    slowclock/CLK
    SLICE_X56Y31         FDRE                                         r  slowclock/M_ctr_q_reg[50]/C
                         clock pessimism             -0.513     1.505    
    SLICE_X56Y31         FDRE (Hold_fdre_C_D)         0.134     1.639    slowclock/M_ctr_q_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.562     1.506    slowclock/CLK
    SLICE_X56Y32         FDRE                                         r  slowclock/M_ctr_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  slowclock/M_ctr_q_reg[54]/Q
                         net (fo=1, routed)           0.114     1.784    slowclock/M_ctr_q_reg_n_0_[54]
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  slowclock/M_ctr_q_reg[52]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    slowclock/M_ctr_q_reg[52]_i_1_n_5
    SLICE_X56Y32         FDRE                                         r  slowclock/M_ctr_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.829     2.019    slowclock/CLK
    SLICE_X56Y32         FDRE                                         r  slowclock/M_ctr_q_reg[54]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X56Y32         FDRE (Hold_fdre_C_D)         0.134     1.640    slowclock/M_ctr_q_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.563     1.507    slowclock/CLK
    SLICE_X56Y33         FDRE                                         r  slowclock/M_ctr_q_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  slowclock/M_ctr_q_reg[58]/Q
                         net (fo=1, routed)           0.114     1.785    slowclock/M_ctr_q_reg_n_0_[58]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  slowclock/M_ctr_q_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    slowclock/M_ctr_q_reg[56]_i_1_n_5
    SLICE_X56Y33         FDRE                                         r  slowclock/M_ctr_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.830     2.020    slowclock/CLK
    SLICE_X56Y33         FDRE                                         r  slowclock/M_ctr_q_reg[58]/C
                         clock pessimism             -0.513     1.507    
    SLICE_X56Y33         FDRE (Hold_fdre_C_D)         0.134     1.641    slowclock/M_ctr_q_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.555     1.499    slowclock/CLK
    SLICE_X56Y24         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  slowclock/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.777    slowclock/M_ctr_q_reg_n_0_[22]
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X56Y24         FDRE                                         r  slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.821     2.011    slowclock/CLK
    SLICE_X56Y24         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.512     1.499    
    SLICE_X56Y24         FDRE (Hold_fdre_C_D)         0.134     1.633    slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.555     1.499    slowclock/CLK
    SLICE_X56Y25         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  slowclock/M_ctr_q_reg[26]/Q
                         net (fo=1, routed)           0.114     1.777    slowclock/M_ctr_q_reg_n_0_[26]
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  slowclock/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    slowclock/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X56Y25         FDRE                                         r  slowclock/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.821     2.011    slowclock/CLK
    SLICE_X56Y25         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
                         clock pessimism             -0.512     1.499    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.134     1.633    slowclock/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.500    slowclock/CLK
    SLICE_X56Y26         FDRE                                         r  slowclock/M_ctr_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  slowclock/M_ctr_q_reg[30]/Q
                         net (fo=1, routed)           0.114     1.778    slowclock/M_ctr_q_reg_n_0_[30]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  slowclock/M_ctr_q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    slowclock/M_ctr_q_reg[28]_i_1_n_5
    SLICE_X56Y26         FDRE                                         r  slowclock/M_ctr_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.822     2.012    slowclock/CLK
    SLICE_X56Y26         FDRE                                         r  slowclock/M_ctr_q_reg[30]/C
                         clock pessimism             -0.512     1.500    
    SLICE_X56Y26         FDRE (Hold_fdre_C_D)         0.134     1.634    slowclock/M_ctr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y46   inputstorer/M_storeA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y47   inputstorer/M_storeA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y47   inputstorer/M_storeA_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y49   inputstorer/M_storeA_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y49   inputstorer/M_storeA_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y48   inputstorer/M_storeA_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y48   inputstorer/M_storeA_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y45   inputstorer/M_storeA_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y45   inputstorer/M_storeA_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y46   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y46   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y49   inputstorer/M_storeA_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y49   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y46   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y46   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y49   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y49   inputstorer/M_storeA_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.094ns  (logic 25.810ns (39.650%)  route 39.284ns (60.350%))
  Logic Levels:           109  (CARRY4=80 FDRE=1 LUT1=1 LUT3=15 LUT4=1 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=65, routed)          1.713     2.169    autotester/inputs/Q[0]
    SLICE_X53Y35         LUT5 (Prop_lut5_I0_O)        0.124     2.293 r  autotester/inputs/s0_i_203/O
                         net (fo=1, routed)           0.000     2.293    autotester/inputs/s0_i_203_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.843 r  autotester/inputs/s0_i_106/CO[3]
                         net (fo=1, routed)           0.000     2.843    autotester/inputs/s0_i_106_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.065 r  autotester/inputs/s0_i_197/O[0]
                         net (fo=75, routed)          2.770     5.834    autotester/inputs/out3[8]
    SLICE_X58Y32         LUT6 (Prop_lut6_I3_O)        0.299     6.133 f  autotester/inputs/s0_i_192/O
                         net (fo=5, routed)           1.000     7.134    autotester/inputs/s0_i_192_n_0
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.152     7.286 f  autotester/inputs/s0_i_97/O
                         net (fo=4, routed)           1.384     8.670    autotester/inputs/s0_i_97_n_0
    SLICE_X50Y31         LUT3 (Prop_lut3_I2_O)        0.370     9.040 f  autotester/inputs/s0_i_41/O
                         net (fo=3, routed)           0.600     9.640    autotester/inputs/s0_i_41_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.328     9.968 f  autotester/inputs/s0_i_33/O
                         net (fo=3, routed)           0.739    10.707    autotester/inputs/M_inputs_out[21]
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  autotester/inputs/s0_i_1__0/O
                         net (fo=22, routed)          1.973    12.803    autotester/inputs/M_alu16_b[15]
    SLICE_X52Y31         LUT1 (Prop_lut1_I0_O)        0.124    12.927 r  autotester/inputs/i__carry__0_i_92/O
                         net (fo=1, routed)           0.000    12.927    autotester/inputs/i__carry__0_i_92_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.303 r  autotester/inputs/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.303    autotester/inputs/i__carry__0_i_52_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.557 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=20, routed)          1.263    14.821    autotester/inputs/i__carry__0_i_52_0[14]
    SLICE_X51Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.644 r  autotester/inputs/i__carry_i_500/CO[3]
                         net (fo=1, routed)           0.000    15.644    autotester/inputs/i__carry_i_500_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.758 r  autotester/inputs/i__carry_i_426/CO[3]
                         net (fo=1, routed)           0.000    15.758    autotester/inputs/i__carry_i_426_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.872 r  autotester/inputs/i__carry__0_i_125/CO[3]
                         net (fo=1, routed)           0.000    15.872    autotester/inputs/i__carry__0_i_125_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.986 r  autotester/inputs/i__carry__0_i_108/CO[3]
                         net (fo=1, routed)           0.000    15.986    autotester/inputs/i__carry__0_i_108_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.143 r  autotester/inputs/i__carry__0_i_77/CO[1]
                         net (fo=21, routed)          1.694    17.836    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.329    18.165 r  autotester/alu16/adder/i__carry_i_570/O
                         net (fo=1, routed)           0.000    18.165    autotester/inputs/i__carry_i_566[0]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.715 r  autotester/inputs/i__carry_i_495/CO[3]
                         net (fo=1, routed)           0.000    18.715    autotester/inputs/i__carry_i_495_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.829 r  autotester/inputs/i__carry_i_421/CO[3]
                         net (fo=1, routed)           0.000    18.829    autotester/inputs/i__carry_i_421_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.943 r  autotester/inputs/i__carry_i_345/CO[3]
                         net (fo=1, routed)           0.000    18.943    autotester/inputs/i__carry_i_345_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.057 r  autotester/inputs/i__carry__0_i_103/CO[3]
                         net (fo=1, routed)           0.000    19.057    autotester/inputs/i__carry__0_i_103_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.214 r  autotester/inputs/i__carry__0_i_82/CO[1]
                         net (fo=21, routed)          1.467    20.681    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    21.010 r  autotester/alu16/adder/i__carry_i_496/O
                         net (fo=1, routed)           0.000    21.010    autotester/inputs/i__carry_i_493[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.386 r  autotester/inputs/i__carry_i_416/CO[3]
                         net (fo=1, routed)           0.000    21.386    autotester/inputs/i__carry_i_416_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.503 r  autotester/inputs/i__carry_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.503    autotester/inputs/i__carry_i_340_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.620 r  autotester/inputs/i__carry_i_261/CO[3]
                         net (fo=1, routed)           0.000    21.620    autotester/inputs/i__carry_i_261_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.777 r  autotester/inputs/i__carry__0_i_67/CO[1]
                         net (fo=22, routed)          1.325    23.102    autotester/inputs/i__carry__0_i_52_0[11]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    23.434 r  autotester/inputs/i__carry_i_564/O
                         net (fo=1, routed)           0.000    23.434    autotester/inputs/i__carry_i_564_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  autotester/inputs/i__carry_i_485/CO[3]
                         net (fo=1, routed)           0.000    23.984    autotester/inputs/i__carry_i_485_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  autotester/inputs/i__carry_i_411/CO[3]
                         net (fo=1, routed)           0.009    24.107    autotester/inputs/i__carry_i_411_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.221 r  autotester/inputs/i__carry_i_335/CO[3]
                         net (fo=1, routed)           0.000    24.221    autotester/inputs/i__carry_i_335_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.335 r  autotester/inputs/i__carry_i_260/CO[3]
                         net (fo=1, routed)           0.000    24.335    autotester/inputs/i__carry_i_260_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.492 r  autotester/inputs/i__carry_i_141/CO[1]
                         net (fo=21, routed)          2.109    26.601    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.329    26.930 r  autotester/alu16/adder/i__carry_i_558/O
                         net (fo=1, routed)           0.000    26.930    autotester/inputs/i__carry_i_556[2]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.306 r  autotester/inputs/i__carry_i_480/CO[3]
                         net (fo=1, routed)           0.000    27.306    autotester/inputs/i__carry_i_480_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.423 r  autotester/inputs/i__carry_i_406/CO[3]
                         net (fo=1, routed)           0.000    27.423    autotester/inputs/i__carry_i_406_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.540 r  autotester/inputs/i__carry_i_328/CO[3]
                         net (fo=1, routed)           0.000    27.540    autotester/inputs/i__carry_i_328_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.657 r  autotester/inputs/i__carry_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.657    autotester/inputs/i__carry_i_239_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.814 r  autotester/inputs/i__carry_i_238/CO[1]
                         net (fo=22, routed)          1.180    28.994    autotester/inputs/i__carry__0_i_52_0[9]
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.332    29.326 r  autotester/inputs/i__carry_i_557/O
                         net (fo=1, routed)           0.000    29.326    autotester/inputs/i__carry_i_557_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.876 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    29.876    autotester/inputs/i__carry_i_479_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  autotester/inputs/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    29.990    autotester/inputs/i__carry_i_405_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  autotester/inputs/i__carry_i_327/CO[3]
                         net (fo=1, routed)           0.000    30.104    autotester/inputs/i__carry_i_327_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  autotester/inputs/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    30.218    autotester/inputs/i__carry_i_237_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.375 r  autotester/inputs/i__carry_i_123/CO[1]
                         net (fo=22, routed)          1.459    31.834    autotester/inputs/i__carry__0_i_52_0[8]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.163 r  autotester/inputs/i__carry_i_577/O
                         net (fo=1, routed)           0.000    32.163    autotester/inputs/i__carry_i_577_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.713 r  autotester/inputs/i__carry_i_509/CO[3]
                         net (fo=1, routed)           0.000    32.713    autotester/inputs/i__carry_i_509_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.827 r  autotester/inputs/i__carry_i_431/CO[3]
                         net (fo=1, routed)           0.009    32.836    autotester/inputs/i__carry_i_431_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.950 r  autotester/inputs/i__carry_i_352/CO[3]
                         net (fo=1, routed)           0.000    32.950    autotester/inputs/i__carry_i_352_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.064 r  autotester/inputs/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    33.064    autotester/inputs/i__carry_i_268_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.221 r  autotester/inputs/i__carry_i_158/CO[1]
                         net (fo=22, routed)          1.379    34.600    autotester/inputs/i__carry__0_i_52_0[7]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.329    34.929 r  autotester/inputs/i__carry_i_584/O
                         net (fo=1, routed)           0.000    34.929    autotester/inputs/i__carry_i_584_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.479 r  autotester/inputs/i__carry_i_515/CO[3]
                         net (fo=1, routed)           0.000    35.479    autotester/inputs/i__carry_i_515_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.593 r  autotester/inputs/i__carry_i_437/CO[3]
                         net (fo=1, routed)           0.009    35.602    autotester/inputs/i__carry_i_437_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.716 r  autotester/inputs/i__carry_i_358/CO[3]
                         net (fo=1, routed)           0.000    35.716    autotester/inputs/i__carry_i_358_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.830 r  autotester/inputs/i__carry_i_272/CO[3]
                         net (fo=1, routed)           0.000    35.830    autotester/inputs/i__carry_i_272_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.987 r  autotester/inputs/i__carry_i_169/CO[1]
                         net (fo=21, routed)          1.649    37.636    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.329    37.965 r  autotester/alu16/adder/i__carry_i_580/O
                         net (fo=1, routed)           0.000    37.965    autotester/inputs/i__carry_i_593[0]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.515 r  autotester/inputs/i__carry_i_514/CO[3]
                         net (fo=1, routed)           0.000    38.515    autotester/inputs/i__carry_i_514_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  autotester/inputs/i__carry_i_436/CO[3]
                         net (fo=1, routed)           0.009    38.638    autotester/inputs/i__carry_i_436_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.752 r  autotester/inputs/i__carry_i_357/CO[3]
                         net (fo=1, routed)           0.000    38.752    autotester/inputs/i__carry_i_357_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.866 r  autotester/inputs/i__carry_i_271/CO[3]
                         net (fo=1, routed)           0.000    38.866    autotester/inputs/i__carry_i_271_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.023 r  autotester/inputs/i__carry_i_160/CO[1]
                         net (fo=21, routed)          1.224    40.246    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.329    40.575 r  autotester/alu16/adder/i__carry_i_594/O
                         net (fo=1, routed)           0.000    40.575    autotester/inputs/i__carry_i_590[0]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.125 r  autotester/inputs/i__carry_i_530/CO[3]
                         net (fo=1, routed)           0.000    41.125    autotester/inputs/i__carry_i_530_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.239 r  autotester/inputs/i__carry_i_453/CO[3]
                         net (fo=1, routed)           0.009    41.248    autotester/inputs/i__carry_i_453_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.362 r  autotester/inputs/i__carry_i_374/CO[3]
                         net (fo=1, routed)           0.000    41.362    autotester/inputs/i__carry_i_374_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.476 r  autotester/inputs/i__carry_i_293/CO[3]
                         net (fo=1, routed)           0.000    41.476    autotester/inputs/i__carry_i_293_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.633 r  autotester/inputs/i__carry_i_191/CO[1]
                         net (fo=21, routed)          1.554    43.187    autotester/inputs/i__carry__0_i_52_0[4]
    SLICE_X54Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.987 r  autotester/inputs/i__carry_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.987    autotester/inputs/i__carry_i_525_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.104 r  autotester/inputs/i__carry_i_448/CO[3]
                         net (fo=1, routed)           0.009    44.113    autotester/inputs/i__carry_i_448_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.230 r  autotester/inputs/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.000    44.230    autotester/inputs/i__carry_i_369_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.347 r  autotester/inputs/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    44.347    autotester/inputs/i__carry_i_283_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.504 r  autotester/inputs/i__carry_i_201/CO[1]
                         net (fo=22, routed)          1.895    46.399    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.731 r  autotester/alu16/adder/i__carry_i_586/O
                         net (fo=1, routed)           0.000    46.731    autotester/inputs/i__carry_i_601_0[1]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.132 r  autotester/inputs/i__carry_i_524/CO[3]
                         net (fo=1, routed)           0.000    47.132    autotester/inputs/i__carry_i_524_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.246 r  autotester/inputs/i__carry_i_447/CO[3]
                         net (fo=1, routed)           0.009    47.255    autotester/inputs/i__carry_i_447_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.369 r  autotester/inputs/i__carry_i_368/CO[3]
                         net (fo=1, routed)           0.000    47.369    autotester/inputs/i__carry_i_368_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.483 r  autotester/inputs/i__carry_i_282/CO[3]
                         net (fo=1, routed)           0.000    47.483    autotester/inputs/i__carry_i_282_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.640 r  autotester/inputs/i__carry_i_178/CO[1]
                         net (fo=22, routed)          1.209    48.849    autotester/inputs/i__carry__0_i_52_0[2]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.329    49.178 r  autotester/inputs/i__carry_i_602/O
                         net (fo=1, routed)           0.000    49.178    autotester/inputs/i__carry_i_602_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.711 r  autotester/inputs/i__carry_i_540/CO[3]
                         net (fo=1, routed)           0.000    49.711    autotester/inputs/i__carry_i_540_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.828 r  autotester/inputs/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.009    49.837    autotester/inputs/i__carry_i_465_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.954 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    49.954    autotester/inputs/i__carry_i_387_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.071 r  autotester/inputs/i__carry_i_305/CO[3]
                         net (fo=1, routed)           0.000    50.071    autotester/inputs/i__carry_i_305_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.228 r  autotester/inputs/i__carry_i_303/CO[1]
                         net (fo=22, routed)          1.699    51.927    autotester/inputs/i__carry__0_i_52_0[1]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.332    52.259 r  autotester/inputs/i__carry_i_598/O
                         net (fo=1, routed)           0.000    52.259    autotester/inputs/i__carry_i_598_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.809 r  autotester/inputs/i__carry_i_539/CO[3]
                         net (fo=1, routed)           0.000    52.809    autotester/inputs/i__carry_i_539_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.923 r  autotester/inputs/i__carry_i_464/CO[3]
                         net (fo=1, routed)           0.000    52.923    autotester/inputs/i__carry_i_464_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.037 r  autotester/inputs/i__carry_i_386/CO[3]
                         net (fo=1, routed)           0.009    53.046    autotester/inputs/i__carry_i_386_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.160 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    53.160    autotester/inputs/i__carry_i_304_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.317 r  autotester/inputs/i__carry_i_210/CO[1]
                         net (fo=22, routed)          1.428    54.745    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.074 r  autotester/alu16/adder/i__carry_i_606/O
                         net (fo=1, routed)           0.000    55.074    autotester/inputs/i__carry_i_474_1[0]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.624 r  autotester/inputs/i__carry_i_549/CO[3]
                         net (fo=1, routed)           0.000    55.624    autotester/inputs/i__carry_i_549_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.738 r  autotester/inputs/i__carry_i_474/CO[3]
                         net (fo=1, routed)           0.000    55.738    autotester/inputs/i__carry_i_474_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.852 r  autotester/inputs/i__carry_i_396/CO[3]
                         net (fo=1, routed)           0.009    55.861    autotester/inputs/i__carry_i_396_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.975 r  autotester/inputs/i__carry_i_310/CO[3]
                         net (fo=1, routed)           0.000    55.975    autotester/inputs/i__carry_i_310_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.246 f  autotester/inputs/i__carry_i_226/CO[0]
                         net (fo=2, routed)           1.421    57.667    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X57Y21         LUT4 (Prop_lut4_I3_O)        0.373    58.040 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_33/O
                         net (fo=1, routed)           0.947    58.987    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_33_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.124    59.111 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_18/O
                         net (fo=1, routed)           0.154    59.264    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_18_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124    59.388 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_8/O
                         net (fo=2, routed)           1.118    60.507    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_8_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I3_O)        0.124    60.631 r  autotester/inputs/i__carry_i_24/O
                         net (fo=1, routed)           0.295    60.926    autotester/inputs/i__carry_i_24_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I2_O)        0.124    61.050 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    61.050    autotester/inputs_n_3
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.582 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    61.582    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.739 r  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.955    62.694    autotester/inputs/CO[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.357    63.051 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_5/O
                         net (fo=1, routed)           0.441    63.492    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_5_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.326    63.818 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_4/O
                         net (fo=5, routed)           1.152    64.970    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_4_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.124    65.094 r  autotester/inputs/FSM_sequential_M_feeder_q[0]_i_1/O
                         net (fo=1, routed)           0.000    65.094    autotester/M_feeder_d[0]
    SLICE_X55Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.066ns  (logic 25.810ns (39.667%)  route 39.256ns (60.333%))
  Logic Levels:           109  (CARRY4=80 FDRE=1 LUT1=1 LUT3=15 LUT4=1 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=65, routed)          1.713     2.169    autotester/inputs/Q[0]
    SLICE_X53Y35         LUT5 (Prop_lut5_I0_O)        0.124     2.293 r  autotester/inputs/s0_i_203/O
                         net (fo=1, routed)           0.000     2.293    autotester/inputs/s0_i_203_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.843 r  autotester/inputs/s0_i_106/CO[3]
                         net (fo=1, routed)           0.000     2.843    autotester/inputs/s0_i_106_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.065 r  autotester/inputs/s0_i_197/O[0]
                         net (fo=75, routed)          2.770     5.834    autotester/inputs/out3[8]
    SLICE_X58Y32         LUT6 (Prop_lut6_I3_O)        0.299     6.133 f  autotester/inputs/s0_i_192/O
                         net (fo=5, routed)           1.000     7.134    autotester/inputs/s0_i_192_n_0
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.152     7.286 f  autotester/inputs/s0_i_97/O
                         net (fo=4, routed)           1.384     8.670    autotester/inputs/s0_i_97_n_0
    SLICE_X50Y31         LUT3 (Prop_lut3_I2_O)        0.370     9.040 f  autotester/inputs/s0_i_41/O
                         net (fo=3, routed)           0.600     9.640    autotester/inputs/s0_i_41_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.328     9.968 f  autotester/inputs/s0_i_33/O
                         net (fo=3, routed)           0.739    10.707    autotester/inputs/M_inputs_out[21]
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  autotester/inputs/s0_i_1__0/O
                         net (fo=22, routed)          1.973    12.803    autotester/inputs/M_alu16_b[15]
    SLICE_X52Y31         LUT1 (Prop_lut1_I0_O)        0.124    12.927 r  autotester/inputs/i__carry__0_i_92/O
                         net (fo=1, routed)           0.000    12.927    autotester/inputs/i__carry__0_i_92_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.303 r  autotester/inputs/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.303    autotester/inputs/i__carry__0_i_52_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.557 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=20, routed)          1.263    14.821    autotester/inputs/i__carry__0_i_52_0[14]
    SLICE_X51Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.644 r  autotester/inputs/i__carry_i_500/CO[3]
                         net (fo=1, routed)           0.000    15.644    autotester/inputs/i__carry_i_500_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.758 r  autotester/inputs/i__carry_i_426/CO[3]
                         net (fo=1, routed)           0.000    15.758    autotester/inputs/i__carry_i_426_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.872 r  autotester/inputs/i__carry__0_i_125/CO[3]
                         net (fo=1, routed)           0.000    15.872    autotester/inputs/i__carry__0_i_125_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.986 r  autotester/inputs/i__carry__0_i_108/CO[3]
                         net (fo=1, routed)           0.000    15.986    autotester/inputs/i__carry__0_i_108_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.143 r  autotester/inputs/i__carry__0_i_77/CO[1]
                         net (fo=21, routed)          1.694    17.836    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.329    18.165 r  autotester/alu16/adder/i__carry_i_570/O
                         net (fo=1, routed)           0.000    18.165    autotester/inputs/i__carry_i_566[0]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.715 r  autotester/inputs/i__carry_i_495/CO[3]
                         net (fo=1, routed)           0.000    18.715    autotester/inputs/i__carry_i_495_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.829 r  autotester/inputs/i__carry_i_421/CO[3]
                         net (fo=1, routed)           0.000    18.829    autotester/inputs/i__carry_i_421_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.943 r  autotester/inputs/i__carry_i_345/CO[3]
                         net (fo=1, routed)           0.000    18.943    autotester/inputs/i__carry_i_345_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.057 r  autotester/inputs/i__carry__0_i_103/CO[3]
                         net (fo=1, routed)           0.000    19.057    autotester/inputs/i__carry__0_i_103_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.214 r  autotester/inputs/i__carry__0_i_82/CO[1]
                         net (fo=21, routed)          1.467    20.681    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    21.010 r  autotester/alu16/adder/i__carry_i_496/O
                         net (fo=1, routed)           0.000    21.010    autotester/inputs/i__carry_i_493[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.386 r  autotester/inputs/i__carry_i_416/CO[3]
                         net (fo=1, routed)           0.000    21.386    autotester/inputs/i__carry_i_416_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.503 r  autotester/inputs/i__carry_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.503    autotester/inputs/i__carry_i_340_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.620 r  autotester/inputs/i__carry_i_261/CO[3]
                         net (fo=1, routed)           0.000    21.620    autotester/inputs/i__carry_i_261_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.777 r  autotester/inputs/i__carry__0_i_67/CO[1]
                         net (fo=22, routed)          1.325    23.102    autotester/inputs/i__carry__0_i_52_0[11]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    23.434 r  autotester/inputs/i__carry_i_564/O
                         net (fo=1, routed)           0.000    23.434    autotester/inputs/i__carry_i_564_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  autotester/inputs/i__carry_i_485/CO[3]
                         net (fo=1, routed)           0.000    23.984    autotester/inputs/i__carry_i_485_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  autotester/inputs/i__carry_i_411/CO[3]
                         net (fo=1, routed)           0.009    24.107    autotester/inputs/i__carry_i_411_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.221 r  autotester/inputs/i__carry_i_335/CO[3]
                         net (fo=1, routed)           0.000    24.221    autotester/inputs/i__carry_i_335_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.335 r  autotester/inputs/i__carry_i_260/CO[3]
                         net (fo=1, routed)           0.000    24.335    autotester/inputs/i__carry_i_260_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.492 r  autotester/inputs/i__carry_i_141/CO[1]
                         net (fo=21, routed)          2.109    26.601    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.329    26.930 r  autotester/alu16/adder/i__carry_i_558/O
                         net (fo=1, routed)           0.000    26.930    autotester/inputs/i__carry_i_556[2]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.306 r  autotester/inputs/i__carry_i_480/CO[3]
                         net (fo=1, routed)           0.000    27.306    autotester/inputs/i__carry_i_480_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.423 r  autotester/inputs/i__carry_i_406/CO[3]
                         net (fo=1, routed)           0.000    27.423    autotester/inputs/i__carry_i_406_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.540 r  autotester/inputs/i__carry_i_328/CO[3]
                         net (fo=1, routed)           0.000    27.540    autotester/inputs/i__carry_i_328_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.657 r  autotester/inputs/i__carry_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.657    autotester/inputs/i__carry_i_239_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.814 r  autotester/inputs/i__carry_i_238/CO[1]
                         net (fo=22, routed)          1.180    28.994    autotester/inputs/i__carry__0_i_52_0[9]
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.332    29.326 r  autotester/inputs/i__carry_i_557/O
                         net (fo=1, routed)           0.000    29.326    autotester/inputs/i__carry_i_557_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.876 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    29.876    autotester/inputs/i__carry_i_479_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  autotester/inputs/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    29.990    autotester/inputs/i__carry_i_405_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  autotester/inputs/i__carry_i_327/CO[3]
                         net (fo=1, routed)           0.000    30.104    autotester/inputs/i__carry_i_327_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  autotester/inputs/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    30.218    autotester/inputs/i__carry_i_237_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.375 r  autotester/inputs/i__carry_i_123/CO[1]
                         net (fo=22, routed)          1.459    31.834    autotester/inputs/i__carry__0_i_52_0[8]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.163 r  autotester/inputs/i__carry_i_577/O
                         net (fo=1, routed)           0.000    32.163    autotester/inputs/i__carry_i_577_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.713 r  autotester/inputs/i__carry_i_509/CO[3]
                         net (fo=1, routed)           0.000    32.713    autotester/inputs/i__carry_i_509_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.827 r  autotester/inputs/i__carry_i_431/CO[3]
                         net (fo=1, routed)           0.009    32.836    autotester/inputs/i__carry_i_431_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.950 r  autotester/inputs/i__carry_i_352/CO[3]
                         net (fo=1, routed)           0.000    32.950    autotester/inputs/i__carry_i_352_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.064 r  autotester/inputs/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    33.064    autotester/inputs/i__carry_i_268_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.221 r  autotester/inputs/i__carry_i_158/CO[1]
                         net (fo=22, routed)          1.379    34.600    autotester/inputs/i__carry__0_i_52_0[7]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.329    34.929 r  autotester/inputs/i__carry_i_584/O
                         net (fo=1, routed)           0.000    34.929    autotester/inputs/i__carry_i_584_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.479 r  autotester/inputs/i__carry_i_515/CO[3]
                         net (fo=1, routed)           0.000    35.479    autotester/inputs/i__carry_i_515_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.593 r  autotester/inputs/i__carry_i_437/CO[3]
                         net (fo=1, routed)           0.009    35.602    autotester/inputs/i__carry_i_437_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.716 r  autotester/inputs/i__carry_i_358/CO[3]
                         net (fo=1, routed)           0.000    35.716    autotester/inputs/i__carry_i_358_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.830 r  autotester/inputs/i__carry_i_272/CO[3]
                         net (fo=1, routed)           0.000    35.830    autotester/inputs/i__carry_i_272_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.987 r  autotester/inputs/i__carry_i_169/CO[1]
                         net (fo=21, routed)          1.649    37.636    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.329    37.965 r  autotester/alu16/adder/i__carry_i_580/O
                         net (fo=1, routed)           0.000    37.965    autotester/inputs/i__carry_i_593[0]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.515 r  autotester/inputs/i__carry_i_514/CO[3]
                         net (fo=1, routed)           0.000    38.515    autotester/inputs/i__carry_i_514_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  autotester/inputs/i__carry_i_436/CO[3]
                         net (fo=1, routed)           0.009    38.638    autotester/inputs/i__carry_i_436_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.752 r  autotester/inputs/i__carry_i_357/CO[3]
                         net (fo=1, routed)           0.000    38.752    autotester/inputs/i__carry_i_357_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.866 r  autotester/inputs/i__carry_i_271/CO[3]
                         net (fo=1, routed)           0.000    38.866    autotester/inputs/i__carry_i_271_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.023 r  autotester/inputs/i__carry_i_160/CO[1]
                         net (fo=21, routed)          1.224    40.246    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.329    40.575 r  autotester/alu16/adder/i__carry_i_594/O
                         net (fo=1, routed)           0.000    40.575    autotester/inputs/i__carry_i_590[0]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.125 r  autotester/inputs/i__carry_i_530/CO[3]
                         net (fo=1, routed)           0.000    41.125    autotester/inputs/i__carry_i_530_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.239 r  autotester/inputs/i__carry_i_453/CO[3]
                         net (fo=1, routed)           0.009    41.248    autotester/inputs/i__carry_i_453_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.362 r  autotester/inputs/i__carry_i_374/CO[3]
                         net (fo=1, routed)           0.000    41.362    autotester/inputs/i__carry_i_374_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.476 r  autotester/inputs/i__carry_i_293/CO[3]
                         net (fo=1, routed)           0.000    41.476    autotester/inputs/i__carry_i_293_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.633 r  autotester/inputs/i__carry_i_191/CO[1]
                         net (fo=21, routed)          1.554    43.187    autotester/inputs/i__carry__0_i_52_0[4]
    SLICE_X54Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.987 r  autotester/inputs/i__carry_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.987    autotester/inputs/i__carry_i_525_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.104 r  autotester/inputs/i__carry_i_448/CO[3]
                         net (fo=1, routed)           0.009    44.113    autotester/inputs/i__carry_i_448_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.230 r  autotester/inputs/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.000    44.230    autotester/inputs/i__carry_i_369_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.347 r  autotester/inputs/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    44.347    autotester/inputs/i__carry_i_283_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.504 r  autotester/inputs/i__carry_i_201/CO[1]
                         net (fo=22, routed)          1.895    46.399    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.731 r  autotester/alu16/adder/i__carry_i_586/O
                         net (fo=1, routed)           0.000    46.731    autotester/inputs/i__carry_i_601_0[1]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.132 r  autotester/inputs/i__carry_i_524/CO[3]
                         net (fo=1, routed)           0.000    47.132    autotester/inputs/i__carry_i_524_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.246 r  autotester/inputs/i__carry_i_447/CO[3]
                         net (fo=1, routed)           0.009    47.255    autotester/inputs/i__carry_i_447_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.369 r  autotester/inputs/i__carry_i_368/CO[3]
                         net (fo=1, routed)           0.000    47.369    autotester/inputs/i__carry_i_368_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.483 r  autotester/inputs/i__carry_i_282/CO[3]
                         net (fo=1, routed)           0.000    47.483    autotester/inputs/i__carry_i_282_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.640 r  autotester/inputs/i__carry_i_178/CO[1]
                         net (fo=22, routed)          1.209    48.849    autotester/inputs/i__carry__0_i_52_0[2]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.329    49.178 r  autotester/inputs/i__carry_i_602/O
                         net (fo=1, routed)           0.000    49.178    autotester/inputs/i__carry_i_602_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.711 r  autotester/inputs/i__carry_i_540/CO[3]
                         net (fo=1, routed)           0.000    49.711    autotester/inputs/i__carry_i_540_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.828 r  autotester/inputs/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.009    49.837    autotester/inputs/i__carry_i_465_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.954 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    49.954    autotester/inputs/i__carry_i_387_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.071 r  autotester/inputs/i__carry_i_305/CO[3]
                         net (fo=1, routed)           0.000    50.071    autotester/inputs/i__carry_i_305_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.228 r  autotester/inputs/i__carry_i_303/CO[1]
                         net (fo=22, routed)          1.699    51.927    autotester/inputs/i__carry__0_i_52_0[1]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.332    52.259 r  autotester/inputs/i__carry_i_598/O
                         net (fo=1, routed)           0.000    52.259    autotester/inputs/i__carry_i_598_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.809 r  autotester/inputs/i__carry_i_539/CO[3]
                         net (fo=1, routed)           0.000    52.809    autotester/inputs/i__carry_i_539_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.923 r  autotester/inputs/i__carry_i_464/CO[3]
                         net (fo=1, routed)           0.000    52.923    autotester/inputs/i__carry_i_464_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.037 r  autotester/inputs/i__carry_i_386/CO[3]
                         net (fo=1, routed)           0.009    53.046    autotester/inputs/i__carry_i_386_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.160 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    53.160    autotester/inputs/i__carry_i_304_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.317 r  autotester/inputs/i__carry_i_210/CO[1]
                         net (fo=22, routed)          1.428    54.745    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.074 r  autotester/alu16/adder/i__carry_i_606/O
                         net (fo=1, routed)           0.000    55.074    autotester/inputs/i__carry_i_474_1[0]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.624 r  autotester/inputs/i__carry_i_549/CO[3]
                         net (fo=1, routed)           0.000    55.624    autotester/inputs/i__carry_i_549_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.738 r  autotester/inputs/i__carry_i_474/CO[3]
                         net (fo=1, routed)           0.000    55.738    autotester/inputs/i__carry_i_474_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.852 r  autotester/inputs/i__carry_i_396/CO[3]
                         net (fo=1, routed)           0.009    55.861    autotester/inputs/i__carry_i_396_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.975 r  autotester/inputs/i__carry_i_310/CO[3]
                         net (fo=1, routed)           0.000    55.975    autotester/inputs/i__carry_i_310_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.246 f  autotester/inputs/i__carry_i_226/CO[0]
                         net (fo=2, routed)           1.421    57.667    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X57Y21         LUT4 (Prop_lut4_I3_O)        0.373    58.040 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_33/O
                         net (fo=1, routed)           0.947    58.987    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_33_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.124    59.111 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_18/O
                         net (fo=1, routed)           0.154    59.264    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_18_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124    59.388 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_8/O
                         net (fo=2, routed)           1.118    60.507    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_8_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I3_O)        0.124    60.631 r  autotester/inputs/i__carry_i_24/O
                         net (fo=1, routed)           0.295    60.926    autotester/inputs/i__carry_i_24_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I2_O)        0.124    61.050 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    61.050    autotester/inputs_n_3
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.582 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    61.582    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.739 f  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.955    62.694    autotester/inputs/CO[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.357    63.051 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_5/O
                         net (fo=1, routed)           0.441    63.492    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_5_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.326    63.818 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_4/O
                         net (fo=5, routed)           1.124    64.942    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_4_n_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I5_O)        0.124    65.066 r  autotester/inputs/FSM_sequential_M_feeder_q[2]_i_1/O
                         net (fo=1, routed)           0.000    65.066    autotester/M_feeder_d[2]
    SLICE_X57Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.890ns  (logic 25.810ns (39.775%)  route 39.080ns (60.225%))
  Logic Levels:           109  (CARRY4=80 FDRE=1 LUT1=1 LUT3=15 LUT4=1 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=65, routed)          1.713     2.169    autotester/inputs/Q[0]
    SLICE_X53Y35         LUT5 (Prop_lut5_I0_O)        0.124     2.293 r  autotester/inputs/s0_i_203/O
                         net (fo=1, routed)           0.000     2.293    autotester/inputs/s0_i_203_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.843 r  autotester/inputs/s0_i_106/CO[3]
                         net (fo=1, routed)           0.000     2.843    autotester/inputs/s0_i_106_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.065 r  autotester/inputs/s0_i_197/O[0]
                         net (fo=75, routed)          2.770     5.834    autotester/inputs/out3[8]
    SLICE_X58Y32         LUT6 (Prop_lut6_I3_O)        0.299     6.133 f  autotester/inputs/s0_i_192/O
                         net (fo=5, routed)           1.000     7.134    autotester/inputs/s0_i_192_n_0
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.152     7.286 f  autotester/inputs/s0_i_97/O
                         net (fo=4, routed)           1.384     8.670    autotester/inputs/s0_i_97_n_0
    SLICE_X50Y31         LUT3 (Prop_lut3_I2_O)        0.370     9.040 f  autotester/inputs/s0_i_41/O
                         net (fo=3, routed)           0.600     9.640    autotester/inputs/s0_i_41_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.328     9.968 f  autotester/inputs/s0_i_33/O
                         net (fo=3, routed)           0.739    10.707    autotester/inputs/M_inputs_out[21]
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  autotester/inputs/s0_i_1__0/O
                         net (fo=22, routed)          1.973    12.803    autotester/inputs/M_alu16_b[15]
    SLICE_X52Y31         LUT1 (Prop_lut1_I0_O)        0.124    12.927 r  autotester/inputs/i__carry__0_i_92/O
                         net (fo=1, routed)           0.000    12.927    autotester/inputs/i__carry__0_i_92_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.303 r  autotester/inputs/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.303    autotester/inputs/i__carry__0_i_52_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.557 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=20, routed)          1.263    14.821    autotester/inputs/i__carry__0_i_52_0[14]
    SLICE_X51Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.644 r  autotester/inputs/i__carry_i_500/CO[3]
                         net (fo=1, routed)           0.000    15.644    autotester/inputs/i__carry_i_500_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.758 r  autotester/inputs/i__carry_i_426/CO[3]
                         net (fo=1, routed)           0.000    15.758    autotester/inputs/i__carry_i_426_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.872 r  autotester/inputs/i__carry__0_i_125/CO[3]
                         net (fo=1, routed)           0.000    15.872    autotester/inputs/i__carry__0_i_125_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.986 r  autotester/inputs/i__carry__0_i_108/CO[3]
                         net (fo=1, routed)           0.000    15.986    autotester/inputs/i__carry__0_i_108_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.143 r  autotester/inputs/i__carry__0_i_77/CO[1]
                         net (fo=21, routed)          1.694    17.836    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.329    18.165 r  autotester/alu16/adder/i__carry_i_570/O
                         net (fo=1, routed)           0.000    18.165    autotester/inputs/i__carry_i_566[0]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.715 r  autotester/inputs/i__carry_i_495/CO[3]
                         net (fo=1, routed)           0.000    18.715    autotester/inputs/i__carry_i_495_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.829 r  autotester/inputs/i__carry_i_421/CO[3]
                         net (fo=1, routed)           0.000    18.829    autotester/inputs/i__carry_i_421_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.943 r  autotester/inputs/i__carry_i_345/CO[3]
                         net (fo=1, routed)           0.000    18.943    autotester/inputs/i__carry_i_345_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.057 r  autotester/inputs/i__carry__0_i_103/CO[3]
                         net (fo=1, routed)           0.000    19.057    autotester/inputs/i__carry__0_i_103_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.214 r  autotester/inputs/i__carry__0_i_82/CO[1]
                         net (fo=21, routed)          1.467    20.681    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    21.010 r  autotester/alu16/adder/i__carry_i_496/O
                         net (fo=1, routed)           0.000    21.010    autotester/inputs/i__carry_i_493[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.386 r  autotester/inputs/i__carry_i_416/CO[3]
                         net (fo=1, routed)           0.000    21.386    autotester/inputs/i__carry_i_416_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.503 r  autotester/inputs/i__carry_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.503    autotester/inputs/i__carry_i_340_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.620 r  autotester/inputs/i__carry_i_261/CO[3]
                         net (fo=1, routed)           0.000    21.620    autotester/inputs/i__carry_i_261_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.777 r  autotester/inputs/i__carry__0_i_67/CO[1]
                         net (fo=22, routed)          1.325    23.102    autotester/inputs/i__carry__0_i_52_0[11]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    23.434 r  autotester/inputs/i__carry_i_564/O
                         net (fo=1, routed)           0.000    23.434    autotester/inputs/i__carry_i_564_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  autotester/inputs/i__carry_i_485/CO[3]
                         net (fo=1, routed)           0.000    23.984    autotester/inputs/i__carry_i_485_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  autotester/inputs/i__carry_i_411/CO[3]
                         net (fo=1, routed)           0.009    24.107    autotester/inputs/i__carry_i_411_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.221 r  autotester/inputs/i__carry_i_335/CO[3]
                         net (fo=1, routed)           0.000    24.221    autotester/inputs/i__carry_i_335_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.335 r  autotester/inputs/i__carry_i_260/CO[3]
                         net (fo=1, routed)           0.000    24.335    autotester/inputs/i__carry_i_260_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.492 r  autotester/inputs/i__carry_i_141/CO[1]
                         net (fo=21, routed)          2.109    26.601    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.329    26.930 r  autotester/alu16/adder/i__carry_i_558/O
                         net (fo=1, routed)           0.000    26.930    autotester/inputs/i__carry_i_556[2]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.306 r  autotester/inputs/i__carry_i_480/CO[3]
                         net (fo=1, routed)           0.000    27.306    autotester/inputs/i__carry_i_480_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.423 r  autotester/inputs/i__carry_i_406/CO[3]
                         net (fo=1, routed)           0.000    27.423    autotester/inputs/i__carry_i_406_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.540 r  autotester/inputs/i__carry_i_328/CO[3]
                         net (fo=1, routed)           0.000    27.540    autotester/inputs/i__carry_i_328_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.657 r  autotester/inputs/i__carry_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.657    autotester/inputs/i__carry_i_239_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.814 r  autotester/inputs/i__carry_i_238/CO[1]
                         net (fo=22, routed)          1.180    28.994    autotester/inputs/i__carry__0_i_52_0[9]
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.332    29.326 r  autotester/inputs/i__carry_i_557/O
                         net (fo=1, routed)           0.000    29.326    autotester/inputs/i__carry_i_557_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.876 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    29.876    autotester/inputs/i__carry_i_479_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  autotester/inputs/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    29.990    autotester/inputs/i__carry_i_405_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  autotester/inputs/i__carry_i_327/CO[3]
                         net (fo=1, routed)           0.000    30.104    autotester/inputs/i__carry_i_327_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  autotester/inputs/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    30.218    autotester/inputs/i__carry_i_237_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.375 r  autotester/inputs/i__carry_i_123/CO[1]
                         net (fo=22, routed)          1.459    31.834    autotester/inputs/i__carry__0_i_52_0[8]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.163 r  autotester/inputs/i__carry_i_577/O
                         net (fo=1, routed)           0.000    32.163    autotester/inputs/i__carry_i_577_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.713 r  autotester/inputs/i__carry_i_509/CO[3]
                         net (fo=1, routed)           0.000    32.713    autotester/inputs/i__carry_i_509_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.827 r  autotester/inputs/i__carry_i_431/CO[3]
                         net (fo=1, routed)           0.009    32.836    autotester/inputs/i__carry_i_431_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.950 r  autotester/inputs/i__carry_i_352/CO[3]
                         net (fo=1, routed)           0.000    32.950    autotester/inputs/i__carry_i_352_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.064 r  autotester/inputs/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    33.064    autotester/inputs/i__carry_i_268_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.221 r  autotester/inputs/i__carry_i_158/CO[1]
                         net (fo=22, routed)          1.379    34.600    autotester/inputs/i__carry__0_i_52_0[7]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.329    34.929 r  autotester/inputs/i__carry_i_584/O
                         net (fo=1, routed)           0.000    34.929    autotester/inputs/i__carry_i_584_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.479 r  autotester/inputs/i__carry_i_515/CO[3]
                         net (fo=1, routed)           0.000    35.479    autotester/inputs/i__carry_i_515_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.593 r  autotester/inputs/i__carry_i_437/CO[3]
                         net (fo=1, routed)           0.009    35.602    autotester/inputs/i__carry_i_437_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.716 r  autotester/inputs/i__carry_i_358/CO[3]
                         net (fo=1, routed)           0.000    35.716    autotester/inputs/i__carry_i_358_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.830 r  autotester/inputs/i__carry_i_272/CO[3]
                         net (fo=1, routed)           0.000    35.830    autotester/inputs/i__carry_i_272_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.987 r  autotester/inputs/i__carry_i_169/CO[1]
                         net (fo=21, routed)          1.649    37.636    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.329    37.965 r  autotester/alu16/adder/i__carry_i_580/O
                         net (fo=1, routed)           0.000    37.965    autotester/inputs/i__carry_i_593[0]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.515 r  autotester/inputs/i__carry_i_514/CO[3]
                         net (fo=1, routed)           0.000    38.515    autotester/inputs/i__carry_i_514_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  autotester/inputs/i__carry_i_436/CO[3]
                         net (fo=1, routed)           0.009    38.638    autotester/inputs/i__carry_i_436_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.752 r  autotester/inputs/i__carry_i_357/CO[3]
                         net (fo=1, routed)           0.000    38.752    autotester/inputs/i__carry_i_357_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.866 r  autotester/inputs/i__carry_i_271/CO[3]
                         net (fo=1, routed)           0.000    38.866    autotester/inputs/i__carry_i_271_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.023 r  autotester/inputs/i__carry_i_160/CO[1]
                         net (fo=21, routed)          1.224    40.246    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.329    40.575 r  autotester/alu16/adder/i__carry_i_594/O
                         net (fo=1, routed)           0.000    40.575    autotester/inputs/i__carry_i_590[0]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.125 r  autotester/inputs/i__carry_i_530/CO[3]
                         net (fo=1, routed)           0.000    41.125    autotester/inputs/i__carry_i_530_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.239 r  autotester/inputs/i__carry_i_453/CO[3]
                         net (fo=1, routed)           0.009    41.248    autotester/inputs/i__carry_i_453_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.362 r  autotester/inputs/i__carry_i_374/CO[3]
                         net (fo=1, routed)           0.000    41.362    autotester/inputs/i__carry_i_374_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.476 r  autotester/inputs/i__carry_i_293/CO[3]
                         net (fo=1, routed)           0.000    41.476    autotester/inputs/i__carry_i_293_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.633 r  autotester/inputs/i__carry_i_191/CO[1]
                         net (fo=21, routed)          1.554    43.187    autotester/inputs/i__carry__0_i_52_0[4]
    SLICE_X54Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.987 r  autotester/inputs/i__carry_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.987    autotester/inputs/i__carry_i_525_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.104 r  autotester/inputs/i__carry_i_448/CO[3]
                         net (fo=1, routed)           0.009    44.113    autotester/inputs/i__carry_i_448_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.230 r  autotester/inputs/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.000    44.230    autotester/inputs/i__carry_i_369_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.347 r  autotester/inputs/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    44.347    autotester/inputs/i__carry_i_283_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.504 r  autotester/inputs/i__carry_i_201/CO[1]
                         net (fo=22, routed)          1.895    46.399    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.731 r  autotester/alu16/adder/i__carry_i_586/O
                         net (fo=1, routed)           0.000    46.731    autotester/inputs/i__carry_i_601_0[1]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.132 r  autotester/inputs/i__carry_i_524/CO[3]
                         net (fo=1, routed)           0.000    47.132    autotester/inputs/i__carry_i_524_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.246 r  autotester/inputs/i__carry_i_447/CO[3]
                         net (fo=1, routed)           0.009    47.255    autotester/inputs/i__carry_i_447_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.369 r  autotester/inputs/i__carry_i_368/CO[3]
                         net (fo=1, routed)           0.000    47.369    autotester/inputs/i__carry_i_368_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.483 r  autotester/inputs/i__carry_i_282/CO[3]
                         net (fo=1, routed)           0.000    47.483    autotester/inputs/i__carry_i_282_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.640 r  autotester/inputs/i__carry_i_178/CO[1]
                         net (fo=22, routed)          1.209    48.849    autotester/inputs/i__carry__0_i_52_0[2]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.329    49.178 r  autotester/inputs/i__carry_i_602/O
                         net (fo=1, routed)           0.000    49.178    autotester/inputs/i__carry_i_602_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.711 r  autotester/inputs/i__carry_i_540/CO[3]
                         net (fo=1, routed)           0.000    49.711    autotester/inputs/i__carry_i_540_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.828 r  autotester/inputs/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.009    49.837    autotester/inputs/i__carry_i_465_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.954 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    49.954    autotester/inputs/i__carry_i_387_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.071 r  autotester/inputs/i__carry_i_305/CO[3]
                         net (fo=1, routed)           0.000    50.071    autotester/inputs/i__carry_i_305_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.228 r  autotester/inputs/i__carry_i_303/CO[1]
                         net (fo=22, routed)          1.699    51.927    autotester/inputs/i__carry__0_i_52_0[1]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.332    52.259 r  autotester/inputs/i__carry_i_598/O
                         net (fo=1, routed)           0.000    52.259    autotester/inputs/i__carry_i_598_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.809 r  autotester/inputs/i__carry_i_539/CO[3]
                         net (fo=1, routed)           0.000    52.809    autotester/inputs/i__carry_i_539_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.923 r  autotester/inputs/i__carry_i_464/CO[3]
                         net (fo=1, routed)           0.000    52.923    autotester/inputs/i__carry_i_464_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.037 r  autotester/inputs/i__carry_i_386/CO[3]
                         net (fo=1, routed)           0.009    53.046    autotester/inputs/i__carry_i_386_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.160 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    53.160    autotester/inputs/i__carry_i_304_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.317 r  autotester/inputs/i__carry_i_210/CO[1]
                         net (fo=22, routed)          1.428    54.745    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.074 r  autotester/alu16/adder/i__carry_i_606/O
                         net (fo=1, routed)           0.000    55.074    autotester/inputs/i__carry_i_474_1[0]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.624 r  autotester/inputs/i__carry_i_549/CO[3]
                         net (fo=1, routed)           0.000    55.624    autotester/inputs/i__carry_i_549_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.738 r  autotester/inputs/i__carry_i_474/CO[3]
                         net (fo=1, routed)           0.000    55.738    autotester/inputs/i__carry_i_474_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.852 r  autotester/inputs/i__carry_i_396/CO[3]
                         net (fo=1, routed)           0.009    55.861    autotester/inputs/i__carry_i_396_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.975 r  autotester/inputs/i__carry_i_310/CO[3]
                         net (fo=1, routed)           0.000    55.975    autotester/inputs/i__carry_i_310_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.246 f  autotester/inputs/i__carry_i_226/CO[0]
                         net (fo=2, routed)           1.421    57.667    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X57Y21         LUT4 (Prop_lut4_I3_O)        0.373    58.040 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_33/O
                         net (fo=1, routed)           0.947    58.987    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_33_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.124    59.111 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_18/O
                         net (fo=1, routed)           0.154    59.264    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_18_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124    59.388 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_8/O
                         net (fo=2, routed)           1.118    60.507    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_8_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I3_O)        0.124    60.631 r  autotester/inputs/i__carry_i_24/O
                         net (fo=1, routed)           0.295    60.926    autotester/inputs/i__carry_i_24_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I2_O)        0.124    61.050 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    61.050    autotester/inputs_n_3
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.582 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    61.582    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.739 f  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.955    62.694    autotester/inputs/CO[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.357    63.051 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_5/O
                         net (fo=1, routed)           0.441    63.492    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_5_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.326    63.818 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_4/O
                         net (fo=5, routed)           0.948    64.766    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_4_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I5_O)        0.124    64.890 r  autotester/inputs/FSM_sequential_M_feeder_q[3]_i_1/O
                         net (fo=1, routed)           0.000    64.890    autotester/M_feeder_d[3]
    SLICE_X54Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.665ns  (logic 25.810ns (39.913%)  route 38.855ns (60.087%))
  Logic Levels:           109  (CARRY4=80 FDRE=1 LUT1=1 LUT3=15 LUT4=1 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=65, routed)          1.713     2.169    autotester/inputs/Q[0]
    SLICE_X53Y35         LUT5 (Prop_lut5_I0_O)        0.124     2.293 r  autotester/inputs/s0_i_203/O
                         net (fo=1, routed)           0.000     2.293    autotester/inputs/s0_i_203_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.843 r  autotester/inputs/s0_i_106/CO[3]
                         net (fo=1, routed)           0.000     2.843    autotester/inputs/s0_i_106_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.065 r  autotester/inputs/s0_i_197/O[0]
                         net (fo=75, routed)          2.770     5.834    autotester/inputs/out3[8]
    SLICE_X58Y32         LUT6 (Prop_lut6_I3_O)        0.299     6.133 f  autotester/inputs/s0_i_192/O
                         net (fo=5, routed)           1.000     7.134    autotester/inputs/s0_i_192_n_0
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.152     7.286 f  autotester/inputs/s0_i_97/O
                         net (fo=4, routed)           1.384     8.670    autotester/inputs/s0_i_97_n_0
    SLICE_X50Y31         LUT3 (Prop_lut3_I2_O)        0.370     9.040 f  autotester/inputs/s0_i_41/O
                         net (fo=3, routed)           0.600     9.640    autotester/inputs/s0_i_41_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.328     9.968 f  autotester/inputs/s0_i_33/O
                         net (fo=3, routed)           0.739    10.707    autotester/inputs/M_inputs_out[21]
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  autotester/inputs/s0_i_1__0/O
                         net (fo=22, routed)          1.973    12.803    autotester/inputs/M_alu16_b[15]
    SLICE_X52Y31         LUT1 (Prop_lut1_I0_O)        0.124    12.927 r  autotester/inputs/i__carry__0_i_92/O
                         net (fo=1, routed)           0.000    12.927    autotester/inputs/i__carry__0_i_92_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.303 r  autotester/inputs/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.303    autotester/inputs/i__carry__0_i_52_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.557 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=20, routed)          1.263    14.821    autotester/inputs/i__carry__0_i_52_0[14]
    SLICE_X51Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.644 r  autotester/inputs/i__carry_i_500/CO[3]
                         net (fo=1, routed)           0.000    15.644    autotester/inputs/i__carry_i_500_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.758 r  autotester/inputs/i__carry_i_426/CO[3]
                         net (fo=1, routed)           0.000    15.758    autotester/inputs/i__carry_i_426_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.872 r  autotester/inputs/i__carry__0_i_125/CO[3]
                         net (fo=1, routed)           0.000    15.872    autotester/inputs/i__carry__0_i_125_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.986 r  autotester/inputs/i__carry__0_i_108/CO[3]
                         net (fo=1, routed)           0.000    15.986    autotester/inputs/i__carry__0_i_108_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.143 r  autotester/inputs/i__carry__0_i_77/CO[1]
                         net (fo=21, routed)          1.694    17.836    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.329    18.165 r  autotester/alu16/adder/i__carry_i_570/O
                         net (fo=1, routed)           0.000    18.165    autotester/inputs/i__carry_i_566[0]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.715 r  autotester/inputs/i__carry_i_495/CO[3]
                         net (fo=1, routed)           0.000    18.715    autotester/inputs/i__carry_i_495_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.829 r  autotester/inputs/i__carry_i_421/CO[3]
                         net (fo=1, routed)           0.000    18.829    autotester/inputs/i__carry_i_421_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.943 r  autotester/inputs/i__carry_i_345/CO[3]
                         net (fo=1, routed)           0.000    18.943    autotester/inputs/i__carry_i_345_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.057 r  autotester/inputs/i__carry__0_i_103/CO[3]
                         net (fo=1, routed)           0.000    19.057    autotester/inputs/i__carry__0_i_103_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.214 r  autotester/inputs/i__carry__0_i_82/CO[1]
                         net (fo=21, routed)          1.467    20.681    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    21.010 r  autotester/alu16/adder/i__carry_i_496/O
                         net (fo=1, routed)           0.000    21.010    autotester/inputs/i__carry_i_493[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.386 r  autotester/inputs/i__carry_i_416/CO[3]
                         net (fo=1, routed)           0.000    21.386    autotester/inputs/i__carry_i_416_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.503 r  autotester/inputs/i__carry_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.503    autotester/inputs/i__carry_i_340_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.620 r  autotester/inputs/i__carry_i_261/CO[3]
                         net (fo=1, routed)           0.000    21.620    autotester/inputs/i__carry_i_261_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.777 r  autotester/inputs/i__carry__0_i_67/CO[1]
                         net (fo=22, routed)          1.325    23.102    autotester/inputs/i__carry__0_i_52_0[11]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    23.434 r  autotester/inputs/i__carry_i_564/O
                         net (fo=1, routed)           0.000    23.434    autotester/inputs/i__carry_i_564_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  autotester/inputs/i__carry_i_485/CO[3]
                         net (fo=1, routed)           0.000    23.984    autotester/inputs/i__carry_i_485_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  autotester/inputs/i__carry_i_411/CO[3]
                         net (fo=1, routed)           0.009    24.107    autotester/inputs/i__carry_i_411_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.221 r  autotester/inputs/i__carry_i_335/CO[3]
                         net (fo=1, routed)           0.000    24.221    autotester/inputs/i__carry_i_335_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.335 r  autotester/inputs/i__carry_i_260/CO[3]
                         net (fo=1, routed)           0.000    24.335    autotester/inputs/i__carry_i_260_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.492 r  autotester/inputs/i__carry_i_141/CO[1]
                         net (fo=21, routed)          2.109    26.601    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.329    26.930 r  autotester/alu16/adder/i__carry_i_558/O
                         net (fo=1, routed)           0.000    26.930    autotester/inputs/i__carry_i_556[2]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.306 r  autotester/inputs/i__carry_i_480/CO[3]
                         net (fo=1, routed)           0.000    27.306    autotester/inputs/i__carry_i_480_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.423 r  autotester/inputs/i__carry_i_406/CO[3]
                         net (fo=1, routed)           0.000    27.423    autotester/inputs/i__carry_i_406_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.540 r  autotester/inputs/i__carry_i_328/CO[3]
                         net (fo=1, routed)           0.000    27.540    autotester/inputs/i__carry_i_328_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.657 r  autotester/inputs/i__carry_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.657    autotester/inputs/i__carry_i_239_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.814 r  autotester/inputs/i__carry_i_238/CO[1]
                         net (fo=22, routed)          1.180    28.994    autotester/inputs/i__carry__0_i_52_0[9]
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.332    29.326 r  autotester/inputs/i__carry_i_557/O
                         net (fo=1, routed)           0.000    29.326    autotester/inputs/i__carry_i_557_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.876 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    29.876    autotester/inputs/i__carry_i_479_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  autotester/inputs/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    29.990    autotester/inputs/i__carry_i_405_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  autotester/inputs/i__carry_i_327/CO[3]
                         net (fo=1, routed)           0.000    30.104    autotester/inputs/i__carry_i_327_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  autotester/inputs/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    30.218    autotester/inputs/i__carry_i_237_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.375 r  autotester/inputs/i__carry_i_123/CO[1]
                         net (fo=22, routed)          1.459    31.834    autotester/inputs/i__carry__0_i_52_0[8]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.163 r  autotester/inputs/i__carry_i_577/O
                         net (fo=1, routed)           0.000    32.163    autotester/inputs/i__carry_i_577_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.713 r  autotester/inputs/i__carry_i_509/CO[3]
                         net (fo=1, routed)           0.000    32.713    autotester/inputs/i__carry_i_509_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.827 r  autotester/inputs/i__carry_i_431/CO[3]
                         net (fo=1, routed)           0.009    32.836    autotester/inputs/i__carry_i_431_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.950 r  autotester/inputs/i__carry_i_352/CO[3]
                         net (fo=1, routed)           0.000    32.950    autotester/inputs/i__carry_i_352_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.064 r  autotester/inputs/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    33.064    autotester/inputs/i__carry_i_268_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.221 r  autotester/inputs/i__carry_i_158/CO[1]
                         net (fo=22, routed)          1.379    34.600    autotester/inputs/i__carry__0_i_52_0[7]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.329    34.929 r  autotester/inputs/i__carry_i_584/O
                         net (fo=1, routed)           0.000    34.929    autotester/inputs/i__carry_i_584_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.479 r  autotester/inputs/i__carry_i_515/CO[3]
                         net (fo=1, routed)           0.000    35.479    autotester/inputs/i__carry_i_515_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.593 r  autotester/inputs/i__carry_i_437/CO[3]
                         net (fo=1, routed)           0.009    35.602    autotester/inputs/i__carry_i_437_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.716 r  autotester/inputs/i__carry_i_358/CO[3]
                         net (fo=1, routed)           0.000    35.716    autotester/inputs/i__carry_i_358_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.830 r  autotester/inputs/i__carry_i_272/CO[3]
                         net (fo=1, routed)           0.000    35.830    autotester/inputs/i__carry_i_272_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.987 r  autotester/inputs/i__carry_i_169/CO[1]
                         net (fo=21, routed)          1.649    37.636    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.329    37.965 r  autotester/alu16/adder/i__carry_i_580/O
                         net (fo=1, routed)           0.000    37.965    autotester/inputs/i__carry_i_593[0]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.515 r  autotester/inputs/i__carry_i_514/CO[3]
                         net (fo=1, routed)           0.000    38.515    autotester/inputs/i__carry_i_514_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  autotester/inputs/i__carry_i_436/CO[3]
                         net (fo=1, routed)           0.009    38.638    autotester/inputs/i__carry_i_436_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.752 r  autotester/inputs/i__carry_i_357/CO[3]
                         net (fo=1, routed)           0.000    38.752    autotester/inputs/i__carry_i_357_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.866 r  autotester/inputs/i__carry_i_271/CO[3]
                         net (fo=1, routed)           0.000    38.866    autotester/inputs/i__carry_i_271_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.023 r  autotester/inputs/i__carry_i_160/CO[1]
                         net (fo=21, routed)          1.224    40.246    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.329    40.575 r  autotester/alu16/adder/i__carry_i_594/O
                         net (fo=1, routed)           0.000    40.575    autotester/inputs/i__carry_i_590[0]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.125 r  autotester/inputs/i__carry_i_530/CO[3]
                         net (fo=1, routed)           0.000    41.125    autotester/inputs/i__carry_i_530_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.239 r  autotester/inputs/i__carry_i_453/CO[3]
                         net (fo=1, routed)           0.009    41.248    autotester/inputs/i__carry_i_453_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.362 r  autotester/inputs/i__carry_i_374/CO[3]
                         net (fo=1, routed)           0.000    41.362    autotester/inputs/i__carry_i_374_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.476 r  autotester/inputs/i__carry_i_293/CO[3]
                         net (fo=1, routed)           0.000    41.476    autotester/inputs/i__carry_i_293_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.633 r  autotester/inputs/i__carry_i_191/CO[1]
                         net (fo=21, routed)          1.554    43.187    autotester/inputs/i__carry__0_i_52_0[4]
    SLICE_X54Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.987 r  autotester/inputs/i__carry_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.987    autotester/inputs/i__carry_i_525_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.104 r  autotester/inputs/i__carry_i_448/CO[3]
                         net (fo=1, routed)           0.009    44.113    autotester/inputs/i__carry_i_448_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.230 r  autotester/inputs/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.000    44.230    autotester/inputs/i__carry_i_369_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.347 r  autotester/inputs/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    44.347    autotester/inputs/i__carry_i_283_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.504 r  autotester/inputs/i__carry_i_201/CO[1]
                         net (fo=22, routed)          1.895    46.399    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.731 r  autotester/alu16/adder/i__carry_i_586/O
                         net (fo=1, routed)           0.000    46.731    autotester/inputs/i__carry_i_601_0[1]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.132 r  autotester/inputs/i__carry_i_524/CO[3]
                         net (fo=1, routed)           0.000    47.132    autotester/inputs/i__carry_i_524_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.246 r  autotester/inputs/i__carry_i_447/CO[3]
                         net (fo=1, routed)           0.009    47.255    autotester/inputs/i__carry_i_447_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.369 r  autotester/inputs/i__carry_i_368/CO[3]
                         net (fo=1, routed)           0.000    47.369    autotester/inputs/i__carry_i_368_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.483 r  autotester/inputs/i__carry_i_282/CO[3]
                         net (fo=1, routed)           0.000    47.483    autotester/inputs/i__carry_i_282_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.640 r  autotester/inputs/i__carry_i_178/CO[1]
                         net (fo=22, routed)          1.209    48.849    autotester/inputs/i__carry__0_i_52_0[2]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.329    49.178 r  autotester/inputs/i__carry_i_602/O
                         net (fo=1, routed)           0.000    49.178    autotester/inputs/i__carry_i_602_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.711 r  autotester/inputs/i__carry_i_540/CO[3]
                         net (fo=1, routed)           0.000    49.711    autotester/inputs/i__carry_i_540_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.828 r  autotester/inputs/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.009    49.837    autotester/inputs/i__carry_i_465_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.954 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    49.954    autotester/inputs/i__carry_i_387_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.071 r  autotester/inputs/i__carry_i_305/CO[3]
                         net (fo=1, routed)           0.000    50.071    autotester/inputs/i__carry_i_305_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.228 r  autotester/inputs/i__carry_i_303/CO[1]
                         net (fo=22, routed)          1.699    51.927    autotester/inputs/i__carry__0_i_52_0[1]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.332    52.259 r  autotester/inputs/i__carry_i_598/O
                         net (fo=1, routed)           0.000    52.259    autotester/inputs/i__carry_i_598_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.809 r  autotester/inputs/i__carry_i_539/CO[3]
                         net (fo=1, routed)           0.000    52.809    autotester/inputs/i__carry_i_539_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.923 r  autotester/inputs/i__carry_i_464/CO[3]
                         net (fo=1, routed)           0.000    52.923    autotester/inputs/i__carry_i_464_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.037 r  autotester/inputs/i__carry_i_386/CO[3]
                         net (fo=1, routed)           0.009    53.046    autotester/inputs/i__carry_i_386_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.160 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    53.160    autotester/inputs/i__carry_i_304_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.317 r  autotester/inputs/i__carry_i_210/CO[1]
                         net (fo=22, routed)          1.428    54.745    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.074 r  autotester/alu16/adder/i__carry_i_606/O
                         net (fo=1, routed)           0.000    55.074    autotester/inputs/i__carry_i_474_1[0]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.624 r  autotester/inputs/i__carry_i_549/CO[3]
                         net (fo=1, routed)           0.000    55.624    autotester/inputs/i__carry_i_549_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.738 r  autotester/inputs/i__carry_i_474/CO[3]
                         net (fo=1, routed)           0.000    55.738    autotester/inputs/i__carry_i_474_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.852 r  autotester/inputs/i__carry_i_396/CO[3]
                         net (fo=1, routed)           0.009    55.861    autotester/inputs/i__carry_i_396_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.975 r  autotester/inputs/i__carry_i_310/CO[3]
                         net (fo=1, routed)           0.000    55.975    autotester/inputs/i__carry_i_310_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.246 f  autotester/inputs/i__carry_i_226/CO[0]
                         net (fo=2, routed)           1.421    57.667    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X57Y21         LUT4 (Prop_lut4_I3_O)        0.373    58.040 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_33/O
                         net (fo=1, routed)           0.947    58.987    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_33_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.124    59.111 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_18/O
                         net (fo=1, routed)           0.154    59.264    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_18_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124    59.388 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_8/O
                         net (fo=2, routed)           1.118    60.507    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_8_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I3_O)        0.124    60.631 r  autotester/inputs/i__carry_i_24/O
                         net (fo=1, routed)           0.295    60.926    autotester/inputs/i__carry_i_24_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I2_O)        0.124    61.050 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    61.050    autotester/inputs_n_3
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.582 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    61.582    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.739 r  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.955    62.694    autotester/inputs/CO[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.357    63.051 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_5/O
                         net (fo=1, routed)           0.441    63.492    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_5_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.326    63.818 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_4/O
                         net (fo=5, routed)           0.723    64.541    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_4_n_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I0_O)        0.124    64.665 r  autotester/inputs/FSM_sequential_M_feeder_q[1]_i_1/O
                         net (fo=1, routed)           0.000    64.665    autotester/M_feeder_d[1]
    SLICE_X57Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.600ns  (logic 25.810ns (39.954%)  route 38.790ns (60.046%))
  Logic Levels:           109  (CARRY4=80 FDRE=1 LUT1=1 LUT3=15 LUT4=1 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=65, routed)          1.713     2.169    autotester/inputs/Q[0]
    SLICE_X53Y35         LUT5 (Prop_lut5_I0_O)        0.124     2.293 r  autotester/inputs/s0_i_203/O
                         net (fo=1, routed)           0.000     2.293    autotester/inputs/s0_i_203_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.843 r  autotester/inputs/s0_i_106/CO[3]
                         net (fo=1, routed)           0.000     2.843    autotester/inputs/s0_i_106_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.065 r  autotester/inputs/s0_i_197/O[0]
                         net (fo=75, routed)          2.770     5.834    autotester/inputs/out3[8]
    SLICE_X58Y32         LUT6 (Prop_lut6_I3_O)        0.299     6.133 f  autotester/inputs/s0_i_192/O
                         net (fo=5, routed)           1.000     7.134    autotester/inputs/s0_i_192_n_0
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.152     7.286 f  autotester/inputs/s0_i_97/O
                         net (fo=4, routed)           1.384     8.670    autotester/inputs/s0_i_97_n_0
    SLICE_X50Y31         LUT3 (Prop_lut3_I2_O)        0.370     9.040 f  autotester/inputs/s0_i_41/O
                         net (fo=3, routed)           0.600     9.640    autotester/inputs/s0_i_41_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.328     9.968 f  autotester/inputs/s0_i_33/O
                         net (fo=3, routed)           0.739    10.707    autotester/inputs/M_inputs_out[21]
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  autotester/inputs/s0_i_1__0/O
                         net (fo=22, routed)          1.973    12.803    autotester/inputs/M_alu16_b[15]
    SLICE_X52Y31         LUT1 (Prop_lut1_I0_O)        0.124    12.927 r  autotester/inputs/i__carry__0_i_92/O
                         net (fo=1, routed)           0.000    12.927    autotester/inputs/i__carry__0_i_92_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.303 r  autotester/inputs/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.303    autotester/inputs/i__carry__0_i_52_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.557 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=20, routed)          1.263    14.821    autotester/inputs/i__carry__0_i_52_0[14]
    SLICE_X51Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.644 r  autotester/inputs/i__carry_i_500/CO[3]
                         net (fo=1, routed)           0.000    15.644    autotester/inputs/i__carry_i_500_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.758 r  autotester/inputs/i__carry_i_426/CO[3]
                         net (fo=1, routed)           0.000    15.758    autotester/inputs/i__carry_i_426_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.872 r  autotester/inputs/i__carry__0_i_125/CO[3]
                         net (fo=1, routed)           0.000    15.872    autotester/inputs/i__carry__0_i_125_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.986 r  autotester/inputs/i__carry__0_i_108/CO[3]
                         net (fo=1, routed)           0.000    15.986    autotester/inputs/i__carry__0_i_108_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.143 r  autotester/inputs/i__carry__0_i_77/CO[1]
                         net (fo=21, routed)          1.694    17.836    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.329    18.165 r  autotester/alu16/adder/i__carry_i_570/O
                         net (fo=1, routed)           0.000    18.165    autotester/inputs/i__carry_i_566[0]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.715 r  autotester/inputs/i__carry_i_495/CO[3]
                         net (fo=1, routed)           0.000    18.715    autotester/inputs/i__carry_i_495_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.829 r  autotester/inputs/i__carry_i_421/CO[3]
                         net (fo=1, routed)           0.000    18.829    autotester/inputs/i__carry_i_421_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.943 r  autotester/inputs/i__carry_i_345/CO[3]
                         net (fo=1, routed)           0.000    18.943    autotester/inputs/i__carry_i_345_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.057 r  autotester/inputs/i__carry__0_i_103/CO[3]
                         net (fo=1, routed)           0.000    19.057    autotester/inputs/i__carry__0_i_103_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.214 r  autotester/inputs/i__carry__0_i_82/CO[1]
                         net (fo=21, routed)          1.467    20.681    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    21.010 r  autotester/alu16/adder/i__carry_i_496/O
                         net (fo=1, routed)           0.000    21.010    autotester/inputs/i__carry_i_493[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.386 r  autotester/inputs/i__carry_i_416/CO[3]
                         net (fo=1, routed)           0.000    21.386    autotester/inputs/i__carry_i_416_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.503 r  autotester/inputs/i__carry_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.503    autotester/inputs/i__carry_i_340_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.620 r  autotester/inputs/i__carry_i_261/CO[3]
                         net (fo=1, routed)           0.000    21.620    autotester/inputs/i__carry_i_261_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.777 r  autotester/inputs/i__carry__0_i_67/CO[1]
                         net (fo=22, routed)          1.325    23.102    autotester/inputs/i__carry__0_i_52_0[11]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    23.434 r  autotester/inputs/i__carry_i_564/O
                         net (fo=1, routed)           0.000    23.434    autotester/inputs/i__carry_i_564_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  autotester/inputs/i__carry_i_485/CO[3]
                         net (fo=1, routed)           0.000    23.984    autotester/inputs/i__carry_i_485_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  autotester/inputs/i__carry_i_411/CO[3]
                         net (fo=1, routed)           0.009    24.107    autotester/inputs/i__carry_i_411_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.221 r  autotester/inputs/i__carry_i_335/CO[3]
                         net (fo=1, routed)           0.000    24.221    autotester/inputs/i__carry_i_335_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.335 r  autotester/inputs/i__carry_i_260/CO[3]
                         net (fo=1, routed)           0.000    24.335    autotester/inputs/i__carry_i_260_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.492 r  autotester/inputs/i__carry_i_141/CO[1]
                         net (fo=21, routed)          2.109    26.601    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.329    26.930 r  autotester/alu16/adder/i__carry_i_558/O
                         net (fo=1, routed)           0.000    26.930    autotester/inputs/i__carry_i_556[2]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.306 r  autotester/inputs/i__carry_i_480/CO[3]
                         net (fo=1, routed)           0.000    27.306    autotester/inputs/i__carry_i_480_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.423 r  autotester/inputs/i__carry_i_406/CO[3]
                         net (fo=1, routed)           0.000    27.423    autotester/inputs/i__carry_i_406_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.540 r  autotester/inputs/i__carry_i_328/CO[3]
                         net (fo=1, routed)           0.000    27.540    autotester/inputs/i__carry_i_328_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.657 r  autotester/inputs/i__carry_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.657    autotester/inputs/i__carry_i_239_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.814 r  autotester/inputs/i__carry_i_238/CO[1]
                         net (fo=22, routed)          1.180    28.994    autotester/inputs/i__carry__0_i_52_0[9]
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.332    29.326 r  autotester/inputs/i__carry_i_557/O
                         net (fo=1, routed)           0.000    29.326    autotester/inputs/i__carry_i_557_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.876 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    29.876    autotester/inputs/i__carry_i_479_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  autotester/inputs/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    29.990    autotester/inputs/i__carry_i_405_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  autotester/inputs/i__carry_i_327/CO[3]
                         net (fo=1, routed)           0.000    30.104    autotester/inputs/i__carry_i_327_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  autotester/inputs/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    30.218    autotester/inputs/i__carry_i_237_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.375 r  autotester/inputs/i__carry_i_123/CO[1]
                         net (fo=22, routed)          1.459    31.834    autotester/inputs/i__carry__0_i_52_0[8]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.163 r  autotester/inputs/i__carry_i_577/O
                         net (fo=1, routed)           0.000    32.163    autotester/inputs/i__carry_i_577_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.713 r  autotester/inputs/i__carry_i_509/CO[3]
                         net (fo=1, routed)           0.000    32.713    autotester/inputs/i__carry_i_509_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.827 r  autotester/inputs/i__carry_i_431/CO[3]
                         net (fo=1, routed)           0.009    32.836    autotester/inputs/i__carry_i_431_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.950 r  autotester/inputs/i__carry_i_352/CO[3]
                         net (fo=1, routed)           0.000    32.950    autotester/inputs/i__carry_i_352_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.064 r  autotester/inputs/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    33.064    autotester/inputs/i__carry_i_268_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.221 r  autotester/inputs/i__carry_i_158/CO[1]
                         net (fo=22, routed)          1.379    34.600    autotester/inputs/i__carry__0_i_52_0[7]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.329    34.929 r  autotester/inputs/i__carry_i_584/O
                         net (fo=1, routed)           0.000    34.929    autotester/inputs/i__carry_i_584_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.479 r  autotester/inputs/i__carry_i_515/CO[3]
                         net (fo=1, routed)           0.000    35.479    autotester/inputs/i__carry_i_515_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.593 r  autotester/inputs/i__carry_i_437/CO[3]
                         net (fo=1, routed)           0.009    35.602    autotester/inputs/i__carry_i_437_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.716 r  autotester/inputs/i__carry_i_358/CO[3]
                         net (fo=1, routed)           0.000    35.716    autotester/inputs/i__carry_i_358_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.830 r  autotester/inputs/i__carry_i_272/CO[3]
                         net (fo=1, routed)           0.000    35.830    autotester/inputs/i__carry_i_272_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.987 r  autotester/inputs/i__carry_i_169/CO[1]
                         net (fo=21, routed)          1.649    37.636    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.329    37.965 r  autotester/alu16/adder/i__carry_i_580/O
                         net (fo=1, routed)           0.000    37.965    autotester/inputs/i__carry_i_593[0]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.515 r  autotester/inputs/i__carry_i_514/CO[3]
                         net (fo=1, routed)           0.000    38.515    autotester/inputs/i__carry_i_514_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  autotester/inputs/i__carry_i_436/CO[3]
                         net (fo=1, routed)           0.009    38.638    autotester/inputs/i__carry_i_436_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.752 r  autotester/inputs/i__carry_i_357/CO[3]
                         net (fo=1, routed)           0.000    38.752    autotester/inputs/i__carry_i_357_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.866 r  autotester/inputs/i__carry_i_271/CO[3]
                         net (fo=1, routed)           0.000    38.866    autotester/inputs/i__carry_i_271_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.023 r  autotester/inputs/i__carry_i_160/CO[1]
                         net (fo=21, routed)          1.224    40.246    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.329    40.575 r  autotester/alu16/adder/i__carry_i_594/O
                         net (fo=1, routed)           0.000    40.575    autotester/inputs/i__carry_i_590[0]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.125 r  autotester/inputs/i__carry_i_530/CO[3]
                         net (fo=1, routed)           0.000    41.125    autotester/inputs/i__carry_i_530_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.239 r  autotester/inputs/i__carry_i_453/CO[3]
                         net (fo=1, routed)           0.009    41.248    autotester/inputs/i__carry_i_453_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.362 r  autotester/inputs/i__carry_i_374/CO[3]
                         net (fo=1, routed)           0.000    41.362    autotester/inputs/i__carry_i_374_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.476 r  autotester/inputs/i__carry_i_293/CO[3]
                         net (fo=1, routed)           0.000    41.476    autotester/inputs/i__carry_i_293_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.633 r  autotester/inputs/i__carry_i_191/CO[1]
                         net (fo=21, routed)          1.554    43.187    autotester/inputs/i__carry__0_i_52_0[4]
    SLICE_X54Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.987 r  autotester/inputs/i__carry_i_525/CO[3]
                         net (fo=1, routed)           0.000    43.987    autotester/inputs/i__carry_i_525_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.104 r  autotester/inputs/i__carry_i_448/CO[3]
                         net (fo=1, routed)           0.009    44.113    autotester/inputs/i__carry_i_448_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.230 r  autotester/inputs/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.000    44.230    autotester/inputs/i__carry_i_369_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.347 r  autotester/inputs/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    44.347    autotester/inputs/i__carry_i_283_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.504 r  autotester/inputs/i__carry_i_201/CO[1]
                         net (fo=22, routed)          1.895    46.399    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.731 r  autotester/alu16/adder/i__carry_i_586/O
                         net (fo=1, routed)           0.000    46.731    autotester/inputs/i__carry_i_601_0[1]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.132 r  autotester/inputs/i__carry_i_524/CO[3]
                         net (fo=1, routed)           0.000    47.132    autotester/inputs/i__carry_i_524_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.246 r  autotester/inputs/i__carry_i_447/CO[3]
                         net (fo=1, routed)           0.009    47.255    autotester/inputs/i__carry_i_447_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.369 r  autotester/inputs/i__carry_i_368/CO[3]
                         net (fo=1, routed)           0.000    47.369    autotester/inputs/i__carry_i_368_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.483 r  autotester/inputs/i__carry_i_282/CO[3]
                         net (fo=1, routed)           0.000    47.483    autotester/inputs/i__carry_i_282_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.640 r  autotester/inputs/i__carry_i_178/CO[1]
                         net (fo=22, routed)          1.209    48.849    autotester/inputs/i__carry__0_i_52_0[2]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.329    49.178 r  autotester/inputs/i__carry_i_602/O
                         net (fo=1, routed)           0.000    49.178    autotester/inputs/i__carry_i_602_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.711 r  autotester/inputs/i__carry_i_540/CO[3]
                         net (fo=1, routed)           0.000    49.711    autotester/inputs/i__carry_i_540_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.828 r  autotester/inputs/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.009    49.837    autotester/inputs/i__carry_i_465_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.954 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    49.954    autotester/inputs/i__carry_i_387_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.071 r  autotester/inputs/i__carry_i_305/CO[3]
                         net (fo=1, routed)           0.000    50.071    autotester/inputs/i__carry_i_305_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.228 r  autotester/inputs/i__carry_i_303/CO[1]
                         net (fo=22, routed)          1.699    51.927    autotester/inputs/i__carry__0_i_52_0[1]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.332    52.259 r  autotester/inputs/i__carry_i_598/O
                         net (fo=1, routed)           0.000    52.259    autotester/inputs/i__carry_i_598_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.809 r  autotester/inputs/i__carry_i_539/CO[3]
                         net (fo=1, routed)           0.000    52.809    autotester/inputs/i__carry_i_539_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.923 r  autotester/inputs/i__carry_i_464/CO[3]
                         net (fo=1, routed)           0.000    52.923    autotester/inputs/i__carry_i_464_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.037 r  autotester/inputs/i__carry_i_386/CO[3]
                         net (fo=1, routed)           0.009    53.046    autotester/inputs/i__carry_i_386_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.160 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    53.160    autotester/inputs/i__carry_i_304_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.317 r  autotester/inputs/i__carry_i_210/CO[1]
                         net (fo=22, routed)          1.428    54.745    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.074 r  autotester/alu16/adder/i__carry_i_606/O
                         net (fo=1, routed)           0.000    55.074    autotester/inputs/i__carry_i_474_1[0]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.624 r  autotester/inputs/i__carry_i_549/CO[3]
                         net (fo=1, routed)           0.000    55.624    autotester/inputs/i__carry_i_549_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.738 r  autotester/inputs/i__carry_i_474/CO[3]
                         net (fo=1, routed)           0.000    55.738    autotester/inputs/i__carry_i_474_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.852 r  autotester/inputs/i__carry_i_396/CO[3]
                         net (fo=1, routed)           0.009    55.861    autotester/inputs/i__carry_i_396_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.975 r  autotester/inputs/i__carry_i_310/CO[3]
                         net (fo=1, routed)           0.000    55.975    autotester/inputs/i__carry_i_310_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.246 f  autotester/inputs/i__carry_i_226/CO[0]
                         net (fo=2, routed)           1.421    57.667    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X57Y21         LUT4 (Prop_lut4_I3_O)        0.373    58.040 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_33/O
                         net (fo=1, routed)           0.947    58.987    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_33_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.124    59.111 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_18/O
                         net (fo=1, routed)           0.154    59.264    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_18_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124    59.388 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_8/O
                         net (fo=2, routed)           1.118    60.507    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_8_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I3_O)        0.124    60.631 r  autotester/inputs/i__carry_i_24/O
                         net (fo=1, routed)           0.295    60.926    autotester/inputs/i__carry_i_24_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I2_O)        0.124    61.050 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    61.050    autotester/inputs_n_3
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.582 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    61.582    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.739 f  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.955    62.694    autotester/inputs/CO[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.357    63.051 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_5/O
                         net (fo=1, routed)           0.441    63.492    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_5_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.326    63.818 f  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_4/O
                         net (fo=5, routed)           0.658    64.476    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_4_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    64.600 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_2/O
                         net (fo=1, routed)           0.000    64.600    autotester/M_feeder_d[4]
    SLICE_X54Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.478ns  (logic 7.464ns (36.451%)  route 13.013ns (63.549%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=96, routed)          4.983     6.456    inputstorer/io_dip_IBUF[0]
    SLICE_X56Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.580 r  inputstorer/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.580    alu16/adder/S[1]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.113 r  alu16/adder/s0_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.113    alu16/adder/s0_inferred__0/i___13_carry_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  alu16/adder/s0_inferred__0/i___13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.230    alu16/adder/s0_inferred__0/i___13_carry__0_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.347 r  alu16/adder/s0_inferred__0/i___13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.347    alu16/adder/s0_inferred__0/i___13_carry__1_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.586 f  alu16/adder/s0_inferred__0/i___13_carry__2/O[2]
                         net (fo=1, routed)           0.816     8.402    alu16/adder/s0_inferred__0/i___13_carry__2_n_5
    SLICE_X57Y48         LUT5 (Prop_lut5_I4_O)        0.301     8.703 f  alu16/adder/io_led_OBUF[22]_inst_i_5/O
                         net (fo=2, routed)           1.266     9.968    alu16/adder/s0_11
    SLICE_X58Y45         LUT4 (Prop_lut4_I3_O)        0.124    10.092 f  alu16/adder/io_led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.650    10.742    alu16/adder/io_led_OBUF[2]_inst_i_5_n_0
    SLICE_X58Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.866 f  alu16/adder/io_led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.507    11.374    alu16/adder/io_led_OBUF[2]_inst_i_4_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.498 r  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.814    12.312    alu16/adder/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.436 r  alu16/adder/io_led_OBUF[8]_inst_i_7/O
                         net (fo=1, routed)           1.315    13.750    inputstorer/io_led_OBUF[8]_inst_i_1_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124    13.874 r  inputstorer/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.000    13.874    inputstorer/io_led_OBUF[8]_inst_i_3_n_0
    SLICE_X59Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    14.091 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.664    16.755    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.722    20.478 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    20.478    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.288ns  (logic 6.952ns (36.041%)  route 12.336ns (63.959%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=96, routed)          4.983     6.456    inputstorer/io_dip_IBUF[0]
    SLICE_X56Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.580 r  inputstorer/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.580    alu16/adder/S[1]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.113 r  alu16/adder/s0_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.113    alu16/adder/s0_inferred__0/i___13_carry_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  alu16/adder/s0_inferred__0/i___13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.230    alu16/adder/s0_inferred__0/i___13_carry__0_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.347 r  alu16/adder/s0_inferred__0/i___13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.347    alu16/adder/s0_inferred__0/i___13_carry__1_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.586 f  alu16/adder/s0_inferred__0/i___13_carry__2/O[2]
                         net (fo=1, routed)           0.816     8.402    alu16/adder/s0_inferred__0/i___13_carry__2_n_5
    SLICE_X57Y48         LUT5 (Prop_lut5_I4_O)        0.301     8.703 f  alu16/adder/io_led_OBUF[22]_inst_i_5/O
                         net (fo=2, routed)           1.266     9.968    alu16/adder/s0_11
    SLICE_X58Y45         LUT4 (Prop_lut4_I3_O)        0.124    10.092 f  alu16/adder/io_led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.650    10.742    alu16/adder/io_led_OBUF[2]_inst_i_5_n_0
    SLICE_X58Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.866 f  alu16/adder/io_led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.507    11.374    alu16/adder/io_led_OBUF[2]_inst_i_4_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.498 r  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.160    12.658    alu16/adder/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.124    12.782 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.955    15.737    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    19.288 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.288    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.771ns  (logic 6.886ns (41.062%)  route 9.884ns (58.938%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT3=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=96, routed)          4.983     6.456    inputstorer/io_dip_IBUF[0]
    SLICE_X56Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.580 r  inputstorer/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.580    alu16/adder/S[1]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.113 r  alu16/adder/s0_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.113    alu16/adder/s0_inferred__0/i___13_carry_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  alu16/adder/s0_inferred__0/i___13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.230    alu16/adder/s0_inferred__0/i___13_carry__0_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.347 r  alu16/adder/s0_inferred__0/i___13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.347    alu16/adder/s0_inferred__0/i___13_carry__1_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.662 r  alu16/adder/s0_inferred__0/i___13_carry__2/O[3]
                         net (fo=1, routed)           0.526     8.188    alu16/adder/s0_inferred__0/i___13_carry__2_n_4
    SLICE_X59Y48         LUT5 (Prop_lut5_I4_O)        0.307     8.495 r  alu16/adder/io_led_OBUF[23]_inst_i_5/O
                         net (fo=5, routed)           1.251     9.746    alu16/adder/s0_0
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.150     9.896 r  alu16/adder/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.125    13.021    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.750    16.771 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.771    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.598ns  (logic 6.298ns (37.942%)  route 10.300ns (62.058%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=96, routed)          4.983     6.456    inputstorer/io_dip_IBUF[0]
    SLICE_X56Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.580 r  inputstorer/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.580    alu16/adder/S[1]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.113 r  alu16/adder/s0_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.113    alu16/adder/s0_inferred__0/i___13_carry_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.352 r  alu16/adder/s0_inferred__0/i___13_carry__0/O[2]
                         net (fo=1, routed)           0.573     7.925    alu16/adder/s0_inferred__0/i___13_carry__0_n_5
    SLICE_X55Y45         LUT5 (Prop_lut5_I4_O)        0.301     8.226 r  alu16/adder/io_led_OBUF[14]_inst_i_4/O
                         net (fo=2, routed)           1.201     9.427    inputstorer/io_led[14]
    SLICE_X58Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.551 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.544    13.095    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    16.598 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.598    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.421ns  (logic 6.151ns (37.455%)  route 10.271ns (62.545%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=96, routed)          4.983     6.456    inputstorer/io_dip_IBUF[0]
    SLICE_X56Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.580 r  inputstorer/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.580    alu16/adder/S[1]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.158 r  alu16/adder/s0_inferred__0/i___13_carry/O[2]
                         net (fo=1, routed)           0.986     8.144    alu16/adder/s0_inferred__0/i___13_carry_n_5
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.301     8.445 r  alu16/adder/io_led_OBUF[10]_inst_i_5/O
                         net (fo=2, routed)           1.062     9.507    inputstorer/io_led[10]
    SLICE_X62Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.240    12.871    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    16.421 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.421    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=65, routed)          0.121     0.262    autotester/inputs/Q[0]
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  autotester/inputs/FSM_sequential_M_feeder_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.307    autotester/M_feeder_d[3]
    SLICE_X54Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=65, routed)          0.125     0.266    autotester/inputs/Q[0]
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.311 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.311    autotester/M_feeder_d[4]
    SLICE_X54Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.279%)  route 0.157ns (45.721%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=65, routed)          0.157     0.298    autotester/inputs/Q[2]
    SLICE_X57Y34         LUT6 (Prop_lut6_I0_O)        0.045     0.343 r  autotester/inputs/FSM_sequential_M_feeder_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.343    autotester/M_feeder_d[2]
    SLICE_X57Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.209ns (58.117%)  route 0.151ns (41.883%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[3]/C
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_feeder_q_reg[3]/Q
                         net (fo=66, routed)          0.151     0.315    autotester/inputs/Q[3]
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.360 r  autotester/inputs/FSM_sequential_M_feeder_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    autotester/M_feeder_d[0]
    SLICE_X55Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[4]/C
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_feeder_q_reg[4]/Q
                         net (fo=66, routed)          0.201     0.365    autotester/inputs/Q[4]
    SLICE_X57Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.410 r  autotester/inputs/FSM_sequential_M_feeder_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.410    autotester/M_feeder_d[1]
    SLICE_X57Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.231ns (34.800%)  route 0.433ns (65.200%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=65, routed)          0.251     0.392    autotester/M_feeder_q[2]
    SLICE_X56Y36         LUT5 (Prop_lut5_I3_O)        0.045     0.437 r  autotester/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=1, routed)           0.054     0.491    autotester/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.536 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.128     0.664    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X57Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.231ns (34.800%)  route 0.433ns (65.200%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=65, routed)          0.251     0.392    autotester/M_feeder_q[2]
    SLICE_X56Y36         LUT5 (Prop_lut5_I3_O)        0.045     0.437 r  autotester/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=1, routed)           0.054     0.491    autotester/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.536 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.128     0.664    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X57Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.231ns (31.790%)  route 0.496ns (68.210%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=65, routed)          0.251     0.392    autotester/M_feeder_q[2]
    SLICE_X56Y36         LUT5 (Prop_lut5_I3_O)        0.045     0.437 r  autotester/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=1, routed)           0.054     0.491    autotester/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.536 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.191     0.727    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X55Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.231ns (31.790%)  route 0.496ns (68.210%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=65, routed)          0.251     0.392    autotester/M_feeder_q[2]
    SLICE_X56Y36         LUT5 (Prop_lut5_I3_O)        0.045     0.437 r  autotester/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=1, routed)           0.054     0.491    autotester/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.536 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.191     0.727    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X54Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.231ns (31.790%)  route 0.496ns (68.210%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=65, routed)          0.251     0.392    autotester/M_feeder_q[2]
    SLICE_X56Y36         LUT5 (Prop_lut5_I3_O)        0.045     0.437 r  autotester/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=1, routed)           0.054     0.491    autotester/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.536 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.191     0.727    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X54Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.426ns  (logic 26.085ns (45.425%)  route 31.340ns (54.575%))
  Logic Levels:           100  (CARRY4=77 LUT1=1 LUT3=15 LUT5=3 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.572     5.156    inputstorer/CLK
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  inputstorer/M_storeB_q_reg[8]/Q
                         net (fo=20, routed)          2.627     8.240    inputstorer/Q[8]
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.364 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.364    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.896 r  inputstorer/io_led_OBUF[23]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.896    inputstorer/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.010 r  inputstorer/io_led_OBUF[23]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.010    inputstorer/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.281 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[0]
                         net (fo=20, routed)          1.422    10.702    alu16/adder/p_0_in__0[15]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.373    11.075 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    11.075    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.608 r  inputstorer/io_led_OBUF[22]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.608    inputstorer/io_led_OBUF[22]_inst_i_35_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.725 r  inputstorer/io_led_OBUF[22]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.725    inputstorer/io_led_OBUF[22]_inst_i_30_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.842 r  inputstorer/io_led_OBUF[22]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.842    inputstorer/io_led_OBUF[22]_inst_i_25_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.959 r  inputstorer/io_led_OBUF[22]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.959    inputstorer/io_led_OBUF[22]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.116 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.763    13.879    alu16/adder/p_0_in__0[14]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    14.211 r  alu16/adder/io_led_OBUF[21]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.211    inputstorer/io_led_OBUF[20]_inst_i_38[2]
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.612 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.612    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.726 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.726    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.840    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.954 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.954    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.111 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.138    16.249    alu16/adder/p_0_in__0[13]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    16.578 r  alu16/adder/io_led_OBUF[20]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.578    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.128 r  inputstorer/io_led_OBUF[20]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.128    inputstorer/io_led_OBUF[20]_inst_i_32_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.242 r  inputstorer/io_led_OBUF[20]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.242    inputstorer/io_led_OBUF[20]_inst_i_27_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.356 r  inputstorer/io_led_OBUF[20]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.356    inputstorer/io_led_OBUF[20]_inst_i_22_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    17.471    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.628 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    19.242    alu16/adder/p_0_in__0[12]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    19.571 r  alu16/adder/io_led_OBUF[19]_inst_i_37/O
                         net (fo=1, routed)           0.000    19.571    inputstorer/io_led_OBUF[18]_inst_i_38[2]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.972 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.972    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.086    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.200 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.200    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    20.315    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.472 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.557    22.029    alu16/adder/p_0_in__0[11]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.329    22.358 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    22.358    inputstorer/io_led_OBUF[17]_inst_i_35[0]
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.891 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.891    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.008 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.008    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.125 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.125    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.001    23.243    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.400 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.382    24.782    alu16/adder/p_0_in__0[10]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.332    25.114 r  alu16/adder/io_led_OBUF[17]_inst_i_34/O
                         net (fo=1, routed)           0.000    25.114    inputstorer/io_led_OBUF[16]_inst_i_43[2]
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.515 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.515    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.629 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.629    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.743 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.743    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.857 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.857    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.014 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.513    27.527    alu16/adder/p_0_in__0[9]
    SLICE_X52Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.856 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.856    inputstorer/io_led_OBUF[15]_inst_i_42[1]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.236    inputstorer/io_led_OBUF[16]_inst_i_37_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.353 r  inputstorer/io_led_OBUF[16]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.353    inputstorer/io_led_OBUF[16]_inst_i_32_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.470 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.470    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.587 r  inputstorer/io_led_OBUF[16]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.587    inputstorer/io_led_OBUF[16]_inst_i_24_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.744 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.509    30.253    alu16/adder/p_0_in__0[8]
    SLICE_X49Y43         LUT3 (Prop_lut3_I0_O)        0.332    30.585 r  alu16/adder/io_led_OBUF[15]_inst_i_42/O
                         net (fo=1, routed)           0.000    30.585    inputstorer/io_led_OBUF[14]_inst_i_39[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.983 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.983    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.097 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.097    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.211 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.211    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.325 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.325    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.482 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    33.172    alu16/adder/p_0_in__0[7]
    SLICE_X48Y42         LUT3 (Prop_lut3_I0_O)        0.329    33.501 r  alu16/adder/io_led_OBUF[14]_inst_i_40/O
                         net (fo=1, routed)           0.000    33.501    inputstorer/io_led_OBUF[13]_inst_i_39[0]
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.051 r  inputstorer/io_led_OBUF[14]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.051    inputstorer/io_led_OBUF[14]_inst_i_33_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.165 r  inputstorer/io_led_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.165    inputstorer/io_led_OBUF[14]_inst_i_28_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  inputstorer/io_led_OBUF[14]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.279    inputstorer/io_led_OBUF[14]_inst_i_23_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  inputstorer/io_led_OBUF[14]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.393    inputstorer/io_led_OBUF[14]_inst_i_16_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.550 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.429    35.978    alu16/adder/p_0_in__0[6]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.329    36.307 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    36.307    inputstorer/io_led_OBUF[12]_inst_i_37[1]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.840 r  inputstorer/io_led_OBUF[13]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.840    inputstorer/io_led_OBUF[13]_inst_i_28_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.957 r  inputstorer/io_led_OBUF[13]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.957    inputstorer/io_led_OBUF[13]_inst_i_23_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.074 r  inputstorer/io_led_OBUF[13]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.074    inputstorer/io_led_OBUF[13]_inst_i_18_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.231 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.536    38.767    alu16/adder/p_0_in__0[5]
    SLICE_X51Y41         LUT3 (Prop_lut3_I0_O)        0.332    39.099 r  alu16/adder/io_led_OBUF[12]_inst_i_41/O
                         net (fo=1, routed)           0.000    39.099    inputstorer/io_led_OBUF[11]_inst_i_39[0]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.649 r  inputstorer/io_led_OBUF[12]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.649    inputstorer/io_led_OBUF[12]_inst_i_34_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  inputstorer/io_led_OBUF[12]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.763    inputstorer/io_led_OBUF[12]_inst_i_29_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  inputstorer/io_led_OBUF[12]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.877    inputstorer/io_led_OBUF[12]_inst_i_24_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  inputstorer/io_led_OBUF[12]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.991    inputstorer/io_led_OBUF[12]_inst_i_19_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.148 r  inputstorer/io_led_OBUF[12]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.550    41.698    alu16/adder/p_0_in__0[4]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.329    42.027 r  alu16/adder/io_led_OBUF[11]_inst_i_40/O
                         net (fo=1, routed)           0.000    42.027    inputstorer/io_led_OBUF[10]_inst_i_43[0]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.560 r  inputstorer/io_led_OBUF[11]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.560    inputstorer/io_led_OBUF[11]_inst_i_33_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.677 r  inputstorer/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.677    inputstorer/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.794 r  inputstorer/io_led_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.794    inputstorer/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.911 r  inputstorer/io_led_OBUF[11]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.911    inputstorer/io_led_OBUF[11]_inst_i_19_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.068 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.251    44.319    alu16/adder/p_0_in__0[3]
    SLICE_X56Y41         LUT3 (Prop_lut3_I0_O)        0.332    44.651 r  alu16/adder/io_led_OBUF[10]_inst_i_44/O
                         net (fo=1, routed)           0.000    44.651    inputstorer/io_led_OBUF[9]_inst_i_39[0]
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.184 r  inputstorer/io_led_OBUF[10]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.184    inputstorer/io_led_OBUF[10]_inst_i_37_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.301 r  inputstorer/io_led_OBUF[10]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.301    inputstorer/io_led_OBUF[10]_inst_i_32_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.418 r  inputstorer/io_led_OBUF[10]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.418    inputstorer/io_led_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.535 r  inputstorer/io_led_OBUF[10]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.535    inputstorer/io_led_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.692 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[1]
                         net (fo=20, routed)          1.546    47.238    alu16/adder/p_0_in__0[2]
    SLICE_X55Y40         LUT3 (Prop_lut3_I0_O)        0.332    47.570 r  alu16/adder/io_led_OBUF[9]_inst_i_38/O
                         net (fo=1, routed)           0.000    47.570    inputstorer/io_led_OBUF[8]_inst_i_37[2]
    SLICE_X55Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.971 r  inputstorer/io_led_OBUF[9]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.971    inputstorer/io_led_OBUF[9]_inst_i_33_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.085 r  inputstorer/io_led_OBUF[9]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.085    inputstorer/io_led_OBUF[9]_inst_i_27_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.199 r  inputstorer/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.199    inputstorer/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.313 r  inputstorer/io_led_OBUF[9]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.313    inputstorer/io_led_OBUF[9]_inst_i_16_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.470 r  inputstorer/io_led_OBUF[9]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.399    49.869    alu16/adder/p_0_in__0[1]
    SLICE_X53Y40         LUT3 (Prop_lut3_I0_O)        0.329    50.198 r  alu16/adder/io_led_OBUF[8]_inst_i_37/O
                         net (fo=1, routed)           0.000    50.198    inputstorer/io_led_OBUF[8]_inst_i_25_0[1]
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.748 r  inputstorer/io_led_OBUF[8]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.748    inputstorer/io_led_OBUF[8]_inst_i_30_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.862 r  inputstorer/io_led_OBUF[8]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.862    inputstorer/io_led_OBUF[8]_inst_i_25_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.976 r  inputstorer/io_led_OBUF[8]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.976    inputstorer/io_led_OBUF[8]_inst_i_20_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.090 r  inputstorer/io_led_OBUF[8]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.090    inputstorer/io_led_OBUF[8]_inst_i_17_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.361 f  inputstorer/io_led_OBUF[8]_inst_i_13/CO[0]
                         net (fo=1, routed)           0.572    51.933    alu16/adder/p_0_in__0[0]
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.373    52.306 f  alu16/adder/io_led_OBUF[8]_inst_i_6/O
                         net (fo=2, routed)           0.541    52.847    alu16/adder/s0_6
    SLICE_X58Y45         LUT5 (Prop_lut5_I1_O)        0.124    52.971 f  alu16/adder/io_led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.507    53.478    alu16/adder/io_led_OBUF[2]_inst_i_4_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124    53.602 r  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.814    54.416    alu16/adder/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.124    54.540 r  alu16/adder/io_led_OBUF[8]_inst_i_7/O
                         net (fo=1, routed)           1.315    55.855    inputstorer/io_led_OBUF[8]_inst_i_1_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124    55.979 r  inputstorer/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.000    55.979    inputstorer/io_led_OBUF[8]_inst_i_3_n_0
    SLICE_X59Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    56.196 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.664    58.860    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.722    62.582 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    62.582    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.236ns  (logic 25.573ns (45.474%)  route 30.663ns (54.526%))
  Logic Levels:           98  (CARRY4=77 LUT1=1 LUT3=16 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.572     5.156    inputstorer/CLK
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  inputstorer/M_storeB_q_reg[8]/Q
                         net (fo=20, routed)          2.627     8.240    inputstorer/Q[8]
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.364 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.364    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.896 r  inputstorer/io_led_OBUF[23]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.896    inputstorer/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.010 r  inputstorer/io_led_OBUF[23]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.010    inputstorer/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.281 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[0]
                         net (fo=20, routed)          1.422    10.702    alu16/adder/p_0_in__0[15]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.373    11.075 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    11.075    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.608 r  inputstorer/io_led_OBUF[22]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.608    inputstorer/io_led_OBUF[22]_inst_i_35_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.725 r  inputstorer/io_led_OBUF[22]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.725    inputstorer/io_led_OBUF[22]_inst_i_30_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.842 r  inputstorer/io_led_OBUF[22]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.842    inputstorer/io_led_OBUF[22]_inst_i_25_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.959 r  inputstorer/io_led_OBUF[22]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.959    inputstorer/io_led_OBUF[22]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.116 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.763    13.879    alu16/adder/p_0_in__0[14]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    14.211 r  alu16/adder/io_led_OBUF[21]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.211    inputstorer/io_led_OBUF[20]_inst_i_38[2]
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.612 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.612    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.726 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.726    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.840    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.954 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.954    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.111 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.138    16.249    alu16/adder/p_0_in__0[13]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    16.578 r  alu16/adder/io_led_OBUF[20]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.578    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.128 r  inputstorer/io_led_OBUF[20]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.128    inputstorer/io_led_OBUF[20]_inst_i_32_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.242 r  inputstorer/io_led_OBUF[20]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.242    inputstorer/io_led_OBUF[20]_inst_i_27_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.356 r  inputstorer/io_led_OBUF[20]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.356    inputstorer/io_led_OBUF[20]_inst_i_22_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    17.471    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.628 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    19.242    alu16/adder/p_0_in__0[12]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    19.571 r  alu16/adder/io_led_OBUF[19]_inst_i_37/O
                         net (fo=1, routed)           0.000    19.571    inputstorer/io_led_OBUF[18]_inst_i_38[2]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.972 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.972    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.086    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.200 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.200    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    20.315    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.472 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.557    22.029    alu16/adder/p_0_in__0[11]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.329    22.358 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    22.358    inputstorer/io_led_OBUF[17]_inst_i_35[0]
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.891 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.891    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.008 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.008    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.125 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.125    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.001    23.243    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.400 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.382    24.782    alu16/adder/p_0_in__0[10]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.332    25.114 r  alu16/adder/io_led_OBUF[17]_inst_i_34/O
                         net (fo=1, routed)           0.000    25.114    inputstorer/io_led_OBUF[16]_inst_i_43[2]
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.515 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.515    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.629 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.629    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.743 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.743    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.857 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.857    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.014 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.513    27.527    alu16/adder/p_0_in__0[9]
    SLICE_X52Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.856 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.856    inputstorer/io_led_OBUF[15]_inst_i_42[1]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.236    inputstorer/io_led_OBUF[16]_inst_i_37_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.353 r  inputstorer/io_led_OBUF[16]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.353    inputstorer/io_led_OBUF[16]_inst_i_32_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.470 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.470    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.587 r  inputstorer/io_led_OBUF[16]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.587    inputstorer/io_led_OBUF[16]_inst_i_24_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.744 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.509    30.253    alu16/adder/p_0_in__0[8]
    SLICE_X49Y43         LUT3 (Prop_lut3_I0_O)        0.332    30.585 r  alu16/adder/io_led_OBUF[15]_inst_i_42/O
                         net (fo=1, routed)           0.000    30.585    inputstorer/io_led_OBUF[14]_inst_i_39[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.983 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.983    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.097 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.097    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.211 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.211    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.325 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.325    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.482 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    33.172    alu16/adder/p_0_in__0[7]
    SLICE_X48Y42         LUT3 (Prop_lut3_I0_O)        0.329    33.501 r  alu16/adder/io_led_OBUF[14]_inst_i_40/O
                         net (fo=1, routed)           0.000    33.501    inputstorer/io_led_OBUF[13]_inst_i_39[0]
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.051 r  inputstorer/io_led_OBUF[14]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.051    inputstorer/io_led_OBUF[14]_inst_i_33_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.165 r  inputstorer/io_led_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.165    inputstorer/io_led_OBUF[14]_inst_i_28_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  inputstorer/io_led_OBUF[14]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.279    inputstorer/io_led_OBUF[14]_inst_i_23_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  inputstorer/io_led_OBUF[14]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.393    inputstorer/io_led_OBUF[14]_inst_i_16_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.550 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.429    35.978    alu16/adder/p_0_in__0[6]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.329    36.307 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    36.307    inputstorer/io_led_OBUF[12]_inst_i_37[1]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.840 r  inputstorer/io_led_OBUF[13]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.840    inputstorer/io_led_OBUF[13]_inst_i_28_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.957 r  inputstorer/io_led_OBUF[13]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.957    inputstorer/io_led_OBUF[13]_inst_i_23_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.074 r  inputstorer/io_led_OBUF[13]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.074    inputstorer/io_led_OBUF[13]_inst_i_18_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.231 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.536    38.767    alu16/adder/p_0_in__0[5]
    SLICE_X51Y41         LUT3 (Prop_lut3_I0_O)        0.332    39.099 r  alu16/adder/io_led_OBUF[12]_inst_i_41/O
                         net (fo=1, routed)           0.000    39.099    inputstorer/io_led_OBUF[11]_inst_i_39[0]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.649 r  inputstorer/io_led_OBUF[12]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.649    inputstorer/io_led_OBUF[12]_inst_i_34_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  inputstorer/io_led_OBUF[12]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.763    inputstorer/io_led_OBUF[12]_inst_i_29_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  inputstorer/io_led_OBUF[12]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.877    inputstorer/io_led_OBUF[12]_inst_i_24_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  inputstorer/io_led_OBUF[12]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.991    inputstorer/io_led_OBUF[12]_inst_i_19_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.148 r  inputstorer/io_led_OBUF[12]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.550    41.698    alu16/adder/p_0_in__0[4]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.329    42.027 r  alu16/adder/io_led_OBUF[11]_inst_i_40/O
                         net (fo=1, routed)           0.000    42.027    inputstorer/io_led_OBUF[10]_inst_i_43[0]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.560 r  inputstorer/io_led_OBUF[11]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.560    inputstorer/io_led_OBUF[11]_inst_i_33_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.677 r  inputstorer/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.677    inputstorer/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.794 r  inputstorer/io_led_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.794    inputstorer/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.911 r  inputstorer/io_led_OBUF[11]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.911    inputstorer/io_led_OBUF[11]_inst_i_19_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.068 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.251    44.319    alu16/adder/p_0_in__0[3]
    SLICE_X56Y41         LUT3 (Prop_lut3_I0_O)        0.332    44.651 r  alu16/adder/io_led_OBUF[10]_inst_i_44/O
                         net (fo=1, routed)           0.000    44.651    inputstorer/io_led_OBUF[9]_inst_i_39[0]
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.184 r  inputstorer/io_led_OBUF[10]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.184    inputstorer/io_led_OBUF[10]_inst_i_37_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.301 r  inputstorer/io_led_OBUF[10]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.301    inputstorer/io_led_OBUF[10]_inst_i_32_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.418 r  inputstorer/io_led_OBUF[10]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.418    inputstorer/io_led_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.535 r  inputstorer/io_led_OBUF[10]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.535    inputstorer/io_led_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.692 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[1]
                         net (fo=20, routed)          1.546    47.238    alu16/adder/p_0_in__0[2]
    SLICE_X55Y40         LUT3 (Prop_lut3_I0_O)        0.332    47.570 r  alu16/adder/io_led_OBUF[9]_inst_i_38/O
                         net (fo=1, routed)           0.000    47.570    inputstorer/io_led_OBUF[8]_inst_i_37[2]
    SLICE_X55Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.971 r  inputstorer/io_led_OBUF[9]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.971    inputstorer/io_led_OBUF[9]_inst_i_33_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.085 r  inputstorer/io_led_OBUF[9]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.085    inputstorer/io_led_OBUF[9]_inst_i_27_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.199 r  inputstorer/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.199    inputstorer/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.313 r  inputstorer/io_led_OBUF[9]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.313    inputstorer/io_led_OBUF[9]_inst_i_16_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.470 r  inputstorer/io_led_OBUF[9]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.399    49.869    alu16/adder/p_0_in__0[1]
    SLICE_X53Y40         LUT3 (Prop_lut3_I0_O)        0.329    50.198 r  alu16/adder/io_led_OBUF[8]_inst_i_37/O
                         net (fo=1, routed)           0.000    50.198    inputstorer/io_led_OBUF[8]_inst_i_25_0[1]
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.748 r  inputstorer/io_led_OBUF[8]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.748    inputstorer/io_led_OBUF[8]_inst_i_30_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.862 r  inputstorer/io_led_OBUF[8]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.862    inputstorer/io_led_OBUF[8]_inst_i_25_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.976 r  inputstorer/io_led_OBUF[8]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.976    inputstorer/io_led_OBUF[8]_inst_i_20_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.090 r  inputstorer/io_led_OBUF[8]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.090    inputstorer/io_led_OBUF[8]_inst_i_17_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.361 f  inputstorer/io_led_OBUF[8]_inst_i_13/CO[0]
                         net (fo=1, routed)           0.572    51.933    alu16/adder/p_0_in__0[0]
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.373    52.306 f  alu16/adder/io_led_OBUF[8]_inst_i_6/O
                         net (fo=2, routed)           0.541    52.847    alu16/adder/s0_6
    SLICE_X58Y45         LUT5 (Prop_lut5_I1_O)        0.124    52.971 f  alu16/adder/io_led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.507    53.478    alu16/adder/io_led_OBUF[2]_inst_i_4_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124    53.602 r  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.160    54.762    alu16/adder/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.124    54.886 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.955    57.842    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    61.393 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    61.393    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.779ns  (logic 23.787ns (45.940%)  route 27.992ns (54.060%))
  Logic Levels:           90  (CARRY4=72 LUT1=1 LUT3=14 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.572     5.156    inputstorer/CLK
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  inputstorer/M_storeB_q_reg[8]/Q
                         net (fo=20, routed)          2.627     8.240    inputstorer/Q[8]
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.364 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.364    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.896 r  inputstorer/io_led_OBUF[23]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.896    inputstorer/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.010 r  inputstorer/io_led_OBUF[23]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.010    inputstorer/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.281 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[0]
                         net (fo=20, routed)          1.422    10.702    alu16/adder/p_0_in__0[15]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.373    11.075 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    11.075    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.608 r  inputstorer/io_led_OBUF[22]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.608    inputstorer/io_led_OBUF[22]_inst_i_35_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.725 r  inputstorer/io_led_OBUF[22]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.725    inputstorer/io_led_OBUF[22]_inst_i_30_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.842 r  inputstorer/io_led_OBUF[22]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.842    inputstorer/io_led_OBUF[22]_inst_i_25_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.959 r  inputstorer/io_led_OBUF[22]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.959    inputstorer/io_led_OBUF[22]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.116 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.763    13.879    alu16/adder/p_0_in__0[14]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    14.211 r  alu16/adder/io_led_OBUF[21]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.211    inputstorer/io_led_OBUF[20]_inst_i_38[2]
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.612 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.612    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.726 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.726    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.840    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.954 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.954    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.111 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.138    16.249    alu16/adder/p_0_in__0[13]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    16.578 r  alu16/adder/io_led_OBUF[20]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.578    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.128 r  inputstorer/io_led_OBUF[20]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.128    inputstorer/io_led_OBUF[20]_inst_i_32_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.242 r  inputstorer/io_led_OBUF[20]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.242    inputstorer/io_led_OBUF[20]_inst_i_27_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.356 r  inputstorer/io_led_OBUF[20]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.356    inputstorer/io_led_OBUF[20]_inst_i_22_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    17.471    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.628 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    19.242    alu16/adder/p_0_in__0[12]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    19.571 r  alu16/adder/io_led_OBUF[19]_inst_i_37/O
                         net (fo=1, routed)           0.000    19.571    inputstorer/io_led_OBUF[18]_inst_i_38[2]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.972 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.972    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.086    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.200 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.200    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    20.315    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.472 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.557    22.029    alu16/adder/p_0_in__0[11]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.329    22.358 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    22.358    inputstorer/io_led_OBUF[17]_inst_i_35[0]
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.891 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.891    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.008 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.008    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.125 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.125    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.001    23.243    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.400 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.382    24.782    alu16/adder/p_0_in__0[10]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.332    25.114 r  alu16/adder/io_led_OBUF[17]_inst_i_34/O
                         net (fo=1, routed)           0.000    25.114    inputstorer/io_led_OBUF[16]_inst_i_43[2]
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.515 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.515    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.629 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.629    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.743 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.743    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.857 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.857    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.014 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.513    27.527    alu16/adder/p_0_in__0[9]
    SLICE_X52Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.856 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.856    inputstorer/io_led_OBUF[15]_inst_i_42[1]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.236    inputstorer/io_led_OBUF[16]_inst_i_37_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.353 r  inputstorer/io_led_OBUF[16]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.353    inputstorer/io_led_OBUF[16]_inst_i_32_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.470 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.470    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.587 r  inputstorer/io_led_OBUF[16]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.587    inputstorer/io_led_OBUF[16]_inst_i_24_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.744 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.509    30.253    alu16/adder/p_0_in__0[8]
    SLICE_X49Y43         LUT3 (Prop_lut3_I0_O)        0.332    30.585 r  alu16/adder/io_led_OBUF[15]_inst_i_42/O
                         net (fo=1, routed)           0.000    30.585    inputstorer/io_led_OBUF[14]_inst_i_39[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.983 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.983    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.097 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.097    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.211 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.211    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.325 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.325    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.482 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    33.172    alu16/adder/p_0_in__0[7]
    SLICE_X48Y42         LUT3 (Prop_lut3_I0_O)        0.329    33.501 r  alu16/adder/io_led_OBUF[14]_inst_i_40/O
                         net (fo=1, routed)           0.000    33.501    inputstorer/io_led_OBUF[13]_inst_i_39[0]
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.051 r  inputstorer/io_led_OBUF[14]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.051    inputstorer/io_led_OBUF[14]_inst_i_33_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.165 r  inputstorer/io_led_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.165    inputstorer/io_led_OBUF[14]_inst_i_28_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  inputstorer/io_led_OBUF[14]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.279    inputstorer/io_led_OBUF[14]_inst_i_23_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  inputstorer/io_led_OBUF[14]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.393    inputstorer/io_led_OBUF[14]_inst_i_16_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.550 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.429    35.978    alu16/adder/p_0_in__0[6]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.329    36.307 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    36.307    inputstorer/io_led_OBUF[12]_inst_i_37[1]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.840 r  inputstorer/io_led_OBUF[13]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.840    inputstorer/io_led_OBUF[13]_inst_i_28_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.957 r  inputstorer/io_led_OBUF[13]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.957    inputstorer/io_led_OBUF[13]_inst_i_23_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.074 r  inputstorer/io_led_OBUF[13]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.074    inputstorer/io_led_OBUF[13]_inst_i_18_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.231 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.536    38.767    alu16/adder/p_0_in__0[5]
    SLICE_X51Y41         LUT3 (Prop_lut3_I0_O)        0.332    39.099 r  alu16/adder/io_led_OBUF[12]_inst_i_41/O
                         net (fo=1, routed)           0.000    39.099    inputstorer/io_led_OBUF[11]_inst_i_39[0]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.649 r  inputstorer/io_led_OBUF[12]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.649    inputstorer/io_led_OBUF[12]_inst_i_34_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  inputstorer/io_led_OBUF[12]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.763    inputstorer/io_led_OBUF[12]_inst_i_29_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  inputstorer/io_led_OBUF[12]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.877    inputstorer/io_led_OBUF[12]_inst_i_24_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  inputstorer/io_led_OBUF[12]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.991    inputstorer/io_led_OBUF[12]_inst_i_19_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.148 r  inputstorer/io_led_OBUF[12]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.550    41.698    alu16/adder/p_0_in__0[4]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.329    42.027 r  alu16/adder/io_led_OBUF[11]_inst_i_40/O
                         net (fo=1, routed)           0.000    42.027    inputstorer/io_led_OBUF[10]_inst_i_43[0]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.560 r  inputstorer/io_led_OBUF[11]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.560    inputstorer/io_led_OBUF[11]_inst_i_33_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.677 r  inputstorer/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.677    inputstorer/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.794 r  inputstorer/io_led_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.794    inputstorer/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.911 r  inputstorer/io_led_OBUF[11]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.911    inputstorer/io_led_OBUF[11]_inst_i_19_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.068 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.251    44.319    alu16/adder/p_0_in__0[3]
    SLICE_X56Y41         LUT3 (Prop_lut3_I0_O)        0.332    44.651 r  alu16/adder/io_led_OBUF[10]_inst_i_44/O
                         net (fo=1, routed)           0.000    44.651    inputstorer/io_led_OBUF[9]_inst_i_39[0]
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.184 r  inputstorer/io_led_OBUF[10]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.184    inputstorer/io_led_OBUF[10]_inst_i_37_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.301 r  inputstorer/io_led_OBUF[10]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.301    inputstorer/io_led_OBUF[10]_inst_i_32_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.418 r  inputstorer/io_led_OBUF[10]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.418    inputstorer/io_led_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.535 r  inputstorer/io_led_OBUF[10]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.535    inputstorer/io_led_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.692 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[1]
                         net (fo=20, routed)          1.546    47.238    alu16/adder/p_0_in__0[2]
    SLICE_X55Y40         LUT3 (Prop_lut3_I0_O)        0.332    47.570 r  alu16/adder/io_led_OBUF[9]_inst_i_38/O
                         net (fo=1, routed)           0.000    47.570    inputstorer/io_led_OBUF[8]_inst_i_37[2]
    SLICE_X55Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.971 r  inputstorer/io_led_OBUF[9]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.971    inputstorer/io_led_OBUF[9]_inst_i_33_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.085 r  inputstorer/io_led_OBUF[9]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.085    inputstorer/io_led_OBUF[9]_inst_i_27_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.199 r  inputstorer/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.199    inputstorer/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.313 r  inputstorer/io_led_OBUF[9]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.313    inputstorer/io_led_OBUF[9]_inst_i_16_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.470 r  inputstorer/io_led_OBUF[9]_inst_i_8/CO[1]
                         net (fo=20, routed)          0.907    49.377    alu16/adder/p_0_in__0[1]
    SLICE_X58Y45         LUT5 (Prop_lut5_I0_O)        0.329    49.706 r  alu16/adder/io_led_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           1.053    50.760    inputstorer/io_led[9]
    SLICE_X63Y42         LUT6 (Prop_lut6_I3_O)        0.124    50.884 r  inputstorer/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.503    53.386    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    56.936 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    56.936    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.188ns  (logic 22.559ns (44.949%)  route 27.629ns (55.051%))
  Logic Levels:           84  (CARRY4=67 LUT1=1 LUT3=13 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.572     5.156    inputstorer/CLK
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  inputstorer/M_storeB_q_reg[8]/Q
                         net (fo=20, routed)          2.627     8.240    inputstorer/Q[8]
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.364 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.364    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.896 r  inputstorer/io_led_OBUF[23]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.896    inputstorer/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.010 r  inputstorer/io_led_OBUF[23]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.010    inputstorer/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.281 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[0]
                         net (fo=20, routed)          1.422    10.702    alu16/adder/p_0_in__0[15]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.373    11.075 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    11.075    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.608 r  inputstorer/io_led_OBUF[22]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.608    inputstorer/io_led_OBUF[22]_inst_i_35_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.725 r  inputstorer/io_led_OBUF[22]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.725    inputstorer/io_led_OBUF[22]_inst_i_30_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.842 r  inputstorer/io_led_OBUF[22]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.842    inputstorer/io_led_OBUF[22]_inst_i_25_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.959 r  inputstorer/io_led_OBUF[22]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.959    inputstorer/io_led_OBUF[22]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.116 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.763    13.879    alu16/adder/p_0_in__0[14]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    14.211 r  alu16/adder/io_led_OBUF[21]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.211    inputstorer/io_led_OBUF[20]_inst_i_38[2]
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.612 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.612    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.726 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.726    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.840    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.954 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.954    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.111 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.138    16.249    alu16/adder/p_0_in__0[13]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    16.578 r  alu16/adder/io_led_OBUF[20]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.578    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.128 r  inputstorer/io_led_OBUF[20]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.128    inputstorer/io_led_OBUF[20]_inst_i_32_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.242 r  inputstorer/io_led_OBUF[20]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.242    inputstorer/io_led_OBUF[20]_inst_i_27_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.356 r  inputstorer/io_led_OBUF[20]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.356    inputstorer/io_led_OBUF[20]_inst_i_22_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    17.471    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.628 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    19.242    alu16/adder/p_0_in__0[12]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    19.571 r  alu16/adder/io_led_OBUF[19]_inst_i_37/O
                         net (fo=1, routed)           0.000    19.571    inputstorer/io_led_OBUF[18]_inst_i_38[2]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.972 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.972    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.086    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.200 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.200    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    20.315    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.472 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.557    22.029    alu16/adder/p_0_in__0[11]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.329    22.358 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    22.358    inputstorer/io_led_OBUF[17]_inst_i_35[0]
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.891 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.891    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.008 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.008    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.125 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.125    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.001    23.243    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.400 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.382    24.782    alu16/adder/p_0_in__0[10]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.332    25.114 r  alu16/adder/io_led_OBUF[17]_inst_i_34/O
                         net (fo=1, routed)           0.000    25.114    inputstorer/io_led_OBUF[16]_inst_i_43[2]
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.515 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.515    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.629 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.629    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.743 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.743    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.857 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.857    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.014 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.513    27.527    alu16/adder/p_0_in__0[9]
    SLICE_X52Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.856 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.856    inputstorer/io_led_OBUF[15]_inst_i_42[1]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.236    inputstorer/io_led_OBUF[16]_inst_i_37_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.353 r  inputstorer/io_led_OBUF[16]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.353    inputstorer/io_led_OBUF[16]_inst_i_32_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.470 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.470    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.587 r  inputstorer/io_led_OBUF[16]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.587    inputstorer/io_led_OBUF[16]_inst_i_24_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.744 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.509    30.253    alu16/adder/p_0_in__0[8]
    SLICE_X49Y43         LUT3 (Prop_lut3_I0_O)        0.332    30.585 r  alu16/adder/io_led_OBUF[15]_inst_i_42/O
                         net (fo=1, routed)           0.000    30.585    inputstorer/io_led_OBUF[14]_inst_i_39[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.983 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.983    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.097 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.097    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.211 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.211    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.325 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.325    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.482 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    33.172    alu16/adder/p_0_in__0[7]
    SLICE_X48Y42         LUT3 (Prop_lut3_I0_O)        0.329    33.501 r  alu16/adder/io_led_OBUF[14]_inst_i_40/O
                         net (fo=1, routed)           0.000    33.501    inputstorer/io_led_OBUF[13]_inst_i_39[0]
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.051 r  inputstorer/io_led_OBUF[14]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.051    inputstorer/io_led_OBUF[14]_inst_i_33_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.165 r  inputstorer/io_led_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.165    inputstorer/io_led_OBUF[14]_inst_i_28_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  inputstorer/io_led_OBUF[14]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.279    inputstorer/io_led_OBUF[14]_inst_i_23_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  inputstorer/io_led_OBUF[14]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.393    inputstorer/io_led_OBUF[14]_inst_i_16_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.550 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.429    35.978    alu16/adder/p_0_in__0[6]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.329    36.307 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    36.307    inputstorer/io_led_OBUF[12]_inst_i_37[1]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.840 r  inputstorer/io_led_OBUF[13]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.840    inputstorer/io_led_OBUF[13]_inst_i_28_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.957 r  inputstorer/io_led_OBUF[13]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.957    inputstorer/io_led_OBUF[13]_inst_i_23_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.074 r  inputstorer/io_led_OBUF[13]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.074    inputstorer/io_led_OBUF[13]_inst_i_18_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.231 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.536    38.767    alu16/adder/p_0_in__0[5]
    SLICE_X51Y41         LUT3 (Prop_lut3_I0_O)        0.332    39.099 r  alu16/adder/io_led_OBUF[12]_inst_i_41/O
                         net (fo=1, routed)           0.000    39.099    inputstorer/io_led_OBUF[11]_inst_i_39[0]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.649 r  inputstorer/io_led_OBUF[12]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.649    inputstorer/io_led_OBUF[12]_inst_i_34_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  inputstorer/io_led_OBUF[12]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.763    inputstorer/io_led_OBUF[12]_inst_i_29_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  inputstorer/io_led_OBUF[12]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.877    inputstorer/io_led_OBUF[12]_inst_i_24_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  inputstorer/io_led_OBUF[12]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.991    inputstorer/io_led_OBUF[12]_inst_i_19_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.148 r  inputstorer/io_led_OBUF[12]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.550    41.698    alu16/adder/p_0_in__0[4]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.329    42.027 r  alu16/adder/io_led_OBUF[11]_inst_i_40/O
                         net (fo=1, routed)           0.000    42.027    inputstorer/io_led_OBUF[10]_inst_i_43[0]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.560 r  inputstorer/io_led_OBUF[11]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.560    inputstorer/io_led_OBUF[11]_inst_i_33_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.677 r  inputstorer/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.677    inputstorer/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.794 r  inputstorer/io_led_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.794    inputstorer/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.911 r  inputstorer/io_led_OBUF[11]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.911    inputstorer/io_led_OBUF[11]_inst_i_19_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.068 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.251    44.319    alu16/adder/p_0_in__0[3]
    SLICE_X56Y41         LUT3 (Prop_lut3_I0_O)        0.332    44.651 r  alu16/adder/io_led_OBUF[10]_inst_i_44/O
                         net (fo=1, routed)           0.000    44.651    inputstorer/io_led_OBUF[9]_inst_i_39[0]
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.184 r  inputstorer/io_led_OBUF[10]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.184    inputstorer/io_led_OBUF[10]_inst_i_37_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.301 r  inputstorer/io_led_OBUF[10]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.301    inputstorer/io_led_OBUF[10]_inst_i_32_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.418 r  inputstorer/io_led_OBUF[10]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.418    inputstorer/io_led_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.535 r  inputstorer/io_led_OBUF[10]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.535    inputstorer/io_led_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.692 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[1]
                         net (fo=20, routed)          1.344    47.036    alu16/adder/p_0_in__0[2]
    SLICE_X57Y42         LUT5 (Prop_lut5_I0_O)        0.332    47.368 r  alu16/adder/io_led_OBUF[10]_inst_i_5/O
                         net (fo=2, routed)           1.062    48.430    inputstorer/io_led[10]
    SLICE_X62Y42         LUT6 (Prop_lut6_I4_O)        0.124    48.554 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.240    51.794    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    55.344 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    55.344    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.542ns  (logic 21.195ns (45.538%)  route 25.348ns (54.462%))
  Logic Levels:           78  (CARRY4=62 LUT1=1 LUT3=12 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.572     5.156    inputstorer/CLK
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  inputstorer/M_storeB_q_reg[8]/Q
                         net (fo=20, routed)          2.627     8.240    inputstorer/Q[8]
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.364 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.364    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.896 r  inputstorer/io_led_OBUF[23]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.896    inputstorer/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.010 r  inputstorer/io_led_OBUF[23]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.010    inputstorer/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.281 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[0]
                         net (fo=20, routed)          1.422    10.702    alu16/adder/p_0_in__0[15]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.373    11.075 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    11.075    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.608 r  inputstorer/io_led_OBUF[22]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.608    inputstorer/io_led_OBUF[22]_inst_i_35_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.725 r  inputstorer/io_led_OBUF[22]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.725    inputstorer/io_led_OBUF[22]_inst_i_30_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.842 r  inputstorer/io_led_OBUF[22]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.842    inputstorer/io_led_OBUF[22]_inst_i_25_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.959 r  inputstorer/io_led_OBUF[22]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.959    inputstorer/io_led_OBUF[22]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.116 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.763    13.879    alu16/adder/p_0_in__0[14]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    14.211 r  alu16/adder/io_led_OBUF[21]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.211    inputstorer/io_led_OBUF[20]_inst_i_38[2]
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.612 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.612    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.726 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.726    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.840    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.954 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.954    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.111 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.138    16.249    alu16/adder/p_0_in__0[13]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    16.578 r  alu16/adder/io_led_OBUF[20]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.578    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.128 r  inputstorer/io_led_OBUF[20]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.128    inputstorer/io_led_OBUF[20]_inst_i_32_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.242 r  inputstorer/io_led_OBUF[20]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.242    inputstorer/io_led_OBUF[20]_inst_i_27_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.356 r  inputstorer/io_led_OBUF[20]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.356    inputstorer/io_led_OBUF[20]_inst_i_22_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    17.471    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.628 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    19.242    alu16/adder/p_0_in__0[12]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    19.571 r  alu16/adder/io_led_OBUF[19]_inst_i_37/O
                         net (fo=1, routed)           0.000    19.571    inputstorer/io_led_OBUF[18]_inst_i_38[2]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.972 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.972    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.086    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.200 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.200    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    20.315    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.472 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.557    22.029    alu16/adder/p_0_in__0[11]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.329    22.358 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    22.358    inputstorer/io_led_OBUF[17]_inst_i_35[0]
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.891 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.891    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.008 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.008    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.125 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.125    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.001    23.243    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.400 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.382    24.782    alu16/adder/p_0_in__0[10]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.332    25.114 r  alu16/adder/io_led_OBUF[17]_inst_i_34/O
                         net (fo=1, routed)           0.000    25.114    inputstorer/io_led_OBUF[16]_inst_i_43[2]
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.515 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.515    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.629 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.629    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.743 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.743    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.857 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.857    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.014 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.513    27.527    alu16/adder/p_0_in__0[9]
    SLICE_X52Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.856 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.856    inputstorer/io_led_OBUF[15]_inst_i_42[1]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.236    inputstorer/io_led_OBUF[16]_inst_i_37_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.353 r  inputstorer/io_led_OBUF[16]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.353    inputstorer/io_led_OBUF[16]_inst_i_32_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.470 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.470    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.587 r  inputstorer/io_led_OBUF[16]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.587    inputstorer/io_led_OBUF[16]_inst_i_24_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.744 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.509    30.253    alu16/adder/p_0_in__0[8]
    SLICE_X49Y43         LUT3 (Prop_lut3_I0_O)        0.332    30.585 r  alu16/adder/io_led_OBUF[15]_inst_i_42/O
                         net (fo=1, routed)           0.000    30.585    inputstorer/io_led_OBUF[14]_inst_i_39[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.983 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.983    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.097 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.097    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.211 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.211    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.325 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.325    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.482 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    33.172    alu16/adder/p_0_in__0[7]
    SLICE_X48Y42         LUT3 (Prop_lut3_I0_O)        0.329    33.501 r  alu16/adder/io_led_OBUF[14]_inst_i_40/O
                         net (fo=1, routed)           0.000    33.501    inputstorer/io_led_OBUF[13]_inst_i_39[0]
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.051 r  inputstorer/io_led_OBUF[14]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.051    inputstorer/io_led_OBUF[14]_inst_i_33_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.165 r  inputstorer/io_led_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.165    inputstorer/io_led_OBUF[14]_inst_i_28_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  inputstorer/io_led_OBUF[14]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.279    inputstorer/io_led_OBUF[14]_inst_i_23_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  inputstorer/io_led_OBUF[14]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.393    inputstorer/io_led_OBUF[14]_inst_i_16_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.550 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.429    35.978    alu16/adder/p_0_in__0[6]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.329    36.307 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    36.307    inputstorer/io_led_OBUF[12]_inst_i_37[1]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.840 r  inputstorer/io_led_OBUF[13]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.840    inputstorer/io_led_OBUF[13]_inst_i_28_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.957 r  inputstorer/io_led_OBUF[13]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.957    inputstorer/io_led_OBUF[13]_inst_i_23_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.074 r  inputstorer/io_led_OBUF[13]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.074    inputstorer/io_led_OBUF[13]_inst_i_18_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.231 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.536    38.767    alu16/adder/p_0_in__0[5]
    SLICE_X51Y41         LUT3 (Prop_lut3_I0_O)        0.332    39.099 r  alu16/adder/io_led_OBUF[12]_inst_i_41/O
                         net (fo=1, routed)           0.000    39.099    inputstorer/io_led_OBUF[11]_inst_i_39[0]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.649 r  inputstorer/io_led_OBUF[12]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.649    inputstorer/io_led_OBUF[12]_inst_i_34_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  inputstorer/io_led_OBUF[12]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.763    inputstorer/io_led_OBUF[12]_inst_i_29_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  inputstorer/io_led_OBUF[12]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.877    inputstorer/io_led_OBUF[12]_inst_i_24_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  inputstorer/io_led_OBUF[12]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.991    inputstorer/io_led_OBUF[12]_inst_i_19_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.148 r  inputstorer/io_led_OBUF[12]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.550    41.698    alu16/adder/p_0_in__0[4]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.329    42.027 r  alu16/adder/io_led_OBUF[11]_inst_i_40/O
                         net (fo=1, routed)           0.000    42.027    inputstorer/io_led_OBUF[10]_inst_i_43[0]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.560 r  inputstorer/io_led_OBUF[11]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.560    inputstorer/io_led_OBUF[11]_inst_i_33_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.677 r  inputstorer/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.677    inputstorer/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.794 r  inputstorer/io_led_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.794    inputstorer/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.911 r  inputstorer/io_led_OBUF[11]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.911    inputstorer/io_led_OBUF[11]_inst_i_19_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.068 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          0.582    43.651    alu16/adder/p_0_in__0[3]
    SLICE_X58Y45         LUT5 (Prop_lut5_I0_O)        0.332    43.983 r  alu16/adder/io_led_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.810    44.792    inputstorer/io_led[11]
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124    44.916 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.224    48.140    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    51.699 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    51.699    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.025ns  (logic 19.807ns (46.036%)  route 23.218ns (53.964%))
  Logic Levels:           72  (CARRY4=57 LUT1=1 LUT3=11 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.572     5.156    inputstorer/CLK
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  inputstorer/M_storeB_q_reg[8]/Q
                         net (fo=20, routed)          2.627     8.240    inputstorer/Q[8]
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.364 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.364    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.896 r  inputstorer/io_led_OBUF[23]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.896    inputstorer/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.010 r  inputstorer/io_led_OBUF[23]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.010    inputstorer/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.281 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[0]
                         net (fo=20, routed)          1.422    10.702    alu16/adder/p_0_in__0[15]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.373    11.075 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    11.075    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.608 r  inputstorer/io_led_OBUF[22]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.608    inputstorer/io_led_OBUF[22]_inst_i_35_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.725 r  inputstorer/io_led_OBUF[22]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.725    inputstorer/io_led_OBUF[22]_inst_i_30_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.842 r  inputstorer/io_led_OBUF[22]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.842    inputstorer/io_led_OBUF[22]_inst_i_25_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.959 r  inputstorer/io_led_OBUF[22]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.959    inputstorer/io_led_OBUF[22]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.116 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.763    13.879    alu16/adder/p_0_in__0[14]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    14.211 r  alu16/adder/io_led_OBUF[21]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.211    inputstorer/io_led_OBUF[20]_inst_i_38[2]
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.612 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.612    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.726 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.726    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.840    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.954 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.954    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.111 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.138    16.249    alu16/adder/p_0_in__0[13]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    16.578 r  alu16/adder/io_led_OBUF[20]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.578    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.128 r  inputstorer/io_led_OBUF[20]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.128    inputstorer/io_led_OBUF[20]_inst_i_32_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.242 r  inputstorer/io_led_OBUF[20]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.242    inputstorer/io_led_OBUF[20]_inst_i_27_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.356 r  inputstorer/io_led_OBUF[20]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.356    inputstorer/io_led_OBUF[20]_inst_i_22_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    17.471    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.628 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    19.242    alu16/adder/p_0_in__0[12]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    19.571 r  alu16/adder/io_led_OBUF[19]_inst_i_37/O
                         net (fo=1, routed)           0.000    19.571    inputstorer/io_led_OBUF[18]_inst_i_38[2]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.972 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.972    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.086    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.200 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.200    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    20.315    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.472 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.557    22.029    alu16/adder/p_0_in__0[11]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.329    22.358 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    22.358    inputstorer/io_led_OBUF[17]_inst_i_35[0]
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.891 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.891    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.008 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.008    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.125 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.125    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.001    23.243    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.400 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.382    24.782    alu16/adder/p_0_in__0[10]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.332    25.114 r  alu16/adder/io_led_OBUF[17]_inst_i_34/O
                         net (fo=1, routed)           0.000    25.114    inputstorer/io_led_OBUF[16]_inst_i_43[2]
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.515 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.515    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.629 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.629    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.743 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.743    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.857 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.857    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.014 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.513    27.527    alu16/adder/p_0_in__0[9]
    SLICE_X52Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.856 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.856    inputstorer/io_led_OBUF[15]_inst_i_42[1]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.236    inputstorer/io_led_OBUF[16]_inst_i_37_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.353 r  inputstorer/io_led_OBUF[16]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.353    inputstorer/io_led_OBUF[16]_inst_i_32_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.470 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.470    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.587 r  inputstorer/io_led_OBUF[16]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.587    inputstorer/io_led_OBUF[16]_inst_i_24_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.744 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.509    30.253    alu16/adder/p_0_in__0[8]
    SLICE_X49Y43         LUT3 (Prop_lut3_I0_O)        0.332    30.585 r  alu16/adder/io_led_OBUF[15]_inst_i_42/O
                         net (fo=1, routed)           0.000    30.585    inputstorer/io_led_OBUF[14]_inst_i_39[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.983 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.983    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.097 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.097    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.211 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.211    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.325 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.325    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.482 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    33.172    alu16/adder/p_0_in__0[7]
    SLICE_X48Y42         LUT3 (Prop_lut3_I0_O)        0.329    33.501 r  alu16/adder/io_led_OBUF[14]_inst_i_40/O
                         net (fo=1, routed)           0.000    33.501    inputstorer/io_led_OBUF[13]_inst_i_39[0]
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.051 r  inputstorer/io_led_OBUF[14]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.051    inputstorer/io_led_OBUF[14]_inst_i_33_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.165 r  inputstorer/io_led_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.165    inputstorer/io_led_OBUF[14]_inst_i_28_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  inputstorer/io_led_OBUF[14]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.279    inputstorer/io_led_OBUF[14]_inst_i_23_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  inputstorer/io_led_OBUF[14]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.393    inputstorer/io_led_OBUF[14]_inst_i_16_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.550 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.429    35.978    alu16/adder/p_0_in__0[6]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.329    36.307 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    36.307    inputstorer/io_led_OBUF[12]_inst_i_37[1]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.840 r  inputstorer/io_led_OBUF[13]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.840    inputstorer/io_led_OBUF[13]_inst_i_28_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.957 r  inputstorer/io_led_OBUF[13]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.957    inputstorer/io_led_OBUF[13]_inst_i_23_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.074 r  inputstorer/io_led_OBUF[13]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.074    inputstorer/io_led_OBUF[13]_inst_i_18_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.231 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.536    38.767    alu16/adder/p_0_in__0[5]
    SLICE_X51Y41         LUT3 (Prop_lut3_I0_O)        0.332    39.099 r  alu16/adder/io_led_OBUF[12]_inst_i_41/O
                         net (fo=1, routed)           0.000    39.099    inputstorer/io_led_OBUF[11]_inst_i_39[0]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.649 r  inputstorer/io_led_OBUF[12]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.649    inputstorer/io_led_OBUF[12]_inst_i_34_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  inputstorer/io_led_OBUF[12]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.763    inputstorer/io_led_OBUF[12]_inst_i_29_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  inputstorer/io_led_OBUF[12]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.877    inputstorer/io_led_OBUF[12]_inst_i_24_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  inputstorer/io_led_OBUF[12]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.991    inputstorer/io_led_OBUF[12]_inst_i_19_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.148 r  inputstorer/io_led_OBUF[12]_inst_i_13/CO[1]
                         net (fo=20, routed)          0.471    40.619    alu16/adder/p_0_in__0[4]
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.329    40.948 r  alu16/adder/io_led_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.543    41.491    inputstorer/io_led[12]
    SLICE_X59Y45         LUT5 (Prop_lut5_I4_O)        0.124    41.615 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.023    44.638    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    48.182 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    48.182    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.883ns  (logic 18.438ns (45.101%)  route 22.444ns (54.899%))
  Logic Levels:           66  (CARRY4=52 LUT1=1 LUT3=10 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.572     5.156    inputstorer/CLK
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  inputstorer/M_storeB_q_reg[8]/Q
                         net (fo=20, routed)          2.627     8.240    inputstorer/Q[8]
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.364 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.364    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.896 r  inputstorer/io_led_OBUF[23]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.896    inputstorer/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.010 r  inputstorer/io_led_OBUF[23]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.010    inputstorer/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.281 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[0]
                         net (fo=20, routed)          1.422    10.702    alu16/adder/p_0_in__0[15]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.373    11.075 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    11.075    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.608 r  inputstorer/io_led_OBUF[22]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.608    inputstorer/io_led_OBUF[22]_inst_i_35_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.725 r  inputstorer/io_led_OBUF[22]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.725    inputstorer/io_led_OBUF[22]_inst_i_30_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.842 r  inputstorer/io_led_OBUF[22]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.842    inputstorer/io_led_OBUF[22]_inst_i_25_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.959 r  inputstorer/io_led_OBUF[22]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.959    inputstorer/io_led_OBUF[22]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.116 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.763    13.879    alu16/adder/p_0_in__0[14]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    14.211 r  alu16/adder/io_led_OBUF[21]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.211    inputstorer/io_led_OBUF[20]_inst_i_38[2]
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.612 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.612    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.726 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.726    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.840    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.954 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.954    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.111 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.138    16.249    alu16/adder/p_0_in__0[13]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    16.578 r  alu16/adder/io_led_OBUF[20]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.578    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.128 r  inputstorer/io_led_OBUF[20]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.128    inputstorer/io_led_OBUF[20]_inst_i_32_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.242 r  inputstorer/io_led_OBUF[20]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.242    inputstorer/io_led_OBUF[20]_inst_i_27_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.356 r  inputstorer/io_led_OBUF[20]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.356    inputstorer/io_led_OBUF[20]_inst_i_22_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    17.471    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.628 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    19.242    alu16/adder/p_0_in__0[12]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    19.571 r  alu16/adder/io_led_OBUF[19]_inst_i_37/O
                         net (fo=1, routed)           0.000    19.571    inputstorer/io_led_OBUF[18]_inst_i_38[2]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.972 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.972    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.086    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.200 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.200    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    20.315    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.472 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.557    22.029    alu16/adder/p_0_in__0[11]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.329    22.358 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    22.358    inputstorer/io_led_OBUF[17]_inst_i_35[0]
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.891 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.891    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.008 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.008    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.125 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.125    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.001    23.243    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.400 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.382    24.782    alu16/adder/p_0_in__0[10]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.332    25.114 r  alu16/adder/io_led_OBUF[17]_inst_i_34/O
                         net (fo=1, routed)           0.000    25.114    inputstorer/io_led_OBUF[16]_inst_i_43[2]
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.515 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.515    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.629 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.629    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.743 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.743    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.857 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.857    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.014 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.513    27.527    alu16/adder/p_0_in__0[9]
    SLICE_X52Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.856 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.856    inputstorer/io_led_OBUF[15]_inst_i_42[1]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.236    inputstorer/io_led_OBUF[16]_inst_i_37_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.353 r  inputstorer/io_led_OBUF[16]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.353    inputstorer/io_led_OBUF[16]_inst_i_32_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.470 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.470    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.587 r  inputstorer/io_led_OBUF[16]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.587    inputstorer/io_led_OBUF[16]_inst_i_24_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.744 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.509    30.253    alu16/adder/p_0_in__0[8]
    SLICE_X49Y43         LUT3 (Prop_lut3_I0_O)        0.332    30.585 r  alu16/adder/io_led_OBUF[15]_inst_i_42/O
                         net (fo=1, routed)           0.000    30.585    inputstorer/io_led_OBUF[14]_inst_i_39[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.983 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.983    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.097 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.097    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.211 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.211    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.325 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.325    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.482 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    33.172    alu16/adder/p_0_in__0[7]
    SLICE_X48Y42         LUT3 (Prop_lut3_I0_O)        0.329    33.501 r  alu16/adder/io_led_OBUF[14]_inst_i_40/O
                         net (fo=1, routed)           0.000    33.501    inputstorer/io_led_OBUF[13]_inst_i_39[0]
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.051 r  inputstorer/io_led_OBUF[14]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.051    inputstorer/io_led_OBUF[14]_inst_i_33_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.165 r  inputstorer/io_led_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.165    inputstorer/io_led_OBUF[14]_inst_i_28_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  inputstorer/io_led_OBUF[14]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.279    inputstorer/io_led_OBUF[14]_inst_i_23_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  inputstorer/io_led_OBUF[14]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.393    inputstorer/io_led_OBUF[14]_inst_i_16_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.550 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.429    35.978    alu16/adder/p_0_in__0[6]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.329    36.307 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    36.307    inputstorer/io_led_OBUF[12]_inst_i_37[1]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.840 r  inputstorer/io_led_OBUF[13]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.840    inputstorer/io_led_OBUF[13]_inst_i_28_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.957 r  inputstorer/io_led_OBUF[13]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.957    inputstorer/io_led_OBUF[13]_inst_i_23_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.074 r  inputstorer/io_led_OBUF[13]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.074    inputstorer/io_led_OBUF[13]_inst_i_18_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.231 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          0.959    38.191    alu16/adder/p_0_in__0[5]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.332    38.523 r  alu16/adder/io_led_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.802    39.325    inputstorer/io_led[13]
    SLICE_X58Y44         LUT5 (Prop_lut5_I4_O)        0.124    39.449 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.037    42.486    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    46.039 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    46.039    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.303ns  (logic 17.132ns (43.589%)  route 22.171ns (56.411%))
  Logic Levels:           61  (CARRY4=48 LUT1=1 LUT3=9 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.572     5.156    inputstorer/CLK
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  inputstorer/M_storeB_q_reg[8]/Q
                         net (fo=20, routed)          2.627     8.240    inputstorer/Q[8]
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.364 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.364    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.896 r  inputstorer/io_led_OBUF[23]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.896    inputstorer/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.010 r  inputstorer/io_led_OBUF[23]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.010    inputstorer/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.281 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[0]
                         net (fo=20, routed)          1.422    10.702    alu16/adder/p_0_in__0[15]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.373    11.075 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    11.075    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.608 r  inputstorer/io_led_OBUF[22]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.608    inputstorer/io_led_OBUF[22]_inst_i_35_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.725 r  inputstorer/io_led_OBUF[22]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.725    inputstorer/io_led_OBUF[22]_inst_i_30_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.842 r  inputstorer/io_led_OBUF[22]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.842    inputstorer/io_led_OBUF[22]_inst_i_25_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.959 r  inputstorer/io_led_OBUF[22]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.959    inputstorer/io_led_OBUF[22]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.116 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.763    13.879    alu16/adder/p_0_in__0[14]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    14.211 r  alu16/adder/io_led_OBUF[21]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.211    inputstorer/io_led_OBUF[20]_inst_i_38[2]
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.612 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.612    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.726 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.726    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.840    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.954 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.954    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.111 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.138    16.249    alu16/adder/p_0_in__0[13]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    16.578 r  alu16/adder/io_led_OBUF[20]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.578    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.128 r  inputstorer/io_led_OBUF[20]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.128    inputstorer/io_led_OBUF[20]_inst_i_32_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.242 r  inputstorer/io_led_OBUF[20]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.242    inputstorer/io_led_OBUF[20]_inst_i_27_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.356 r  inputstorer/io_led_OBUF[20]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.356    inputstorer/io_led_OBUF[20]_inst_i_22_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    17.471    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.628 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    19.242    alu16/adder/p_0_in__0[12]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    19.571 r  alu16/adder/io_led_OBUF[19]_inst_i_37/O
                         net (fo=1, routed)           0.000    19.571    inputstorer/io_led_OBUF[18]_inst_i_38[2]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.972 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.972    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.086    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.200 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.200    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    20.315    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.472 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.557    22.029    alu16/adder/p_0_in__0[11]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.329    22.358 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    22.358    inputstorer/io_led_OBUF[17]_inst_i_35[0]
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.891 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.891    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.008 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.008    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.125 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.125    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.001    23.243    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.400 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.382    24.782    alu16/adder/p_0_in__0[10]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.332    25.114 r  alu16/adder/io_led_OBUF[17]_inst_i_34/O
                         net (fo=1, routed)           0.000    25.114    inputstorer/io_led_OBUF[16]_inst_i_43[2]
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.515 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.515    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.629 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.629    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.743 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.743    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.857 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.857    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.014 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.513    27.527    alu16/adder/p_0_in__0[9]
    SLICE_X52Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.856 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.856    inputstorer/io_led_OBUF[15]_inst_i_42[1]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.236    inputstorer/io_led_OBUF[16]_inst_i_37_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.353 r  inputstorer/io_led_OBUF[16]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.353    inputstorer/io_led_OBUF[16]_inst_i_32_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.470 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.470    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.587 r  inputstorer/io_led_OBUF[16]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.587    inputstorer/io_led_OBUF[16]_inst_i_24_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.744 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.509    30.253    alu16/adder/p_0_in__0[8]
    SLICE_X49Y43         LUT3 (Prop_lut3_I0_O)        0.332    30.585 r  alu16/adder/io_led_OBUF[15]_inst_i_42/O
                         net (fo=1, routed)           0.000    30.585    inputstorer/io_led_OBUF[14]_inst_i_39[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.983 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.983    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.097 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.097    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.211 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.211    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.325 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.325    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.482 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    33.172    alu16/adder/p_0_in__0[7]
    SLICE_X48Y42         LUT3 (Prop_lut3_I0_O)        0.329    33.501 r  alu16/adder/io_led_OBUF[14]_inst_i_40/O
                         net (fo=1, routed)           0.000    33.501    inputstorer/io_led_OBUF[13]_inst_i_39[0]
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.051 r  inputstorer/io_led_OBUF[14]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.051    inputstorer/io_led_OBUF[14]_inst_i_33_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.165 r  inputstorer/io_led_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.165    inputstorer/io_led_OBUF[14]_inst_i_28_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  inputstorer/io_led_OBUF[14]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.279    inputstorer/io_led_OBUF[14]_inst_i_23_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  inputstorer/io_led_OBUF[14]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.393    inputstorer/io_led_OBUF[14]_inst_i_16_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.550 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.208    35.758    alu16/adder/p_0_in__0[6]
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.329    36.087 r  alu16/adder/io_led_OBUF[14]_inst_i_4/O
                         net (fo=2, routed)           1.201    37.289    inputstorer/io_led[14]
    SLICE_X58Y43         LUT5 (Prop_lut5_I4_O)        0.124    37.413 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.544    40.956    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    44.459 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    44.459    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.986ns  (logic 15.752ns (46.348%)  route 18.234ns (53.652%))
  Logic Levels:           55  (CARRY4=43 LUT1=1 LUT3=8 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.572     5.156    inputstorer/CLK
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  inputstorer/M_storeB_q_reg[8]/Q
                         net (fo=20, routed)          2.627     8.240    inputstorer/Q[8]
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.364 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.364    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.896 r  inputstorer/io_led_OBUF[23]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.896    inputstorer/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.010 r  inputstorer/io_led_OBUF[23]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.010    inputstorer/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.281 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[0]
                         net (fo=20, routed)          1.422    10.702    alu16/adder/p_0_in__0[15]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.373    11.075 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    11.075    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.608 r  inputstorer/io_led_OBUF[22]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.608    inputstorer/io_led_OBUF[22]_inst_i_35_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.725 r  inputstorer/io_led_OBUF[22]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.725    inputstorer/io_led_OBUF[22]_inst_i_30_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.842 r  inputstorer/io_led_OBUF[22]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.842    inputstorer/io_led_OBUF[22]_inst_i_25_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.959 r  inputstorer/io_led_OBUF[22]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.959    inputstorer/io_led_OBUF[22]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.116 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.763    13.879    alu16/adder/p_0_in__0[14]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    14.211 r  alu16/adder/io_led_OBUF[21]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.211    inputstorer/io_led_OBUF[20]_inst_i_38[2]
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.612 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.612    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.726 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.726    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.840    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.954 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.954    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.111 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.138    16.249    alu16/adder/p_0_in__0[13]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    16.578 r  alu16/adder/io_led_OBUF[20]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.578    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.128 r  inputstorer/io_led_OBUF[20]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.128    inputstorer/io_led_OBUF[20]_inst_i_32_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.242 r  inputstorer/io_led_OBUF[20]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.242    inputstorer/io_led_OBUF[20]_inst_i_27_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.356 r  inputstorer/io_led_OBUF[20]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.356    inputstorer/io_led_OBUF[20]_inst_i_22_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    17.471    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.628 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    19.242    alu16/adder/p_0_in__0[12]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    19.571 r  alu16/adder/io_led_OBUF[19]_inst_i_37/O
                         net (fo=1, routed)           0.000    19.571    inputstorer/io_led_OBUF[18]_inst_i_38[2]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.972 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.972    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.086    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.200 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.200    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    20.315    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.472 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.557    22.029    alu16/adder/p_0_in__0[11]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.329    22.358 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    22.358    inputstorer/io_led_OBUF[17]_inst_i_35[0]
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.891 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.891    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.008 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.008    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.125 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.125    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.001    23.243    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.400 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.382    24.782    alu16/adder/p_0_in__0[10]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.332    25.114 r  alu16/adder/io_led_OBUF[17]_inst_i_34/O
                         net (fo=1, routed)           0.000    25.114    inputstorer/io_led_OBUF[16]_inst_i_43[2]
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.515 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.515    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.629 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.629    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.743 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.743    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.857 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.857    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.014 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.513    27.527    alu16/adder/p_0_in__0[9]
    SLICE_X52Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.856 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.856    inputstorer/io_led_OBUF[15]_inst_i_42[1]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.236    inputstorer/io_led_OBUF[16]_inst_i_37_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.353 r  inputstorer/io_led_OBUF[16]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.353    inputstorer/io_led_OBUF[16]_inst_i_32_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.470 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.470    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.587 r  inputstorer/io_led_OBUF[16]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.587    inputstorer/io_led_OBUF[16]_inst_i_24_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.744 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.509    30.253    alu16/adder/p_0_in__0[8]
    SLICE_X49Y43         LUT3 (Prop_lut3_I0_O)        0.332    30.585 r  alu16/adder/io_led_OBUF[15]_inst_i_42/O
                         net (fo=1, routed)           0.000    30.585    inputstorer/io_led_OBUF[14]_inst_i_39[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.983 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.983    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.097 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.097    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.211 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.211    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.325 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.325    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.482 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          0.859    32.341    alu16/adder/p_0_in__0[7]
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.329    32.670 r  alu16/adder/io_led_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.827    33.497    inputstorer/io_led[15]
    SLICE_X58Y44         LUT5 (Prop_lut5_I4_O)        0.124    33.621 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.021    35.641    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    39.142 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    39.142    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.269ns  (logic 14.550ns (45.089%)  route 17.719ns (54.911%))
  Logic Levels:           49  (CARRY4=38 LUT1=1 LUT3=7 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.572     5.156    inputstorer/CLK
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  inputstorer/M_storeB_q_reg[8]/Q
                         net (fo=20, routed)          2.627     8.240    inputstorer/Q[8]
    SLICE_X61Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.364 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.364    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.896 r  inputstorer/io_led_OBUF[23]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.896    inputstorer/io_led_OBUF[23]_inst_i_20_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.010 r  inputstorer/io_led_OBUF[23]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.010    inputstorer/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.281 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[0]
                         net (fo=20, routed)          1.422    10.702    alu16/adder/p_0_in__0[15]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.373    11.075 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    11.075    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.608 r  inputstorer/io_led_OBUF[22]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.608    inputstorer/io_led_OBUF[22]_inst_i_35_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.725 r  inputstorer/io_led_OBUF[22]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.725    inputstorer/io_led_OBUF[22]_inst_i_30_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.842 r  inputstorer/io_led_OBUF[22]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.842    inputstorer/io_led_OBUF[22]_inst_i_25_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.959 r  inputstorer/io_led_OBUF[22]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.959    inputstorer/io_led_OBUF[22]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.116 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.763    13.879    alu16/adder/p_0_in__0[14]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    14.211 r  alu16/adder/io_led_OBUF[21]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.211    inputstorer/io_led_OBUF[20]_inst_i_38[2]
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.612 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.612    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.726 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.726    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.840    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.954 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.954    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.111 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.138    16.249    alu16/adder/p_0_in__0[13]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    16.578 r  alu16/adder/io_led_OBUF[20]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.578    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.128 r  inputstorer/io_led_OBUF[20]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.128    inputstorer/io_led_OBUF[20]_inst_i_32_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.242 r  inputstorer/io_led_OBUF[20]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.242    inputstorer/io_led_OBUF[20]_inst_i_27_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.356 r  inputstorer/io_led_OBUF[20]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.356    inputstorer/io_led_OBUF[20]_inst_i_22_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    17.471    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.628 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    19.242    alu16/adder/p_0_in__0[12]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    19.571 r  alu16/adder/io_led_OBUF[19]_inst_i_37/O
                         net (fo=1, routed)           0.000    19.571    inputstorer/io_led_OBUF[18]_inst_i_38[2]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.972 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.972    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.086    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.200 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.200    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    20.315    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.472 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.557    22.029    alu16/adder/p_0_in__0[11]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.329    22.358 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    22.358    inputstorer/io_led_OBUF[17]_inst_i_35[0]
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.891 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.891    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.008 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.008    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.125 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.125    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.001    23.243    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.400 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.382    24.782    alu16/adder/p_0_in__0[10]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.332    25.114 r  alu16/adder/io_led_OBUF[17]_inst_i_34/O
                         net (fo=1, routed)           0.000    25.114    inputstorer/io_led_OBUF[16]_inst_i_43[2]
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.515 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.515    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.629 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.629    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.743 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.743    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.857 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.857    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.014 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.513    27.527    alu16/adder/p_0_in__0[9]
    SLICE_X52Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.856 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.856    inputstorer/io_led_OBUF[15]_inst_i_42[1]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.236    inputstorer/io_led_OBUF[16]_inst_i_37_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.353 r  inputstorer/io_led_OBUF[16]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.353    inputstorer/io_led_OBUF[16]_inst_i_32_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.470 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.470    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.587 r  inputstorer/io_led_OBUF[16]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.587    inputstorer/io_led_OBUF[16]_inst_i_24_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.744 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.445    30.189    alu16/adder/p_0_in__0[8]
    SLICE_X59Y47         LUT5 (Prop_lut5_I0_O)        0.332    30.521 r  alu16/adder/io_led_OBUF[16]_inst_i_5/O
                         net (fo=2, routed)           0.801    31.322    inputstorer/io_led[16]
    SLICE_X59Y44         LUT6 (Prop_lut6_I5_O)        0.124    31.446 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.455    33.901    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    37.425 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    37.425    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.164ns (15.347%)  route 0.905ns (84.653%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.553     1.497    reset_cond/CLK
    SLICE_X54Y25         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDSE (Prop_fdse_C_Q)         0.164     1.661 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=66, routed)          0.905     2.565    autotester/Q[0]
    SLICE_X57Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.164ns (15.347%)  route 0.905ns (84.653%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.553     1.497    reset_cond/CLK
    SLICE_X54Y25         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDSE (Prop_fdse_C_Q)         0.164     1.661 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=66, routed)          0.905     2.565    autotester/Q[0]
    SLICE_X57Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.192ns  (logic 0.164ns (13.764%)  route 1.028ns (86.236%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.553     1.497    reset_cond/CLK
    SLICE_X54Y25         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDSE (Prop_fdse_C_Q)         0.164     1.661 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=66, routed)          1.028     2.688    autotester/Q[0]
    SLICE_X55Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.192ns  (logic 0.164ns (13.764%)  route 1.028ns (86.236%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.553     1.497    reset_cond/CLK
    SLICE_X54Y25         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDSE (Prop_fdse_C_Q)         0.164     1.661 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=66, routed)          1.028     2.688    autotester/Q[0]
    SLICE_X54Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.192ns  (logic 0.164ns (13.764%)  route 1.028ns (86.236%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.553     1.497    reset_cond/CLK
    SLICE_X54Y25         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDSE (Prop_fdse_C_Q)         0.164     1.661 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=66, routed)          1.028     2.688    autotester/Q[0]
    SLICE_X54Y34         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.463ns (64.945%)  route 0.790ns (35.055%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.595     1.539    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=53, routed)          0.149     1.829    inputstorer/M_inputstorer_outA[15]
    SLICE_X59Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.874 r  inputstorer/io_led_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.233     2.107    inputstorer/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.152 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.407     2.559    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.792 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.792    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.591ns (66.032%)  route 0.818ns (33.968%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.595     1.539    inputstorer/CLK
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[12]/Q
                         net (fo=22, routed)          0.241     1.921    inputstorer/M_storeA_q_reg[14]_0[12]
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.966 f  inputstorer/io_led_OBUF[20]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.966    inputstorer/io_led_OBUF[20]_inst_i_5_n_0
    SLICE_X60Y48         MUXF7 (Prop_muxf7_I0_O)      0.062     2.028 f  inputstorer/io_led_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.141     2.169    inputstorer/io_led_OBUF[20]_inst_i_2_n_0
    SLICE_X60Y48         LUT5 (Prop_lut5_I0_O)        0.108     2.277 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.435     2.713    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.947 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.947    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.582ns (62.919%)  route 0.932ns (37.081%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.595     1.539    inputstorer/CLK
    SLICE_X58Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[11]/Q
                         net (fo=21, routed)          0.219     1.899    inputstorer/M_storeA_q_reg[14]_0[11]
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.944 f  inputstorer/io_led_OBUF[19]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.944    inputstorer/io_led_OBUF[19]_inst_i_6_n_0
    SLICE_X63Y48         MUXF7 (Prop_muxf7_I1_O)      0.065     2.009 f  inputstorer/io_led_OBUF[19]_inst_i_2/O
                         net (fo=1, routed)           0.223     2.232    inputstorer/io_led_OBUF[19]_inst_i_2_n_0
    SLICE_X62Y48         LUT5 (Prop_lut5_I0_O)        0.108     2.340 r  inputstorer/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.490     2.830    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     4.053 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.053    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.547ns  (logic 1.581ns (62.057%)  route 0.966ns (37.943%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.566     1.510    inputstorer/CLK
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  inputstorer/M_storeA_q_reg[7]/Q
                         net (fo=17, routed)          0.379     2.053    inputstorer/M_storeA_q_reg[14]_0[7]
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.045     2.098 f  inputstorer/io_led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.098    inputstorer/io_led_OBUF[15]_inst_i_5_n_0
    SLICE_X58Y42         MUXF7 (Prop_muxf7_I0_O)      0.062     2.160 f  inputstorer/io_led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.123     2.284    inputstorer/io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X58Y44         LUT5 (Prop_lut5_I0_O)        0.108     2.392 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.464     2.855    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.057 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.057    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.595ns (63.293%)  route 0.925ns (36.707%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.595     1.539    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[14]/Q
                         net (fo=25, routed)          0.318     1.998    inputstorer/M_storeA_q_reg[14]_0[14]
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.043 f  inputstorer/io_led_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.043    inputstorer/io_led_OBUF[22]_inst_i_6_n_0
    SLICE_X63Y48         MUXF7 (Prop_muxf7_I0_O)      0.071     2.114 f  inputstorer/io_led_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.190     2.304    inputstorer/io_led_OBUF[22]_inst_i_2_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I0_O)        0.108     2.412 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.829    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     4.059 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     4.059    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.714ns  (logic 1.634ns (28.593%)  route 4.080ns (71.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.999     4.509    reset_cond/rst_n_IBUF
    SLICE_X50Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.082     5.714    reset_cond/M_reset_cond_in
    SLICE_X54Y25         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.435     4.840    reset_cond/CLK
    SLICE_X54Y25         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.667ns  (logic 1.534ns (27.075%)  route 4.133ns (72.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           4.133     5.667    inputstorer/io_dip_IBUF[14]
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.452     4.857    inputstorer/CLK
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.619ns  (logic 1.536ns (27.335%)  route 4.083ns (72.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           4.083     5.619    inputstorer/io_dip_IBUF[13]
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.452     4.857    inputstorer/CLK
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 1.634ns (29.105%)  route 3.980ns (70.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.999     4.509    reset_cond/rst_n_IBUF
    SLICE_X50Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.981     5.614    reset_cond/M_reset_cond_in
    SLICE_X54Y19         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.441     4.846    reset_cond/CLK
    SLICE_X54Y19         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 1.634ns (29.105%)  route 3.980ns (70.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.999     4.509    reset_cond/rst_n_IBUF
    SLICE_X50Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.981     5.614    reset_cond/M_reset_cond_in
    SLICE_X54Y19         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.441     4.846    reset_cond/CLK
    SLICE_X54Y19         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.544ns  (logic 1.634ns (29.472%)  route 3.910ns (70.528%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.999     4.509    reset_cond/rst_n_IBUF
    SLICE_X50Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.911     5.544    reset_cond/M_reset_cond_in
    SLICE_X54Y21         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.440     4.845    reset_cond/CLK
    SLICE_X54Y21         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.430ns  (logic 1.501ns (27.639%)  route 3.929ns (72.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.929     5.430    inputstorer/io_button_IBUF[0]
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.452     4.857    inputstorer/CLK
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.430ns  (logic 1.501ns (27.639%)  route 3.929ns (72.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.929     5.430    inputstorer/io_button_IBUF[0]
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.452     4.857    inputstorer/CLK
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.430ns  (logic 1.501ns (27.639%)  route 3.929ns (72.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.929     5.430    inputstorer/io_button_IBUF[0]
    SLICE_X54Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.452     4.857    inputstorer/CLK
    SLICE_X54Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.430ns  (logic 1.501ns (27.639%)  route 3.929ns (72.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.929     5.430    inputstorer/io_button_IBUF[0]
    SLICE_X54Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.452     4.857    inputstorer/CLK
    SLICE_X54Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.221ns (25.966%)  route 0.629ns (74.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.629     0.850    inputstorer/io_dip_IBUF[21]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.865     2.055    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.221ns (23.585%)  route 0.715ns (76.415%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.715     0.936    inputstorer/io_dip_IBUF[21]
    SLICE_X55Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.838     2.028    inputstorer/CLK
    SLICE_X55Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            alu16/adder/s0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.221ns (23.574%)  route 0.716ns (76.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.716     0.936    alu16/adder/io_dip_IBUF[21]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.926     2.116    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.254ns (27.146%)  route 0.682ns (72.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=4, routed)           0.682     0.937    inputstorer/io_dip_IBUF[17]
    SLICE_X58Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.865     2.055    inputstorer/CLK
    SLICE_X58Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.244ns (25.817%)  route 0.701ns (74.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=4, routed)           0.701     0.945    inputstorer/io_dip_IBUF[16]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.865     2.055    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.240ns (25.349%)  route 0.706ns (74.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=4, routed)           0.706     0.946    inputstorer/io_dip_IBUF[20]
    SLICE_X57Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.838     2.028    inputstorer/CLK
    SLICE_X57Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            inputstorer/btnA/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.270ns (27.793%)  route 0.700ns (72.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.700     0.970    inputstorer/btnA/sync/io_button_IBUF[0]
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.854     2.043    inputstorer/btnA/sync/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.232ns (23.868%)  route 0.739ns (76.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.739     0.971    inputstorer/io_dip_IBUF[22]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.865     2.055    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.257ns (26.262%)  route 0.721ns (73.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.721     0.978    inputstorer/io_dip_IBUF[18]
    SLICE_X58Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.865     2.055    inputstorer/CLK
    SLICE_X58Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.243ns (24.665%)  route 0.742ns (75.335%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=4, routed)           0.742     0.985    inputstorer/io_dip_IBUF[19]
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.865     2.055    inputstorer/CLK
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C





