
APP2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  0800c800  0800c800  0000c800  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001724  0800c994  0800c994  0000c994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  0800e0b8  0800e0b8  0000e0b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e0c8  0800e0c8  0001000c  2**0
                  CONTENTS
  4 .ARM          00000008  0800e0c8  0800e0c8  0000e0c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e0d0  0800e0d0  0001000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e0d0  0800e0d0  0000e0d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e0d4  0800e0d4  0000e0d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800e0d8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  2000000c  0800e0e4  0001000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000084  0800e0e4  00010084  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005d4c  00000000  00000000  0001003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013a7  00000000  00000000  00015d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000608  00000000  00000000  00017130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000550  00000000  00000000  00017738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014999  00000000  00000000  00017c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000739b  00000000  00000000  0002c621  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000801a3  00000000  00000000  000339bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b3b5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016c0  00000000  00000000  000b3bb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800c994 <__do_global_dtors_aux>:
 800c994:	b510      	push	{r4, lr}
 800c996:	4c05      	ldr	r4, [pc, #20]	; (800c9ac <__do_global_dtors_aux+0x18>)
 800c998:	7823      	ldrb	r3, [r4, #0]
 800c99a:	b933      	cbnz	r3, 800c9aa <__do_global_dtors_aux+0x16>
 800c99c:	4b04      	ldr	r3, [pc, #16]	; (800c9b0 <__do_global_dtors_aux+0x1c>)
 800c99e:	b113      	cbz	r3, 800c9a6 <__do_global_dtors_aux+0x12>
 800c9a0:	4804      	ldr	r0, [pc, #16]	; (800c9b4 <__do_global_dtors_aux+0x20>)
 800c9a2:	f3af 8000 	nop.w
 800c9a6:	2301      	movs	r3, #1
 800c9a8:	7023      	strb	r3, [r4, #0]
 800c9aa:	bd10      	pop	{r4, pc}
 800c9ac:	2000000c 	.word	0x2000000c
 800c9b0:	00000000 	.word	0x00000000
 800c9b4:	0800e0a0 	.word	0x0800e0a0

0800c9b8 <frame_dummy>:
 800c9b8:	b508      	push	{r3, lr}
 800c9ba:	4b03      	ldr	r3, [pc, #12]	; (800c9c8 <frame_dummy+0x10>)
 800c9bc:	b11b      	cbz	r3, 800c9c6 <frame_dummy+0xe>
 800c9be:	4903      	ldr	r1, [pc, #12]	; (800c9cc <frame_dummy+0x14>)
 800c9c0:	4803      	ldr	r0, [pc, #12]	; (800c9d0 <frame_dummy+0x18>)
 800c9c2:	f3af 8000 	nop.w
 800c9c6:	bd08      	pop	{r3, pc}
 800c9c8:	00000000 	.word	0x00000000
 800c9cc:	20000010 	.word	0x20000010
 800c9d0:	0800e0a0 	.word	0x0800e0a0

0800c9d4 <__aeabi_uldivmod>:
 800c9d4:	b953      	cbnz	r3, 800c9ec <__aeabi_uldivmod+0x18>
 800c9d6:	b94a      	cbnz	r2, 800c9ec <__aeabi_uldivmod+0x18>
 800c9d8:	2900      	cmp	r1, #0
 800c9da:	bf08      	it	eq
 800c9dc:	2800      	cmpeq	r0, #0
 800c9de:	bf1c      	itt	ne
 800c9e0:	f04f 31ff 	movne.w	r1, #4294967295
 800c9e4:	f04f 30ff 	movne.w	r0, #4294967295
 800c9e8:	f000 b974 	b.w	800ccd4 <__aeabi_idiv0>
 800c9ec:	f1ad 0c08 	sub.w	ip, sp, #8
 800c9f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800c9f4:	f000 f806 	bl	800ca04 <__udivmoddi4>
 800c9f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c9fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ca00:	b004      	add	sp, #16
 800ca02:	4770      	bx	lr

0800ca04 <__udivmoddi4>:
 800ca04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca08:	9d08      	ldr	r5, [sp, #32]
 800ca0a:	4604      	mov	r4, r0
 800ca0c:	468e      	mov	lr, r1
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d14d      	bne.n	800caae <__udivmoddi4+0xaa>
 800ca12:	428a      	cmp	r2, r1
 800ca14:	4694      	mov	ip, r2
 800ca16:	d969      	bls.n	800caec <__udivmoddi4+0xe8>
 800ca18:	fab2 f282 	clz	r2, r2
 800ca1c:	b152      	cbz	r2, 800ca34 <__udivmoddi4+0x30>
 800ca1e:	fa01 f302 	lsl.w	r3, r1, r2
 800ca22:	f1c2 0120 	rsb	r1, r2, #32
 800ca26:	fa20 f101 	lsr.w	r1, r0, r1
 800ca2a:	fa0c fc02 	lsl.w	ip, ip, r2
 800ca2e:	ea41 0e03 	orr.w	lr, r1, r3
 800ca32:	4094      	lsls	r4, r2
 800ca34:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800ca38:	0c21      	lsrs	r1, r4, #16
 800ca3a:	fbbe f6f8 	udiv	r6, lr, r8
 800ca3e:	fa1f f78c 	uxth.w	r7, ip
 800ca42:	fb08 e316 	mls	r3, r8, r6, lr
 800ca46:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ca4a:	fb06 f107 	mul.w	r1, r6, r7
 800ca4e:	4299      	cmp	r1, r3
 800ca50:	d90a      	bls.n	800ca68 <__udivmoddi4+0x64>
 800ca52:	eb1c 0303 	adds.w	r3, ip, r3
 800ca56:	f106 30ff 	add.w	r0, r6, #4294967295
 800ca5a:	f080 811f 	bcs.w	800cc9c <__udivmoddi4+0x298>
 800ca5e:	4299      	cmp	r1, r3
 800ca60:	f240 811c 	bls.w	800cc9c <__udivmoddi4+0x298>
 800ca64:	3e02      	subs	r6, #2
 800ca66:	4463      	add	r3, ip
 800ca68:	1a5b      	subs	r3, r3, r1
 800ca6a:	b2a4      	uxth	r4, r4
 800ca6c:	fbb3 f0f8 	udiv	r0, r3, r8
 800ca70:	fb08 3310 	mls	r3, r8, r0, r3
 800ca74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800ca78:	fb00 f707 	mul.w	r7, r0, r7
 800ca7c:	42a7      	cmp	r7, r4
 800ca7e:	d90a      	bls.n	800ca96 <__udivmoddi4+0x92>
 800ca80:	eb1c 0404 	adds.w	r4, ip, r4
 800ca84:	f100 33ff 	add.w	r3, r0, #4294967295
 800ca88:	f080 810a 	bcs.w	800cca0 <__udivmoddi4+0x29c>
 800ca8c:	42a7      	cmp	r7, r4
 800ca8e:	f240 8107 	bls.w	800cca0 <__udivmoddi4+0x29c>
 800ca92:	4464      	add	r4, ip
 800ca94:	3802      	subs	r0, #2
 800ca96:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800ca9a:	1be4      	subs	r4, r4, r7
 800ca9c:	2600      	movs	r6, #0
 800ca9e:	b11d      	cbz	r5, 800caa8 <__udivmoddi4+0xa4>
 800caa0:	40d4      	lsrs	r4, r2
 800caa2:	2300      	movs	r3, #0
 800caa4:	e9c5 4300 	strd	r4, r3, [r5]
 800caa8:	4631      	mov	r1, r6
 800caaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800caae:	428b      	cmp	r3, r1
 800cab0:	d909      	bls.n	800cac6 <__udivmoddi4+0xc2>
 800cab2:	2d00      	cmp	r5, #0
 800cab4:	f000 80ef 	beq.w	800cc96 <__udivmoddi4+0x292>
 800cab8:	2600      	movs	r6, #0
 800caba:	e9c5 0100 	strd	r0, r1, [r5]
 800cabe:	4630      	mov	r0, r6
 800cac0:	4631      	mov	r1, r6
 800cac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cac6:	fab3 f683 	clz	r6, r3
 800caca:	2e00      	cmp	r6, #0
 800cacc:	d14a      	bne.n	800cb64 <__udivmoddi4+0x160>
 800cace:	428b      	cmp	r3, r1
 800cad0:	d302      	bcc.n	800cad8 <__udivmoddi4+0xd4>
 800cad2:	4282      	cmp	r2, r0
 800cad4:	f200 80f9 	bhi.w	800ccca <__udivmoddi4+0x2c6>
 800cad8:	1a84      	subs	r4, r0, r2
 800cada:	eb61 0303 	sbc.w	r3, r1, r3
 800cade:	2001      	movs	r0, #1
 800cae0:	469e      	mov	lr, r3
 800cae2:	2d00      	cmp	r5, #0
 800cae4:	d0e0      	beq.n	800caa8 <__udivmoddi4+0xa4>
 800cae6:	e9c5 4e00 	strd	r4, lr, [r5]
 800caea:	e7dd      	b.n	800caa8 <__udivmoddi4+0xa4>
 800caec:	b902      	cbnz	r2, 800caf0 <__udivmoddi4+0xec>
 800caee:	deff      	udf	#255	; 0xff
 800caf0:	fab2 f282 	clz	r2, r2
 800caf4:	2a00      	cmp	r2, #0
 800caf6:	f040 8092 	bne.w	800cc1e <__udivmoddi4+0x21a>
 800cafa:	eba1 010c 	sub.w	r1, r1, ip
 800cafe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800cb02:	fa1f fe8c 	uxth.w	lr, ip
 800cb06:	2601      	movs	r6, #1
 800cb08:	0c20      	lsrs	r0, r4, #16
 800cb0a:	fbb1 f3f7 	udiv	r3, r1, r7
 800cb0e:	fb07 1113 	mls	r1, r7, r3, r1
 800cb12:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800cb16:	fb0e f003 	mul.w	r0, lr, r3
 800cb1a:	4288      	cmp	r0, r1
 800cb1c:	d908      	bls.n	800cb30 <__udivmoddi4+0x12c>
 800cb1e:	eb1c 0101 	adds.w	r1, ip, r1
 800cb22:	f103 38ff 	add.w	r8, r3, #4294967295
 800cb26:	d202      	bcs.n	800cb2e <__udivmoddi4+0x12a>
 800cb28:	4288      	cmp	r0, r1
 800cb2a:	f200 80cb 	bhi.w	800ccc4 <__udivmoddi4+0x2c0>
 800cb2e:	4643      	mov	r3, r8
 800cb30:	1a09      	subs	r1, r1, r0
 800cb32:	b2a4      	uxth	r4, r4
 800cb34:	fbb1 f0f7 	udiv	r0, r1, r7
 800cb38:	fb07 1110 	mls	r1, r7, r0, r1
 800cb3c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800cb40:	fb0e fe00 	mul.w	lr, lr, r0
 800cb44:	45a6      	cmp	lr, r4
 800cb46:	d908      	bls.n	800cb5a <__udivmoddi4+0x156>
 800cb48:	eb1c 0404 	adds.w	r4, ip, r4
 800cb4c:	f100 31ff 	add.w	r1, r0, #4294967295
 800cb50:	d202      	bcs.n	800cb58 <__udivmoddi4+0x154>
 800cb52:	45a6      	cmp	lr, r4
 800cb54:	f200 80bb 	bhi.w	800ccce <__udivmoddi4+0x2ca>
 800cb58:	4608      	mov	r0, r1
 800cb5a:	eba4 040e 	sub.w	r4, r4, lr
 800cb5e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800cb62:	e79c      	b.n	800ca9e <__udivmoddi4+0x9a>
 800cb64:	f1c6 0720 	rsb	r7, r6, #32
 800cb68:	40b3      	lsls	r3, r6
 800cb6a:	fa22 fc07 	lsr.w	ip, r2, r7
 800cb6e:	ea4c 0c03 	orr.w	ip, ip, r3
 800cb72:	fa20 f407 	lsr.w	r4, r0, r7
 800cb76:	fa01 f306 	lsl.w	r3, r1, r6
 800cb7a:	431c      	orrs	r4, r3
 800cb7c:	40f9      	lsrs	r1, r7
 800cb7e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800cb82:	fa00 f306 	lsl.w	r3, r0, r6
 800cb86:	fbb1 f8f9 	udiv	r8, r1, r9
 800cb8a:	0c20      	lsrs	r0, r4, #16
 800cb8c:	fa1f fe8c 	uxth.w	lr, ip
 800cb90:	fb09 1118 	mls	r1, r9, r8, r1
 800cb94:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800cb98:	fb08 f00e 	mul.w	r0, r8, lr
 800cb9c:	4288      	cmp	r0, r1
 800cb9e:	fa02 f206 	lsl.w	r2, r2, r6
 800cba2:	d90b      	bls.n	800cbbc <__udivmoddi4+0x1b8>
 800cba4:	eb1c 0101 	adds.w	r1, ip, r1
 800cba8:	f108 3aff 	add.w	sl, r8, #4294967295
 800cbac:	f080 8088 	bcs.w	800ccc0 <__udivmoddi4+0x2bc>
 800cbb0:	4288      	cmp	r0, r1
 800cbb2:	f240 8085 	bls.w	800ccc0 <__udivmoddi4+0x2bc>
 800cbb6:	f1a8 0802 	sub.w	r8, r8, #2
 800cbba:	4461      	add	r1, ip
 800cbbc:	1a09      	subs	r1, r1, r0
 800cbbe:	b2a4      	uxth	r4, r4
 800cbc0:	fbb1 f0f9 	udiv	r0, r1, r9
 800cbc4:	fb09 1110 	mls	r1, r9, r0, r1
 800cbc8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800cbcc:	fb00 fe0e 	mul.w	lr, r0, lr
 800cbd0:	458e      	cmp	lr, r1
 800cbd2:	d908      	bls.n	800cbe6 <__udivmoddi4+0x1e2>
 800cbd4:	eb1c 0101 	adds.w	r1, ip, r1
 800cbd8:	f100 34ff 	add.w	r4, r0, #4294967295
 800cbdc:	d26c      	bcs.n	800ccb8 <__udivmoddi4+0x2b4>
 800cbde:	458e      	cmp	lr, r1
 800cbe0:	d96a      	bls.n	800ccb8 <__udivmoddi4+0x2b4>
 800cbe2:	3802      	subs	r0, #2
 800cbe4:	4461      	add	r1, ip
 800cbe6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800cbea:	fba0 9402 	umull	r9, r4, r0, r2
 800cbee:	eba1 010e 	sub.w	r1, r1, lr
 800cbf2:	42a1      	cmp	r1, r4
 800cbf4:	46c8      	mov	r8, r9
 800cbf6:	46a6      	mov	lr, r4
 800cbf8:	d356      	bcc.n	800cca8 <__udivmoddi4+0x2a4>
 800cbfa:	d053      	beq.n	800cca4 <__udivmoddi4+0x2a0>
 800cbfc:	b15d      	cbz	r5, 800cc16 <__udivmoddi4+0x212>
 800cbfe:	ebb3 0208 	subs.w	r2, r3, r8
 800cc02:	eb61 010e 	sbc.w	r1, r1, lr
 800cc06:	fa01 f707 	lsl.w	r7, r1, r7
 800cc0a:	fa22 f306 	lsr.w	r3, r2, r6
 800cc0e:	40f1      	lsrs	r1, r6
 800cc10:	431f      	orrs	r7, r3
 800cc12:	e9c5 7100 	strd	r7, r1, [r5]
 800cc16:	2600      	movs	r6, #0
 800cc18:	4631      	mov	r1, r6
 800cc1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc1e:	f1c2 0320 	rsb	r3, r2, #32
 800cc22:	40d8      	lsrs	r0, r3
 800cc24:	fa0c fc02 	lsl.w	ip, ip, r2
 800cc28:	fa21 f303 	lsr.w	r3, r1, r3
 800cc2c:	4091      	lsls	r1, r2
 800cc2e:	4301      	orrs	r1, r0
 800cc30:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800cc34:	fa1f fe8c 	uxth.w	lr, ip
 800cc38:	fbb3 f0f7 	udiv	r0, r3, r7
 800cc3c:	fb07 3610 	mls	r6, r7, r0, r3
 800cc40:	0c0b      	lsrs	r3, r1, #16
 800cc42:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800cc46:	fb00 f60e 	mul.w	r6, r0, lr
 800cc4a:	429e      	cmp	r6, r3
 800cc4c:	fa04 f402 	lsl.w	r4, r4, r2
 800cc50:	d908      	bls.n	800cc64 <__udivmoddi4+0x260>
 800cc52:	eb1c 0303 	adds.w	r3, ip, r3
 800cc56:	f100 38ff 	add.w	r8, r0, #4294967295
 800cc5a:	d22f      	bcs.n	800ccbc <__udivmoddi4+0x2b8>
 800cc5c:	429e      	cmp	r6, r3
 800cc5e:	d92d      	bls.n	800ccbc <__udivmoddi4+0x2b8>
 800cc60:	3802      	subs	r0, #2
 800cc62:	4463      	add	r3, ip
 800cc64:	1b9b      	subs	r3, r3, r6
 800cc66:	b289      	uxth	r1, r1
 800cc68:	fbb3 f6f7 	udiv	r6, r3, r7
 800cc6c:	fb07 3316 	mls	r3, r7, r6, r3
 800cc70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800cc74:	fb06 f30e 	mul.w	r3, r6, lr
 800cc78:	428b      	cmp	r3, r1
 800cc7a:	d908      	bls.n	800cc8e <__udivmoddi4+0x28a>
 800cc7c:	eb1c 0101 	adds.w	r1, ip, r1
 800cc80:	f106 38ff 	add.w	r8, r6, #4294967295
 800cc84:	d216      	bcs.n	800ccb4 <__udivmoddi4+0x2b0>
 800cc86:	428b      	cmp	r3, r1
 800cc88:	d914      	bls.n	800ccb4 <__udivmoddi4+0x2b0>
 800cc8a:	3e02      	subs	r6, #2
 800cc8c:	4461      	add	r1, ip
 800cc8e:	1ac9      	subs	r1, r1, r3
 800cc90:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 800cc94:	e738      	b.n	800cb08 <__udivmoddi4+0x104>
 800cc96:	462e      	mov	r6, r5
 800cc98:	4628      	mov	r0, r5
 800cc9a:	e705      	b.n	800caa8 <__udivmoddi4+0xa4>
 800cc9c:	4606      	mov	r6, r0
 800cc9e:	e6e3      	b.n	800ca68 <__udivmoddi4+0x64>
 800cca0:	4618      	mov	r0, r3
 800cca2:	e6f8      	b.n	800ca96 <__udivmoddi4+0x92>
 800cca4:	454b      	cmp	r3, r9
 800cca6:	d2a9      	bcs.n	800cbfc <__udivmoddi4+0x1f8>
 800cca8:	ebb9 0802 	subs.w	r8, r9, r2
 800ccac:	eb64 0e0c 	sbc.w	lr, r4, ip
 800ccb0:	3801      	subs	r0, #1
 800ccb2:	e7a3      	b.n	800cbfc <__udivmoddi4+0x1f8>
 800ccb4:	4646      	mov	r6, r8
 800ccb6:	e7ea      	b.n	800cc8e <__udivmoddi4+0x28a>
 800ccb8:	4620      	mov	r0, r4
 800ccba:	e794      	b.n	800cbe6 <__udivmoddi4+0x1e2>
 800ccbc:	4640      	mov	r0, r8
 800ccbe:	e7d1      	b.n	800cc64 <__udivmoddi4+0x260>
 800ccc0:	46d0      	mov	r8, sl
 800ccc2:	e77b      	b.n	800cbbc <__udivmoddi4+0x1b8>
 800ccc4:	3b02      	subs	r3, #2
 800ccc6:	4461      	add	r1, ip
 800ccc8:	e732      	b.n	800cb30 <__udivmoddi4+0x12c>
 800ccca:	4630      	mov	r0, r6
 800cccc:	e709      	b.n	800cae2 <__udivmoddi4+0xde>
 800ccce:	4464      	add	r4, ip
 800ccd0:	3802      	subs	r0, #2
 800ccd2:	e742      	b.n	800cb5a <__udivmoddi4+0x156>

0800ccd4 <__aeabi_idiv0>:
 800ccd4:	4770      	bx	lr
 800ccd6:	bf00      	nop

0800ccd8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800ccd8:	b580      	push	{r7, lr}
 800ccda:	b088      	sub	sp, #32
 800ccdc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ccde:	f107 030c 	add.w	r3, r7, #12
 800cce2:	2200      	movs	r2, #0
 800cce4:	601a      	str	r2, [r3, #0]
 800cce6:	605a      	str	r2, [r3, #4]
 800cce8:	609a      	str	r2, [r3, #8]
 800ccea:	60da      	str	r2, [r3, #12]
 800ccec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800ccee:	2300      	movs	r3, #0
 800ccf0:	60bb      	str	r3, [r7, #8]
 800ccf2:	4b1f      	ldr	r3, [pc, #124]	; (800cd70 <MX_GPIO_Init+0x98>)
 800ccf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccf6:	4a1e      	ldr	r2, [pc, #120]	; (800cd70 <MX_GPIO_Init+0x98>)
 800ccf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ccfc:	6313      	str	r3, [r2, #48]	; 0x30
 800ccfe:	4b1c      	ldr	r3, [pc, #112]	; (800cd70 <MX_GPIO_Init+0x98>)
 800cd00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd06:	60bb      	str	r3, [r7, #8]
 800cd08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	607b      	str	r3, [r7, #4]
 800cd0e:	4b18      	ldr	r3, [pc, #96]	; (800cd70 <MX_GPIO_Init+0x98>)
 800cd10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd12:	4a17      	ldr	r2, [pc, #92]	; (800cd70 <MX_GPIO_Init+0x98>)
 800cd14:	f043 0301 	orr.w	r3, r3, #1
 800cd18:	6313      	str	r3, [r2, #48]	; 0x30
 800cd1a:	4b15      	ldr	r3, [pc, #84]	; (800cd70 <MX_GPIO_Init+0x98>)
 800cd1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd1e:	f003 0301 	and.w	r3, r3, #1
 800cd22:	607b      	str	r3, [r7, #4]
 800cd24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800cd26:	2300      	movs	r3, #0
 800cd28:	603b      	str	r3, [r7, #0]
 800cd2a:	4b11      	ldr	r3, [pc, #68]	; (800cd70 <MX_GPIO_Init+0x98>)
 800cd2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd2e:	4a10      	ldr	r2, [pc, #64]	; (800cd70 <MX_GPIO_Init+0x98>)
 800cd30:	f043 0302 	orr.w	r3, r3, #2
 800cd34:	6313      	str	r3, [r2, #48]	; 0x30
 800cd36:	4b0e      	ldr	r3, [pc, #56]	; (800cd70 <MX_GPIO_Init+0x98>)
 800cd38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd3a:	f003 0302 	and.w	r3, r3, #2
 800cd3e:	603b      	str	r3, [r7, #0]
 800cd40:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 800cd42:	2200      	movs	r2, #0
 800cd44:	2104      	movs	r1, #4
 800cd46:	480b      	ldr	r0, [pc, #44]	; (800cd74 <MX_GPIO_Init+0x9c>)
 800cd48:	f000 fcb6 	bl	800d6b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800cd4c:	2304      	movs	r3, #4
 800cd4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cd50:	2301      	movs	r3, #1
 800cd52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd54:	2300      	movs	r3, #0
 800cd56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cd58:	2300      	movs	r3, #0
 800cd5a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cd5c:	f107 030c 	add.w	r3, r7, #12
 800cd60:	4619      	mov	r1, r3
 800cd62:	4804      	ldr	r0, [pc, #16]	; (800cd74 <MX_GPIO_Init+0x9c>)
 800cd64:	f000 fb24 	bl	800d3b0 <HAL_GPIO_Init>

}
 800cd68:	bf00      	nop
 800cd6a:	3720      	adds	r7, #32
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	bd80      	pop	{r7, pc}
 800cd70:	40023800 	.word	0x40023800
 800cd74:	40020000 	.word	0x40020000

0800cd78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800cd7c:	f000 f99c 	bl	800d0b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800cd80:	f000 f81a 	bl	800cdb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800cd84:	f7ff ffa8 	bl	800ccd8 <MX_GPIO_Init>
  MX_SPI2_Init();
 800cd88:	f000 f886 	bl	800ce98 <MX_SPI2_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /*Blinking Green LED*/
	  	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 800cd8c:	2201      	movs	r2, #1
 800cd8e:	2104      	movs	r1, #4
 800cd90:	4808      	ldr	r0, [pc, #32]	; (800cdb4 <main+0x3c>)
 800cd92:	f000 fc91 	bl	800d6b8 <HAL_GPIO_WritePin>
	  	  HAL_Delay(1000);
 800cd96:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800cd9a:	f000 f9ff 	bl	800d19c <HAL_Delay>
	  	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 800cd9e:	2200      	movs	r2, #0
 800cda0:	2104      	movs	r1, #4
 800cda2:	4804      	ldr	r0, [pc, #16]	; (800cdb4 <main+0x3c>)
 800cda4:	f000 fc88 	bl	800d6b8 <HAL_GPIO_WritePin>
	  	  HAL_Delay(1000);
 800cda8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800cdac:	f000 f9f6 	bl	800d19c <HAL_Delay>
	  	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 800cdb0:	e7ec      	b.n	800cd8c <main+0x14>
 800cdb2:	bf00      	nop
 800cdb4:	40020000 	.word	0x40020000

0800cdb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800cdb8:	b580      	push	{r7, lr}
 800cdba:	b094      	sub	sp, #80	; 0x50
 800cdbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800cdbe:	f107 0320 	add.w	r3, r7, #32
 800cdc2:	2230      	movs	r2, #48	; 0x30
 800cdc4:	2100      	movs	r1, #0
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	f001 f962 	bl	800e090 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800cdcc:	f107 030c 	add.w	r3, r7, #12
 800cdd0:	2200      	movs	r2, #0
 800cdd2:	601a      	str	r2, [r3, #0]
 800cdd4:	605a      	str	r2, [r3, #4]
 800cdd6:	609a      	str	r2, [r3, #8]
 800cdd8:	60da      	str	r2, [r3, #12]
 800cdda:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800cddc:	2300      	movs	r3, #0
 800cdde:	60bb      	str	r3, [r7, #8]
 800cde0:	4b28      	ldr	r3, [pc, #160]	; (800ce84 <SystemClock_Config+0xcc>)
 800cde2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cde4:	4a27      	ldr	r2, [pc, #156]	; (800ce84 <SystemClock_Config+0xcc>)
 800cde6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cdea:	6413      	str	r3, [r2, #64]	; 0x40
 800cdec:	4b25      	ldr	r3, [pc, #148]	; (800ce84 <SystemClock_Config+0xcc>)
 800cdee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cdf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cdf4:	60bb      	str	r3, [r7, #8]
 800cdf6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	607b      	str	r3, [r7, #4]
 800cdfc:	4b22      	ldr	r3, [pc, #136]	; (800ce88 <SystemClock_Config+0xd0>)
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800ce04:	4a20      	ldr	r2, [pc, #128]	; (800ce88 <SystemClock_Config+0xd0>)
 800ce06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ce0a:	6013      	str	r3, [r2, #0]
 800ce0c:	4b1e      	ldr	r3, [pc, #120]	; (800ce88 <SystemClock_Config+0xd0>)
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800ce14:	607b      	str	r3, [r7, #4]
 800ce16:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800ce18:	2301      	movs	r3, #1
 800ce1a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800ce1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800ce20:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800ce22:	2302      	movs	r3, #2
 800ce24:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800ce26:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800ce2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800ce2c:	2319      	movs	r3, #25
 800ce2e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800ce30:	23a8      	movs	r3, #168	; 0xa8
 800ce32:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800ce34:	2302      	movs	r3, #2
 800ce36:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800ce38:	2304      	movs	r3, #4
 800ce3a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800ce3c:	f107 0320 	add.w	r3, r7, #32
 800ce40:	4618      	mov	r0, r3
 800ce42:	f000 fc53 	bl	800d6ec <HAL_RCC_OscConfig>
 800ce46:	4603      	mov	r3, r0
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d001      	beq.n	800ce50 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800ce4c:	f000 f81e 	bl	800ce8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800ce50:	230f      	movs	r3, #15
 800ce52:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800ce54:	2302      	movs	r3, #2
 800ce56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800ce58:	2300      	movs	r3, #0
 800ce5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800ce5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ce60:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800ce62:	2300      	movs	r3, #0
 800ce64:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800ce66:	f107 030c 	add.w	r3, r7, #12
 800ce6a:	2102      	movs	r1, #2
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	f000 feb5 	bl	800dbdc <HAL_RCC_ClockConfig>
 800ce72:	4603      	mov	r3, r0
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d001      	beq.n	800ce7c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800ce78:	f000 f808 	bl	800ce8c <Error_Handler>
  }
}
 800ce7c:	bf00      	nop
 800ce7e:	3750      	adds	r7, #80	; 0x50
 800ce80:	46bd      	mov	sp, r7
 800ce82:	bd80      	pop	{r7, pc}
 800ce84:	40023800 	.word	0x40023800
 800ce88:	40007000 	.word	0x40007000

0800ce8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800ce8c:	b480      	push	{r7}
 800ce8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800ce90:	b672      	cpsid	i
}
 800ce92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800ce94:	e7fe      	b.n	800ce94 <Error_Handler+0x8>
	...

0800ce98 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800ce9c:	4b17      	ldr	r3, [pc, #92]	; (800cefc <MX_SPI2_Init+0x64>)
 800ce9e:	4a18      	ldr	r2, [pc, #96]	; (800cf00 <MX_SPI2_Init+0x68>)
 800cea0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800cea2:	4b16      	ldr	r3, [pc, #88]	; (800cefc <MX_SPI2_Init+0x64>)
 800cea4:	f44f 7282 	mov.w	r2, #260	; 0x104
 800cea8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800ceaa:	4b14      	ldr	r3, [pc, #80]	; (800cefc <MX_SPI2_Init+0x64>)
 800ceac:	2200      	movs	r2, #0
 800ceae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800ceb0:	4b12      	ldr	r3, [pc, #72]	; (800cefc <MX_SPI2_Init+0x64>)
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800ceb6:	4b11      	ldr	r3, [pc, #68]	; (800cefc <MX_SPI2_Init+0x64>)
 800ceb8:	2200      	movs	r2, #0
 800ceba:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800cebc:	4b0f      	ldr	r3, [pc, #60]	; (800cefc <MX_SPI2_Init+0x64>)
 800cebe:	2200      	movs	r2, #0
 800cec0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800cec2:	4b0e      	ldr	r3, [pc, #56]	; (800cefc <MX_SPI2_Init+0x64>)
 800cec4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cec8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ceca:	4b0c      	ldr	r3, [pc, #48]	; (800cefc <MX_SPI2_Init+0x64>)
 800cecc:	2200      	movs	r2, #0
 800cece:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800ced0:	4b0a      	ldr	r3, [pc, #40]	; (800cefc <MX_SPI2_Init+0x64>)
 800ced2:	2200      	movs	r2, #0
 800ced4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800ced6:	4b09      	ldr	r3, [pc, #36]	; (800cefc <MX_SPI2_Init+0x64>)
 800ced8:	2200      	movs	r2, #0
 800ceda:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cedc:	4b07      	ldr	r3, [pc, #28]	; (800cefc <MX_SPI2_Init+0x64>)
 800cede:	2200      	movs	r2, #0
 800cee0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800cee2:	4b06      	ldr	r3, [pc, #24]	; (800cefc <MX_SPI2_Init+0x64>)
 800cee4:	220a      	movs	r2, #10
 800cee6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800cee8:	4804      	ldr	r0, [pc, #16]	; (800cefc <MX_SPI2_Init+0x64>)
 800ceea:	f001 f823 	bl	800df34 <HAL_SPI_Init>
 800ceee:	4603      	mov	r3, r0
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d001      	beq.n	800cef8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800cef4:	f7ff ffca 	bl	800ce8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800cef8:	bf00      	nop
 800cefa:	bd80      	pop	{r7, pc}
 800cefc:	20000028 	.word	0x20000028
 800cf00:	40003800 	.word	0x40003800

0800cf04 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b08a      	sub	sp, #40	; 0x28
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cf0c:	f107 0314 	add.w	r3, r7, #20
 800cf10:	2200      	movs	r2, #0
 800cf12:	601a      	str	r2, [r3, #0]
 800cf14:	605a      	str	r2, [r3, #4]
 800cf16:	609a      	str	r2, [r3, #8]
 800cf18:	60da      	str	r2, [r3, #12]
 800cf1a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	4a19      	ldr	r2, [pc, #100]	; (800cf88 <HAL_SPI_MspInit+0x84>)
 800cf22:	4293      	cmp	r3, r2
 800cf24:	d12c      	bne.n	800cf80 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800cf26:	2300      	movs	r3, #0
 800cf28:	613b      	str	r3, [r7, #16]
 800cf2a:	4b18      	ldr	r3, [pc, #96]	; (800cf8c <HAL_SPI_MspInit+0x88>)
 800cf2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf2e:	4a17      	ldr	r2, [pc, #92]	; (800cf8c <HAL_SPI_MspInit+0x88>)
 800cf30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cf34:	6413      	str	r3, [r2, #64]	; 0x40
 800cf36:	4b15      	ldr	r3, [pc, #84]	; (800cf8c <HAL_SPI_MspInit+0x88>)
 800cf38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cf3e:	613b      	str	r3, [r7, #16]
 800cf40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cf42:	2300      	movs	r3, #0
 800cf44:	60fb      	str	r3, [r7, #12]
 800cf46:	4b11      	ldr	r3, [pc, #68]	; (800cf8c <HAL_SPI_MspInit+0x88>)
 800cf48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf4a:	4a10      	ldr	r2, [pc, #64]	; (800cf8c <HAL_SPI_MspInit+0x88>)
 800cf4c:	f043 0302 	orr.w	r3, r3, #2
 800cf50:	6313      	str	r3, [r2, #48]	; 0x30
 800cf52:	4b0e      	ldr	r3, [pc, #56]	; (800cf8c <HAL_SPI_MspInit+0x88>)
 800cf54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf56:	f003 0302 	and.w	r3, r3, #2
 800cf5a:	60fb      	str	r3, [r7, #12]
 800cf5c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 800cf5e:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 800cf62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cf64:	2302      	movs	r3, #2
 800cf66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf68:	2300      	movs	r3, #0
 800cf6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cf6c:	2303      	movs	r3, #3
 800cf6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800cf70:	2305      	movs	r3, #5
 800cf72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cf74:	f107 0314 	add.w	r3, r7, #20
 800cf78:	4619      	mov	r1, r3
 800cf7a:	4805      	ldr	r0, [pc, #20]	; (800cf90 <HAL_SPI_MspInit+0x8c>)
 800cf7c:	f000 fa18 	bl	800d3b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800cf80:	bf00      	nop
 800cf82:	3728      	adds	r7, #40	; 0x28
 800cf84:	46bd      	mov	sp, r7
 800cf86:	bd80      	pop	{r7, pc}
 800cf88:	40003800 	.word	0x40003800
 800cf8c:	40023800 	.word	0x40023800
 800cf90:	40020400 	.word	0x40020400

0800cf94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800cf94:	b480      	push	{r7}
 800cf96:	b083      	sub	sp, #12
 800cf98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800cf9a:	2300      	movs	r3, #0
 800cf9c:	607b      	str	r3, [r7, #4]
 800cf9e:	4b10      	ldr	r3, [pc, #64]	; (800cfe0 <HAL_MspInit+0x4c>)
 800cfa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cfa2:	4a0f      	ldr	r2, [pc, #60]	; (800cfe0 <HAL_MspInit+0x4c>)
 800cfa4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cfa8:	6453      	str	r3, [r2, #68]	; 0x44
 800cfaa:	4b0d      	ldr	r3, [pc, #52]	; (800cfe0 <HAL_MspInit+0x4c>)
 800cfac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cfae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cfb2:	607b      	str	r3, [r7, #4]
 800cfb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	603b      	str	r3, [r7, #0]
 800cfba:	4b09      	ldr	r3, [pc, #36]	; (800cfe0 <HAL_MspInit+0x4c>)
 800cfbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfbe:	4a08      	ldr	r2, [pc, #32]	; (800cfe0 <HAL_MspInit+0x4c>)
 800cfc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cfc4:	6413      	str	r3, [r2, #64]	; 0x40
 800cfc6:	4b06      	ldr	r3, [pc, #24]	; (800cfe0 <HAL_MspInit+0x4c>)
 800cfc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cfce:	603b      	str	r3, [r7, #0]
 800cfd0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800cfd2:	bf00      	nop
 800cfd4:	370c      	adds	r7, #12
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfdc:	4770      	bx	lr
 800cfde:	bf00      	nop
 800cfe0:	40023800 	.word	0x40023800

0800cfe4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800cfe4:	b480      	push	{r7}
 800cfe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800cfe8:	e7fe      	b.n	800cfe8 <NMI_Handler+0x4>

0800cfea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800cfea:	b480      	push	{r7}
 800cfec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800cfee:	e7fe      	b.n	800cfee <HardFault_Handler+0x4>

0800cff0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800cff0:	b480      	push	{r7}
 800cff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800cff4:	e7fe      	b.n	800cff4 <MemManage_Handler+0x4>

0800cff6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800cff6:	b480      	push	{r7}
 800cff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800cffa:	e7fe      	b.n	800cffa <BusFault_Handler+0x4>

0800cffc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800cffc:	b480      	push	{r7}
 800cffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800d000:	e7fe      	b.n	800d000 <UsageFault_Handler+0x4>

0800d002 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800d002:	b480      	push	{r7}
 800d004:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800d006:	bf00      	nop
 800d008:	46bd      	mov	sp, r7
 800d00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00e:	4770      	bx	lr

0800d010 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800d010:	b480      	push	{r7}
 800d012:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800d014:	bf00      	nop
 800d016:	46bd      	mov	sp, r7
 800d018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01c:	4770      	bx	lr

0800d01e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800d01e:	b480      	push	{r7}
 800d020:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800d022:	bf00      	nop
 800d024:	46bd      	mov	sp, r7
 800d026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d02a:	4770      	bx	lr

0800d02c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800d02c:	b580      	push	{r7, lr}
 800d02e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800d030:	f000 f894 	bl	800d15c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800d034:	bf00      	nop
 800d036:	bd80      	pop	{r7, pc}

0800d038 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800d038:	b480      	push	{r7}
 800d03a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800d03c:	4b07      	ldr	r3, [pc, #28]	; (800d05c <SystemInit+0x24>)
 800d03e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d042:	4a06      	ldr	r2, [pc, #24]	; (800d05c <SystemInit+0x24>)
 800d044:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d048:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 800d04c:	4b03      	ldr	r3, [pc, #12]	; (800d05c <SystemInit+0x24>)
 800d04e:	4a04      	ldr	r2, [pc, #16]	; (800d060 <SystemInit+0x28>)
 800d050:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 800d052:	bf00      	nop
 800d054:	46bd      	mov	sp, r7
 800d056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05a:	4770      	bx	lr
 800d05c:	e000ed00 	.word	0xe000ed00
 800d060:	0800c800 	.word	0x0800c800

0800d064 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800d064:	f8df d034 	ldr.w	sp, [pc, #52]	; 800d09c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800d068:	480d      	ldr	r0, [pc, #52]	; (800d0a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800d06a:	490e      	ldr	r1, [pc, #56]	; (800d0a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800d06c:	4a0e      	ldr	r2, [pc, #56]	; (800d0a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800d06e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800d070:	e002      	b.n	800d078 <LoopCopyDataInit>

0800d072 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800d072:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800d074:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800d076:	3304      	adds	r3, #4

0800d078 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800d078:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800d07a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800d07c:	d3f9      	bcc.n	800d072 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800d07e:	4a0b      	ldr	r2, [pc, #44]	; (800d0ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800d080:	4c0b      	ldr	r4, [pc, #44]	; (800d0b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 800d082:	2300      	movs	r3, #0
  b LoopFillZerobss
 800d084:	e001      	b.n	800d08a <LoopFillZerobss>

0800d086 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800d086:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800d088:	3204      	adds	r2, #4

0800d08a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800d08a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800d08c:	d3fb      	bcc.n	800d086 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800d08e:	f7ff ffd3 	bl	800d038 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800d092:	f000 ffd9 	bl	800e048 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800d096:	f7ff fe6f 	bl	800cd78 <main>
  bx  lr    
 800d09a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800d09c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800d0a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800d0a4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800d0a8:	0800e0d8 	.word	0x0800e0d8
  ldr r2, =_sbss
 800d0ac:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800d0b0:	20000084 	.word	0x20000084

0800d0b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800d0b4:	e7fe      	b.n	800d0b4 <ADC_IRQHandler>
	...

0800d0b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800d0b8:	b580      	push	{r7, lr}
 800d0ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800d0bc:	4b0e      	ldr	r3, [pc, #56]	; (800d0f8 <HAL_Init+0x40>)
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	4a0d      	ldr	r2, [pc, #52]	; (800d0f8 <HAL_Init+0x40>)
 800d0c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d0c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800d0c8:	4b0b      	ldr	r3, [pc, #44]	; (800d0f8 <HAL_Init+0x40>)
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	4a0a      	ldr	r2, [pc, #40]	; (800d0f8 <HAL_Init+0x40>)
 800d0ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d0d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800d0d4:	4b08      	ldr	r3, [pc, #32]	; (800d0f8 <HAL_Init+0x40>)
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	4a07      	ldr	r2, [pc, #28]	; (800d0f8 <HAL_Init+0x40>)
 800d0da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d0de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800d0e0:	2003      	movs	r0, #3
 800d0e2:	f000 f931 	bl	800d348 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800d0e6:	200f      	movs	r0, #15
 800d0e8:	f000 f808 	bl	800d0fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800d0ec:	f7ff ff52 	bl	800cf94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800d0f0:	2300      	movs	r3, #0
}
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	bd80      	pop	{r7, pc}
 800d0f6:	bf00      	nop
 800d0f8:	40023c00 	.word	0x40023c00

0800d0fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800d0fc:	b580      	push	{r7, lr}
 800d0fe:	b082      	sub	sp, #8
 800d100:	af00      	add	r7, sp, #0
 800d102:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800d104:	4b12      	ldr	r3, [pc, #72]	; (800d150 <HAL_InitTick+0x54>)
 800d106:	681a      	ldr	r2, [r3, #0]
 800d108:	4b12      	ldr	r3, [pc, #72]	; (800d154 <HAL_InitTick+0x58>)
 800d10a:	781b      	ldrb	r3, [r3, #0]
 800d10c:	4619      	mov	r1, r3
 800d10e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d112:	fbb3 f3f1 	udiv	r3, r3, r1
 800d116:	fbb2 f3f3 	udiv	r3, r2, r3
 800d11a:	4618      	mov	r0, r3
 800d11c:	f000 f93b 	bl	800d396 <HAL_SYSTICK_Config>
 800d120:	4603      	mov	r3, r0
 800d122:	2b00      	cmp	r3, #0
 800d124:	d001      	beq.n	800d12a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800d126:	2301      	movs	r3, #1
 800d128:	e00e      	b.n	800d148 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	2b0f      	cmp	r3, #15
 800d12e:	d80a      	bhi.n	800d146 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800d130:	2200      	movs	r2, #0
 800d132:	6879      	ldr	r1, [r7, #4]
 800d134:	f04f 30ff 	mov.w	r0, #4294967295
 800d138:	f000 f911 	bl	800d35e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800d13c:	4a06      	ldr	r2, [pc, #24]	; (800d158 <HAL_InitTick+0x5c>)
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800d142:	2300      	movs	r3, #0
 800d144:	e000      	b.n	800d148 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800d146:	2301      	movs	r3, #1
}
 800d148:	4618      	mov	r0, r3
 800d14a:	3708      	adds	r7, #8
 800d14c:	46bd      	mov	sp, r7
 800d14e:	bd80      	pop	{r7, pc}
 800d150:	20000000 	.word	0x20000000
 800d154:	20000008 	.word	0x20000008
 800d158:	20000004 	.word	0x20000004

0800d15c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800d15c:	b480      	push	{r7}
 800d15e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800d160:	4b06      	ldr	r3, [pc, #24]	; (800d17c <HAL_IncTick+0x20>)
 800d162:	781b      	ldrb	r3, [r3, #0]
 800d164:	461a      	mov	r2, r3
 800d166:	4b06      	ldr	r3, [pc, #24]	; (800d180 <HAL_IncTick+0x24>)
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	4413      	add	r3, r2
 800d16c:	4a04      	ldr	r2, [pc, #16]	; (800d180 <HAL_IncTick+0x24>)
 800d16e:	6013      	str	r3, [r2, #0]
}
 800d170:	bf00      	nop
 800d172:	46bd      	mov	sp, r7
 800d174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d178:	4770      	bx	lr
 800d17a:	bf00      	nop
 800d17c:	20000008 	.word	0x20000008
 800d180:	20000080 	.word	0x20000080

0800d184 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800d184:	b480      	push	{r7}
 800d186:	af00      	add	r7, sp, #0
  return uwTick;
 800d188:	4b03      	ldr	r3, [pc, #12]	; (800d198 <HAL_GetTick+0x14>)
 800d18a:	681b      	ldr	r3, [r3, #0]
}
 800d18c:	4618      	mov	r0, r3
 800d18e:	46bd      	mov	sp, r7
 800d190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d194:	4770      	bx	lr
 800d196:	bf00      	nop
 800d198:	20000080 	.word	0x20000080

0800d19c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b084      	sub	sp, #16
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800d1a4:	f7ff ffee 	bl	800d184 <HAL_GetTick>
 800d1a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1b4:	d005      	beq.n	800d1c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800d1b6:	4b0a      	ldr	r3, [pc, #40]	; (800d1e0 <HAL_Delay+0x44>)
 800d1b8:	781b      	ldrb	r3, [r3, #0]
 800d1ba:	461a      	mov	r2, r3
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	4413      	add	r3, r2
 800d1c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800d1c2:	bf00      	nop
 800d1c4:	f7ff ffde 	bl	800d184 <HAL_GetTick>
 800d1c8:	4602      	mov	r2, r0
 800d1ca:	68bb      	ldr	r3, [r7, #8]
 800d1cc:	1ad3      	subs	r3, r2, r3
 800d1ce:	68fa      	ldr	r2, [r7, #12]
 800d1d0:	429a      	cmp	r2, r3
 800d1d2:	d8f7      	bhi.n	800d1c4 <HAL_Delay+0x28>
  {
  }
}
 800d1d4:	bf00      	nop
 800d1d6:	bf00      	nop
 800d1d8:	3710      	adds	r7, #16
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	bd80      	pop	{r7, pc}
 800d1de:	bf00      	nop
 800d1e0:	20000008 	.word	0x20000008

0800d1e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800d1e4:	b480      	push	{r7}
 800d1e6:	b085      	sub	sp, #20
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	f003 0307 	and.w	r3, r3, #7
 800d1f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800d1f4:	4b0c      	ldr	r3, [pc, #48]	; (800d228 <__NVIC_SetPriorityGrouping+0x44>)
 800d1f6:	68db      	ldr	r3, [r3, #12]
 800d1f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800d1fa:	68ba      	ldr	r2, [r7, #8]
 800d1fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800d200:	4013      	ands	r3, r2
 800d202:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800d208:	68bb      	ldr	r3, [r7, #8]
 800d20a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800d20c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800d210:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d214:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800d216:	4a04      	ldr	r2, [pc, #16]	; (800d228 <__NVIC_SetPriorityGrouping+0x44>)
 800d218:	68bb      	ldr	r3, [r7, #8]
 800d21a:	60d3      	str	r3, [r2, #12]
}
 800d21c:	bf00      	nop
 800d21e:	3714      	adds	r7, #20
 800d220:	46bd      	mov	sp, r7
 800d222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d226:	4770      	bx	lr
 800d228:	e000ed00 	.word	0xe000ed00

0800d22c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800d22c:	b480      	push	{r7}
 800d22e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800d230:	4b04      	ldr	r3, [pc, #16]	; (800d244 <__NVIC_GetPriorityGrouping+0x18>)
 800d232:	68db      	ldr	r3, [r3, #12]
 800d234:	0a1b      	lsrs	r3, r3, #8
 800d236:	f003 0307 	and.w	r3, r3, #7
}
 800d23a:	4618      	mov	r0, r3
 800d23c:	46bd      	mov	sp, r7
 800d23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d242:	4770      	bx	lr
 800d244:	e000ed00 	.word	0xe000ed00

0800d248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800d248:	b480      	push	{r7}
 800d24a:	b083      	sub	sp, #12
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	4603      	mov	r3, r0
 800d250:	6039      	str	r1, [r7, #0]
 800d252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	db0a      	blt.n	800d272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d25c:	683b      	ldr	r3, [r7, #0]
 800d25e:	b2da      	uxtb	r2, r3
 800d260:	490c      	ldr	r1, [pc, #48]	; (800d294 <__NVIC_SetPriority+0x4c>)
 800d262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d266:	0112      	lsls	r2, r2, #4
 800d268:	b2d2      	uxtb	r2, r2
 800d26a:	440b      	add	r3, r1
 800d26c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800d270:	e00a      	b.n	800d288 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	b2da      	uxtb	r2, r3
 800d276:	4908      	ldr	r1, [pc, #32]	; (800d298 <__NVIC_SetPriority+0x50>)
 800d278:	79fb      	ldrb	r3, [r7, #7]
 800d27a:	f003 030f 	and.w	r3, r3, #15
 800d27e:	3b04      	subs	r3, #4
 800d280:	0112      	lsls	r2, r2, #4
 800d282:	b2d2      	uxtb	r2, r2
 800d284:	440b      	add	r3, r1
 800d286:	761a      	strb	r2, [r3, #24]
}
 800d288:	bf00      	nop
 800d28a:	370c      	adds	r7, #12
 800d28c:	46bd      	mov	sp, r7
 800d28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d292:	4770      	bx	lr
 800d294:	e000e100 	.word	0xe000e100
 800d298:	e000ed00 	.word	0xe000ed00

0800d29c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800d29c:	b480      	push	{r7}
 800d29e:	b089      	sub	sp, #36	; 0x24
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	60f8      	str	r0, [r7, #12]
 800d2a4:	60b9      	str	r1, [r7, #8]
 800d2a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	f003 0307 	and.w	r3, r3, #7
 800d2ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800d2b0:	69fb      	ldr	r3, [r7, #28]
 800d2b2:	f1c3 0307 	rsb	r3, r3, #7
 800d2b6:	2b04      	cmp	r3, #4
 800d2b8:	bf28      	it	cs
 800d2ba:	2304      	movcs	r3, #4
 800d2bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800d2be:	69fb      	ldr	r3, [r7, #28]
 800d2c0:	3304      	adds	r3, #4
 800d2c2:	2b06      	cmp	r3, #6
 800d2c4:	d902      	bls.n	800d2cc <NVIC_EncodePriority+0x30>
 800d2c6:	69fb      	ldr	r3, [r7, #28]
 800d2c8:	3b03      	subs	r3, #3
 800d2ca:	e000      	b.n	800d2ce <NVIC_EncodePriority+0x32>
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d2d0:	f04f 32ff 	mov.w	r2, #4294967295
 800d2d4:	69bb      	ldr	r3, [r7, #24]
 800d2d6:	fa02 f303 	lsl.w	r3, r2, r3
 800d2da:	43da      	mvns	r2, r3
 800d2dc:	68bb      	ldr	r3, [r7, #8]
 800d2de:	401a      	ands	r2, r3
 800d2e0:	697b      	ldr	r3, [r7, #20]
 800d2e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800d2e4:	f04f 31ff 	mov.w	r1, #4294967295
 800d2e8:	697b      	ldr	r3, [r7, #20]
 800d2ea:	fa01 f303 	lsl.w	r3, r1, r3
 800d2ee:	43d9      	mvns	r1, r3
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d2f4:	4313      	orrs	r3, r2
         );
}
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	3724      	adds	r7, #36	; 0x24
 800d2fa:	46bd      	mov	sp, r7
 800d2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d300:	4770      	bx	lr
	...

0800d304 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800d304:	b580      	push	{r7, lr}
 800d306:	b082      	sub	sp, #8
 800d308:	af00      	add	r7, sp, #0
 800d30a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	3b01      	subs	r3, #1
 800d310:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d314:	d301      	bcc.n	800d31a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800d316:	2301      	movs	r3, #1
 800d318:	e00f      	b.n	800d33a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800d31a:	4a0a      	ldr	r2, [pc, #40]	; (800d344 <SysTick_Config+0x40>)
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	3b01      	subs	r3, #1
 800d320:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800d322:	210f      	movs	r1, #15
 800d324:	f04f 30ff 	mov.w	r0, #4294967295
 800d328:	f7ff ff8e 	bl	800d248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800d32c:	4b05      	ldr	r3, [pc, #20]	; (800d344 <SysTick_Config+0x40>)
 800d32e:	2200      	movs	r2, #0
 800d330:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800d332:	4b04      	ldr	r3, [pc, #16]	; (800d344 <SysTick_Config+0x40>)
 800d334:	2207      	movs	r2, #7
 800d336:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800d338:	2300      	movs	r3, #0
}
 800d33a:	4618      	mov	r0, r3
 800d33c:	3708      	adds	r7, #8
 800d33e:	46bd      	mov	sp, r7
 800d340:	bd80      	pop	{r7, pc}
 800d342:	bf00      	nop
 800d344:	e000e010 	.word	0xe000e010

0800d348 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b082      	sub	sp, #8
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800d350:	6878      	ldr	r0, [r7, #4]
 800d352:	f7ff ff47 	bl	800d1e4 <__NVIC_SetPriorityGrouping>
}
 800d356:	bf00      	nop
 800d358:	3708      	adds	r7, #8
 800d35a:	46bd      	mov	sp, r7
 800d35c:	bd80      	pop	{r7, pc}

0800d35e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800d35e:	b580      	push	{r7, lr}
 800d360:	b086      	sub	sp, #24
 800d362:	af00      	add	r7, sp, #0
 800d364:	4603      	mov	r3, r0
 800d366:	60b9      	str	r1, [r7, #8]
 800d368:	607a      	str	r2, [r7, #4]
 800d36a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800d36c:	2300      	movs	r3, #0
 800d36e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800d370:	f7ff ff5c 	bl	800d22c <__NVIC_GetPriorityGrouping>
 800d374:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800d376:	687a      	ldr	r2, [r7, #4]
 800d378:	68b9      	ldr	r1, [r7, #8]
 800d37a:	6978      	ldr	r0, [r7, #20]
 800d37c:	f7ff ff8e 	bl	800d29c <NVIC_EncodePriority>
 800d380:	4602      	mov	r2, r0
 800d382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d386:	4611      	mov	r1, r2
 800d388:	4618      	mov	r0, r3
 800d38a:	f7ff ff5d 	bl	800d248 <__NVIC_SetPriority>
}
 800d38e:	bf00      	nop
 800d390:	3718      	adds	r7, #24
 800d392:	46bd      	mov	sp, r7
 800d394:	bd80      	pop	{r7, pc}

0800d396 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800d396:	b580      	push	{r7, lr}
 800d398:	b082      	sub	sp, #8
 800d39a:	af00      	add	r7, sp, #0
 800d39c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800d39e:	6878      	ldr	r0, [r7, #4]
 800d3a0:	f7ff ffb0 	bl	800d304 <SysTick_Config>
 800d3a4:	4603      	mov	r3, r0
}
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	3708      	adds	r7, #8
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd80      	pop	{r7, pc}
	...

0800d3b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800d3b0:	b480      	push	{r7}
 800d3b2:	b089      	sub	sp, #36	; 0x24
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
 800d3b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800d3be:	2300      	movs	r3, #0
 800d3c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800d3c6:	2300      	movs	r3, #0
 800d3c8:	61fb      	str	r3, [r7, #28]
 800d3ca:	e159      	b.n	800d680 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800d3cc:	2201      	movs	r2, #1
 800d3ce:	69fb      	ldr	r3, [r7, #28]
 800d3d0:	fa02 f303 	lsl.w	r3, r2, r3
 800d3d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800d3d6:	683b      	ldr	r3, [r7, #0]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	697a      	ldr	r2, [r7, #20]
 800d3dc:	4013      	ands	r3, r2
 800d3de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800d3e0:	693a      	ldr	r2, [r7, #16]
 800d3e2:	697b      	ldr	r3, [r7, #20]
 800d3e4:	429a      	cmp	r2, r3
 800d3e6:	f040 8148 	bne.w	800d67a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800d3ea:	683b      	ldr	r3, [r7, #0]
 800d3ec:	685b      	ldr	r3, [r3, #4]
 800d3ee:	f003 0303 	and.w	r3, r3, #3
 800d3f2:	2b01      	cmp	r3, #1
 800d3f4:	d005      	beq.n	800d402 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d3f6:	683b      	ldr	r3, [r7, #0]
 800d3f8:	685b      	ldr	r3, [r3, #4]
 800d3fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800d3fe:	2b02      	cmp	r3, #2
 800d400:	d130      	bne.n	800d464 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	689b      	ldr	r3, [r3, #8]
 800d406:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800d408:	69fb      	ldr	r3, [r7, #28]
 800d40a:	005b      	lsls	r3, r3, #1
 800d40c:	2203      	movs	r2, #3
 800d40e:	fa02 f303 	lsl.w	r3, r2, r3
 800d412:	43db      	mvns	r3, r3
 800d414:	69ba      	ldr	r2, [r7, #24]
 800d416:	4013      	ands	r3, r2
 800d418:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	68da      	ldr	r2, [r3, #12]
 800d41e:	69fb      	ldr	r3, [r7, #28]
 800d420:	005b      	lsls	r3, r3, #1
 800d422:	fa02 f303 	lsl.w	r3, r2, r3
 800d426:	69ba      	ldr	r2, [r7, #24]
 800d428:	4313      	orrs	r3, r2
 800d42a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	69ba      	ldr	r2, [r7, #24]
 800d430:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	685b      	ldr	r3, [r3, #4]
 800d436:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800d438:	2201      	movs	r2, #1
 800d43a:	69fb      	ldr	r3, [r7, #28]
 800d43c:	fa02 f303 	lsl.w	r3, r2, r3
 800d440:	43db      	mvns	r3, r3
 800d442:	69ba      	ldr	r2, [r7, #24]
 800d444:	4013      	ands	r3, r2
 800d446:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800d448:	683b      	ldr	r3, [r7, #0]
 800d44a:	685b      	ldr	r3, [r3, #4]
 800d44c:	091b      	lsrs	r3, r3, #4
 800d44e:	f003 0201 	and.w	r2, r3, #1
 800d452:	69fb      	ldr	r3, [r7, #28]
 800d454:	fa02 f303 	lsl.w	r3, r2, r3
 800d458:	69ba      	ldr	r2, [r7, #24]
 800d45a:	4313      	orrs	r3, r2
 800d45c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	69ba      	ldr	r2, [r7, #24]
 800d462:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800d464:	683b      	ldr	r3, [r7, #0]
 800d466:	685b      	ldr	r3, [r3, #4]
 800d468:	f003 0303 	and.w	r3, r3, #3
 800d46c:	2b03      	cmp	r3, #3
 800d46e:	d017      	beq.n	800d4a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	68db      	ldr	r3, [r3, #12]
 800d474:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800d476:	69fb      	ldr	r3, [r7, #28]
 800d478:	005b      	lsls	r3, r3, #1
 800d47a:	2203      	movs	r2, #3
 800d47c:	fa02 f303 	lsl.w	r3, r2, r3
 800d480:	43db      	mvns	r3, r3
 800d482:	69ba      	ldr	r2, [r7, #24]
 800d484:	4013      	ands	r3, r2
 800d486:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800d488:	683b      	ldr	r3, [r7, #0]
 800d48a:	689a      	ldr	r2, [r3, #8]
 800d48c:	69fb      	ldr	r3, [r7, #28]
 800d48e:	005b      	lsls	r3, r3, #1
 800d490:	fa02 f303 	lsl.w	r3, r2, r3
 800d494:	69ba      	ldr	r2, [r7, #24]
 800d496:	4313      	orrs	r3, r2
 800d498:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	69ba      	ldr	r2, [r7, #24]
 800d49e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d4a0:	683b      	ldr	r3, [r7, #0]
 800d4a2:	685b      	ldr	r3, [r3, #4]
 800d4a4:	f003 0303 	and.w	r3, r3, #3
 800d4a8:	2b02      	cmp	r3, #2
 800d4aa:	d123      	bne.n	800d4f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800d4ac:	69fb      	ldr	r3, [r7, #28]
 800d4ae:	08da      	lsrs	r2, r3, #3
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	3208      	adds	r2, #8
 800d4b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800d4ba:	69fb      	ldr	r3, [r7, #28]
 800d4bc:	f003 0307 	and.w	r3, r3, #7
 800d4c0:	009b      	lsls	r3, r3, #2
 800d4c2:	220f      	movs	r2, #15
 800d4c4:	fa02 f303 	lsl.w	r3, r2, r3
 800d4c8:	43db      	mvns	r3, r3
 800d4ca:	69ba      	ldr	r2, [r7, #24]
 800d4cc:	4013      	ands	r3, r2
 800d4ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	691a      	ldr	r2, [r3, #16]
 800d4d4:	69fb      	ldr	r3, [r7, #28]
 800d4d6:	f003 0307 	and.w	r3, r3, #7
 800d4da:	009b      	lsls	r3, r3, #2
 800d4dc:	fa02 f303 	lsl.w	r3, r2, r3
 800d4e0:	69ba      	ldr	r2, [r7, #24]
 800d4e2:	4313      	orrs	r3, r2
 800d4e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800d4e6:	69fb      	ldr	r3, [r7, #28]
 800d4e8:	08da      	lsrs	r2, r3, #3
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	3208      	adds	r2, #8
 800d4ee:	69b9      	ldr	r1, [r7, #24]
 800d4f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800d4fa:	69fb      	ldr	r3, [r7, #28]
 800d4fc:	005b      	lsls	r3, r3, #1
 800d4fe:	2203      	movs	r2, #3
 800d500:	fa02 f303 	lsl.w	r3, r2, r3
 800d504:	43db      	mvns	r3, r3
 800d506:	69ba      	ldr	r2, [r7, #24]
 800d508:	4013      	ands	r3, r2
 800d50a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	685b      	ldr	r3, [r3, #4]
 800d510:	f003 0203 	and.w	r2, r3, #3
 800d514:	69fb      	ldr	r3, [r7, #28]
 800d516:	005b      	lsls	r3, r3, #1
 800d518:	fa02 f303 	lsl.w	r3, r2, r3
 800d51c:	69ba      	ldr	r2, [r7, #24]
 800d51e:	4313      	orrs	r3, r2
 800d520:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	69ba      	ldr	r2, [r7, #24]
 800d526:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800d528:	683b      	ldr	r3, [r7, #0]
 800d52a:	685b      	ldr	r3, [r3, #4]
 800d52c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800d530:	2b00      	cmp	r3, #0
 800d532:	f000 80a2 	beq.w	800d67a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d536:	2300      	movs	r3, #0
 800d538:	60fb      	str	r3, [r7, #12]
 800d53a:	4b57      	ldr	r3, [pc, #348]	; (800d698 <HAL_GPIO_Init+0x2e8>)
 800d53c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d53e:	4a56      	ldr	r2, [pc, #344]	; (800d698 <HAL_GPIO_Init+0x2e8>)
 800d540:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d544:	6453      	str	r3, [r2, #68]	; 0x44
 800d546:	4b54      	ldr	r3, [pc, #336]	; (800d698 <HAL_GPIO_Init+0x2e8>)
 800d548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d54a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d54e:	60fb      	str	r3, [r7, #12]
 800d550:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800d552:	4a52      	ldr	r2, [pc, #328]	; (800d69c <HAL_GPIO_Init+0x2ec>)
 800d554:	69fb      	ldr	r3, [r7, #28]
 800d556:	089b      	lsrs	r3, r3, #2
 800d558:	3302      	adds	r3, #2
 800d55a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d55e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800d560:	69fb      	ldr	r3, [r7, #28]
 800d562:	f003 0303 	and.w	r3, r3, #3
 800d566:	009b      	lsls	r3, r3, #2
 800d568:	220f      	movs	r2, #15
 800d56a:	fa02 f303 	lsl.w	r3, r2, r3
 800d56e:	43db      	mvns	r3, r3
 800d570:	69ba      	ldr	r2, [r7, #24]
 800d572:	4013      	ands	r3, r2
 800d574:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	4a49      	ldr	r2, [pc, #292]	; (800d6a0 <HAL_GPIO_Init+0x2f0>)
 800d57a:	4293      	cmp	r3, r2
 800d57c:	d019      	beq.n	800d5b2 <HAL_GPIO_Init+0x202>
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	4a48      	ldr	r2, [pc, #288]	; (800d6a4 <HAL_GPIO_Init+0x2f4>)
 800d582:	4293      	cmp	r3, r2
 800d584:	d013      	beq.n	800d5ae <HAL_GPIO_Init+0x1fe>
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	4a47      	ldr	r2, [pc, #284]	; (800d6a8 <HAL_GPIO_Init+0x2f8>)
 800d58a:	4293      	cmp	r3, r2
 800d58c:	d00d      	beq.n	800d5aa <HAL_GPIO_Init+0x1fa>
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	4a46      	ldr	r2, [pc, #280]	; (800d6ac <HAL_GPIO_Init+0x2fc>)
 800d592:	4293      	cmp	r3, r2
 800d594:	d007      	beq.n	800d5a6 <HAL_GPIO_Init+0x1f6>
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	4a45      	ldr	r2, [pc, #276]	; (800d6b0 <HAL_GPIO_Init+0x300>)
 800d59a:	4293      	cmp	r3, r2
 800d59c:	d101      	bne.n	800d5a2 <HAL_GPIO_Init+0x1f2>
 800d59e:	2304      	movs	r3, #4
 800d5a0:	e008      	b.n	800d5b4 <HAL_GPIO_Init+0x204>
 800d5a2:	2307      	movs	r3, #7
 800d5a4:	e006      	b.n	800d5b4 <HAL_GPIO_Init+0x204>
 800d5a6:	2303      	movs	r3, #3
 800d5a8:	e004      	b.n	800d5b4 <HAL_GPIO_Init+0x204>
 800d5aa:	2302      	movs	r3, #2
 800d5ac:	e002      	b.n	800d5b4 <HAL_GPIO_Init+0x204>
 800d5ae:	2301      	movs	r3, #1
 800d5b0:	e000      	b.n	800d5b4 <HAL_GPIO_Init+0x204>
 800d5b2:	2300      	movs	r3, #0
 800d5b4:	69fa      	ldr	r2, [r7, #28]
 800d5b6:	f002 0203 	and.w	r2, r2, #3
 800d5ba:	0092      	lsls	r2, r2, #2
 800d5bc:	4093      	lsls	r3, r2
 800d5be:	69ba      	ldr	r2, [r7, #24]
 800d5c0:	4313      	orrs	r3, r2
 800d5c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800d5c4:	4935      	ldr	r1, [pc, #212]	; (800d69c <HAL_GPIO_Init+0x2ec>)
 800d5c6:	69fb      	ldr	r3, [r7, #28]
 800d5c8:	089b      	lsrs	r3, r3, #2
 800d5ca:	3302      	adds	r3, #2
 800d5cc:	69ba      	ldr	r2, [r7, #24]
 800d5ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800d5d2:	4b38      	ldr	r3, [pc, #224]	; (800d6b4 <HAL_GPIO_Init+0x304>)
 800d5d4:	689b      	ldr	r3, [r3, #8]
 800d5d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d5d8:	693b      	ldr	r3, [r7, #16]
 800d5da:	43db      	mvns	r3, r3
 800d5dc:	69ba      	ldr	r2, [r7, #24]
 800d5de:	4013      	ands	r3, r2
 800d5e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	685b      	ldr	r3, [r3, #4]
 800d5e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d003      	beq.n	800d5f6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800d5ee:	69ba      	ldr	r2, [r7, #24]
 800d5f0:	693b      	ldr	r3, [r7, #16]
 800d5f2:	4313      	orrs	r3, r2
 800d5f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800d5f6:	4a2f      	ldr	r2, [pc, #188]	; (800d6b4 <HAL_GPIO_Init+0x304>)
 800d5f8:	69bb      	ldr	r3, [r7, #24]
 800d5fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800d5fc:	4b2d      	ldr	r3, [pc, #180]	; (800d6b4 <HAL_GPIO_Init+0x304>)
 800d5fe:	68db      	ldr	r3, [r3, #12]
 800d600:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d602:	693b      	ldr	r3, [r7, #16]
 800d604:	43db      	mvns	r3, r3
 800d606:	69ba      	ldr	r2, [r7, #24]
 800d608:	4013      	ands	r3, r2
 800d60a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800d60c:	683b      	ldr	r3, [r7, #0]
 800d60e:	685b      	ldr	r3, [r3, #4]
 800d610:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d614:	2b00      	cmp	r3, #0
 800d616:	d003      	beq.n	800d620 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800d618:	69ba      	ldr	r2, [r7, #24]
 800d61a:	693b      	ldr	r3, [r7, #16]
 800d61c:	4313      	orrs	r3, r2
 800d61e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800d620:	4a24      	ldr	r2, [pc, #144]	; (800d6b4 <HAL_GPIO_Init+0x304>)
 800d622:	69bb      	ldr	r3, [r7, #24]
 800d624:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800d626:	4b23      	ldr	r3, [pc, #140]	; (800d6b4 <HAL_GPIO_Init+0x304>)
 800d628:	685b      	ldr	r3, [r3, #4]
 800d62a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d62c:	693b      	ldr	r3, [r7, #16]
 800d62e:	43db      	mvns	r3, r3
 800d630:	69ba      	ldr	r2, [r7, #24]
 800d632:	4013      	ands	r3, r2
 800d634:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800d636:	683b      	ldr	r3, [r7, #0]
 800d638:	685b      	ldr	r3, [r3, #4]
 800d63a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d003      	beq.n	800d64a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800d642:	69ba      	ldr	r2, [r7, #24]
 800d644:	693b      	ldr	r3, [r7, #16]
 800d646:	4313      	orrs	r3, r2
 800d648:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800d64a:	4a1a      	ldr	r2, [pc, #104]	; (800d6b4 <HAL_GPIO_Init+0x304>)
 800d64c:	69bb      	ldr	r3, [r7, #24]
 800d64e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800d650:	4b18      	ldr	r3, [pc, #96]	; (800d6b4 <HAL_GPIO_Init+0x304>)
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d656:	693b      	ldr	r3, [r7, #16]
 800d658:	43db      	mvns	r3, r3
 800d65a:	69ba      	ldr	r2, [r7, #24]
 800d65c:	4013      	ands	r3, r2
 800d65e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800d660:	683b      	ldr	r3, [r7, #0]
 800d662:	685b      	ldr	r3, [r3, #4]
 800d664:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d003      	beq.n	800d674 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800d66c:	69ba      	ldr	r2, [r7, #24]
 800d66e:	693b      	ldr	r3, [r7, #16]
 800d670:	4313      	orrs	r3, r2
 800d672:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800d674:	4a0f      	ldr	r2, [pc, #60]	; (800d6b4 <HAL_GPIO_Init+0x304>)
 800d676:	69bb      	ldr	r3, [r7, #24]
 800d678:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800d67a:	69fb      	ldr	r3, [r7, #28]
 800d67c:	3301      	adds	r3, #1
 800d67e:	61fb      	str	r3, [r7, #28]
 800d680:	69fb      	ldr	r3, [r7, #28]
 800d682:	2b0f      	cmp	r3, #15
 800d684:	f67f aea2 	bls.w	800d3cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800d688:	bf00      	nop
 800d68a:	bf00      	nop
 800d68c:	3724      	adds	r7, #36	; 0x24
 800d68e:	46bd      	mov	sp, r7
 800d690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d694:	4770      	bx	lr
 800d696:	bf00      	nop
 800d698:	40023800 	.word	0x40023800
 800d69c:	40013800 	.word	0x40013800
 800d6a0:	40020000 	.word	0x40020000
 800d6a4:	40020400 	.word	0x40020400
 800d6a8:	40020800 	.word	0x40020800
 800d6ac:	40020c00 	.word	0x40020c00
 800d6b0:	40021000 	.word	0x40021000
 800d6b4:	40013c00 	.word	0x40013c00

0800d6b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d6b8:	b480      	push	{r7}
 800d6ba:	b083      	sub	sp, #12
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
 800d6c0:	460b      	mov	r3, r1
 800d6c2:	807b      	strh	r3, [r7, #2]
 800d6c4:	4613      	mov	r3, r2
 800d6c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800d6c8:	787b      	ldrb	r3, [r7, #1]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d003      	beq.n	800d6d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800d6ce:	887a      	ldrh	r2, [r7, #2]
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800d6d4:	e003      	b.n	800d6de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800d6d6:	887b      	ldrh	r3, [r7, #2]
 800d6d8:	041a      	lsls	r2, r3, #16
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	619a      	str	r2, [r3, #24]
}
 800d6de:	bf00      	nop
 800d6e0:	370c      	adds	r7, #12
 800d6e2:	46bd      	mov	sp, r7
 800d6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e8:	4770      	bx	lr
	...

0800d6ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b086      	sub	sp, #24
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d101      	bne.n	800d6fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d6fa:	2301      	movs	r3, #1
 800d6fc:	e267      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	f003 0301 	and.w	r3, r3, #1
 800d706:	2b00      	cmp	r3, #0
 800d708:	d075      	beq.n	800d7f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d70a:	4b88      	ldr	r3, [pc, #544]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d70c:	689b      	ldr	r3, [r3, #8]
 800d70e:	f003 030c 	and.w	r3, r3, #12
 800d712:	2b04      	cmp	r3, #4
 800d714:	d00c      	beq.n	800d730 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d716:	4b85      	ldr	r3, [pc, #532]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d718:	689b      	ldr	r3, [r3, #8]
 800d71a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d71e:	2b08      	cmp	r3, #8
 800d720:	d112      	bne.n	800d748 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d722:	4b82      	ldr	r3, [pc, #520]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d724:	685b      	ldr	r3, [r3, #4]
 800d726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d72a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d72e:	d10b      	bne.n	800d748 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d730:	4b7e      	ldr	r3, [pc, #504]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d05b      	beq.n	800d7f4 <HAL_RCC_OscConfig+0x108>
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	685b      	ldr	r3, [r3, #4]
 800d740:	2b00      	cmp	r3, #0
 800d742:	d157      	bne.n	800d7f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d744:	2301      	movs	r3, #1
 800d746:	e242      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	685b      	ldr	r3, [r3, #4]
 800d74c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d750:	d106      	bne.n	800d760 <HAL_RCC_OscConfig+0x74>
 800d752:	4b76      	ldr	r3, [pc, #472]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	4a75      	ldr	r2, [pc, #468]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d758:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d75c:	6013      	str	r3, [r2, #0]
 800d75e:	e01d      	b.n	800d79c <HAL_RCC_OscConfig+0xb0>
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	685b      	ldr	r3, [r3, #4]
 800d764:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d768:	d10c      	bne.n	800d784 <HAL_RCC_OscConfig+0x98>
 800d76a:	4b70      	ldr	r3, [pc, #448]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	4a6f      	ldr	r2, [pc, #444]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d770:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d774:	6013      	str	r3, [r2, #0]
 800d776:	4b6d      	ldr	r3, [pc, #436]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	4a6c      	ldr	r2, [pc, #432]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d77c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d780:	6013      	str	r3, [r2, #0]
 800d782:	e00b      	b.n	800d79c <HAL_RCC_OscConfig+0xb0>
 800d784:	4b69      	ldr	r3, [pc, #420]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	4a68      	ldr	r2, [pc, #416]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d78a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d78e:	6013      	str	r3, [r2, #0]
 800d790:	4b66      	ldr	r3, [pc, #408]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	4a65      	ldr	r2, [pc, #404]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d796:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d79a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	685b      	ldr	r3, [r3, #4]
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d013      	beq.n	800d7cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d7a4:	f7ff fcee 	bl	800d184 <HAL_GetTick>
 800d7a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d7aa:	e008      	b.n	800d7be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d7ac:	f7ff fcea 	bl	800d184 <HAL_GetTick>
 800d7b0:	4602      	mov	r2, r0
 800d7b2:	693b      	ldr	r3, [r7, #16]
 800d7b4:	1ad3      	subs	r3, r2, r3
 800d7b6:	2b64      	cmp	r3, #100	; 0x64
 800d7b8:	d901      	bls.n	800d7be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d7ba:	2303      	movs	r3, #3
 800d7bc:	e207      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d7be:	4b5b      	ldr	r3, [pc, #364]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d0f0      	beq.n	800d7ac <HAL_RCC_OscConfig+0xc0>
 800d7ca:	e014      	b.n	800d7f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d7cc:	f7ff fcda 	bl	800d184 <HAL_GetTick>
 800d7d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d7d2:	e008      	b.n	800d7e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d7d4:	f7ff fcd6 	bl	800d184 <HAL_GetTick>
 800d7d8:	4602      	mov	r2, r0
 800d7da:	693b      	ldr	r3, [r7, #16]
 800d7dc:	1ad3      	subs	r3, r2, r3
 800d7de:	2b64      	cmp	r3, #100	; 0x64
 800d7e0:	d901      	bls.n	800d7e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d7e2:	2303      	movs	r3, #3
 800d7e4:	e1f3      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d7e6:	4b51      	ldr	r3, [pc, #324]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d1f0      	bne.n	800d7d4 <HAL_RCC_OscConfig+0xe8>
 800d7f2:	e000      	b.n	800d7f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d7f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	f003 0302 	and.w	r3, r3, #2
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d063      	beq.n	800d8ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d802:	4b4a      	ldr	r3, [pc, #296]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d804:	689b      	ldr	r3, [r3, #8]
 800d806:	f003 030c 	and.w	r3, r3, #12
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d00b      	beq.n	800d826 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d80e:	4b47      	ldr	r3, [pc, #284]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d810:	689b      	ldr	r3, [r3, #8]
 800d812:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d816:	2b08      	cmp	r3, #8
 800d818:	d11c      	bne.n	800d854 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d81a:	4b44      	ldr	r3, [pc, #272]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d81c:	685b      	ldr	r3, [r3, #4]
 800d81e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d822:	2b00      	cmp	r3, #0
 800d824:	d116      	bne.n	800d854 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d826:	4b41      	ldr	r3, [pc, #260]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	f003 0302 	and.w	r3, r3, #2
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d005      	beq.n	800d83e <HAL_RCC_OscConfig+0x152>
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	68db      	ldr	r3, [r3, #12]
 800d836:	2b01      	cmp	r3, #1
 800d838:	d001      	beq.n	800d83e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800d83a:	2301      	movs	r3, #1
 800d83c:	e1c7      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d83e:	4b3b      	ldr	r3, [pc, #236]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	691b      	ldr	r3, [r3, #16]
 800d84a:	00db      	lsls	r3, r3, #3
 800d84c:	4937      	ldr	r1, [pc, #220]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d84e:	4313      	orrs	r3, r2
 800d850:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d852:	e03a      	b.n	800d8ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	68db      	ldr	r3, [r3, #12]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d020      	beq.n	800d89e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d85c:	4b34      	ldr	r3, [pc, #208]	; (800d930 <HAL_RCC_OscConfig+0x244>)
 800d85e:	2201      	movs	r2, #1
 800d860:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d862:	f7ff fc8f 	bl	800d184 <HAL_GetTick>
 800d866:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d868:	e008      	b.n	800d87c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d86a:	f7ff fc8b 	bl	800d184 <HAL_GetTick>
 800d86e:	4602      	mov	r2, r0
 800d870:	693b      	ldr	r3, [r7, #16]
 800d872:	1ad3      	subs	r3, r2, r3
 800d874:	2b02      	cmp	r3, #2
 800d876:	d901      	bls.n	800d87c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800d878:	2303      	movs	r3, #3
 800d87a:	e1a8      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d87c:	4b2b      	ldr	r3, [pc, #172]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	f003 0302 	and.w	r3, r3, #2
 800d884:	2b00      	cmp	r3, #0
 800d886:	d0f0      	beq.n	800d86a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d888:	4b28      	ldr	r3, [pc, #160]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	691b      	ldr	r3, [r3, #16]
 800d894:	00db      	lsls	r3, r3, #3
 800d896:	4925      	ldr	r1, [pc, #148]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d898:	4313      	orrs	r3, r2
 800d89a:	600b      	str	r3, [r1, #0]
 800d89c:	e015      	b.n	800d8ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d89e:	4b24      	ldr	r3, [pc, #144]	; (800d930 <HAL_RCC_OscConfig+0x244>)
 800d8a0:	2200      	movs	r2, #0
 800d8a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d8a4:	f7ff fc6e 	bl	800d184 <HAL_GetTick>
 800d8a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d8aa:	e008      	b.n	800d8be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d8ac:	f7ff fc6a 	bl	800d184 <HAL_GetTick>
 800d8b0:	4602      	mov	r2, r0
 800d8b2:	693b      	ldr	r3, [r7, #16]
 800d8b4:	1ad3      	subs	r3, r2, r3
 800d8b6:	2b02      	cmp	r3, #2
 800d8b8:	d901      	bls.n	800d8be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800d8ba:	2303      	movs	r3, #3
 800d8bc:	e187      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d8be:	4b1b      	ldr	r3, [pc, #108]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	f003 0302 	and.w	r3, r3, #2
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d1f0      	bne.n	800d8ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	f003 0308 	and.w	r3, r3, #8
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d036      	beq.n	800d944 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	695b      	ldr	r3, [r3, #20]
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d016      	beq.n	800d90c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d8de:	4b15      	ldr	r3, [pc, #84]	; (800d934 <HAL_RCC_OscConfig+0x248>)
 800d8e0:	2201      	movs	r2, #1
 800d8e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d8e4:	f7ff fc4e 	bl	800d184 <HAL_GetTick>
 800d8e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d8ea:	e008      	b.n	800d8fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d8ec:	f7ff fc4a 	bl	800d184 <HAL_GetTick>
 800d8f0:	4602      	mov	r2, r0
 800d8f2:	693b      	ldr	r3, [r7, #16]
 800d8f4:	1ad3      	subs	r3, r2, r3
 800d8f6:	2b02      	cmp	r3, #2
 800d8f8:	d901      	bls.n	800d8fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800d8fa:	2303      	movs	r3, #3
 800d8fc:	e167      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d8fe:	4b0b      	ldr	r3, [pc, #44]	; (800d92c <HAL_RCC_OscConfig+0x240>)
 800d900:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d902:	f003 0302 	and.w	r3, r3, #2
 800d906:	2b00      	cmp	r3, #0
 800d908:	d0f0      	beq.n	800d8ec <HAL_RCC_OscConfig+0x200>
 800d90a:	e01b      	b.n	800d944 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d90c:	4b09      	ldr	r3, [pc, #36]	; (800d934 <HAL_RCC_OscConfig+0x248>)
 800d90e:	2200      	movs	r2, #0
 800d910:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d912:	f7ff fc37 	bl	800d184 <HAL_GetTick>
 800d916:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d918:	e00e      	b.n	800d938 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d91a:	f7ff fc33 	bl	800d184 <HAL_GetTick>
 800d91e:	4602      	mov	r2, r0
 800d920:	693b      	ldr	r3, [r7, #16]
 800d922:	1ad3      	subs	r3, r2, r3
 800d924:	2b02      	cmp	r3, #2
 800d926:	d907      	bls.n	800d938 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800d928:	2303      	movs	r3, #3
 800d92a:	e150      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
 800d92c:	40023800 	.word	0x40023800
 800d930:	42470000 	.word	0x42470000
 800d934:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d938:	4b88      	ldr	r3, [pc, #544]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800d93a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d93c:	f003 0302 	and.w	r3, r3, #2
 800d940:	2b00      	cmp	r3, #0
 800d942:	d1ea      	bne.n	800d91a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	f003 0304 	and.w	r3, r3, #4
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	f000 8097 	beq.w	800da80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d952:	2300      	movs	r3, #0
 800d954:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d956:	4b81      	ldr	r3, [pc, #516]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800d958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d95a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d10f      	bne.n	800d982 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d962:	2300      	movs	r3, #0
 800d964:	60bb      	str	r3, [r7, #8]
 800d966:	4b7d      	ldr	r3, [pc, #500]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800d968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d96a:	4a7c      	ldr	r2, [pc, #496]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800d96c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d970:	6413      	str	r3, [r2, #64]	; 0x40
 800d972:	4b7a      	ldr	r3, [pc, #488]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800d974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d976:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d97a:	60bb      	str	r3, [r7, #8]
 800d97c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d97e:	2301      	movs	r3, #1
 800d980:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d982:	4b77      	ldr	r3, [pc, #476]	; (800db60 <HAL_RCC_OscConfig+0x474>)
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d118      	bne.n	800d9c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800d98e:	4b74      	ldr	r3, [pc, #464]	; (800db60 <HAL_RCC_OscConfig+0x474>)
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	4a73      	ldr	r2, [pc, #460]	; (800db60 <HAL_RCC_OscConfig+0x474>)
 800d994:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d998:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d99a:	f7ff fbf3 	bl	800d184 <HAL_GetTick>
 800d99e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d9a0:	e008      	b.n	800d9b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d9a2:	f7ff fbef 	bl	800d184 <HAL_GetTick>
 800d9a6:	4602      	mov	r2, r0
 800d9a8:	693b      	ldr	r3, [r7, #16]
 800d9aa:	1ad3      	subs	r3, r2, r3
 800d9ac:	2b02      	cmp	r3, #2
 800d9ae:	d901      	bls.n	800d9b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800d9b0:	2303      	movs	r3, #3
 800d9b2:	e10c      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d9b4:	4b6a      	ldr	r3, [pc, #424]	; (800db60 <HAL_RCC_OscConfig+0x474>)
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d0f0      	beq.n	800d9a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	689b      	ldr	r3, [r3, #8]
 800d9c4:	2b01      	cmp	r3, #1
 800d9c6:	d106      	bne.n	800d9d6 <HAL_RCC_OscConfig+0x2ea>
 800d9c8:	4b64      	ldr	r3, [pc, #400]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800d9ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9cc:	4a63      	ldr	r2, [pc, #396]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800d9ce:	f043 0301 	orr.w	r3, r3, #1
 800d9d2:	6713      	str	r3, [r2, #112]	; 0x70
 800d9d4:	e01c      	b.n	800da10 <HAL_RCC_OscConfig+0x324>
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	689b      	ldr	r3, [r3, #8]
 800d9da:	2b05      	cmp	r3, #5
 800d9dc:	d10c      	bne.n	800d9f8 <HAL_RCC_OscConfig+0x30c>
 800d9de:	4b5f      	ldr	r3, [pc, #380]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800d9e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9e2:	4a5e      	ldr	r2, [pc, #376]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800d9e4:	f043 0304 	orr.w	r3, r3, #4
 800d9e8:	6713      	str	r3, [r2, #112]	; 0x70
 800d9ea:	4b5c      	ldr	r3, [pc, #368]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800d9ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9ee:	4a5b      	ldr	r2, [pc, #364]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800d9f0:	f043 0301 	orr.w	r3, r3, #1
 800d9f4:	6713      	str	r3, [r2, #112]	; 0x70
 800d9f6:	e00b      	b.n	800da10 <HAL_RCC_OscConfig+0x324>
 800d9f8:	4b58      	ldr	r3, [pc, #352]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800d9fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9fc:	4a57      	ldr	r2, [pc, #348]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800d9fe:	f023 0301 	bic.w	r3, r3, #1
 800da02:	6713      	str	r3, [r2, #112]	; 0x70
 800da04:	4b55      	ldr	r3, [pc, #340]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800da06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da08:	4a54      	ldr	r2, [pc, #336]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800da0a:	f023 0304 	bic.w	r3, r3, #4
 800da0e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	689b      	ldr	r3, [r3, #8]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d015      	beq.n	800da44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800da18:	f7ff fbb4 	bl	800d184 <HAL_GetTick>
 800da1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800da1e:	e00a      	b.n	800da36 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800da20:	f7ff fbb0 	bl	800d184 <HAL_GetTick>
 800da24:	4602      	mov	r2, r0
 800da26:	693b      	ldr	r3, [r7, #16]
 800da28:	1ad3      	subs	r3, r2, r3
 800da2a:	f241 3288 	movw	r2, #5000	; 0x1388
 800da2e:	4293      	cmp	r3, r2
 800da30:	d901      	bls.n	800da36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800da32:	2303      	movs	r3, #3
 800da34:	e0cb      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800da36:	4b49      	ldr	r3, [pc, #292]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800da38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da3a:	f003 0302 	and.w	r3, r3, #2
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d0ee      	beq.n	800da20 <HAL_RCC_OscConfig+0x334>
 800da42:	e014      	b.n	800da6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800da44:	f7ff fb9e 	bl	800d184 <HAL_GetTick>
 800da48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800da4a:	e00a      	b.n	800da62 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800da4c:	f7ff fb9a 	bl	800d184 <HAL_GetTick>
 800da50:	4602      	mov	r2, r0
 800da52:	693b      	ldr	r3, [r7, #16]
 800da54:	1ad3      	subs	r3, r2, r3
 800da56:	f241 3288 	movw	r2, #5000	; 0x1388
 800da5a:	4293      	cmp	r3, r2
 800da5c:	d901      	bls.n	800da62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800da5e:	2303      	movs	r3, #3
 800da60:	e0b5      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800da62:	4b3e      	ldr	r3, [pc, #248]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800da64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da66:	f003 0302 	and.w	r3, r3, #2
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d1ee      	bne.n	800da4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800da6e:	7dfb      	ldrb	r3, [r7, #23]
 800da70:	2b01      	cmp	r3, #1
 800da72:	d105      	bne.n	800da80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800da74:	4b39      	ldr	r3, [pc, #228]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800da76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da78:	4a38      	ldr	r2, [pc, #224]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800da7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800da7e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	699b      	ldr	r3, [r3, #24]
 800da84:	2b00      	cmp	r3, #0
 800da86:	f000 80a1 	beq.w	800dbcc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800da8a:	4b34      	ldr	r3, [pc, #208]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800da8c:	689b      	ldr	r3, [r3, #8]
 800da8e:	f003 030c 	and.w	r3, r3, #12
 800da92:	2b08      	cmp	r3, #8
 800da94:	d05c      	beq.n	800db50 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	699b      	ldr	r3, [r3, #24]
 800da9a:	2b02      	cmp	r3, #2
 800da9c:	d141      	bne.n	800db22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800da9e:	4b31      	ldr	r3, [pc, #196]	; (800db64 <HAL_RCC_OscConfig+0x478>)
 800daa0:	2200      	movs	r2, #0
 800daa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800daa4:	f7ff fb6e 	bl	800d184 <HAL_GetTick>
 800daa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800daaa:	e008      	b.n	800dabe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800daac:	f7ff fb6a 	bl	800d184 <HAL_GetTick>
 800dab0:	4602      	mov	r2, r0
 800dab2:	693b      	ldr	r3, [r7, #16]
 800dab4:	1ad3      	subs	r3, r2, r3
 800dab6:	2b02      	cmp	r3, #2
 800dab8:	d901      	bls.n	800dabe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800daba:	2303      	movs	r3, #3
 800dabc:	e087      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dabe:	4b27      	ldr	r3, [pc, #156]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d1f0      	bne.n	800daac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	69da      	ldr	r2, [r3, #28]
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	6a1b      	ldr	r3, [r3, #32]
 800dad2:	431a      	orrs	r2, r3
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dad8:	019b      	lsls	r3, r3, #6
 800dada:	431a      	orrs	r2, r3
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dae0:	085b      	lsrs	r3, r3, #1
 800dae2:	3b01      	subs	r3, #1
 800dae4:	041b      	lsls	r3, r3, #16
 800dae6:	431a      	orrs	r2, r3
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800daec:	061b      	lsls	r3, r3, #24
 800daee:	491b      	ldr	r1, [pc, #108]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800daf0:	4313      	orrs	r3, r2
 800daf2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800daf4:	4b1b      	ldr	r3, [pc, #108]	; (800db64 <HAL_RCC_OscConfig+0x478>)
 800daf6:	2201      	movs	r2, #1
 800daf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800dafa:	f7ff fb43 	bl	800d184 <HAL_GetTick>
 800dafe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800db00:	e008      	b.n	800db14 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800db02:	f7ff fb3f 	bl	800d184 <HAL_GetTick>
 800db06:	4602      	mov	r2, r0
 800db08:	693b      	ldr	r3, [r7, #16]
 800db0a:	1ad3      	subs	r3, r2, r3
 800db0c:	2b02      	cmp	r3, #2
 800db0e:	d901      	bls.n	800db14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800db10:	2303      	movs	r3, #3
 800db12:	e05c      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800db14:	4b11      	ldr	r3, [pc, #68]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d0f0      	beq.n	800db02 <HAL_RCC_OscConfig+0x416>
 800db20:	e054      	b.n	800dbcc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800db22:	4b10      	ldr	r3, [pc, #64]	; (800db64 <HAL_RCC_OscConfig+0x478>)
 800db24:	2200      	movs	r2, #0
 800db26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800db28:	f7ff fb2c 	bl	800d184 <HAL_GetTick>
 800db2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800db2e:	e008      	b.n	800db42 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800db30:	f7ff fb28 	bl	800d184 <HAL_GetTick>
 800db34:	4602      	mov	r2, r0
 800db36:	693b      	ldr	r3, [r7, #16]
 800db38:	1ad3      	subs	r3, r2, r3
 800db3a:	2b02      	cmp	r3, #2
 800db3c:	d901      	bls.n	800db42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800db3e:	2303      	movs	r3, #3
 800db40:	e045      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800db42:	4b06      	ldr	r3, [pc, #24]	; (800db5c <HAL_RCC_OscConfig+0x470>)
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d1f0      	bne.n	800db30 <HAL_RCC_OscConfig+0x444>
 800db4e:	e03d      	b.n	800dbcc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	699b      	ldr	r3, [r3, #24]
 800db54:	2b01      	cmp	r3, #1
 800db56:	d107      	bne.n	800db68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800db58:	2301      	movs	r3, #1
 800db5a:	e038      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
 800db5c:	40023800 	.word	0x40023800
 800db60:	40007000 	.word	0x40007000
 800db64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800db68:	4b1b      	ldr	r3, [pc, #108]	; (800dbd8 <HAL_RCC_OscConfig+0x4ec>)
 800db6a:	685b      	ldr	r3, [r3, #4]
 800db6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	699b      	ldr	r3, [r3, #24]
 800db72:	2b01      	cmp	r3, #1
 800db74:	d028      	beq.n	800dbc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800db80:	429a      	cmp	r2, r3
 800db82:	d121      	bne.n	800dbc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800db8e:	429a      	cmp	r2, r3
 800db90:	d11a      	bne.n	800dbc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800db92:	68fa      	ldr	r2, [r7, #12]
 800db94:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800db98:	4013      	ands	r3, r2
 800db9a:	687a      	ldr	r2, [r7, #4]
 800db9c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800db9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800dba0:	4293      	cmp	r3, r2
 800dba2:	d111      	bne.n	800dbc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dbae:	085b      	lsrs	r3, r3, #1
 800dbb0:	3b01      	subs	r3, #1
 800dbb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800dbb4:	429a      	cmp	r2, r3
 800dbb6:	d107      	bne.n	800dbc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800dbc4:	429a      	cmp	r2, r3
 800dbc6:	d001      	beq.n	800dbcc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800dbc8:	2301      	movs	r3, #1
 800dbca:	e000      	b.n	800dbce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800dbcc:	2300      	movs	r3, #0
}
 800dbce:	4618      	mov	r0, r3
 800dbd0:	3718      	adds	r7, #24
 800dbd2:	46bd      	mov	sp, r7
 800dbd4:	bd80      	pop	{r7, pc}
 800dbd6:	bf00      	nop
 800dbd8:	40023800 	.word	0x40023800

0800dbdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b084      	sub	sp, #16
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	6078      	str	r0, [r7, #4]
 800dbe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d101      	bne.n	800dbf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800dbec:	2301      	movs	r3, #1
 800dbee:	e0cc      	b.n	800dd8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800dbf0:	4b68      	ldr	r3, [pc, #416]	; (800dd94 <HAL_RCC_ClockConfig+0x1b8>)
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	f003 0307 	and.w	r3, r3, #7
 800dbf8:	683a      	ldr	r2, [r7, #0]
 800dbfa:	429a      	cmp	r2, r3
 800dbfc:	d90c      	bls.n	800dc18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dbfe:	4b65      	ldr	r3, [pc, #404]	; (800dd94 <HAL_RCC_ClockConfig+0x1b8>)
 800dc00:	683a      	ldr	r2, [r7, #0]
 800dc02:	b2d2      	uxtb	r2, r2
 800dc04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800dc06:	4b63      	ldr	r3, [pc, #396]	; (800dd94 <HAL_RCC_ClockConfig+0x1b8>)
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	f003 0307 	and.w	r3, r3, #7
 800dc0e:	683a      	ldr	r2, [r7, #0]
 800dc10:	429a      	cmp	r2, r3
 800dc12:	d001      	beq.n	800dc18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800dc14:	2301      	movs	r3, #1
 800dc16:	e0b8      	b.n	800dd8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	f003 0302 	and.w	r3, r3, #2
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d020      	beq.n	800dc66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	f003 0304 	and.w	r3, r3, #4
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d005      	beq.n	800dc3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800dc30:	4b59      	ldr	r3, [pc, #356]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dc32:	689b      	ldr	r3, [r3, #8]
 800dc34:	4a58      	ldr	r2, [pc, #352]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dc36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800dc3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	f003 0308 	and.w	r3, r3, #8
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d005      	beq.n	800dc54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800dc48:	4b53      	ldr	r3, [pc, #332]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dc4a:	689b      	ldr	r3, [r3, #8]
 800dc4c:	4a52      	ldr	r2, [pc, #328]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dc4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800dc52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dc54:	4b50      	ldr	r3, [pc, #320]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dc56:	689b      	ldr	r3, [r3, #8]
 800dc58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	689b      	ldr	r3, [r3, #8]
 800dc60:	494d      	ldr	r1, [pc, #308]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dc62:	4313      	orrs	r3, r2
 800dc64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	f003 0301 	and.w	r3, r3, #1
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d044      	beq.n	800dcfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	685b      	ldr	r3, [r3, #4]
 800dc76:	2b01      	cmp	r3, #1
 800dc78:	d107      	bne.n	800dc8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dc7a:	4b47      	ldr	r3, [pc, #284]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d119      	bne.n	800dcba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dc86:	2301      	movs	r3, #1
 800dc88:	e07f      	b.n	800dd8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	685b      	ldr	r3, [r3, #4]
 800dc8e:	2b02      	cmp	r3, #2
 800dc90:	d003      	beq.n	800dc9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800dc96:	2b03      	cmp	r3, #3
 800dc98:	d107      	bne.n	800dcaa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dc9a:	4b3f      	ldr	r3, [pc, #252]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d109      	bne.n	800dcba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dca6:	2301      	movs	r3, #1
 800dca8:	e06f      	b.n	800dd8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800dcaa:	4b3b      	ldr	r3, [pc, #236]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	f003 0302 	and.w	r3, r3, #2
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d101      	bne.n	800dcba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dcb6:	2301      	movs	r3, #1
 800dcb8:	e067      	b.n	800dd8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800dcba:	4b37      	ldr	r3, [pc, #220]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dcbc:	689b      	ldr	r3, [r3, #8]
 800dcbe:	f023 0203 	bic.w	r2, r3, #3
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	685b      	ldr	r3, [r3, #4]
 800dcc6:	4934      	ldr	r1, [pc, #208]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dcc8:	4313      	orrs	r3, r2
 800dcca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800dccc:	f7ff fa5a 	bl	800d184 <HAL_GetTick>
 800dcd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dcd2:	e00a      	b.n	800dcea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dcd4:	f7ff fa56 	bl	800d184 <HAL_GetTick>
 800dcd8:	4602      	mov	r2, r0
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	1ad3      	subs	r3, r2, r3
 800dcde:	f241 3288 	movw	r2, #5000	; 0x1388
 800dce2:	4293      	cmp	r3, r2
 800dce4:	d901      	bls.n	800dcea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800dce6:	2303      	movs	r3, #3
 800dce8:	e04f      	b.n	800dd8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dcea:	4b2b      	ldr	r3, [pc, #172]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dcec:	689b      	ldr	r3, [r3, #8]
 800dcee:	f003 020c 	and.w	r2, r3, #12
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	685b      	ldr	r3, [r3, #4]
 800dcf6:	009b      	lsls	r3, r3, #2
 800dcf8:	429a      	cmp	r2, r3
 800dcfa:	d1eb      	bne.n	800dcd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800dcfc:	4b25      	ldr	r3, [pc, #148]	; (800dd94 <HAL_RCC_ClockConfig+0x1b8>)
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	f003 0307 	and.w	r3, r3, #7
 800dd04:	683a      	ldr	r2, [r7, #0]
 800dd06:	429a      	cmp	r2, r3
 800dd08:	d20c      	bcs.n	800dd24 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dd0a:	4b22      	ldr	r3, [pc, #136]	; (800dd94 <HAL_RCC_ClockConfig+0x1b8>)
 800dd0c:	683a      	ldr	r2, [r7, #0]
 800dd0e:	b2d2      	uxtb	r2, r2
 800dd10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800dd12:	4b20      	ldr	r3, [pc, #128]	; (800dd94 <HAL_RCC_ClockConfig+0x1b8>)
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	f003 0307 	and.w	r3, r3, #7
 800dd1a:	683a      	ldr	r2, [r7, #0]
 800dd1c:	429a      	cmp	r2, r3
 800dd1e:	d001      	beq.n	800dd24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800dd20:	2301      	movs	r3, #1
 800dd22:	e032      	b.n	800dd8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	f003 0304 	and.w	r3, r3, #4
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d008      	beq.n	800dd42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800dd30:	4b19      	ldr	r3, [pc, #100]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dd32:	689b      	ldr	r3, [r3, #8]
 800dd34:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	68db      	ldr	r3, [r3, #12]
 800dd3c:	4916      	ldr	r1, [pc, #88]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dd3e:	4313      	orrs	r3, r2
 800dd40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	f003 0308 	and.w	r3, r3, #8
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d009      	beq.n	800dd62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800dd4e:	4b12      	ldr	r3, [pc, #72]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dd50:	689b      	ldr	r3, [r3, #8]
 800dd52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	691b      	ldr	r3, [r3, #16]
 800dd5a:	00db      	lsls	r3, r3, #3
 800dd5c:	490e      	ldr	r1, [pc, #56]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dd5e:	4313      	orrs	r3, r2
 800dd60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800dd62:	f000 f821 	bl	800dda8 <HAL_RCC_GetSysClockFreq>
 800dd66:	4602      	mov	r2, r0
 800dd68:	4b0b      	ldr	r3, [pc, #44]	; (800dd98 <HAL_RCC_ClockConfig+0x1bc>)
 800dd6a:	689b      	ldr	r3, [r3, #8]
 800dd6c:	091b      	lsrs	r3, r3, #4
 800dd6e:	f003 030f 	and.w	r3, r3, #15
 800dd72:	490a      	ldr	r1, [pc, #40]	; (800dd9c <HAL_RCC_ClockConfig+0x1c0>)
 800dd74:	5ccb      	ldrb	r3, [r1, r3]
 800dd76:	fa22 f303 	lsr.w	r3, r2, r3
 800dd7a:	4a09      	ldr	r2, [pc, #36]	; (800dda0 <HAL_RCC_ClockConfig+0x1c4>)
 800dd7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800dd7e:	4b09      	ldr	r3, [pc, #36]	; (800dda4 <HAL_RCC_ClockConfig+0x1c8>)
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	4618      	mov	r0, r3
 800dd84:	f7ff f9ba 	bl	800d0fc <HAL_InitTick>

  return HAL_OK;
 800dd88:	2300      	movs	r3, #0
}
 800dd8a:	4618      	mov	r0, r3
 800dd8c:	3710      	adds	r7, #16
 800dd8e:	46bd      	mov	sp, r7
 800dd90:	bd80      	pop	{r7, pc}
 800dd92:	bf00      	nop
 800dd94:	40023c00 	.word	0x40023c00
 800dd98:	40023800 	.word	0x40023800
 800dd9c:	0800e0b8 	.word	0x0800e0b8
 800dda0:	20000000 	.word	0x20000000
 800dda4:	20000004 	.word	0x20000004

0800dda8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dda8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ddac:	b090      	sub	sp, #64	; 0x40
 800ddae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	637b      	str	r3, [r7, #52]	; 0x34
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ddb8:	2300      	movs	r3, #0
 800ddba:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ddc0:	4b59      	ldr	r3, [pc, #356]	; (800df28 <HAL_RCC_GetSysClockFreq+0x180>)
 800ddc2:	689b      	ldr	r3, [r3, #8]
 800ddc4:	f003 030c 	and.w	r3, r3, #12
 800ddc8:	2b08      	cmp	r3, #8
 800ddca:	d00d      	beq.n	800dde8 <HAL_RCC_GetSysClockFreq+0x40>
 800ddcc:	2b08      	cmp	r3, #8
 800ddce:	f200 80a1 	bhi.w	800df14 <HAL_RCC_GetSysClockFreq+0x16c>
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d002      	beq.n	800dddc <HAL_RCC_GetSysClockFreq+0x34>
 800ddd6:	2b04      	cmp	r3, #4
 800ddd8:	d003      	beq.n	800dde2 <HAL_RCC_GetSysClockFreq+0x3a>
 800ddda:	e09b      	b.n	800df14 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800dddc:	4b53      	ldr	r3, [pc, #332]	; (800df2c <HAL_RCC_GetSysClockFreq+0x184>)
 800ddde:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800dde0:	e09b      	b.n	800df1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800dde2:	4b53      	ldr	r3, [pc, #332]	; (800df30 <HAL_RCC_GetSysClockFreq+0x188>)
 800dde4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800dde6:	e098      	b.n	800df1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800dde8:	4b4f      	ldr	r3, [pc, #316]	; (800df28 <HAL_RCC_GetSysClockFreq+0x180>)
 800ddea:	685b      	ldr	r3, [r3, #4]
 800ddec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ddf0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800ddf2:	4b4d      	ldr	r3, [pc, #308]	; (800df28 <HAL_RCC_GetSysClockFreq+0x180>)
 800ddf4:	685b      	ldr	r3, [r3, #4]
 800ddf6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d028      	beq.n	800de50 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ddfe:	4b4a      	ldr	r3, [pc, #296]	; (800df28 <HAL_RCC_GetSysClockFreq+0x180>)
 800de00:	685b      	ldr	r3, [r3, #4]
 800de02:	099b      	lsrs	r3, r3, #6
 800de04:	2200      	movs	r2, #0
 800de06:	623b      	str	r3, [r7, #32]
 800de08:	627a      	str	r2, [r7, #36]	; 0x24
 800de0a:	6a3b      	ldr	r3, [r7, #32]
 800de0c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800de10:	2100      	movs	r1, #0
 800de12:	4b47      	ldr	r3, [pc, #284]	; (800df30 <HAL_RCC_GetSysClockFreq+0x188>)
 800de14:	fb03 f201 	mul.w	r2, r3, r1
 800de18:	2300      	movs	r3, #0
 800de1a:	fb00 f303 	mul.w	r3, r0, r3
 800de1e:	4413      	add	r3, r2
 800de20:	4a43      	ldr	r2, [pc, #268]	; (800df30 <HAL_RCC_GetSysClockFreq+0x188>)
 800de22:	fba0 1202 	umull	r1, r2, r0, r2
 800de26:	62fa      	str	r2, [r7, #44]	; 0x2c
 800de28:	460a      	mov	r2, r1
 800de2a:	62ba      	str	r2, [r7, #40]	; 0x28
 800de2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800de2e:	4413      	add	r3, r2
 800de30:	62fb      	str	r3, [r7, #44]	; 0x2c
 800de32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de34:	2200      	movs	r2, #0
 800de36:	61bb      	str	r3, [r7, #24]
 800de38:	61fa      	str	r2, [r7, #28]
 800de3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800de3e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800de42:	f7fe fdc7 	bl	800c9d4 <__aeabi_uldivmod>
 800de46:	4602      	mov	r2, r0
 800de48:	460b      	mov	r3, r1
 800de4a:	4613      	mov	r3, r2
 800de4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800de4e:	e053      	b.n	800def8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800de50:	4b35      	ldr	r3, [pc, #212]	; (800df28 <HAL_RCC_GetSysClockFreq+0x180>)
 800de52:	685b      	ldr	r3, [r3, #4]
 800de54:	099b      	lsrs	r3, r3, #6
 800de56:	2200      	movs	r2, #0
 800de58:	613b      	str	r3, [r7, #16]
 800de5a:	617a      	str	r2, [r7, #20]
 800de5c:	693b      	ldr	r3, [r7, #16]
 800de5e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800de62:	f04f 0b00 	mov.w	fp, #0
 800de66:	4652      	mov	r2, sl
 800de68:	465b      	mov	r3, fp
 800de6a:	f04f 0000 	mov.w	r0, #0
 800de6e:	f04f 0100 	mov.w	r1, #0
 800de72:	0159      	lsls	r1, r3, #5
 800de74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800de78:	0150      	lsls	r0, r2, #5
 800de7a:	4602      	mov	r2, r0
 800de7c:	460b      	mov	r3, r1
 800de7e:	ebb2 080a 	subs.w	r8, r2, sl
 800de82:	eb63 090b 	sbc.w	r9, r3, fp
 800de86:	f04f 0200 	mov.w	r2, #0
 800de8a:	f04f 0300 	mov.w	r3, #0
 800de8e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800de92:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800de96:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800de9a:	ebb2 0408 	subs.w	r4, r2, r8
 800de9e:	eb63 0509 	sbc.w	r5, r3, r9
 800dea2:	f04f 0200 	mov.w	r2, #0
 800dea6:	f04f 0300 	mov.w	r3, #0
 800deaa:	00eb      	lsls	r3, r5, #3
 800deac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800deb0:	00e2      	lsls	r2, r4, #3
 800deb2:	4614      	mov	r4, r2
 800deb4:	461d      	mov	r5, r3
 800deb6:	eb14 030a 	adds.w	r3, r4, sl
 800deba:	603b      	str	r3, [r7, #0]
 800debc:	eb45 030b 	adc.w	r3, r5, fp
 800dec0:	607b      	str	r3, [r7, #4]
 800dec2:	f04f 0200 	mov.w	r2, #0
 800dec6:	f04f 0300 	mov.w	r3, #0
 800deca:	e9d7 4500 	ldrd	r4, r5, [r7]
 800dece:	4629      	mov	r1, r5
 800ded0:	028b      	lsls	r3, r1, #10
 800ded2:	4621      	mov	r1, r4
 800ded4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800ded8:	4621      	mov	r1, r4
 800deda:	028a      	lsls	r2, r1, #10
 800dedc:	4610      	mov	r0, r2
 800dede:	4619      	mov	r1, r3
 800dee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dee2:	2200      	movs	r2, #0
 800dee4:	60bb      	str	r3, [r7, #8]
 800dee6:	60fa      	str	r2, [r7, #12]
 800dee8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800deec:	f7fe fd72 	bl	800c9d4 <__aeabi_uldivmod>
 800def0:	4602      	mov	r2, r0
 800def2:	460b      	mov	r3, r1
 800def4:	4613      	mov	r3, r2
 800def6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800def8:	4b0b      	ldr	r3, [pc, #44]	; (800df28 <HAL_RCC_GetSysClockFreq+0x180>)
 800defa:	685b      	ldr	r3, [r3, #4]
 800defc:	0c1b      	lsrs	r3, r3, #16
 800defe:	f003 0303 	and.w	r3, r3, #3
 800df02:	3301      	adds	r3, #1
 800df04:	005b      	lsls	r3, r3, #1
 800df06:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800df08:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800df0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800df10:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800df12:	e002      	b.n	800df1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800df14:	4b05      	ldr	r3, [pc, #20]	; (800df2c <HAL_RCC_GetSysClockFreq+0x184>)
 800df16:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800df18:	bf00      	nop
    }
  }
  return sysclockfreq;
 800df1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800df1c:	4618      	mov	r0, r3
 800df1e:	3740      	adds	r7, #64	; 0x40
 800df20:	46bd      	mov	sp, r7
 800df22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800df26:	bf00      	nop
 800df28:	40023800 	.word	0x40023800
 800df2c:	00f42400 	.word	0x00f42400
 800df30:	017d7840 	.word	0x017d7840

0800df34 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800df34:	b580      	push	{r7, lr}
 800df36:	b082      	sub	sp, #8
 800df38:	af00      	add	r7, sp, #0
 800df3a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d101      	bne.n	800df46 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800df42:	2301      	movs	r3, #1
 800df44:	e07b      	b.n	800e03e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d108      	bne.n	800df60 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	685b      	ldr	r3, [r3, #4]
 800df52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800df56:	d009      	beq.n	800df6c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	2200      	movs	r2, #0
 800df5c:	61da      	str	r2, [r3, #28]
 800df5e:	e005      	b.n	800df6c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	2200      	movs	r2, #0
 800df64:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	2200      	movs	r2, #0
 800df6a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	2200      	movs	r2, #0
 800df70:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800df78:	b2db      	uxtb	r3, r3
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d106      	bne.n	800df8c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	2200      	movs	r2, #0
 800df82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800df86:	6878      	ldr	r0, [r7, #4]
 800df88:	f7fe ffbc 	bl	800cf04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	2202      	movs	r2, #2
 800df90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	681a      	ldr	r2, [r3, #0]
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800dfa2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	685b      	ldr	r3, [r3, #4]
 800dfa8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	689b      	ldr	r3, [r3, #8]
 800dfb0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800dfb4:	431a      	orrs	r2, r3
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	68db      	ldr	r3, [r3, #12]
 800dfba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dfbe:	431a      	orrs	r2, r3
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	691b      	ldr	r3, [r3, #16]
 800dfc4:	f003 0302 	and.w	r3, r3, #2
 800dfc8:	431a      	orrs	r2, r3
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	695b      	ldr	r3, [r3, #20]
 800dfce:	f003 0301 	and.w	r3, r3, #1
 800dfd2:	431a      	orrs	r2, r3
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	699b      	ldr	r3, [r3, #24]
 800dfd8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800dfdc:	431a      	orrs	r2, r3
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	69db      	ldr	r3, [r3, #28]
 800dfe2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800dfe6:	431a      	orrs	r2, r3
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	6a1b      	ldr	r3, [r3, #32]
 800dfec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dff0:	ea42 0103 	orr.w	r1, r2, r3
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dff8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	430a      	orrs	r2, r1
 800e002:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	699b      	ldr	r3, [r3, #24]
 800e008:	0c1b      	lsrs	r3, r3, #16
 800e00a:	f003 0104 	and.w	r1, r3, #4
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e012:	f003 0210 	and.w	r2, r3, #16
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	430a      	orrs	r2, r1
 800e01c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	69da      	ldr	r2, [r3, #28]
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e02c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	2200      	movs	r2, #0
 800e032:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	2201      	movs	r2, #1
 800e038:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800e03c:	2300      	movs	r3, #0
}
 800e03e:	4618      	mov	r0, r3
 800e040:	3708      	adds	r7, #8
 800e042:	46bd      	mov	sp, r7
 800e044:	bd80      	pop	{r7, pc}
	...

0800e048 <__libc_init_array>:
 800e048:	b570      	push	{r4, r5, r6, lr}
 800e04a:	4d0d      	ldr	r5, [pc, #52]	; (800e080 <__libc_init_array+0x38>)
 800e04c:	4c0d      	ldr	r4, [pc, #52]	; (800e084 <__libc_init_array+0x3c>)
 800e04e:	1b64      	subs	r4, r4, r5
 800e050:	10a4      	asrs	r4, r4, #2
 800e052:	2600      	movs	r6, #0
 800e054:	42a6      	cmp	r6, r4
 800e056:	d109      	bne.n	800e06c <__libc_init_array+0x24>
 800e058:	4d0b      	ldr	r5, [pc, #44]	; (800e088 <__libc_init_array+0x40>)
 800e05a:	4c0c      	ldr	r4, [pc, #48]	; (800e08c <__libc_init_array+0x44>)
 800e05c:	f000 f820 	bl	800e0a0 <_init>
 800e060:	1b64      	subs	r4, r4, r5
 800e062:	10a4      	asrs	r4, r4, #2
 800e064:	2600      	movs	r6, #0
 800e066:	42a6      	cmp	r6, r4
 800e068:	d105      	bne.n	800e076 <__libc_init_array+0x2e>
 800e06a:	bd70      	pop	{r4, r5, r6, pc}
 800e06c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e070:	4798      	blx	r3
 800e072:	3601      	adds	r6, #1
 800e074:	e7ee      	b.n	800e054 <__libc_init_array+0xc>
 800e076:	f855 3b04 	ldr.w	r3, [r5], #4
 800e07a:	4798      	blx	r3
 800e07c:	3601      	adds	r6, #1
 800e07e:	e7f2      	b.n	800e066 <__libc_init_array+0x1e>
 800e080:	0800e0d0 	.word	0x0800e0d0
 800e084:	0800e0d0 	.word	0x0800e0d0
 800e088:	0800e0d0 	.word	0x0800e0d0
 800e08c:	0800e0d4 	.word	0x0800e0d4

0800e090 <memset>:
 800e090:	4402      	add	r2, r0
 800e092:	4603      	mov	r3, r0
 800e094:	4293      	cmp	r3, r2
 800e096:	d100      	bne.n	800e09a <memset+0xa>
 800e098:	4770      	bx	lr
 800e09a:	f803 1b01 	strb.w	r1, [r3], #1
 800e09e:	e7f9      	b.n	800e094 <memset+0x4>

0800e0a0 <_init>:
 800e0a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0a2:	bf00      	nop
 800e0a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0a6:	bc08      	pop	{r3}
 800e0a8:	469e      	mov	lr, r3
 800e0aa:	4770      	bx	lr

0800e0ac <_fini>:
 800e0ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0ae:	bf00      	nop
 800e0b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0b2:	bc08      	pop	{r3}
 800e0b4:	469e      	mov	lr, r3
 800e0b6:	4770      	bx	lr
