
///
/// Copyright (c) 2025 Arm Limited
/// SPDX-License-Identifier: Apache-2.0 OR MIT OR ISC
///

.thumb
.syntax unified
.text
.equ QSTACK0, 0
.equ A__00, 0
.equ A__01, 80
.equ A__02, 160
.equ A__03, 240
.equ A__04, 320
.equ A__10, 16
.equ A__11, 96
.equ A__12, 176
.equ A__13, 256
.equ A__14, 336
.equ A__20, 32
.equ A__21, 112
.equ A__22, 192
.equ A__23, 272
.equ A__24, 352
.equ A__30, 48
.equ A__31, 128
.equ A__32, 208
.equ A__33, 288
.equ A__34, 368
.equ A__40, 64
.equ A__41, 144
.equ A__42, 224
.equ A__43, 304
.equ A__44, 384
.equ B__00, 0
.equ B__01, 256
.equ B__02, 112
.equ B__03, 368
.equ B__04, 224
.equ B__10, 160
.equ B__11, 16
.equ B__12, 272
.equ B__13, 128
.equ B__14, 384
.equ B__20, 320
.equ B__21, 176
.equ B__22, 32
.equ B__23, 288
.equ B__24, 144
.equ B__30, 80
.equ B__31, 336
.equ B__32, 192
.equ B__33, 48
.equ B__34, 304
.equ B__40, 240
.equ B__41, 96
.equ B__42, 352
.equ B__43, 208
.equ B__44, 64
.equ RCxy_00, 0
.equ RCxy_01, 36
.equ RCxy_02, 3
.equ RCxy_03, 41
.equ RCxy_04, 18
.equ RCxy_10, 1
.equ RCxy_11, 44
.equ RCxy_12, 10
.equ RCxy_13, 45
.equ RCxy_14, 2
.equ RCxy_20, 62
.equ RCxy_21, 6
.equ RCxy_22, 43
.equ RCxy_23, 15
.equ RCxy_24, 61
.equ RCxy_30, 28
.equ RCxy_31, 55
.equ RCxy_32, 25
.equ RCxy_33, 21
.equ RCxy_34, 56
.equ RCxy_40, 27
.equ RCxy_41, 20
.equ RCxy_42, 39
.equ RCxy_43, 8
.equ RCxy_44, 14
.equ RC0_l, 0x1
.equ RC0_h, 0x0
.equ RC1_l, 0x0
.equ RC1_h, 0x89
.equ RC2_l, 0x0
.equ RC2_h, 0x8000008b
.equ RC3_l, 0x0
.equ RC3_h, 0x80008080
.equ RC4_l, 0x1
.equ RC4_h, 0x8b
.equ RC5_l, 0x1
.equ RC5_h, 0x8000
.equ RC6_l, 0x1
.equ RC6_h, 0x80008088
.equ RC7_l, 0x1
.equ RC7_h, 0x80000082
.equ RC8_l, 0x0
.equ RC8_h, 0xb
.equ RC9_l, 0x0
.equ RC9_h, 0xa
.equ RC10_l, 0x1
.equ RC10_h, 0x8082
.equ RC11_l, 0x0
.equ RC11_h, 0x8003
.equ RC12_l, 0x1
.equ RC12_h, 0x808b
.equ RC13_l, 0x1
.equ RC13_h, 0x8000000b
.equ RC14_l, 0x1
.equ RC14_h, 0x8000008a
.equ RC15_l, 0x1
.equ RC15_h, 0x80000081
.equ RC16_l, 0x0
.equ RC16_h, 0x80000081
.equ RC17_l, 0x0
.equ RC17_h, 0x80000008
.equ RC18_l, 0x0
.equ RC18_h, 0x83
.equ RC19_l, 0x0
.equ RC19_h, 0x80008003
.equ RC20_l, 0x1
.equ RC20_h, 0x80008088
.equ RC21_l, 0x0
.equ RC21_h, 0x80000088
.equ RC22_l, 0x1
.equ RC22_h, 0x8000
.equ RC23_l, 0x0
.equ RC23_h, 0x80008082

.macro ld_xor5 state, round, x, C, A
    vldrw.u32 q<\C>, [\state, #A__\x\()0] // @slothy:reads=A\state\()__\x\()0
    vldrw.u32 q<\A>, [\state, #A__\x\()1] // @slothy:reads=A\state\()__\x\()1
    veor  q<\C>, q<\C>, q<\A>
    vldrw.u32 q<\A>, [\state, #A__\x\()2] // @slothy:reads=A\state\()__\x\()2
    veor  q<\C>, q<\C>, q<\A>
    vldrw.u32 q<\A>, [\state, #A__\x\()3] // @slothy:reads=A\state\()__\x\()3
    veor  q<\C>, q<\C>, q<\A>
    vldrw.u32 q<\A>, [\state, #A__\x\()4] // @slothy:reads=A\state\()__\x\()4
    veor  q<\C>, q<\C>, q<\A>
    .endm

.macro rot1_xor_l D1_l, C0_l, C2_h
    vshr.u32 q<\D1_l>, q<\C2_h>, #31
    vsli.32  q<\D1_l>, q<\C2_h>, #1
    veor     q<\D1_l>, q<\D1_l>, q<\C0_l>
    .endm

.macro rot1_xor_h D1_h, C0_h, C2_l
    veor     q<\D1_h>, q<\C2_l>, q<\C0_h>
    .endm




.macro rot_str_e out_l, out_h s_l, s_h, A_l, A_h, RC, x, y
    // TODO: eliminate shifts by 0
    vshr.u32 q<\out_l>, q<A_l>, #32-(\RC/2)
    vsli.u32 q<\out_l>, q<A_l>, #\RC/2
    vshr.u32 q<\out_h>, q<A_h>, #32-(\RC/2)
    vsli.u32 q<\out_h>, q<A_h>, #\RC/2
.endm

.macro rot_str_o out_l, out_h, s_l, s_h, A_l, A_h, RC, x, y
    // TODO: eliminate shifts by 0
    vshr.u32 q<\out_h>, q<A_l>, #32-((\RC-1)/2)
    vsli.u32 q<\out_h>, q<A_l>, #(\RC-1)/2
    vshr.u32 q<\out_l>, q<A_h>, #32-((\RC+1)/2)
    vsli.u32 q<\out_l>, q<A_h>, #(\RC+1)/2
.endm





.macro ld_xorD_rot_str_e out_l, out_h, state_l, state_h, state_nl, state_nh, x, y, Dx_l, Dx_h
    vldrw.u32 q<A_l>, [\state_l, #A__\x\()\y] // @slothy:reads=A\state_l\()__\x\()\y
    vldrw.u32 q<A_h>, [\state_h, #A__\x\()\y] // @slothy:reads=A\state_h\()__\x\()\y
    veor q<A_l>, q<A_l>, q<\Dx_l>
    veor q<A_h>, q<A_h>, q<\Dx_h>
    rot_str_e \out_l, \out_h, \state_nl, \state_nh, A_l, A_h, RCxy_\x\()\y, \x, \y
.endm

.macro ld_xorD_rot_str_o out_l, out_h, state_l, state_h, state_nl, state_nh, x, y, Dx_l, Dx_h
    vldrw.u32 q<A_l>, [\state_l, #A__\x\()\y] // @slothy:reads=A\state_l\()__\x\()\y
    vldrw.u32 q<A_h>, [\state_h, #A__\x\()\y] // @slothy:reads=A\state_h\()__\x\()\y
    veor q<A_l>, q<A_l>, q<\Dx_l>
    veor q<A_h>, q<A_h>, q<\Dx_h>
    rot_str_o \out_l, \out_h, \state_nl, \state_nh, A_l, A_h, RCxy_\x\()\y, \x, \y
.endm



.macro ld_bic_str state, round, y, B0, B1, B2, B3, B4
    vbic q<T0>, q<\B2>, q<\B1>
    veor q<A0>, q<\B0>, q<T0>
    vstrw.32 q<A0>, [\state, #A__0\y]  // @slothy:writes=A\state\()__0\y
    vbic q<T1>, q<\B3>, q<\B2>
    veor q<A1>, q<\B1>, q<T1>
    vstrw.32 q<A1>, [\state, #A__1\y]  // @slothy:writes=A\state\()__1\y
    vbic q<T2>, q<\B4>, q<\B3>
    veor q<A2>, q<\B2>, q<T2>
    vstrw.32 q<A2>, [\state, #A__2\y]  // @slothy:writes=A\state\()__2\y
    vbic q<T3>, q<\B0>, q<\B4>
    veor q<A3>, q<\B3>, q<T3>
    vstrw.32 q<A3>, [\state, #A__3\y]  // @slothy:writes=A\state\()__3\y
    vbic q<T4>, q<\B1>, q<\B0>
    veor q<A4>, q<\B4>, q<T4>
    vstrw.32 q<A4>, [\state, #A__4\y]
.endm



.macro ld_bic_str_0 state, round, y, A0, B0, B1, B2, B3, B4
    vbic q<T1>, q<\B3>, q<\B2>
    veor q<A1>, q<\B1>, q<T1>
    vstrw.32 q<A1>, [\state, #A__1\y]  // @slothy:writes=A\state\()__1\y
    vbic q<T2>, q<\B4>, q<\B3>
    veor q<A2>, q<\B2>, q<T2>
    vstrw.32 q<A2>, [\state, #A__2\y]  // @slothy:writes=A\state\()__2\y
    vbic q<T3>, q<\B0>, q<\B4>
    veor q<A3>, q<\B3>, q<T3>
    vstrw.32 q<A3>, [\state, #A__3\y]  // @slothy:writes=A\state\()__3\y
    vbic q<T4>, q<\B1>, q<\B0>
    veor q<A4>, q<\B4>, q<T4>
    vstrw.32 q<A4>, [\state, #A__4\y]
    vbic q<T0>, q<\B2>, q<\B1>
    veor q<\A0>, q<\B0>, q<T0>
    // A0 is stored later after the round-constant is added
.endm

.macro keccak_4fold_round_theta_rho_pi state_l, state_h, state_nl, state_nh, rc
    ld_xor5 \state_h, 0, 0, C0_h, A0_h
    ld_xor5 \state_l, 0, 2, C2_l, A2_l
    rot1_xor_h D1_h, C0_h, C2_l
    vstrw.32 q<C0_h>, [r13, #QSTACK0] // @slothy:writes=stack0

    ld_xor5 \state_l, 0, 0, C0_l, A0_l
    ld_xor5 \state_h, 0, 2, C2_h, A2_h
    rot1_xor_l D1_l, C0_l, C2_h

    ld_xorD_rot_str_o A02_l, A02_h, \state_l, \state_h, \state_nl, \state_nh, 1, 0, D1_l, D1_h
    vstrw.32 q<A02_l>, [\state_nl, #A__02] // @slothy:writes=A\state_nl\()__02
    vstrw.32 q<A02_h>, [\state_nh, #A__02] // @slothy:writes=A\state_nh\()__02

    ld_xorD_rot_str_e A10_l, A10_h, \state_l, \state_h, \state_nl, \state_nh, 1, 1, D1_l, D1_h
    vstrw.32 q<A10_l>, [\state_nl, #A__10] // @slothy:writes=A\state_nl\()__10
    vstrw.32 q<A10_h>, [\state_nh, #A__10] // @slothy:writes=A\state_nh\()__10

    ld_xorD_rot_str_e A23_l, A23_h, \state_l, \state_h, \state_nl, \state_nh, 1, 2, D1_l, D1_h
    vstrw.32 q<A23_l>, [\state_nl, #A__23] // @slothy:writes=A\state_nl\()__23
    vstrw.32 q<A23_h>, [\state_nh, #A__23] // @slothy:writes=A\state_nh\()__23

    ld_xorD_rot_str_o A31_l, A31_h, \state_l, \state_h, \state_nl, \state_nh, 1, 3, D1_l, D1_h
    vstrw.32 q<A31_l>, [\state_nl, #A__31] // @slothy:writes=A\state_nl\()__31
    vstrw.32 q<A31_h>, [\state_nh, #A__31] // @slothy:writes=A\state_nh\()__31

    ld_xorD_rot_str_e A44_l, A44_h, \state_l, \state_h, \state_nl, \state_nh, 1, 4, D1_l, D1_h
    vstrw.32 q<A44_l>, [\state_nl, #A__44] // @slothy:writes=A\state_nl\()__44
    vstrw.32 q<A44_h>, [\state_nh, #A__44] // @slothy:writes=A\state_nh\()__44

    ld_xor5 \state_h, 0, 4, C4_h, A4_h
    rot1_xor_l D3_l, C2_l, C4_h

    ld_xor5 \state_l, 0, 4, C4_l, A4_l
    rot1_xor_h D3_h, C2_h, C4_l

    ld_xorD_rot_str_e A01_l, A01_h, \state_l, \state_h, \state_nl, \state_nh, 3, 0, D3_l, D3_h
    vstrw.32 q<A01_l>, [\state_nl, #A__01] // @slothy:writes=A\state_nl\()__01
    vstrw.32 q<A01_h>, [\state_nh, #A__01] // @slothy:writes=A\state_nh\()__01

    ld_xorD_rot_str_o A14_l, A14_h, \state_l, \state_h, \state_nl, \state_nh, 3, 1, D3_l, D3_h
    vstrw.32 q<A14_l>, [\state_nl, #A__14] // @slothy:writes=A\state_nl\()__14
    vstrw.32 q<A14_h>, [\state_nh, #A__14] // @slothy:writes=A\state_nh\()__14

    ld_xorD_rot_str_o A22_l, A22_h, \state_l, \state_h, \state_nl, \state_nh, 3, 2, D3_l, D3_h
    vstrw.32 q<A22_l>, [\state_nl, #A__22] // @slothy:writes=A\state_nl\()__22
    vstrw.32 q<A22_h>, [\state_nh, #A__22] // @slothy:writes=A\state_nh\()__22

    ld_xorD_rot_str_o A30_l, A30_h, \state_l, \state_h, \state_nl, \state_nh, 3, 3, D3_l, D3_h
    vstrw.32 q<A30_l>, [\state_nl, #A__30] // @slothy:writes=A\state_nl\()__30
    vstrw.32 q<A30_h>, [\state_nh, #A__30] // @slothy:writes=A\state_nh\()__30

    ld_xorD_rot_str_e A43_l, A43_h, \state_l, \state_h, \state_nl, \state_nh, 3, 4, D3_l, D3_h
    vstrw.32 q<A43_l>, [\state_nl, #A__43] // @slothy:writes=A\state_nl\()__43
    vstrw.32 q<A43_h>, [\state_nh, #A__43] // @slothy:writes=A\state_nh\()__43

    ld_xor5 \state_h, 0, 1, C1_h, A1_h
    rot1_xor_l D0_l, C4_l, C1_h
    ld_xor5 \state_l, 0, 1, C1_l, A1_l
    rot1_xor_h D0_h, C4_h, C1_l

    ld_xorD_rot_str_e A00_l, A00_h, \state_l, \state_h, \state_nl, \state_nh, 0, 0, D0_l, D0_h
    vstrw.32 q<A00_l>, [\state_nl, #A__00] // @slothy:writes=A\state_nl\()__00
    vstrw.32 q<A00_h>, [\state_nh, #A__00] // @slothy:writes=A\state_nh\()__00

    ld_xorD_rot_str_e A13_l, A13_h, \state_l, \state_h, \state_nl, \state_nh, 0, 1, D0_l, D0_h
    vstrw.32 q<A13_l>, [\state_nl, #A__13] // @slothy:writes=A\state_nl\()__13
    vstrw.32 q<A13_h>, [\state_nh, #A__13] // @slothy:writes=A\state_nh\()__13

    ld_xorD_rot_str_o A21_l, A21_h, \state_l, \state_h, \state_nl, \state_nh, 0, 2, D0_l, D0_h
    vstrw.32 q<A21_l>, [\state_nl, #A__21] // @slothy:writes=A\state_nl\()__21
    vstrw.32 q<A21_h>, [\state_nh, #A__21] // @slothy:writes=A\state_nh\()__21

    ld_xorD_rot_str_o A34_l, A34_h, \state_l, \state_h, \state_nl, \state_nh, 0, 3, D0_l, D0_h
    vstrw.32 q<A34_l>, [\state_nl, #A__34] // @slothy:writes=A\state_nl\()__34
    vstrw.32 q<A34_h>, [\state_nh, #A__34] // @slothy:writes=A\state_nh\()__34

    ld_xorD_rot_str_e A42_l, A42_h, \state_l, \state_h, \state_nl, \state_nh, 0, 4, D0_l, D0_h
    vstrw.32 q<A42_l>, [\state_nl, #A__42] // @slothy:writes=A\state_nl\()__42
    vstrw.32 q<A42_h>, [\state_nh, #A__42] // @slothy:writes=A\state_nh\()__42

    ld_xor5 \state_l, 0, 3, C3_l, A3_l
    rot1_xor_h D2_h, C1_h, C3_l
    ld_xor5 \state_h, 0, 3, C3_h, A3_h
    rot1_xor_l D2_l, C1_l, C3_h

    ld_xorD_rot_str_e A04_l, A04_h, \state_l, \state_h, \state_nl, \state_nh, 2, 0, D2_l, D2_h
    vstrw.32 q<A04_l>, [\state_nl, #A__04] // @slothy:writes=A\state_nl\()__04
    vstrw.32 q<A04_h>, [\state_nh, #A__04] // @slothy:writes=A\state_nh\()__04

    ld_xorD_rot_str_e A12_l, A12_h, \state_l, \state_h, \state_nl, \state_nh, 2, 1, D2_l, D2_h
    vstrw.32 q<A12_l>, [\state_nl, #A__12] // @slothy:writes=A\state_nl\()__12
    vstrw.32 q<A12_h>, [\state_nh, #A__12] // @slothy:writes=A\state_nh\()__12

    ld_xorD_rot_str_o A20_l, A20_h, \state_l, \state_h, \state_nl, \state_nh, 2, 2, D2_l, D2_h
    vstrw.32 q<A20_l>, [\state_nl, #A__20] // @slothy:writes=A\state_nl\()__20
    vstrw.32 q<A20_h>, [\state_nh, #A__20] // @slothy:writes=A\state_nh\()__20

    ld_xorD_rot_str_o A33_l, A33_h, \state_l, \state_h, \state_nl, \state_nh, 2, 3, D2_l, D2_h
    vstrw.32 q<A33_l>, [\state_nl, #A__33] // @slothy:writes=A\state_nl\()__33
    vstrw.32 q<A33_h>, [\state_nh, #A__33] // @slothy:writes=A\state_nh\()__33

    ld_xorD_rot_str_o A41_l, A41_h, \state_l, \state_h, \state_nl, \state_nh, 2, 4, D2_l, D2_h
    vstrw.32 q<A41_l>, [\state_nl, #A__41] // @slothy:writes=A\state_nl\()__41
    vstrw.32 q<A41_h>, [\state_nh, #A__41] // @slothy:writes=A\state_nh\()__41

    rot1_xor_h D4_h, C3_h, C0_l
    vldrw.32 q<C0_h>, [r13, #QSTACK0] // @slothy:reads=stack0
    rot1_xor_l D4_l, C3_l, C0_h

    ld_xorD_rot_str_o A03_l, A03_h, \state_l, \state_h, \state_nl, \state_nh, 4, 0, D4_l, D4_h
    vstrw.32 q<A03_l>, [\state_nl, #A__03] // @slothy:writes=A\state_nl\()__03
    vstrw.32 q<A03_h>, [\state_nh, #A__03] // @slothy:writes=A\state_nh\()__03

    ld_xorD_rot_str_e A11_l, A11_h, \state_l, \state_h, \state_nl, \state_nh, 4, 1, D4_l, D4_h
    vstrw.32 q<A11_l>, [\state_nl, #A__11] // @slothy:writes=A\state_nl\()__11
    vstrw.32 q<A11_h>, [\state_nh, #A__11] // @slothy:writes=A\state_nh\()__11

    ld_xorD_rot_str_o A24_l, A24_h, \state_l, \state_h, \state_nl, \state_nh, 4, 2, D4_l, D4_h
    vstrw.32 q<A24_l>, [\state_nl, #A__24] // @slothy:writes=A\state_nl\()__24
    vstrw.32 q<A24_h>, [\state_nh, #A__24] // @slothy:writes=A\state_nh\()__24

    ld_xorD_rot_str_e A32_l, A32_h, \state_l, \state_h, \state_nl, \state_nh, 4, 3, D4_l, D4_h
    vstrw.32 q<A32_l>, [\state_nl, #A__32] // @slothy:writes=A\state_nl\()__32
    // vstrw.32 q<A32_h>, [\state_nh, #A__32]  // @slothy:writes=A\state_nh\()__32

    ld_xorD_rot_str_e A40_l, A40_h, \state_l, \state_h, \state_nl, \state_nh, 4, 4, D4_l, D4_h
    // vstrw.32 q<A40_l>, [\state_nl, #A__40]  // @slothy:writes=A\state_nl\()__40
    // vstrw.32 q<A40_h>, [\state_nh, #A__40]  // @slothy:writes=A\state_nh\()__40

.endm

.macro keccak_4fold_round_chi_iota state_l, state_h, state_nl, state_nh, rc    // now BIC

    vldrw.u32 q<A02_h>, [\state_nh, #A__02] // @slothy:reads=A\state_nh\()__02
    vldrw.u32 q<A12_h>, [\state_nh, #A__12] // @slothy:reads=A\state_nh\()__12
    vldrw.u32 q<A22_h>, [\state_nh, #A__22] // @slothy:reads=A\state_nh\()__22
    // vldrw.u32 q<A32_h>, [\state_nh, #A__32]  // @slothy:reads=A\state_nh\()__32
    vldrw.u32 q<A42_h>, [\state_nh, #A__42] // @slothy:reads=A\state_nh\()__42
    ld_bic_str \state_nh, 0, 2, A02_h, A12_h, A22_h, A32_h, A42_h

    vldrw.u32 q<A00_l>, [\state_nl, #A__00] // @slothy:reads=A\state_nl\()__00
    vldrw.u32 q<A10_l>, [\state_nl, #A__10] // @slothy:reads=A\state_nl\()__10
    vldrw.u32 q<A20_l>, [\state_nl, #A__20] // @slothy:reads=A\state_nl\()__20
    vldrw.u32 q<A30_l>, [\state_nl, #A__30] // @slothy:reads=A\state_nl\()__30
    // vldrw.u32 q<A40_l>, [\state_nl, #A__40]  // @slothy:reads=A\state_nl\()__40
    ld_bic_str_0 \state_nl, 0, 0, A00_l, A00_l, A10_l, A20_l, A30_l, A40_l


    vldrw.u32 q<A00_h>, [\state_nh, #A__00] // @slothy:reads=A\state_nh\()__00
    vldrw.u32 q<A10_h>, [\state_nh, #A__10] // @slothy:reads=A\state_nh\()__10
    vldrw.u32 q<A20_h>, [\state_nh, #A__20] // @slothy:reads=A\state_nh\()__20
    vldrw.u32 q<A30_h>, [\state_nh, #A__30] // @slothy:reads=A\state_nh\()__30
    // vldrw.u32 q<A40_h>, [\state_nh, #A__40]  // @slothy:reads=A\state_nh\()__40
    ld_bic_str_0 \state_nh, 0, 0, A00_h, A00_h, A10_h, A20_h, A30_h, A40_h

    vldrw.u32 q<A01_l>, [\state_nl, #A__01] // @slothy:reads=A\state_nl\()__01
    vldrw.u32 q<A11_l>, [\state_nl, #A__11] // @slothy:reads=A\state_nl\()__11
    vldrw.u32 q<A21_l>, [\state_nl, #A__21] // @slothy:reads=A\state_nl\()__21
    vldrw.u32 q<A31_l>, [\state_nl, #A__31] // @slothy:reads=A\state_nl\()__31
    vldrw.u32 q<A41_l>, [\state_nl, #A__41] // @slothy:reads=A\state_nl\()__41
    ld_bic_str \state_nl, 0, 1, A01_l, A11_l, A21_l, A31_l, A41_l

    vldrw.u32 q<A01_h>, [\state_nh, #A__01] // @slothy:reads=A\state_nh\()__01
    vldrw.u32 q<A11_h>, [\state_nh, #A__11] // @slothy:reads=A\state_nh\()__11
    vldrw.u32 q<A21_h>, [\state_nh, #A__21] // @slothy:reads=A\state_nh\()__21
    vldrw.u32 q<A31_h>, [\state_nh, #A__31] // @slothy:reads=A\state_nh\()__31
    vldrw.u32 q<A41_h>, [\state_nh, #A__41] // @slothy:reads=A\state_nh\()__41
    ld_bic_str \state_nh, 0, 1, A01_h, A11_h, A21_h, A31_h, A41_h

    vldrw.u32 q<A02_l>, [\state_nl, #A__02] // @slothy:reads=A\state_nl\()__02
    vldrw.u32 q<A12_l>, [\state_nl, #A__12] // @slothy:reads=A\state_nl\()__12
    vldrw.u32 q<A22_l>, [\state_nl, #A__22] // @slothy:reads=A\state_nl\()__22
    vldrw.u32 q<A32_l>, [\state_nl, #A__32] // @slothy:reads=A\state_nl\()__32
    vldrw.u32 q<A42_l>, [\state_nl, #A__42] // @slothy:reads=A\state_nl\()__42
    ld_bic_str \state_nl, 0, 2, A02_l, A12_l, A22_l, A32_l, A42_l



    vldrw.u32 q<A03_l>, [\state_nl, #A__03] // @slothy:reads=A\state_nl\()__03
    vldrw.u32 q<A13_l>, [\state_nl, #A__13] // @slothy:reads=A\state_nl\()__13
    vldrw.u32 q<A23_l>, [\state_nl, #A__23] // @slothy:reads=A\state_nl\()__23
    vldrw.u32 q<A33_l>, [\state_nl, #A__33] // @slothy:reads=A\state_nl\()__33
    vldrw.u32 q<A43_l>, [\state_nl, #A__43] // @slothy:reads=A\state_nl\()__43
    ld_bic_str \state_nl, 0, 3, A03_l, A13_l, A23_l, A33_l, A43_l


    vldrw.u32 q<A03_h>, [\state_nh, #A__03] // @slothy:reads=A\state_nh\()__03
    vldrw.u32 q<A13_h>, [\state_nh, #A__13] // @slothy:reads=A\state_nh\()__13
    vldrw.u32 q<A23_h>, [\state_nh, #A__23] // @slothy:reads=A\state_nh\()__23
    vldrw.u32 q<A33_h>, [\state_nh, #A__33] // @slothy:reads=A\state_nh\()__33
    vldrw.u32 q<A43_h>, [\state_nh, #A__43] // @slothy:reads=A\state_nh\()__43
    ld_bic_str \state_nh, 0, 3, A03_h, A13_h, A23_h, A33_h, A43_h

    vldrw.u32 q<A04_l>, [\state_nl, #A__04] // @slothy:reads=A\state_nl\()__04
    vldrw.u32 q<A14_l>, [\state_nl, #A__14] // @slothy:reads=A\state_nl\()__14
    vldrw.u32 q<A24_l>, [\state_nl, #A__24] // @slothy:reads=A\state_nl\()__24
    vldrw.u32 q<A34_l>, [\state_nl, #A__34] // @slothy:reads=A\state_nl\()__34
    vldrw.u32 q<A44_l>, [\state_nl, #A__44] // @slothy:reads=A\state_nl\()__44
    ld_bic_str \state_nl, 0, 4, A04_l, A14_l, A24_l, A34_l, A44_l

    vldrw.u32 q<A04_h>, [\state_nh, #A__04] // @slothy:reads=A\state_nh\()__04
    vldrw.u32 q<A14_h>, [\state_nh, #A__14] // @slothy:reads=A\state_nh\()__14
    vldrw.u32 q<A24_h>, [\state_nh, #A__24] // @slothy:reads=A\state_nh\()__24
    vldrw.u32 q<A34_h>, [\state_nh, #A__34] // @slothy:reads=A\state_nh\()__34
    vldrw.u32 q<A44_h>, [\state_nh, #A__44] // @slothy:reads=A\state_nh\()__44
    ld_bic_str \state_nh, 0, 4, A04_h, A14_h, A24_h, A34_h, A44_h





    ldrd r<grc_l>, r<grc_h>, [\rc]
    vdup.32 q<vrc_l>, r<grc_l>
    veor q<A00_l>, q<A00_l>, q<vrc_l>
    vstrw.32 q<A00_l>, [\state_nl, #A__00] // @slothy:writes=A\state_nl\()__00
    vdup.32 q<vrc_h>, r<grc_h>
    veor q<A00_h>, q<A00_h>, q<vrc_h>
    vstrw.32 q<A00_h>, [\state_nh, #A__00] // @slothy:writes=A\state_nh\()__00
.endm

.text
RC_table:
    .word RC0_l,  RC0_h
    .word RC1_l,  RC1_h
    .word RC2_l,  RC2_h
    .word RC3_l,  RC3_h
    .word RC4_l,  RC4_h
    .word RC5_l,  RC5_h
    .word RC6_l,  RC6_h
    .word RC7_l,  RC7_h
    .word RC8_l,  RC8_h
    .word RC9_l,  RC9_h
    .word RC10_l, RC10_h
    .word RC11_l, RC11_h
    .word RC12_l, RC12_h
    .word RC13_l, RC13_h
    .word RC14_l, RC14_h
    .word RC15_l, RC15_h
    .word RC16_l, RC16_h
    .word RC17_l, RC17_h
    .word RC18_l, RC18_h
    .word RC19_l, RC19_h
    .word RC20_l, RC20_h
    .word RC21_l, RC21_h
    .word RC22_l, RC22_h
    .word RC23_l, RC23_h

.align 8
.type mve_keccak_state_permute_4fold_opt_m85, %function
.global mve_keccak_state_permute_4fold_opt_m85
mve_keccak_state_permute_4fold_opt_m85:

    push {r3,r4,r5,r6,r7,r8,r9,r10,r11,r12,lr}
    vpush {d8-d15}
    sub sp, #8*16

    adr r6, RC_table

    // r0: state 0
    // r1: state 1
    // r2: this state low
    // r3: this state high
    // r4: next state low
    // r5: next state high
    // r6: rc table


    mov lr, #24

    mov r2, r0
    mov r4, r1

    wls lr, lr, roundend
        roundstart:
                                               // Instructions:    567
                                               // Expected cycles: 567
                                               // Expected IPC:    1.00
                                               //
                                               // Wall time:     11.65s
                                               // User time:     11.65s
                                               //
                                               // ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- cycle (expected) ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------->
                                               // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225                      250                      275                      300                      325                      350                      375                      400                      425                      450                      475                      500                      525                      550
                                               // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|----------------
        add r7, r2, #400                       // *......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q3, [r7, #0]                 // .*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__00
        add r9, r4, #400                       // ..*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #80]                // ...*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__01
        veor q2, q3, q0                        // ....*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #160]               // .....*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar3__02
        veor q2, q2, q0                        // ......*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #240]               // .......*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__03
        veor q2, q2, q0                        // ........*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #320]               // .........*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar3__04
        veor q3, q2, q0                        // ..........*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q2, [r2, #32]                // ...........*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__20
        vldrw.U32 q0, [r2, #112]               // ............*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__21
        veor q2, q2, q0                        // .............*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #192]               // ..............*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar2__22
        veor q2, q2, q0                        // ...............*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #272]               // ................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__23
        veor q2, q2, q0                        // .................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #352]               // ..................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__24
        veor q1, q2, q0                        // ...................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q6, q1, q3                        // ....................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q3, [r13, #0]                 // .....................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:writes=stack0
        vldrw.U32 q2, [r2, #0]                 // ......................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar2__00
        vldrw.U32 q0, [r2, #80]                // .......................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__01
        veor q2, q2, q0                        // ........................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #160]               // .........................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar2__02
        veor q2, q2, q0                        // ..........................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #240]               // ...........................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__03
        veor q2, q2, q0                        // ............................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #320]               // .............................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__04
        veor q7, q2, q0                        // ..............................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q2, [r7, #32]                // ...............................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__20
        vldrw.U32 q0, [r7, #112]               // ................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__21
        veor q2, q2, q0                        // .................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #192]               // ..................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__22
        veor q2, q2, q0                        // ...................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #272]               // ....................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar3__23
        veor q2, q2, q0                        // .....................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #352]               // ......................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar3__24
        veor q5, q2, q0                        // .......................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q4, q5, #31                   // ........................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.32 q4, q5, #1                     // .........................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q4, q7                        // ..........................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q2, [r2, #16]                // ...........................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__10
        vldrw.U32 q0, [r7, #16]                // ............................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__10
        veor q2, q2, q4                        // .............................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q3, q0, q6                        // ..............................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q2, #32-((1-1)/2)         // ...............................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q2, #(1-1)/2              // ................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q3, #32-((1+1)/2)         // .................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q3, #(1+1)/2              // ..................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q2, [r4, #160]                // ...................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__02
        vstrw.32 q0, [r9, #160]                // ....................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:writes=Ar5__02
        vldrw.U32 q0, [r2, #96]                // .....................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar2__11
        vldrw.U32 q2, [r7, #96]                // ......................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar3__11
        veor q0, q0, q4                        // .......................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q3, q2, q6                        // ........................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-(44/2)            // .........................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #44/2                 // ..........................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-(44/2)            // ...........................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #44/2                 // ............................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q2, [r4, #16]                 // .............................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__10
        vstrw.32 q0, [r9, #16]                 // ..............................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:writes=Ar5__10
        vldrw.U32 q0, [r2, #176]               // ...............................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__12
        vldrw.U32 q2, [r7, #176]               // ................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__12
        veor q0, q0, q4                        // .................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q3, q2, q6                        // ..................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-(10/2)            // ...................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #10/2                 // ....................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-(10/2)            // .....................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #10/2                 // ......................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q2, [r4, #272]                // .......................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__23
        vstrw.32 q0, [r9, #272]                // ........................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:writes=Ar5__23
        vldrw.U32 q0, [r2, #256]               // .........................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar2__13
        vldrw.U32 q2, [r7, #256]               // ..........................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar3__13
        veor q0, q0, q4                        // ...........................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q3, q2, q6                        // ............................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-((45-1)/2)        // .............................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #(45-1)/2             // ..............................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-((45+1)/2)        // ...............................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #(45+1)/2             // ................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #128]                // .................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__31
        vstrw.32 q2, [r9, #128]                // ..................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar5__31
        vldrw.U32 q0, [r2, #336]               // ...................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__14
        vldrw.U32 q2, [r7, #336]               // ....................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar3__14
        veor q0, q0, q4                        // .....................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q3, q2, q6                        // ......................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-(2/2)             // .......................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #2/2                  // ........................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-(2/2)             // .........................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #2/2                  // ..........................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q2, [r4, #384]                // ...........................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__44
        vstrw.32 q0, [r9, #384]                // ............................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar5__44
        vldrw.U32 q2, [r7, #64]                // .............................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__40
        vldrw.U32 q0, [r7, #144]               // ..............................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar3__41
        veor q2, q2, q0                        // ...............................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #224]               // ................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__42
        veor q2, q2, q0                        // .................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #304]               // ..................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__43
        veor q2, q2, q0                        // ...................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #384]               // ....................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar3__44
        veor q6, q2, q0                        // .....................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q6, #31                   // ......................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.32 q0, q6, #1                     // .......................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q1, q0, q1                        // ........................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q2, [r2, #64]                // .........................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar2__40
        vldrw.U32 q0, [r2, #144]               // ..........................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar2__41
        veor q2, q2, q0                        // ...........................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #224]               // ............................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__42
        veor q2, q2, q0                        // .............................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #304]               // ..............................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar2__43
        veor q2, q2, q0                        // ...............................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #384]               // ................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__44
        veor q4, q2, q0                        // .................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q5, q4, q5                        // ..................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #48]                // ...................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__30
        vldrw.U32 q2, [r7, #48]                // ....................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar3__30
        veor q0, q0, q1                        // .....................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q3, q2, q5                        // ......................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-(28/2)            // .......................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #28/2                 // ........................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-(28/2)            // .........................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #28/2                 // ..........................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q2, [r4, #80]                 // ...........................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__01
        vstrw.32 q0, [r9, #80]                 // ............................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar5__01
        vldrw.U32 q0, [r2, #128]               // .............................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__31
        vldrw.U32 q2, [r7, #128]               // ..............................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar3__31
        veor q0, q0, q1                        // ...............................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q3, q2, q5                        // ................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-((55-1)/2)        // .................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #(55-1)/2             // ..................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-((55+1)/2)        // ...................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #(55+1)/2             // ....................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #336]                // .....................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:writes=Ar4__14
        vstrw.32 q2, [r9, #336]                // ......................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:writes=Ar5__14
        vldrw.U32 q0, [r2, #208]               // .......................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__32
        vldrw.U32 q2, [r7, #208]               // ........................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar3__32
        veor q0, q0, q1                        // .........................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q3, q2, q5                        // ..........................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-((25-1)/2)        // ...........................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #(25-1)/2             // ............................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-((25+1)/2)        // .............................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #(25+1)/2             // ..............................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #192]                // ...............................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__22
        vstrw.32 q2, [r9, #192]                // ................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar5__22
        vldrw.U32 q0, [r2, #288]               // .................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__33
        vldrw.U32 q2, [r7, #288]               // ..................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__33
        veor q0, q0, q1                        // ...................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q3, q2, q5                        // ....................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-((21-1)/2)        // .....................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #(21-1)/2             // ......................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-((21+1)/2)        // .......................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #(21+1)/2             // ........................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #48]                 // .........................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:writes=Ar4__30
        vstrw.32 q2, [r9, #48]                 // ..........................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:writes=Ar5__30
        vldrw.U32 q0, [r2, #368]               // ...........................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__34
        vldrw.U32 q2, [r7, #368]               // ............................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__34
        veor q0, q0, q1                        // .............................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................
        veor q3, q2, q5                        // ..............................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-(56/2)            // ...............................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #56/2                 // ................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-(56/2)            // .................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #56/2                 // ..................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q2, [r4, #304]                // ...................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__43
        vstrw.32 q0, [r9, #304]                // ....................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:writes=Ar5__43
        vldrw.U32 q2, [r7, #16]                // .....................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar3__10
        vldrw.U32 q0, [r7, #96]                // ......................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar3__11
        veor q2, q2, q0                        // .......................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #176]               // ........................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar3__12
        veor q2, q2, q0                        // .........................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #256]               // ..........................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar3__13
        veor q2, q2, q0                        // ...........................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #336]               // ............................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__14
        veor q1, q2, q0                        // .............................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q1, #31                   // ..............................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................
        vsli.32 q0, q1, #1                     // ...............................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................
        veor q4, q0, q4                        // ................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q2, [r2, #16]                // .................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__10
        vldrw.U32 q0, [r2, #96]                // ..................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__11
        veor q0, q2, q0                        // ...................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q2, [r2, #176]               // ....................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar2__12
        veor q2, q0, q2                        // .....................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #256]               // ......................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar2__13
        veor q2, q2, q0                        // .......................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #336]               // ........................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar2__14
        veor q3, q2, q0                        // .........................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................
        veor q6, q3, q6                        // ..........................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #0]                 // ...........................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__00
        vldrw.U32 q2, [r7, #0]                 // ............................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__00
        veor q0, q0, q4                        // .............................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................
        veor q5, q2, q6                        // ..............................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-(0/2)             // ...............................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #0/2                  // ................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q5, #32-(0/2)             // .................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q5, #0/2                  // ..................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q2, [r4, #0]                  // ...................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__00
        vstrw.32 q0, [r9, #0]                  // ....................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:writes=Ar5__00
        vldrw.U32 q0, [r2, #80]                // .....................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar2__01
        vldrw.U32 q2, [r7, #80]                // ......................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar3__01
        veor q0, q0, q4                        // .......................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................
        veor q5, q2, q6                        // ........................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-(36/2)            // .........................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #36/2                 // ..........................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q5, #32-(36/2)            // ...........................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q5, #36/2                 // ............................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q2, [r4, #256]                // .............................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__13
        vstrw.32 q0, [r9, #256]                // ..............................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................ // @slothy:writes=Ar5__13
        vldrw.U32 q0, [r2, #160]               // ...............................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__02
        vldrw.U32 q2, [r7, #160]               // ................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__02
        veor q0, q0, q4                        // .................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................
        veor q5, q2, q6                        // ..................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-((3-1)/2)         // ...................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #(3-1)/2              // ....................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q5, #32-((3+1)/2)         // .....................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q5, #(3+1)/2              // ......................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #112]                // .......................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__21
        vstrw.32 q2, [r9, #112]                // ........................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................. // @slothy:writes=Ar5__21
        vldrw.U32 q0, [r2, #240]               // .........................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar2__03
        vldrw.U32 q2, [r7, #240]               // ..........................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar3__03
        veor q0, q0, q4                        // ...........................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................
        veor q5, q2, q6                        // ............................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-((41-1)/2)        // .............................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #(41-1)/2             // ..............................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q5, #32-((41+1)/2)        // ...............................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q5, #(41+1)/2             // ................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #368]                // .................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__34
        vstrw.32 q2, [r9, #368]                // ..................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar5__34
        vldrw.U32 q0, [r2, #320]               // ...................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__04
        vldrw.U32 q2, [r7, #320]               // ....................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar3__04
        veor q0, q0, q4                        // .....................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................
        veor q5, q2, q6                        // ......................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-(18/2)            // .......................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #18/2                 // ........................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q5, #32-(18/2)            // .........................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q5, #18/2                 // ..........................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................
        vstrw.32 q2, [r4, #224]                // ...........................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__42
        vstrw.32 q0, [r9, #224]                // ............................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar5__42
        vldrw.U32 q2, [r2, #48]                // .............................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__30
        vldrw.U32 q0, [r2, #128]               // ..............................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar2__31
        veor q2, q2, q0                        // ...............................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #208]               // ................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__32
        veor q2, q2, q0                        // .................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #288]               // ..................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__33
        veor q5, q2, q0                        // ...................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #368]               // ....................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar2__34
        veor q4, q5, q0                        // .....................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................
        veor q1, q4, q1                        // ......................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q2, [r7, #48]                // .......................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__30
        vldrw.U32 q0, [r7, #128]               // ........................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar3__31
        veor q2, q2, q0                        // .........................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #208]               // ..........................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar3__32
        veor q2, q2, q0                        // ...........................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #288]               // ............................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__33
        veor q2, q2, q0                        // .............................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r7, #368]               // ..............................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar3__34
        veor q6, q2, q0                        // ...............................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q6, #31                   // ................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................
        vsli.32 q0, q6, #1                     // .................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................
        veor q5, q0, q3                        // ..................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #32]                // ...................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__20
        vldrw.U32 q2, [r7, #32]                // ....................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar3__20
        veor q0, q0, q5                        // .....................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................
        veor q3, q2, q1                        // ......................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-(62/2)            // .......................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #62/2                 // ........................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-(62/2)            // .........................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #62/2                 // ..........................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................
        vstrw.32 q2, [r4, #320]                // ...........................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__04
        vstrw.32 q0, [r9, #320]                // ............................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar5__04
        vldrw.U32 q0, [r2, #112]               // .............................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__21
        vldrw.U32 q2, [r7, #112]               // ..............................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................ // @slothy:reads=Ar3__21
        veor q0, q0, q5                        // ...............................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................
        veor q3, q2, q1                        // ................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-(6/2)             // .................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #6/2                  // ..................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-(6/2)             // ...................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #6/2                  // ....................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................
        vstrw.32 q2, [r4, #176]                // .....................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................. // @slothy:writes=Ar4__12
        vstrw.32 q0, [r9, #176]                // ......................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................ // @slothy:writes=Ar5__12
        vldrw.U32 q0, [r2, #192]               // .......................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__22
        vldrw.U32 q2, [r7, #192]               // ........................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................. // @slothy:reads=Ar3__22
        veor q0, q0, q5                        // .........................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................
        veor q3, q2, q1                        // ..........................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-((43-1)/2)        // ...........................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #(43-1)/2             // ............................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-((43+1)/2)        // .............................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #(43+1)/2             // ..............................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #32]                 // ...............................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__20
        vstrw.32 q2, [r9, #32]                 // ................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................... // @slothy:writes=Ar5__20
        vldrw.U32 q0, [r2, #272]               // .................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__23
        vldrw.U32 q2, [r7, #272]               // ..................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__23
        veor q0, q0, q5                        // ...................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................
        veor q3, q2, q1                        // ....................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-((15-1)/2)        // .....................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #(15-1)/2             // ......................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-((15+1)/2)        // .......................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #(15+1)/2             // ........................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #288]                // .........................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................. // @slothy:writes=Ar4__33
        vstrw.32 q2, [r9, #288]                // ..........................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................ // @slothy:writes=Ar5__33
        vldrw.U32 q0, [r2, #352]               // ...........................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................... // @slothy:reads=Ar2__24
        vldrw.U32 q2, [r7, #352]               // ............................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__24
        veor q0, q0, q5                        // .............................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................
        veor q2, q2, q1                        // ..............................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................
        vshr.U32 q3, q0, #32-((61-1)/2)        // ...............................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................
        vsli.U32 q3, q0, #(61-1)/2             // ................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................
        vshr.U32 q0, q2, #32-((61+1)/2)        // .................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................
        vsli.U32 q0, q2, #(61+1)/2             // ..................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #144]                // ...................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__41
        vstrw.32 q3, [r9, #144]                // ....................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................. // @slothy:writes=Ar5__41
        veor q6, q7, q6                        // .....................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................
        vldrw.32 q2, [r13, #0]                 // ......................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................ // @slothy:reads=stack0
        vshr.U32 q0, q2, #31                   // .......................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................
        vsli.32 q0, q2, #1                     // ........................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................
        veor q5, q0, q4                        // .........................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................
        vldrw.U32 q0, [r2, #64]                // ..........................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................ // @slothy:reads=Ar2__40
        vldrw.U32 q2, [r7, #64]                // ...........................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................... // @slothy:reads=Ar3__40
        veor q0, q0, q5                        // ............................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................
        veor q3, q2, q6                        // .............................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-((27-1)/2)        // ..............................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #(27-1)/2             // ...............................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-((27+1)/2)        // ................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #(27+1)/2             // .................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #240]                // ..................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................... // @slothy:writes=Ar4__03
        vstrw.32 q2, [r9, #240]                // ...................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................... // @slothy:writes=Ar5__03
        vldrw.U32 q0, [r2, #144]               // ....................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................. // @slothy:reads=Ar2__41
        vldrw.U32 q2, [r7, #144]               // .....................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................. // @slothy:reads=Ar3__41
        veor q0, q0, q5                        // ......................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................
        veor q3, q2, q6                        // .......................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-(20/2)            // ........................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #20/2                 // .........................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-(20/2)            // ..........................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #20/2                 // ...........................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................
        vstrw.32 q2, [r4, #96]                 // ............................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................... // @slothy:writes=Ar4__11
        vstrw.32 q0, [r9, #96]                 // .............................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................... // @slothy:writes=Ar5__11
        vldrw.U32 q0, [r2, #224]               // ..............................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................ // @slothy:reads=Ar2__42
        vldrw.U32 q2, [r7, #224]               // ...............................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................... // @slothy:reads=Ar3__42
        veor q0, q0, q5                        // ................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................
        veor q3, q2, q6                        // .................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................
        vshr.U32 q2, q0, #32-((39-1)/2)        // ..................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................
        vsli.U32 q2, q0, #(39-1)/2             // ...................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-((39+1)/2)        // ....................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................
        vsli.U32 q0, q3, #(39+1)/2             // .....................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #352]                // ......................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................ // @slothy:writes=Ar4__24
        vstrw.32 q2, [r9, #352]                // .......................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................... // @slothy:writes=Ar5__24
        vldrw.U32 q2, [r2, #304]               // ........................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................. // @slothy:reads=Ar2__43
        vldrw.U32 q0, [r7, #304]               // .........................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................. // @slothy:reads=Ar3__43
        veor q3, q2, q5                        // ..........................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................
        veor q2, q0, q6                        // ...........................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................
        vshr.U32 q0, q3, #32-(8/2)             // ............................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................
        vsli.U32 q0, q3, #8/2                  // .............................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................
        vshr.U32 q4, q2, #32-(8/2)             // ..............................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................
        vsli.U32 q4, q2, #8/2                  // ...............................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................
        vstrw.32 q0, [r4, #208]                // ................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................... // @slothy:writes=Ar4__32
        vldrw.U32 q2, [r2, #384]               // .................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................... // @slothy:reads=Ar2__44
        vldrw.U32 q0, [r7, #384]               // ..................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................... // @slothy:reads=Ar3__44
        veor q2, q2, q5                        // ...................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................
        veor q0, q0, q6                        // ....................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................
        vshr.U32 q1, q2, #32-(14/2)            // .....................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................
        vsli.U32 q1, q2, #14/2                 // ......................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................
        vshr.U32 q7, q0, #32-(14/2)            // .......................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................
        vsli.U32 q7, q0, #14/2                 // ........................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................
        vldrw.U32 q6, [r9, #160]               // .........................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................. // @slothy:reads=Ar5__02
        vldrw.U32 q5, [r9, #176]               // ..........................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................ // @slothy:reads=Ar5__12
        vldrw.U32 q3, [r9, #192]               // ...........................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................... // @slothy:reads=Ar5__22
        vldrw.U32 q2, [r9, #224]               // ............................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................... // @slothy:reads=Ar5__42
        vbic q0, q3, q5                        // .............................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................
        veor q0, q6, q0                        // ..............................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................
        vstrw.32 q0, [r9, #160]                // ...............................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................... // @slothy:writes=Ar5__02
        vbic q0, q4, q3                        // ................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................
        veor q0, q5, q0                        // .................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................
        vstrw.32 q0, [r9, #176]                // ..................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................... // @slothy:writes=Ar5__12
        vbic q0, q2, q4                        // ...................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................
        veor q0, q3, q0                        // ....................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................
        vstrw.32 q0, [r9, #192]                // .....................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................. // @slothy:writes=Ar5__22
        vbic q0, q6, q2                        // ......................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................
        veor q0, q4, q0                        // .......................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................
        vstrw.32 q0, [r9, #208]                // ........................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................. // @slothy:writes=Ar5__32
        vbic q0, q5, q6                        // .........................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................
        veor q0, q2, q0                        // ..........................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................
        vstrw.32 q0, [r9, #224]                // ...........................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................
        vldrw.U32 q6, [r4, #0]                 // ............................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................... // @slothy:reads=Ar4__00
        vldrw.U32 q5, [r4, #16]                // .............................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................... // @slothy:reads=Ar4__10
        vldrw.U32 q3, [r4, #32]                // ..............................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................ // @slothy:reads=Ar4__20
        vldrw.U32 q2, [r4, #48]                // ...............................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................... // @slothy:reads=Ar4__30
        vbic q0, q2, q3                        // ................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................
        veor q0, q5, q0                        // .................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................
        vstrw.32 q0, [r4, #16]                 // ..................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................... // @slothy:writes=Ar4__10
        vbic q0, q1, q2                        // ...................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................
        veor q0, q3, q0                        // ....................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................
        vstrw.32 q0, [r4, #32]                 // .....................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................. // @slothy:writes=Ar4__20
        vbic q0, q6, q1                        // ......................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................
        veor q0, q2, q0                        // .......................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................
        vstrw.32 q0, [r4, #48]                 // ........................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................. // @slothy:writes=Ar4__30
        vbic q0, q5, q6                        // .........................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................
        veor q0, q1, q0                        // ..........................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................
        vstrw.32 q0, [r4, #64]                 // ...........................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................
        vbic q2, q3, q5                        // ............................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................
        veor q4, q6, q2                        // .............................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................
        vldrw.U32 q6, [r9, #0]                 // ..............................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................ // @slothy:reads=Ar5__00
        vldrw.U32 q5, [r9, #16]                // ...............................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................... // @slothy:reads=Ar5__10
        vldrw.U32 q3, [r9, #32]                // ................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................... // @slothy:reads=Ar5__20
        vldrw.U32 q2, [r9, #48]                // .................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................... // @slothy:reads=Ar5__30
        vbic q0, q2, q3                        // ..................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................
        veor q0, q5, q0                        // ...................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................
        vstrw.32 q0, [r9, #16]                 // ....................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................. // @slothy:writes=Ar5__10
        vbic q0, q7, q2                        // .....................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................
        veor q0, q3, q0                        // ......................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................
        vstrw.32 q0, [r9, #32]                 // .......................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................... // @slothy:writes=Ar5__20
        vbic q0, q6, q7                        // ........................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................
        veor q0, q2, q0                        // .........................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................
        vstrw.32 q0, [r9, #48]                 // ..........................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................ // @slothy:writes=Ar5__30
        vbic q0, q5, q6                        // ...........................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................
        veor q0, q7, q0                        // ............................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................
        vstrw.32 q0, [r9, #64]                 // .............................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................
        vbic q0, q3, q5                        // ..............................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................
        veor q1, q6, q0                        // ...............................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................
        vldrw.U32 q7, [r4, #80]                // ................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................... // @slothy:reads=Ar4__01
        vldrw.U32 q6, [r4, #96]                // .................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................... // @slothy:reads=Ar4__11
        vldrw.U32 q5, [r4, #112]               // ..................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................... // @slothy:reads=Ar4__21
        vldrw.U32 q3, [r4, #128]               // ...................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................... // @slothy:reads=Ar4__31
        vldrw.U32 q2, [r4, #144]               // ....................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................. // @slothy:reads=Ar4__41
        vbic q0, q5, q6                        // .....................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................
        veor q0, q7, q0                        // ......................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................
        vstrw.32 q0, [r4, #80]                 // .......................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................... // @slothy:writes=Ar4__01
        vbic q0, q3, q5                        // ........................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................
        veor q0, q6, q0                        // .........................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................
        vstrw.32 q0, [r4, #96]                 // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................ // @slothy:writes=Ar4__11
        vbic q0, q2, q3                        // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................
        veor q0, q5, q0                        // ............................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................
        vstrw.32 q0, [r4, #112]                // .............................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................... // @slothy:writes=Ar4__21
        vbic q0, q7, q2                        // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................
        veor q0, q3, q0                        // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................
        vstrw.32 q0, [r4, #128]                // ................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................... // @slothy:writes=Ar4__31
        vbic q0, q6, q7                        // .................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................
        veor q0, q2, q0                        // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................
        vstrw.32 q0, [r4, #144]                // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................
        vldrw.U32 q7, [r9, #80]                // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................. // @slothy:reads=Ar5__01
        vldrw.U32 q6, [r9, #96]                // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................. // @slothy:reads=Ar5__11
        vldrw.U32 q5, [r9, #112]               // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................ // @slothy:reads=Ar5__21
        vldrw.U32 q3, [r9, #128]               // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................... // @slothy:reads=Ar5__31
        vldrw.U32 q2, [r9, #144]               // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................. // @slothy:reads=Ar5__41
        vbic q0, q5, q6                        // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................
        veor q0, q7, q0                        // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................
        vstrw.32 q0, [r9, #80]                 // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................... // @slothy:writes=Ar5__01
        vbic q0, q3, q5                        // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................
        veor q0, q6, q0                        // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................
        vstrw.32 q0, [r9, #96]                 // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................ // @slothy:writes=Ar5__11
        vbic q0, q2, q3                        // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................
        veor q0, q5, q0                        // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................
        vstrw.32 q0, [r9, #112]                // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................... // @slothy:writes=Ar5__21
        vbic q0, q7, q2                        // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................
        veor q0, q3, q0                        // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................
        vstrw.32 q0, [r9, #128]                // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................. // @slothy:writes=Ar5__31
        vbic q0, q6, q7                        // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................
        veor q0, q2, q0                        // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................
        vstrw.32 q0, [r9, #144]                // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................
        vldrw.U32 q7, [r4, #160]               // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................. // @slothy:reads=Ar4__02
        vldrw.U32 q6, [r4, #176]               // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................. // @slothy:reads=Ar4__12
        vldrw.U32 q5, [r4, #192]               // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................ // @slothy:reads=Ar4__22
        vldrw.U32 q3, [r4, #208]               // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................... // @slothy:reads=Ar4__32
        vldrw.U32 q2, [r4, #224]               // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................... // @slothy:reads=Ar4__42
        vbic q0, q5, q6                        // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................
        veor q0, q7, q0                        // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................
        vstrw.32 q0, [r4, #160]                // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................... // @slothy:writes=Ar4__02
        vbic q0, q3, q5                        // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................
        veor q0, q6, q0                        // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................
        vstrw.32 q0, [r4, #176]                // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................... // @slothy:writes=Ar4__12
        vbic q0, q2, q3                        // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................
        veor q0, q5, q0                        // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................
        vstrw.32 q0, [r4, #192]                // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................. // @slothy:writes=Ar4__22
        vbic q0, q7, q2                        // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................
        veor q0, q3, q0                        // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................
        vstrw.32 q0, [r4, #208]                // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................. // @slothy:writes=Ar4__32
        vbic q0, q6, q7                        // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................
        veor q0, q2, q0                        // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................
        vstrw.32 q0, [r4, #224]                // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................
        vldrw.U32 q7, [r4, #240]               // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................... // @slothy:reads=Ar4__03
        vldrw.U32 q6, [r4, #256]               // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................... // @slothy:reads=Ar4__13
        vldrw.U32 q5, [r4, #272]               // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................ // @slothy:reads=Ar4__23
        vldrw.U32 q3, [r4, #288]               // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................... // @slothy:reads=Ar4__33
        vldrw.U32 q2, [r4, #304]               // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................... // @slothy:reads=Ar4__43
        vbic q0, q5, q6                        // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................
        veor q0, q7, q0                        // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................
        vstrw.32 q0, [r4, #240]                // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................... // @slothy:writes=Ar4__03
        vbic q0, q3, q5                        // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................
        veor q0, q6, q0                        // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................
        vstrw.32 q0, [r4, #256]                // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................ // @slothy:writes=Ar4__13
        vbic q0, q2, q3                        // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................
        veor q0, q5, q0                        // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................
        vstrw.32 q0, [r4, #272]                // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................. // @slothy:writes=Ar4__23
        vbic q0, q7, q2                        // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................
        veor q0, q3, q0                        // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................
        vstrw.32 q0, [r4, #288]                // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................... // @slothy:writes=Ar4__33
        vbic q0, q6, q7                        // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................
        veor q0, q2, q0                        // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................
        vstrw.32 q0, [r4, #304]                // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................
        vldrw.U32 q7, [r9, #240]               // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................... // @slothy:reads=Ar5__03
        vldrw.U32 q6, [r9, #256]               // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................... // @slothy:reads=Ar5__13
        vldrw.U32 q5, [r9, #272]               // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................... // @slothy:reads=Ar5__23
        vldrw.U32 q3, [r9, #288]               // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................... // @slothy:reads=Ar5__33
        vldrw.U32 q2, [r9, #304]               // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................. // @slothy:reads=Ar5__43
        vbic q0, q5, q6                        // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................
        veor q0, q7, q0                        // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................
        vstrw.32 q0, [r9, #240]                // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................... // @slothy:writes=Ar5__03
        vbic q0, q3, q5                        // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................
        veor q0, q6, q0                        // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................
        vstrw.32 q0, [r9, #256]                // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................ // @slothy:writes=Ar5__13
        vbic q0, q2, q3                        // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................
        veor q0, q5, q0                        // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................
        vstrw.32 q0, [r9, #272]                // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................... // @slothy:writes=Ar5__23
        vbic q0, q7, q2                        // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................
        veor q0, q3, q0                        // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................
        vstrw.32 q0, [r9, #288]                // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................... // @slothy:writes=Ar5__33
        vbic q0, q6, q7                        // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................
        veor q0, q2, q0                        // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................
        vstrw.32 q0, [r9, #304]                // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................
        vldrw.U32 q7, [r4, #320]               // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................. // @slothy:reads=Ar4__04
        vldrw.U32 q6, [r4, #336]               // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................. // @slothy:reads=Ar4__14
        vldrw.U32 q5, [r4, #352]               // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................ // @slothy:reads=Ar4__24
        vldrw.U32 q3, [r4, #368]               // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................... // @slothy:reads=Ar4__34
        vldrw.U32 q2, [r4, #384]               // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................. // @slothy:reads=Ar4__44
        vbic q0, q5, q6                        // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................
        veor q0, q7, q0                        // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................
        vstrw.32 q0, [r4, #320]                // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................... // @slothy:writes=Ar4__04
        vbic q0, q3, q5                        // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................
        veor q0, q6, q0                        // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................
        vstrw.32 q0, [r4, #336]                // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................ // @slothy:writes=Ar4__14
        vbic q0, q2, q3                        // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................
        veor q0, q5, q0                        // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................
        vstrw.32 q0, [r4, #352]                // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................... // @slothy:writes=Ar4__24
        vbic q0, q7, q2                        // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................
        veor q0, q3, q0                        // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................
        vstrw.32 q0, [r4, #368]                // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................. // @slothy:writes=Ar4__34
        vbic q0, q6, q7                        // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................
        veor q0, q2, q0                        // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................
        vstrw.32 q0, [r4, #384]                // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................
        vldrw.U32 q7, [r9, #320]               // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................. // @slothy:reads=Ar5__04
        vldrw.U32 q6, [r9, #336]               // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................. // @slothy:reads=Ar5__14
        vldrw.U32 q5, [r9, #352]               // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................ // @slothy:reads=Ar5__24
        vldrw.U32 q3, [r9, #368]               // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................... // @slothy:reads=Ar5__34
        vldrw.U32 q2, [r9, #384]               // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................... // @slothy:reads=Ar5__44
        vbic q0, q5, q6                        // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................
        veor q0, q7, q0                        // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................
        vstrw.32 q0, [r9, #320]                // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................... // @slothy:writes=Ar5__04
        vbic q0, q3, q5                        // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................
        veor q0, q6, q0                        // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................
        vstrw.32 q0, [r9, #336]                // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................... // @slothy:writes=Ar5__14
        vbic q0, q2, q3                        // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................
        veor q0, q5, q0                        // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................
        vstrw.32 q0, [r9, #352]                // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................. // @slothy:writes=Ar5__24
        vbic q0, q7, q2                        // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................
        veor q0, q3, q0                        // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............
        vstrw.32 q0, [r9, #368]                // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............. // @slothy:writes=Ar5__34
        vbic q0, q6, q7                        // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............
        veor q0, q2, q0                        // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............
        vstrw.32 q0, [r9, #384]                // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........
        ldrd r7, r12, [r6]                     // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........
        vdup.32 q0, r7                         // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........
        veor q0, q4, q0                        // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........
        vstrw.32 q0, [r4, #0]                  // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....... // @slothy:writes=Ar4__00
        vdup.32 q0, r12                        // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......
        veor q0, q1, q0                        // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....
        vstrw.32 q0, [r9, #0]                  // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.... // @slothy:writes=Ar5__00
        add r6, r6, #8                         // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...
        add r9, r2, #0                         // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..
        add r2, r4, #0                         // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.
        add r4, r9, #0                         // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*

                                                          // ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- cycle (expected) ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------->
                                                          // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225                      250                      275                      300                      325                      350                      375                      400                      425                      450                      475                      500                      525                      550
                                                          // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|----------------
        // add r3, r2, #400                               // *......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // add r5, r4, #400                               // ..*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<C0_h>, [r3, #0]                    // .*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A0_h>, [r3, #80]                   // ...*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C0_h>, q<C0_h>, q<A0_h>                // ....*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A0_h>, [r3, #160]                  // .....*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C0_h>, q<C0_h>, q<A0_h>                // ......*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A0_h>, [r3, #240]                  // .......*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C0_h>, q<C0_h>, q<A0_h>                // ........*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A0_h>, [r3, #320]                  // .........*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C0_h>, q<C0_h>, q<A0_h>                // ..........*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<C2_l>, [r2, #32]                   // ...........*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A2_l>, [r2, #112]                  // ............*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C2_l>, q<C2_l>, q<A2_l>                // .............*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A2_l>, [r2, #192]                  // ..............*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C2_l>, q<C2_l>, q<A2_l>                // ...............*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A2_l>, [r2, #272]                  // ................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C2_l>, q<C2_l>, q<A2_l>                // .................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A2_l>, [r2, #352]                  // ..................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C2_l>, q<C2_l>, q<A2_l>                // ...................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor     q<D1_h>, q<C2_l>, q<C0_h>             // ....................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<C0_h>, [r13, #0]                    // .....................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<C0_l>, [r2, #0]                    // ......................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A0_l>, [r2, #80]                   // .......................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C0_l>, q<C0_l>, q<A0_l>                // ........................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A0_l>, [r2, #160]                  // .........................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C0_l>, q<C0_l>, q<A0_l>                // ..........................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A0_l>, [r2, #240]                  // ...........................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C0_l>, q<C0_l>, q<A0_l>                // ............................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A0_l>, [r2, #320]                  // .............................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C0_l>, q<C0_l>, q<A0_l>                // ..............................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<C2_h>, [r3, #32]                   // ...............................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A2_h>, [r3, #112]                  // ................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C2_h>, q<C2_h>, q<A2_h>                // .................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A2_h>, [r3, #192]                  // ..................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C2_h>, q<C2_h>, q<A2_h>                // ...................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A2_h>, [r3, #272]                  // ....................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C2_h>, q<C2_h>, q<A2_h>                // .....................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A2_h>, [r3, #352]                  // ......................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C2_h>, q<C2_h>, q<A2_h>                // .......................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<D1_l>, q<C2_h>, #31                 // ........................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.32  q<D1_l>, q<C2_h>, #1                  // .........................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor     q<D1_l>, q<D1_l>, q<C0_l>             // ..........................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #16]                    // ...........................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #16]                    // ............................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D1_l>                   // .............................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D1_h>                   // ..............................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A02_h>, q<A_l>, #32-((1-1)/2)       // ...............................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A02_h>, q<A_l>, #(1-1)/2            // ................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A02_l>, q<A_h>, #32-((1+1)/2)       // .................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A02_l>, q<A_h>, #(1+1)/2            // ..................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A02_l>, [r4, #160]                  // ...................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A02_h>, [r5, #160]                  // ....................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #96]                    // .....................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #96]                    // ......................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D1_l>                   // .......................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D1_h>                   // ........................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A10_l>, q<A_l>, #32-(44/2)          // .........................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A10_l>, q<A_l>, #44/2               // ..........................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A10_h>, q<A_h>, #32-(44/2)          // ...........................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A10_h>, q<A_h>, #44/2               // ............................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A10_l>, [r4, #16]                   // .............................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A10_h>, [r5, #16]                   // ..............................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #176]                   // ...............................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #176]                   // ................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D1_l>                   // .................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D1_h>                   // ..................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A23_l>, q<A_l>, #32-(10/2)          // ...................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A23_l>, q<A_l>, #10/2               // ....................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A23_h>, q<A_h>, #32-(10/2)          // .....................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A23_h>, q<A_h>, #10/2               // ......................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A23_l>, [r4, #272]                  // .......................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A23_h>, [r5, #272]                  // ........................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #256]                   // .........................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #256]                   // ..........................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D1_l>                   // ...........................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D1_h>                   // ............................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A31_h>, q<A_l>, #32-((45-1)/2)      // .............................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A31_h>, q<A_l>, #(45-1)/2           // ..............................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A31_l>, q<A_h>, #32-((45+1)/2)      // ...............................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A31_l>, q<A_h>, #(45+1)/2           // ................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A31_l>, [r4, #128]                  // .................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A31_h>, [r5, #128]                  // ..................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #336]                   // ...................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #336]                   // ....................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D1_l>                   // .....................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D1_h>                   // ......................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A44_l>, q<A_l>, #32-(2/2)           // .......................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A44_l>, q<A_l>, #2/2                // ........................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A44_h>, q<A_h>, #32-(2/2)           // .........................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A44_h>, q<A_h>, #2/2                // ..........................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A44_l>, [r4, #384]                  // ...........................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A44_h>, [r5, #384]                  // ............................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<C4_h>, [r3, #64]                   // .............................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A4_h>, [r3, #144]                  // ..............................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C4_h>, q<C4_h>, q<A4_h>                // ...............................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A4_h>, [r3, #224]                  // ................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C4_h>, q<C4_h>, q<A4_h>                // .................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A4_h>, [r3, #304]                  // ..................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C4_h>, q<C4_h>, q<A4_h>                // ...................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A4_h>, [r3, #384]                  // ....................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C4_h>, q<C4_h>, q<A4_h>                // .....................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<D3_l>, q<C4_h>, #31                 // ......................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.32  q<D3_l>, q<C4_h>, #1                  // .......................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor     q<D3_l>, q<D3_l>, q<C2_l>             // ........................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<C4_l>, [r2, #64]                   // .........................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A4_l>, [r2, #144]                  // ..........................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C4_l>, q<C4_l>, q<A4_l>                // ...........................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A4_l>, [r2, #224]                  // ............................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C4_l>, q<C4_l>, q<A4_l>                // .............................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A4_l>, [r2, #304]                  // ..............................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C4_l>, q<C4_l>, q<A4_l>                // ...............................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A4_l>, [r2, #384]                  // ................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C4_l>, q<C4_l>, q<A4_l>                // .................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor     q<D3_h>, q<C4_l>, q<C2_h>             // ..................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #48]                    // ...................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #48]                    // ....................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D3_l>                   // .....................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D3_h>                   // ......................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A01_l>, q<A_l>, #32-(28/2)          // .......................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A01_l>, q<A_l>, #28/2               // ........................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A01_h>, q<A_h>, #32-(28/2)          // .........................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A01_h>, q<A_h>, #28/2               // ..........................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A01_l>, [r4, #80]                   // ...........................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A01_h>, [r5, #80]                   // ............................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #128]                   // .............................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #128]                   // ..............................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D3_l>                   // ...............................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D3_h>                   // ................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A14_h>, q<A_l>, #32-((55-1)/2)      // .................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A14_h>, q<A_l>, #(55-1)/2           // ..................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A14_l>, q<A_h>, #32-((55+1)/2)      // ...................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A14_l>, q<A_h>, #(55+1)/2           // ....................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A14_l>, [r4, #336]                  // .....................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A14_h>, [r5, #336]                  // ......................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #208]                   // .......................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #208]                   // ........................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D3_l>                   // .........................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D3_h>                   // ..........................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A22_h>, q<A_l>, #32-((25-1)/2)      // ...........................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A22_h>, q<A_l>, #(25-1)/2           // ............................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A22_l>, q<A_h>, #32-((25+1)/2)      // .............................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A22_l>, q<A_h>, #(25+1)/2           // ..............................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A22_l>, [r4, #192]                  // ...............................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A22_h>, [r5, #192]                  // ................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #288]                   // .................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #288]                   // ..................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D3_l>                   // ...................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D3_h>                   // ....................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A30_h>, q<A_l>, #32-((21-1)/2)      // .....................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A30_h>, q<A_l>, #(21-1)/2           // ......................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A30_l>, q<A_h>, #32-((21+1)/2)      // .......................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A30_l>, q<A_h>, #(21+1)/2           // ........................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A30_l>, [r4, #48]                   // .........................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A30_h>, [r5, #48]                   // ..........................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #368]                   // ...........................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #368]                   // ............................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D3_l>                   // .............................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D3_h>                   // ..............................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A43_l>, q<A_l>, #32-(56/2)          // ...............................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A43_l>, q<A_l>, #56/2               // ................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A43_h>, q<A_h>, #32-(56/2)          // .................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A43_h>, q<A_h>, #56/2               // ..................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A43_l>, [r4, #304]                  // ...................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A43_h>, [r5, #304]                  // ....................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<C1_h>, [r3, #16]                   // .....................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A1_h>, [r3, #96]                   // ......................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C1_h>, q<C1_h>, q<A1_h>                // .......................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A1_h>, [r3, #176]                  // ........................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C1_h>, q<C1_h>, q<A1_h>                // .........................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A1_h>, [r3, #256]                  // ..........................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C1_h>, q<C1_h>, q<A1_h>                // ...........................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A1_h>, [r3, #336]                  // ............................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C1_h>, q<C1_h>, q<A1_h>                // .............................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<D0_l>, q<C1_h>, #31                 // ..............................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.32  q<D0_l>, q<C1_h>, #1                  // ...............................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................................
        // veor     q<D0_l>, q<D0_l>, q<C4_l>             // ................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<C1_l>, [r2, #16]                   // .................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A1_l>, [r2, #96]                   // ..................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C1_l>, q<C1_l>, q<A1_l>                // ...................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A1_l>, [r2, #176]                  // ....................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C1_l>, q<C1_l>, q<A1_l>                // .....................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A1_l>, [r2, #256]                  // ......................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C1_l>, q<C1_l>, q<A1_l>                // .......................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A1_l>, [r2, #336]                  // ........................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................................
        // veor  q<C1_l>, q<C1_l>, q<A1_l>                // .........................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................................
        // veor     q<D0_h>, q<C1_l>, q<C4_h>             // ..........................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #0]                     // ...........................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #0]                     // ............................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D0_l>                   // .............................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D0_h>                   // ..............................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A00_l>, q<A_l>, #32-(0/2)           // ...............................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A00_l>, q<A_l>, #0/2                // ................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A00_h>, q<A_h>, #32-(0/2)           // .................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A00_h>, q<A_h>, #0/2                // ..................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A00_l>, [r4, #0]                    // ...................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A00_h>, [r5, #0]                    // ....................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #80]                    // .....................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #80]                    // ......................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D0_l>                   // .......................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D0_h>                   // ........................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A13_l>, q<A_l>, #32-(36/2)          // .........................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A13_l>, q<A_l>, #36/2               // ..........................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A13_h>, q<A_h>, #32-(36/2)          // ...........................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A13_h>, q<A_h>, #36/2               // ............................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A13_l>, [r4, #256]                  // .............................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A13_h>, [r5, #256]                  // ..............................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #160]                   // ...............................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #160]                   // ................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D0_l>                   // .................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D0_h>                   // ..................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A21_h>, q<A_l>, #32-((3-1)/2)       // ...................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A21_h>, q<A_l>, #(3-1)/2            // ....................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A21_l>, q<A_h>, #32-((3+1)/2)       // .....................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A21_l>, q<A_h>, #(3+1)/2            // ......................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A21_l>, [r4, #112]                  // .......................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A21_h>, [r5, #112]                  // ........................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #240]                   // .........................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #240]                   // ..........................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D0_l>                   // ...........................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D0_h>                   // ............................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A34_h>, q<A_l>, #32-((41-1)/2)      // .............................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A34_h>, q<A_l>, #(41-1)/2           // ..............................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A34_l>, q<A_h>, #32-((41+1)/2)      // ...............................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A34_l>, q<A_h>, #(41+1)/2           // ................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A34_l>, [r4, #368]                  // .................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A34_h>, [r5, #368]                  // ..................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #320]                   // ...................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #320]                   // ....................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D0_l>                   // .....................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D0_h>                   // ......................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A42_l>, q<A_l>, #32-(18/2)          // .......................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A42_l>, q<A_l>, #18/2               // ........................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A42_h>, q<A_h>, #32-(18/2)          // .........................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A42_h>, q<A_h>, #18/2               // ..........................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A42_l>, [r4, #224]                  // ...........................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A42_h>, [r5, #224]                  // ............................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<C3_l>, [r2, #48]                   // .............................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A3_l>, [r2, #128]                  // ..............................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................................
        // veor  q<C3_l>, q<C3_l>, q<A3_l>                // ...............................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A3_l>, [r2, #208]                  // ................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................................
        // veor  q<C3_l>, q<C3_l>, q<A3_l>                // .................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A3_l>, [r2, #288]                  // ..................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................................
        // veor  q<C3_l>, q<C3_l>, q<A3_l>                // ...................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A3_l>, [r2, #368]                  // ....................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................................
        // veor  q<C3_l>, q<C3_l>, q<A3_l>                // .....................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................................
        // veor     q<D2_h>, q<C3_l>, q<C1_h>             // ......................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<C3_h>, [r3, #48]                   // .......................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A3_h>, [r3, #128]                  // ........................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................................
        // veor  q<C3_h>, q<C3_h>, q<A3_h>                // .........................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A3_h>, [r3, #208]                  // ..........................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................................
        // veor  q<C3_h>, q<C3_h>, q<A3_h>                // ...........................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A3_h>, [r3, #288]                  // ............................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................................
        // veor  q<C3_h>, q<C3_h>, q<A3_h>                // .............................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A3_h>, [r3, #368]                  // ..............................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................................
        // veor  q<C3_h>, q<C3_h>, q<A3_h>                // ...............................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<D2_l>, q<C3_h>, #31                 // ................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................................
        // vsli.32  q<D2_l>, q<C3_h>, #1                  // .................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................................
        // veor     q<D2_l>, q<D2_l>, q<C1_l>             // ..................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #32]                    // ...................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #32]                    // ....................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D2_l>                   // .....................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D2_h>                   // ......................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A04_l>, q<A_l>, #32-(62/2)          // .......................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A04_l>, q<A_l>, #62/2               // ........................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A04_h>, q<A_h>, #32-(62/2)          // .........................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A04_h>, q<A_h>, #62/2               // ..........................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A04_l>, [r4, #320]                  // ...........................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A04_h>, [r5, #320]                  // ............................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #112]                   // .............................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #112]                   // ..............................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D2_l>                   // ...............................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D2_h>                   // ................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A12_l>, q<A_l>, #32-(6/2)           // .................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A12_l>, q<A_l>, #6/2                // ..................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A12_h>, q<A_h>, #32-(6/2)           // ...................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A12_h>, q<A_h>, #6/2                // ....................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A12_l>, [r4, #176]                  // .....................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A12_h>, [r5, #176]                  // ......................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #192]                   // .......................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #192]                   // ........................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D2_l>                   // .........................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D2_h>                   // ..........................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A20_h>, q<A_l>, #32-((43-1)/2)      // ...........................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A20_h>, q<A_l>, #(43-1)/2           // ............................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A20_l>, q<A_h>, #32-((43+1)/2)      // .............................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A20_l>, q<A_h>, #(43+1)/2           // ..............................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A20_l>, [r4, #32]                   // ...............................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................................
        // vstrw.32 q<A20_h>, [r5, #32]                   // ................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #272]                   // .................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #272]                   // ..................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D2_l>                   // ...................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D2_h>                   // ....................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A33_h>, q<A_l>, #32-((15-1)/2)      // .....................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................................
        // vsli.u32 q<A33_h>, q<A_l>, #(15-1)/2           // ......................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................................
        // vshr.u32 q<A33_l>, q<A_h>, #32-((15+1)/2)      // .......................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................................
        // vsli.u32 q<A33_l>, q<A_h>, #(15+1)/2           // ........................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................................
        // vstrw.32 q<A33_l>, [r4, #288]                  // .........................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................................
        // vstrw.32 q<A33_h>, [r5, #288]                  // ..........................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #352]                   // ...........................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #352]                   // ............................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D2_l>                   // .............................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D2_h>                   // ..............................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................................
        // vshr.u32 q<A41_h>, q<A_l>, #32-((61-1)/2)      // ...............................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................................
        // vsli.u32 q<A41_h>, q<A_l>, #(61-1)/2           // ................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................................
        // vshr.u32 q<A41_l>, q<A_h>, #32-((61+1)/2)      // .................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................................
        // vsli.u32 q<A41_l>, q<A_h>, #(61+1)/2           // ..................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................................
        // vstrw.32 q<A41_l>, [r4, #144]                  // ...................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................................
        // vstrw.32 q<A41_h>, [r5, #144]                  // ....................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................................
        // veor     q<D4_h>, q<C0_l>, q<C3_h>             // .....................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................................
        // vldrw.32 q<C0_h>, [r13, #0]                    // ......................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................................
        // vshr.u32 q<D4_l>, q<C0_h>, #31                 // .......................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................................
        // vsli.32  q<D4_l>, q<C0_h>, #1                  // ........................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................................
        // veor     q<D4_l>, q<D4_l>, q<C3_l>             // .........................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #64]                    // ..........................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #64]                    // ...........................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D4_l>                   // ............................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D4_h>                   // .............................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................................
        // vshr.u32 q<A03_h>, q<A_l>, #32-((27-1)/2)      // ..............................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................................
        // vsli.u32 q<A03_h>, q<A_l>, #(27-1)/2           // ...............................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................................
        // vshr.u32 q<A03_l>, q<A_h>, #32-((27+1)/2)      // ................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................................
        // vsli.u32 q<A03_l>, q<A_h>, #(27+1)/2           // .................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................................
        // vstrw.32 q<A03_l>, [r4, #240]                  // ..................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................................
        // vstrw.32 q<A03_h>, [r5, #240]                  // ...................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #144]                   // ....................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #144]                   // .....................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D4_l>                   // ......................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D4_h>                   // .......................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................................
        // vshr.u32 q<A11_l>, q<A_l>, #32-(20/2)          // ........................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................................
        // vsli.u32 q<A11_l>, q<A_l>, #20/2               // .........................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................................
        // vshr.u32 q<A11_h>, q<A_h>, #32-(20/2)          // ..........................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................................
        // vsli.u32 q<A11_h>, q<A_h>, #20/2               // ...........................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................................
        // vstrw.32 q<A11_l>, [r4, #96]                   // ............................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................................
        // vstrw.32 q<A11_h>, [r5, #96]                   // .............................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #224]                   // ..............................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #224]                   // ...............................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D4_l>                   // ................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D4_h>                   // .................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................................
        // vshr.u32 q<A24_h>, q<A_l>, #32-((39-1)/2)      // ..................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................................
        // vsli.u32 q<A24_h>, q<A_l>, #(39-1)/2           // ...................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................................
        // vshr.u32 q<A24_l>, q<A_h>, #32-((39+1)/2)      // ....................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................................
        // vsli.u32 q<A24_l>, q<A_h>, #(39+1)/2           // .....................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................................
        // vstrw.32 q<A24_l>, [r4, #352]                  // ......................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................................
        // vstrw.32 q<A24_h>, [r5, #352]                  // .......................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #304]                   // ........................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #304]                   // .........................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D4_l>                   // ..........................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D4_h>                   // ...........................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................................
        // vshr.u32 q<A32_l>, q<A_l>, #32-(8/2)           // ............................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................................
        // vsli.u32 q<A32_l>, q<A_l>, #8/2                // .............................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................................
        // vshr.u32 q<A32_h>, q<A_h>, #32-(8/2)           // ..............................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................................
        // vsli.u32 q<A32_h>, q<A_h>, #8/2                // ...............................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................................
        // vstrw.32 q<A32_l>, [r4, #208]                  // ................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................................
        // vldrw.u32 q<A_l>, [r2, #384]                   // .................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................................
        // vldrw.u32 q<A_h>, [r3, #384]                   // ..................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................................
        // veor q<A_l>, q<A_l>, q<D4_l>                   // ...................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................................
        // veor q<A_h>, q<A_h>, q<D4_h>                   // ....................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................................
        // vshr.u32 q<A40_l>, q<A_l>, #32-(14/2)          // .....................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................................
        // vsli.u32 q<A40_l>, q<A_l>, #14/2               // ......................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................................
        // vshr.u32 q<A40_h>, q<A_h>, #32-(14/2)          // .......................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................................
        // vsli.u32 q<A40_h>, q<A_h>, #14/2               // ........................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................................
        // vldrw.u32 q<A02_h>, [r5, #160]                 // .........................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................................
        // vldrw.u32 q<A12_h>, [r5, #176]                 // ..........................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................................
        // vldrw.u32 q<A22_h>, [r5, #192]                 // ...........................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................................
        // vldrw.u32 q<A42_h>, [r5, #224]                 // ............................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................................
        // vbic q<T0>, q<A22_h>, q<A12_h>                 // .............................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................................
        // veor q<A0>, q<A02_h>, q<T0>                    // ..............................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................................
        // vstrw.32 q<A0>, [r5, #160]                     // ...............................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................................
        // vbic q<T1>, q<A32_h>, q<A22_h>                 // ................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................................
        // veor q<A1>, q<A12_h>, q<T1>                    // .................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................................
        // vstrw.32 q<A1>, [r5, #176]                     // ..................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................................
        // vbic q<T2>, q<A42_h>, q<A32_h>                 // ...................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................................
        // veor q<A2>, q<A22_h>, q<T2>                    // ....................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................................
        // vstrw.32 q<A2>, [r5, #192]                     // .....................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................................
        // vbic q<T3>, q<A02_h>, q<A42_h>                 // ......................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................................
        // veor q<A3>, q<A32_h>, q<T3>                    // .......................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................................
        // vstrw.32 q<A3>, [r5, #208]                     // ........................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................................
        // vbic q<T4>, q<A12_h>, q<A02_h>                 // .........................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................................
        // veor q<A4>, q<A42_h>, q<T4>                    // ..........................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................................
        // vstrw.32 q<A4>, [r5, #224]                     // ...........................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................................
        // vldrw.u32 q<A00_l>, [r4, #0]                   // ............................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................................
        // vldrw.u32 q<A10_l>, [r4, #16]                  // .............................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................................
        // vldrw.u32 q<A20_l>, [r4, #32]                  // ..............................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................................
        // vldrw.u32 q<A30_l>, [r4, #48]                  // ...............................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................................
        // vbic q<T1>, q<A30_l>, q<A20_l>                 // ................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................................
        // veor q<A1>, q<A10_l>, q<T1>                    // .................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................................
        // vstrw.32 q<A1>, [r4, #16]                      // ..................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................................
        // vbic q<T2>, q<A40_l>, q<A30_l>                 // ...................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................................
        // veor q<A2>, q<A20_l>, q<T2>                    // ....................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................................
        // vstrw.32 q<A2>, [r4, #32]                      // .....................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................................
        // vbic q<T3>, q<A00_l>, q<A40_l>                 // ......................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................................
        // veor q<A3>, q<A30_l>, q<T3>                    // .......................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................................
        // vstrw.32 q<A3>, [r4, #48]                      // ........................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................................
        // vbic q<T4>, q<A10_l>, q<A00_l>                 // .........................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................................
        // veor q<A4>, q<A40_l>, q<T4>                    // ..........................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................................
        // vstrw.32 q<A4>, [r4, #64]                      // ...........................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................................
        // vbic q<T0>, q<A20_l>, q<A10_l>                 // ............................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................................
        // veor q<A00_l>, q<A00_l>, q<T0>                 // .............................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................................
        // vldrw.u32 q<A00_h>, [r5, #0]                   // ..............................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................................
        // vldrw.u32 q<A10_h>, [r5, #16]                  // ...............................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................................
        // vldrw.u32 q<A20_h>, [r5, #32]                  // ................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................................
        // vldrw.u32 q<A30_h>, [r5, #48]                  // .................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................................
        // vbic q<T1>, q<A30_h>, q<A20_h>                 // ..................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................................
        // veor q<A1>, q<A10_h>, q<T1>                    // ...................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................................
        // vstrw.32 q<A1>, [r5, #16]                      // ....................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................................
        // vbic q<T2>, q<A40_h>, q<A30_h>                 // .....................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................................
        // veor q<A2>, q<A20_h>, q<T2>                    // ......................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................................
        // vstrw.32 q<A2>, [r5, #32]                      // .......................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................................
        // vbic q<T3>, q<A00_h>, q<A40_h>                 // ........................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................................
        // veor q<A3>, q<A30_h>, q<T3>                    // .........................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................................
        // vstrw.32 q<A3>, [r5, #48]                      // ..........................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................................
        // vbic q<T4>, q<A10_h>, q<A00_h>                 // ...........................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................................
        // veor q<A4>, q<A40_h>, q<T4>                    // ............................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................................
        // vstrw.32 q<A4>, [r5, #64]                      // .............................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................................
        // vbic q<T0>, q<A20_h>, q<A10_h>                 // ..............................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................................
        // veor q<A00_h>, q<A00_h>, q<T0>                 // ...............................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................................
        // vldrw.u32 q<A01_l>, [r4, #80]                  // ................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................................
        // vldrw.u32 q<A11_l>, [r4, #96]                  // .................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................................
        // vldrw.u32 q<A21_l>, [r4, #112]                 // ..................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................................
        // vldrw.u32 q<A31_l>, [r4, #128]                 // ...................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................................
        // vldrw.u32 q<A41_l>, [r4, #144]                 // ....................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................................
        // vbic q<T0>, q<A21_l>, q<A11_l>                 // .....................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................................
        // veor q<A0>, q<A01_l>, q<T0>                    // ......................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................................
        // vstrw.32 q<A0>, [r4, #80]                      // .......................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................................
        // vbic q<T1>, q<A31_l>, q<A21_l>                 // ........................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................................
        // veor q<A1>, q<A11_l>, q<T1>                    // .........................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................................
        // vstrw.32 q<A1>, [r4, #96]                      // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................................
        // vbic q<T2>, q<A41_l>, q<A31_l>                 // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................................
        // veor q<A2>, q<A21_l>, q<T2>                    // ............................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................................
        // vstrw.32 q<A2>, [r4, #112]                     // .............................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................................
        // vbic q<T3>, q<A01_l>, q<A41_l>                 // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................................
        // veor q<A3>, q<A31_l>, q<T3>                    // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................................
        // vstrw.32 q<A3>, [r4, #128]                     // ................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................................
        // vbic q<T4>, q<A11_l>, q<A01_l>                 // .................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................................
        // veor q<A4>, q<A41_l>, q<T4>                    // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................................
        // vstrw.32 q<A4>, [r4, #144]                     // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................................
        // vldrw.u32 q<A01_h>, [r5, #80]                  // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................................
        // vldrw.u32 q<A11_h>, [r5, #96]                  // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................................
        // vldrw.u32 q<A21_h>, [r5, #112]                 // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................................
        // vldrw.u32 q<A31_h>, [r5, #128]                 // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................................
        // vldrw.u32 q<A41_h>, [r5, #144]                 // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................................
        // vbic q<T0>, q<A21_h>, q<A11_h>                 // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................................
        // veor q<A0>, q<A01_h>, q<T0>                    // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................................
        // vstrw.32 q<A0>, [r5, #80]                      // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................................
        // vbic q<T1>, q<A31_h>, q<A21_h>                 // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................................
        // veor q<A1>, q<A11_h>, q<T1>                    // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................................
        // vstrw.32 q<A1>, [r5, #96]                      // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................................
        // vbic q<T2>, q<A41_h>, q<A31_h>                 // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................................
        // veor q<A2>, q<A21_h>, q<T2>                    // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................................
        // vstrw.32 q<A2>, [r5, #112]                     // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................................
        // vbic q<T3>, q<A01_h>, q<A41_h>                 // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................................
        // veor q<A3>, q<A31_h>, q<T3>                    // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................................
        // vstrw.32 q<A3>, [r5, #128]                     // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................................
        // vbic q<T4>, q<A11_h>, q<A01_h>                 // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................................
        // veor q<A4>, q<A41_h>, q<T4>                    // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................................
        // vstrw.32 q<A4>, [r5, #144]                     // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................................
        // vldrw.u32 q<A02_l>, [r4, #160]                 // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................................
        // vldrw.u32 q<A12_l>, [r4, #176]                 // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................................
        // vldrw.u32 q<A22_l>, [r4, #192]                 // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................................
        // vldrw.u32 q<A32_l>, [r4, #208]                 // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................................
        // vldrw.u32 q<A42_l>, [r4, #224]                 // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................................
        // vbic q<T0>, q<A22_l>, q<A12_l>                 // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................................
        // veor q<A0>, q<A02_l>, q<T0>                    // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................................
        // vstrw.32 q<A0>, [r4, #160]                     // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................................
        // vbic q<T1>, q<A32_l>, q<A22_l>                 // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................................
        // veor q<A1>, q<A12_l>, q<T1>                    // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................................
        // vstrw.32 q<A1>, [r4, #176]                     // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................................
        // vbic q<T2>, q<A42_l>, q<A32_l>                 // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................................
        // veor q<A2>, q<A22_l>, q<T2>                    // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................................
        // vstrw.32 q<A2>, [r4, #192]                     // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................................
        // vbic q<T3>, q<A02_l>, q<A42_l>                 // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................................
        // veor q<A3>, q<A32_l>, q<T3>                    // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................................
        // vstrw.32 q<A3>, [r4, #208]                     // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................................
        // vbic q<T4>, q<A12_l>, q<A02_l>                 // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................................
        // veor q<A4>, q<A42_l>, q<T4>                    // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................................
        // vstrw.32 q<A4>, [r4, #224]                     // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................................
        // vldrw.u32 q<A03_l>, [r4, #240]                 // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................................
        // vldrw.u32 q<A13_l>, [r4, #256]                 // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................................
        // vldrw.u32 q<A23_l>, [r4, #272]                 // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................................
        // vldrw.u32 q<A33_l>, [r4, #288]                 // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................................
        // vldrw.u32 q<A43_l>, [r4, #304]                 // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................................
        // vbic q<T0>, q<A23_l>, q<A13_l>                 // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................................
        // veor q<A0>, q<A03_l>, q<T0>                    // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................................
        // vstrw.32 q<A0>, [r4, #240]                     // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................................
        // vbic q<T1>, q<A33_l>, q<A23_l>                 // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................................
        // veor q<A1>, q<A13_l>, q<T1>                    // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................................
        // vstrw.32 q<A1>, [r4, #256]                     // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................................
        // vbic q<T2>, q<A43_l>, q<A33_l>                 // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................................
        // veor q<A2>, q<A23_l>, q<T2>                    // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................................
        // vstrw.32 q<A2>, [r4, #272]                     // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................................
        // vbic q<T3>, q<A03_l>, q<A43_l>                 // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................................
        // veor q<A3>, q<A33_l>, q<T3>                    // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................................
        // vstrw.32 q<A3>, [r4, #288]                     // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................................
        // vbic q<T4>, q<A13_l>, q<A03_l>                 // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................................
        // veor q<A4>, q<A43_l>, q<T4>                    // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................................
        // vstrw.32 q<A4>, [r4, #304]                     // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................................
        // vldrw.u32 q<A03_h>, [r5, #240]                 // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................................
        // vldrw.u32 q<A13_h>, [r5, #256]                 // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................................
        // vldrw.u32 q<A23_h>, [r5, #272]                 // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................................
        // vldrw.u32 q<A33_h>, [r5, #288]                 // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................................
        // vldrw.u32 q<A43_h>, [r5, #304]                 // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................................
        // vbic q<T0>, q<A23_h>, q<A13_h>                 // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................................
        // veor q<A0>, q<A03_h>, q<T0>                    // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................................
        // vstrw.32 q<A0>, [r5, #240]                     // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................................
        // vbic q<T1>, q<A33_h>, q<A23_h>                 // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................................
        // veor q<A1>, q<A13_h>, q<T1>                    // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................................
        // vstrw.32 q<A1>, [r5, #256]                     // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................................
        // vbic q<T2>, q<A43_h>, q<A33_h>                 // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................................
        // veor q<A2>, q<A23_h>, q<T2>                    // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................................
        // vstrw.32 q<A2>, [r5, #272]                     // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................................
        // vbic q<T3>, q<A03_h>, q<A43_h>                 // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................................
        // veor q<A3>, q<A33_h>, q<T3>                    // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................................
        // vstrw.32 q<A3>, [r5, #288]                     // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................................
        // vbic q<T4>, q<A13_h>, q<A03_h>                 // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................................
        // veor q<A4>, q<A43_h>, q<T4>                    // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................................
        // vstrw.32 q<A4>, [r5, #304]                     // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................................
        // vldrw.u32 q<A04_l>, [r4, #320]                 // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................................
        // vldrw.u32 q<A14_l>, [r4, #336]                 // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................................
        // vldrw.u32 q<A24_l>, [r4, #352]                 // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................................
        // vldrw.u32 q<A34_l>, [r4, #368]                 // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................................
        // vldrw.u32 q<A44_l>, [r4, #384]                 // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................................
        // vbic q<T0>, q<A24_l>, q<A14_l>                 // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................................
        // veor q<A0>, q<A04_l>, q<T0>                    // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................................
        // vstrw.32 q<A0>, [r4, #320]                     // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................................
        // vbic q<T1>, q<A34_l>, q<A24_l>                 // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................................
        // veor q<A1>, q<A14_l>, q<T1>                    // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................................
        // vstrw.32 q<A1>, [r4, #336]                     // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................................
        // vbic q<T2>, q<A44_l>, q<A34_l>                 // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................................
        // veor q<A2>, q<A24_l>, q<T2>                    // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................................
        // vstrw.32 q<A2>, [r4, #352]                     // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................................
        // vbic q<T3>, q<A04_l>, q<A44_l>                 // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................................
        // veor q<A3>, q<A34_l>, q<T3>                    // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................................
        // vstrw.32 q<A3>, [r4, #368]                     // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................................
        // vbic q<T4>, q<A14_l>, q<A04_l>                 // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................................
        // veor q<A4>, q<A44_l>, q<T4>                    // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................................
        // vstrw.32 q<A4>, [r4, #384]                     // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............................
        // vldrw.u32 q<A04_h>, [r5, #320]                 // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............................
        // vldrw.u32 q<A14_h>, [r5, #336]                 // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............................
        // vldrw.u32 q<A24_h>, [r5, #352]                 // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............................
        // vldrw.u32 q<A34_h>, [r5, #368]                 // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........................
        // vldrw.u32 q<A44_h>, [r5, #384]                 // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........................
        // vbic q<T0>, q<A24_h>, q<A14_h>                 // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........................
        // veor q<A0>, q<A04_h>, q<T0>                    // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........................
        // vstrw.32 q<A0>, [r5, #320]                     // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......................
        // vbic q<T1>, q<A34_h>, q<A24_h>                 // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......................
        // veor q<A1>, q<A14_h>, q<T1>                    // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....................
        // vstrw.32 q<A1>, [r5, #336]                     // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....................
        // vbic q<T2>, q<A44_h>, q<A34_h>                 // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...................
        // veor q<A2>, q<A24_h>, q<T2>                    // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..................
        // vstrw.32 q<A2>, [r5, #352]                     // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.................
        // vbic q<T3>, q<A04_h>, q<A44_h>                 // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*................
        // veor q<A3>, q<A34_h>, q<T3>                    // .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...............
        // vstrw.32 q<A3>, [r5, #368]                     // ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..............
        // vbic q<T4>, q<A14_h>, q<A04_h>                 // .........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.............
        // veor q<A4>, q<A44_h>, q<T4>                    // ..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*............
        // vstrw.32 q<A4>, [r5, #384]                     // ...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...........
        // ldrd r<grc_l>, r<grc_h>, [r6]                  // ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..........
        // vdup.32 q<vrc_l>, r<grc_l>                     // .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.........
        // veor q<A00_l>, q<A00_l>, q<vrc_l>              // ..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*........
        // vstrw.32 q<A00_l>, [r4, #0]                    // ...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.......
        // vdup.32 q<vrc_h>, r<grc_h>                     // ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*......
        // veor q<A00_h>, q<A00_h>, q<vrc_h>              // .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.....
        // vstrw.32 q<A00_h>, [r5, #0]                    // ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*....
        // add r6, r6, #8                                 // ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*...
        // add r3, r2, #0                                 // ....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*..
        // add r2, r4, #0                                 // .....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*.
        // add r4, r3, #0                                 // ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................*

        roundend_pre:

    le lr, roundstart
roundend:
    add sp, #8*16

    vpop {d8-d15}
    ldmia.w sp!, {r3,r4,r5,r6,r7,r8,r9,r10,r11,r12, pc}
