Softcore 32-bit architecture designed for Basys-3. Utilizes RISC-V ISA. Processor complete with 5-stage pipeline, as well as hazard detection and forwarding. No advanced branch prediction, simply flushes pipeline if branch is taken.
