
*** Running vivado
    with args -log design_1_sd_card_controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sd_card_controller_0_0.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_sd_card_controller_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangja5/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_sd_card_controller_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6800 
WARNING: [Synth 8-2507] parameter declaration becomes local in sd_card_controller_v1_0_M00_AXI with formal parameter declaration list [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0_M00_AXI.v:115]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 488.930 ; gain = 114.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_sd_card_controller_0_0' [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_sd_card_controller_0_0/synth/design_1_sd_card_controller_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'sd_card_controller_v1_0' [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:4]
	Parameter SD_START_ADDR bound to: 0 - type: integer 
	Parameter SD_DATA_SIZE bound to: 4194304 - type: integer 
	Parameter SD_DDR_BASE_ADDR bound to: -1879048192 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TRANSACTIONS_NUM bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:100]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:101]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:103]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:104]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:105]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:106]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:107]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:109]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:111]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:113]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:114]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:115]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/src/clock_divider.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/src/clock_divider.v:22]
INFO: [Synth 8-6157] synthesizing module 'sd_card_controller_v1_0_M00_AXI' [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0_M00_AXI.v:4]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 1 - type: integer 
	Parameter TRANS_NUM_BITS bound to: 0 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0_M00_AXI.v:156]
WARNING: [Synth 8-6014] Unused sequential element read_index_reg was removed.  [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0_M00_AXI.v:369]
WARNING: [Synth 8-6014] Unused sequential element read_issued_reg was removed.  [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0_M00_AXI.v:519]
WARNING: [Synth 8-6014] Unused sequential element last_read_reg was removed.  [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0_M00_AXI.v:657]
WARNING: [Synth 8-6014] Unused sequential element reads_done_reg was removed.  [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0_M00_AXI.v:675]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0_M00_AXI.v:706]
INFO: [Synth 8-6155] done synthesizing module 'sd_card_controller_v1_0_M00_AXI' (2#1) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'sd_controller' [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/src/sd_controller.v:6]
	Parameter RST bound to: 0 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000001 
	Parameter CMD0 bound to: 2 - type: integer 
	Parameter CMD8 bound to: 19 - type: integer 
	Parameter DISPATCH bound to: 20 - type: integer 
	Parameter RECEIVE_BYTE_WAIT_CMD8 bound to: 21 - type: integer 
	Parameter CMD55 bound to: 3 - type: integer 
	Parameter CMD41 bound to: 4 - type: integer 
	Parameter POLL_CMD bound to: 5 - type: integer 
	Parameter CMD1 bound to: 22 - type: integer 
	Parameter POLL_CMD1 bound to: 23 - type: integer 
	Parameter IDLE bound to: 6 - type: integer 
	Parameter READ_BLOCK bound to: 7 - type: integer 
	Parameter READ_BLOCK_WAIT bound to: 8 - type: integer 
	Parameter READ_BLOCK_DATA bound to: 9 - type: integer 
	Parameter READ_BLOCK_CRC bound to: 10 - type: integer 
	Parameter SEND_CMD bound to: 11 - type: integer 
	Parameter RECEIVE_BYTE_WAIT bound to: 12 - type: integer 
	Parameter RECEIVE_BYTE bound to: 13 - type: integer 
	Parameter WRITE_BLOCK_CMD bound to: 14 - type: integer 
	Parameter WRITE_BLOCK_INIT bound to: 15 - type: integer 
	Parameter WRITE_BLOCK_DATA bound to: 16 - type: integer 
	Parameter WRITE_BLOCK_BYTE bound to: 17 - type: integer 
	Parameter WRITE_BLOCK_WAIT bound to: 18 - type: integer 
	Parameter WRITE_DATA_SIZE bound to: 515 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/src/sd_controller.v:69]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/src/sd_controller.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/src/sd_controller.v:85]
INFO: [Synth 8-6155] done synthesizing module 'sd_controller' (3#1) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/src/sd_controller.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sdcont'. This will prevent further optimization [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:157]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sd_card_controller_v1_0_M00_AXI_inst'. This will prevent further optimization [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:128]
INFO: [Synth 8-6155] done synthesizing module 'sd_card_controller_v1_0' (4#1) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/0c7a/hdl/sd_card_controller_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sd_card_controller_0_0' (5#1) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_sd_card_controller_0_0/synth/design_1_sd_card_controller_0_0.v:57]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[31]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[30]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[29]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[28]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[27]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[26]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[25]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[24]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[23]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[22]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[21]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[20]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[19]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[18]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[17]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[16]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[15]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[14]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[13]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[12]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[11]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[10]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[9]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[8]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[7]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[6]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[5]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[4]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[3]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[2]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[1]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[0]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0 has unconnected port SD_CD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 528.598 ; gain = 154.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 528.598 ; gain = 154.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 528.598 ; gain = 154.465
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 906.520 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 909.875 ; gain = 3.355
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 909.875 ; gain = 535.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 909.875 ; gain = 535.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 909.875 ; gain = 535.742
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'sd_card_controller_v1_0_M00_AXI'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "boot_counter" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "byte_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ready_for_next_byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
              INIT_WRITE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'sd_card_controller_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 909.875 ; gain = 535.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	  25 Input     56 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	  25 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	  25 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 29    
	  25 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sd_card_controller_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module sd_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               56 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  25 Input     56 Bit        Muxes := 1     
	  25 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	  25 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  25 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 2     
Module sd_card_controller_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "bit_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "boot_counter" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ready_for_next_byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design design_1_sd_card_controller_0_0 has port SD_RESET driven by constant 0
INFO: [Synth 8-3917] design design_1_sd_card_controller_0_0 has port SD_DAT[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_sd_card_controller_0_0 has port SD_DAT[1] driven by constant 1
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[31]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[30]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[29]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[28]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[27]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[26]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[25]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[24]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[23]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[22]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[21]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[20]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[19]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[18]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[17]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[16]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[15]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[14]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[13]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[12]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[11]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[10]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[9]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[8]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[7]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[6]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[5]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[4]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[3]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[2]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[1]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RDATA[0]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design sd_card_controller_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design design_1_sd_card_controller_0_0 has unconnected port SD_CD
INFO: [Synth 8-3886] merging instance 'inst/din_reg[0]' (FDRE) to 'inst/din_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/din_reg[1]' (FDRE) to 'inst/din_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/din_reg[2]' (FDRE) to 'inst/din_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/din_reg[3]' (FDRE) to 'inst/din_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/din_reg[4]' (FDRE) to 'inst/din_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/din_reg[5]' (FDRE) to 'inst/din_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/din_reg[6]' (FDRE) to 'inst/din_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/din_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sd_card_controller_v1_0_M00_AXI_inst /start_single_read_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sd_card_controller_v1_0_M00_AXI_inst /ERROR_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sdcont /\cmd_out_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 909.875 ; gain = 535.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 909.875 ; gain = 535.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 909.875 ; gain = 535.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 931.281 ; gain = 557.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 931.281 ; gain = 557.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 931.281 ; gain = 557.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 931.281 ; gain = 557.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 931.281 ; gain = 557.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 931.281 ; gain = 557.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 931.281 ; gain = 557.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    23|
|2     |LUT1   |    58|
|3     |LUT2   |    23|
|4     |LUT3   |    54|
|5     |LUT4   |    54|
|6     |LUT5   |    46|
|7     |LUT6   |   126|
|8     |FDRE   |   246|
|9     |FDSE   |    21|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------+------+
|      |Instance                                 |Module                          |Cells |
+------+-----------------------------------------+--------------------------------+------+
|1     |top                                      |                                |   651|
|2     |  inst                                   |sd_card_controller_v1_0         |   651|
|3     |    sd_card_controller_v1_0_M00_AXI_inst |sd_card_controller_v1_0_M00_AXI |    25|
|4     |    sdcont                               |sd_controller                   |   402|
|5     |    div1                                 |clock_divider                   |     2|
|6     |    div2                                 |clock_divider_0                 |     2|
+------+-----------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 931.281 ; gain = 557.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 931.281 ; gain = 175.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 931.281 ; gain = 557.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 934.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 934.547 ; gain = 571.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 934.547 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jiangja5/hash_server/hash_server.runs/design_1_sd_card_controller_0_0_synth_1/design_1_sd_card_controller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_sd_card_controller_0_0, cache-ID = b49a60daceb86c6a
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00 . Memory (MB): peak = 934.547 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jiangja5/hash_server/hash_server.runs/design_1_sd_card_controller_0_0_synth_1/design_1_sd_card_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_sd_card_controller_0_0_utilization_synth.rpt -pb design_1_sd_card_controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 20 10:54:47 2022...
