Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 11:45:19 2024
| Host         : DESKTOP-268GC47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    23          
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.384        0.000                      0                 2805        0.056        0.000                      0                 2805        4.500        0.000                       0                  1112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.384        0.000                      0                 2805        0.056        0.000                      0                 2805        4.500        0.000                       0                  1112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 fish1_clock_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_f1_addr_reg[14]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.200ns  (logic 3.660ns (39.783%)  route 5.540ns (60.217%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  fish1_clock_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  fish1_clock_reg[28]/Q
                         net (fo=7, routed)           1.002     6.578    vs0/fish1_clock_reg[7]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  vs0/fish1_dir_i_12/O
                         net (fo=1, routed)           0.294     6.996    vs0/fish1_dir_i_12_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  vs0/fish1_dir_i_7/O
                         net (fo=8, routed)           0.816     7.937    vs0/fish1_clock_reg[27]
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.061 r  vs0/pixel_f1_addr[6]_rep_i_19/O
                         net (fo=1, routed)           0.000     8.061    vs0/pixel_f1_addr[6]_rep_i_19_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.641 r  vs0/pixel_f1_addr_reg[6]_rep_i_10/O[2]
                         net (fo=2, routed)           0.705     9.346    vs0/pixel_f1_addr1[9]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.326     9.672 r  vs0/pixel_f1_addr[9]_rep_i_11/O
                         net (fo=2, routed)           0.754    10.426    vs0/pixel_f1_addr[9]_rep_i_11_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.328    10.754 r  vs0/pixel_f1_addr[9]_rep_i_15/O
                         net (fo=1, routed)           0.000    10.754    vs0/pixel_f1_addr[9]_rep_i_15_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.301 r  vs0/pixel_f1_addr_reg[9]_rep_i_4/O[2]
                         net (fo=1, routed)           0.710    12.012    vs0/PCOUT__0[12]
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.302    12.314 r  vs0/pixel_f1_addr[9]_rep_i_5/O
                         net (fo=1, routed)           0.000    12.314    vs0/pixel_f1_addr[9]_rep_i_5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.715 r  vs0/pixel_f1_addr_reg[9]_rep_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.715    vs0/pixel_f1_addr_reg[9]_rep_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.063 r  vs0/pixel_f1_addr_reg[16]_i_2/O[1]
                         net (fo=24, routed)          1.257    14.320    vs0_n_31
    SLICE_X32Y32         FDRE                                         r  pixel_f1_addr_reg[14]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.440    14.812    clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  pixel_f1_addr_reg[14]_rep__2/C
                         clock pessimism              0.187    14.999    
                         clock uncertainty           -0.035    14.963    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)       -0.260    14.703    pixel_f1_addr_reg[14]_rep__2
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -14.320    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 fish1_clock_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_f1_addr_reg[14]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 3.660ns (39.842%)  route 5.526ns (60.158%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  fish1_clock_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  fish1_clock_reg[28]/Q
                         net (fo=7, routed)           1.002     6.578    vs0/fish1_clock_reg[7]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  vs0/fish1_dir_i_12/O
                         net (fo=1, routed)           0.294     6.996    vs0/fish1_dir_i_12_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  vs0/fish1_dir_i_7/O
                         net (fo=8, routed)           0.816     7.937    vs0/fish1_clock_reg[27]
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.061 r  vs0/pixel_f1_addr[6]_rep_i_19/O
                         net (fo=1, routed)           0.000     8.061    vs0/pixel_f1_addr[6]_rep_i_19_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.641 r  vs0/pixel_f1_addr_reg[6]_rep_i_10/O[2]
                         net (fo=2, routed)           0.705     9.346    vs0/pixel_f1_addr1[9]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.326     9.672 r  vs0/pixel_f1_addr[9]_rep_i_11/O
                         net (fo=2, routed)           0.754    10.426    vs0/pixel_f1_addr[9]_rep_i_11_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.328    10.754 r  vs0/pixel_f1_addr[9]_rep_i_15/O
                         net (fo=1, routed)           0.000    10.754    vs0/pixel_f1_addr[9]_rep_i_15_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.301 r  vs0/pixel_f1_addr_reg[9]_rep_i_4/O[2]
                         net (fo=1, routed)           0.710    12.012    vs0/PCOUT__0[12]
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.302    12.314 r  vs0/pixel_f1_addr[9]_rep_i_5/O
                         net (fo=1, routed)           0.000    12.314    vs0/pixel_f1_addr[9]_rep_i_5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.715 r  vs0/pixel_f1_addr_reg[9]_rep_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.715    vs0/pixel_f1_addr_reg[9]_rep_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.063 r  vs0/pixel_f1_addr_reg[16]_i_2/O[1]
                         net (fo=24, routed)          1.243    14.306    vs0_n_31
    SLICE_X32Y32         FDRE                                         r  pixel_f1_addr_reg[14]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.440    14.812    clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  pixel_f1_addr_reg[14]_rep__1/C
                         clock pessimism              0.187    14.999    
                         clock uncertainty           -0.035    14.963    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)       -0.246    14.717    pixel_f1_addr_reg[14]_rep__1
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -14.306    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 fish1_clock_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_f1_addr_reg[14]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 3.660ns (39.927%)  route 5.507ns (60.073%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  fish1_clock_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  fish1_clock_reg[28]/Q
                         net (fo=7, routed)           1.002     6.578    vs0/fish1_clock_reg[7]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  vs0/fish1_dir_i_12/O
                         net (fo=1, routed)           0.294     6.996    vs0/fish1_dir_i_12_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  vs0/fish1_dir_i_7/O
                         net (fo=8, routed)           0.816     7.937    vs0/fish1_clock_reg[27]
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.061 r  vs0/pixel_f1_addr[6]_rep_i_19/O
                         net (fo=1, routed)           0.000     8.061    vs0/pixel_f1_addr[6]_rep_i_19_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.641 r  vs0/pixel_f1_addr_reg[6]_rep_i_10/O[2]
                         net (fo=2, routed)           0.705     9.346    vs0/pixel_f1_addr1[9]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.326     9.672 r  vs0/pixel_f1_addr[9]_rep_i_11/O
                         net (fo=2, routed)           0.754    10.426    vs0/pixel_f1_addr[9]_rep_i_11_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.328    10.754 r  vs0/pixel_f1_addr[9]_rep_i_15/O
                         net (fo=1, routed)           0.000    10.754    vs0/pixel_f1_addr[9]_rep_i_15_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.301 r  vs0/pixel_f1_addr_reg[9]_rep_i_4/O[2]
                         net (fo=1, routed)           0.710    12.012    vs0/PCOUT__0[12]
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.302    12.314 r  vs0/pixel_f1_addr[9]_rep_i_5/O
                         net (fo=1, routed)           0.000    12.314    vs0/pixel_f1_addr[9]_rep_i_5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.715 r  vs0/pixel_f1_addr_reg[9]_rep_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.715    vs0/pixel_f1_addr_reg[9]_rep_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.063 r  vs0/pixel_f1_addr_reg[16]_i_2/O[1]
                         net (fo=24, routed)          1.224    14.287    vs0_n_31
    SLICE_X47Y55         FDRE                                         r  pixel_f1_addr_reg[14]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.435    14.806    clk_IBUF_BUFG
    SLICE_X47Y55         FDRE                                         r  pixel_f1_addr_reg[14]_rep__0/C
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)       -0.246    14.705    pixel_f1_addr_reg[14]_rep__0
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -14.287    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 fish1_clock_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_f1_addr_reg[14]_rep__22/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.100ns  (logic 3.660ns (40.221%)  route 5.440ns (59.779%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  fish1_clock_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  fish1_clock_reg[28]/Q
                         net (fo=7, routed)           1.002     6.578    vs0/fish1_clock_reg[7]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  vs0/fish1_dir_i_12/O
                         net (fo=1, routed)           0.294     6.996    vs0/fish1_dir_i_12_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  vs0/fish1_dir_i_7/O
                         net (fo=8, routed)           0.816     7.937    vs0/fish1_clock_reg[27]
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.061 r  vs0/pixel_f1_addr[6]_rep_i_19/O
                         net (fo=1, routed)           0.000     8.061    vs0/pixel_f1_addr[6]_rep_i_19_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.641 r  vs0/pixel_f1_addr_reg[6]_rep_i_10/O[2]
                         net (fo=2, routed)           0.705     9.346    vs0/pixel_f1_addr1[9]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.326     9.672 r  vs0/pixel_f1_addr[9]_rep_i_11/O
                         net (fo=2, routed)           0.754    10.426    vs0/pixel_f1_addr[9]_rep_i_11_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.328    10.754 r  vs0/pixel_f1_addr[9]_rep_i_15/O
                         net (fo=1, routed)           0.000    10.754    vs0/pixel_f1_addr[9]_rep_i_15_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.301 r  vs0/pixel_f1_addr_reg[9]_rep_i_4/O[2]
                         net (fo=1, routed)           0.710    12.012    vs0/PCOUT__0[12]
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.302    12.314 r  vs0/pixel_f1_addr[9]_rep_i_5/O
                         net (fo=1, routed)           0.000    12.314    vs0/pixel_f1_addr[9]_rep_i_5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.715 r  vs0/pixel_f1_addr_reg[9]_rep_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.715    vs0/pixel_f1_addr_reg[9]_rep_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.063 r  vs0/pixel_f1_addr_reg[16]_i_2/O[1]
                         net (fo=24, routed)          1.157    14.220    vs0_n_31
    SLICE_X41Y53         FDRE                                         r  pixel_f1_addr_reg[14]_rep__22/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.434    14.805    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  pixel_f1_addr_reg[14]_rep__22/C
                         clock pessimism              0.180    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X41Y53         FDRE (Setup_fdre_C_D)       -0.246    14.704    pixel_f1_addr_reg[14]_rep__22
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 fish1_clock_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_f1_addr_reg[13]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 3.547ns (39.107%)  route 5.523ns (60.893%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  fish1_clock_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  fish1_clock_reg[28]/Q
                         net (fo=7, routed)           1.002     6.578    vs0/fish1_clock_reg[7]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  vs0/fish1_dir_i_12/O
                         net (fo=1, routed)           0.294     6.996    vs0/fish1_dir_i_12_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  vs0/fish1_dir_i_7/O
                         net (fo=8, routed)           0.816     7.937    vs0/fish1_clock_reg[27]
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.061 r  vs0/pixel_f1_addr[6]_rep_i_19/O
                         net (fo=1, routed)           0.000     8.061    vs0/pixel_f1_addr[6]_rep_i_19_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.641 r  vs0/pixel_f1_addr_reg[6]_rep_i_10/O[2]
                         net (fo=2, routed)           0.705     9.346    vs0/pixel_f1_addr1[9]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.326     9.672 r  vs0/pixel_f1_addr[9]_rep_i_11/O
                         net (fo=2, routed)           0.754    10.426    vs0/pixel_f1_addr[9]_rep_i_11_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.328    10.754 r  vs0/pixel_f1_addr[9]_rep_i_15/O
                         net (fo=1, routed)           0.000    10.754    vs0/pixel_f1_addr[9]_rep_i_15_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.301 r  vs0/pixel_f1_addr_reg[9]_rep_i_4/O[2]
                         net (fo=1, routed)           0.710    12.012    vs0/PCOUT__0[12]
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.302    12.314 r  vs0/pixel_f1_addr[9]_rep_i_5/O
                         net (fo=1, routed)           0.000    12.314    vs0/pixel_f1_addr[9]_rep_i_5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.715 r  vs0/pixel_f1_addr_reg[9]_rep_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.715    vs0/pixel_f1_addr_reg[9]_rep_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.950 r  vs0/pixel_f1_addr_reg[16]_i_2/O[0]
                         net (fo=24, routed)          1.240    14.190    vs0_n_32
    SLICE_X47Y57         FDRE                                         r  pixel_f1_addr_reg[13]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.434    14.805    clk_IBUF_BUFG
    SLICE_X47Y57         FDRE                                         r  pixel_f1_addr_reg[13]_rep__0/C
                         clock pessimism              0.180    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X47Y57         FDRE (Setup_fdre_C_D)       -0.256    14.694    pixel_f1_addr_reg[13]_rep__0
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -14.190    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 fish1_clock_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_f1_addr_reg[13]_rep__13/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.139ns  (logic 3.547ns (38.810%)  route 5.592ns (61.190%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  fish1_clock_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  fish1_clock_reg[28]/Q
                         net (fo=7, routed)           1.002     6.578    vs0/fish1_clock_reg[7]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  vs0/fish1_dir_i_12/O
                         net (fo=1, routed)           0.294     6.996    vs0/fish1_dir_i_12_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  vs0/fish1_dir_i_7/O
                         net (fo=8, routed)           0.816     7.937    vs0/fish1_clock_reg[27]
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.061 r  vs0/pixel_f1_addr[6]_rep_i_19/O
                         net (fo=1, routed)           0.000     8.061    vs0/pixel_f1_addr[6]_rep_i_19_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.641 r  vs0/pixel_f1_addr_reg[6]_rep_i_10/O[2]
                         net (fo=2, routed)           0.705     9.346    vs0/pixel_f1_addr1[9]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.326     9.672 r  vs0/pixel_f1_addr[9]_rep_i_11/O
                         net (fo=2, routed)           0.754    10.426    vs0/pixel_f1_addr[9]_rep_i_11_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.328    10.754 r  vs0/pixel_f1_addr[9]_rep_i_15/O
                         net (fo=1, routed)           0.000    10.754    vs0/pixel_f1_addr[9]_rep_i_15_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.301 r  vs0/pixel_f1_addr_reg[9]_rep_i_4/O[2]
                         net (fo=1, routed)           0.710    12.012    vs0/PCOUT__0[12]
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.302    12.314 r  vs0/pixel_f1_addr[9]_rep_i_5/O
                         net (fo=1, routed)           0.000    12.314    vs0/pixel_f1_addr[9]_rep_i_5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.715 r  vs0/pixel_f1_addr_reg[9]_rep_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.715    vs0/pixel_f1_addr_reg[9]_rep_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.950 r  vs0/pixel_f1_addr_reg[16]_i_2/O[0]
                         net (fo=24, routed)          1.310    14.259    vs0_n_32
    SLICE_X57Y35         FDRE                                         r  pixel_f1_addr_reg[13]_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.451    14.823    clk_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  pixel_f1_addr_reg[13]_rep__13/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X57Y35         FDRE (Setup_fdre_C_D)       -0.268    14.778    pixel_f1_addr_reg[13]_rep__13
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 fish1_clock_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_f1_addr_reg[12]_rep__18/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 3.141ns (34.091%)  route 6.073ns (65.909%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  fish1_clock_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  fish1_clock_reg[28]/Q
                         net (fo=7, routed)           1.002     6.578    vs0/fish1_clock_reg[7]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  vs0/fish1_dir_i_12/O
                         net (fo=1, routed)           0.294     6.996    vs0/fish1_dir_i_12_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  vs0/fish1_dir_i_7/O
                         net (fo=8, routed)           0.816     7.937    vs0/fish1_clock_reg[27]
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.061 r  vs0/pixel_f1_addr[6]_rep_i_19/O
                         net (fo=1, routed)           0.000     8.061    vs0/pixel_f1_addr[6]_rep_i_19_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.641 r  vs0/pixel_f1_addr_reg[6]_rep_i_10/O[2]
                         net (fo=2, routed)           0.705     9.346    vs0/pixel_f1_addr1[9]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.326     9.672 r  vs0/pixel_f1_addr[9]_rep_i_11/O
                         net (fo=2, routed)           0.754    10.426    vs0/pixel_f1_addr[9]_rep_i_11_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.328    10.754 r  vs0/pixel_f1_addr[9]_rep_i_15/O
                         net (fo=1, routed)           0.000    10.754    vs0/pixel_f1_addr[9]_rep_i_15_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.178 r  vs0/pixel_f1_addr_reg[9]_rep_i_4/O[1]
                         net (fo=1, routed)           0.757    11.935    vs0/PCOUT__0[11]
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.303    12.238 r  vs0/pixel_f1_addr[9]_rep_i_6/O
                         net (fo=1, routed)           0.000    12.238    vs0/pixel_f1_addr[9]_rep_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.590 r  vs0/pixel_f1_addr_reg[9]_rep_i_1/O[3]
                         net (fo=24, routed)          1.743    14.333    vs0_n_25
    SLICE_X58Y25         FDRE                                         r  pixel_f1_addr_reg[12]_rep__18/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.504    14.876    clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  pixel_f1_addr_reg[12]_rep__18/C
                         clock pessimism              0.259    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)       -0.229    14.870    pixel_f1_addr_reg[12]_rep__18
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 fish1_clock_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_f1_addr_reg[14]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 3.660ns (40.215%)  route 5.441ns (59.785%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  fish1_clock_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  fish1_clock_reg[28]/Q
                         net (fo=7, routed)           1.002     6.578    vs0/fish1_clock_reg[7]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  vs0/fish1_dir_i_12/O
                         net (fo=1, routed)           0.294     6.996    vs0/fish1_dir_i_12_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  vs0/fish1_dir_i_7/O
                         net (fo=8, routed)           0.816     7.937    vs0/fish1_clock_reg[27]
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.061 r  vs0/pixel_f1_addr[6]_rep_i_19/O
                         net (fo=1, routed)           0.000     8.061    vs0/pixel_f1_addr[6]_rep_i_19_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.641 r  vs0/pixel_f1_addr_reg[6]_rep_i_10/O[2]
                         net (fo=2, routed)           0.705     9.346    vs0/pixel_f1_addr1[9]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.326     9.672 r  vs0/pixel_f1_addr[9]_rep_i_11/O
                         net (fo=2, routed)           0.754    10.426    vs0/pixel_f1_addr[9]_rep_i_11_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.328    10.754 r  vs0/pixel_f1_addr[9]_rep_i_15/O
                         net (fo=1, routed)           0.000    10.754    vs0/pixel_f1_addr[9]_rep_i_15_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.301 r  vs0/pixel_f1_addr_reg[9]_rep_i_4/O[2]
                         net (fo=1, routed)           0.710    12.012    vs0/PCOUT__0[12]
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.302    12.314 r  vs0/pixel_f1_addr[9]_rep_i_5/O
                         net (fo=1, routed)           0.000    12.314    vs0/pixel_f1_addr[9]_rep_i_5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.715 r  vs0/pixel_f1_addr_reg[9]_rep_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.715    vs0/pixel_f1_addr_reg[9]_rep_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.063 r  vs0/pixel_f1_addr_reg[16]_i_2/O[1]
                         net (fo=24, routed)          1.158    14.221    vs0_n_31
    SLICE_X39Y26         FDRE                                         r  pixel_f1_addr_reg[14]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.433    14.805    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  pixel_f1_addr_reg[14]_rep__11/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X39Y26         FDRE (Setup_fdre_C_D)       -0.260    14.768    pixel_f1_addr_reg[14]_rep__11
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -14.221    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 fish1_clock_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_f1_addr_reg[13]_rep__20/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 3.547ns (38.902%)  route 5.571ns (61.098%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  fish1_clock_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  fish1_clock_reg[28]/Q
                         net (fo=7, routed)           1.002     6.578    vs0/fish1_clock_reg[7]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  vs0/fish1_dir_i_12/O
                         net (fo=1, routed)           0.294     6.996    vs0/fish1_dir_i_12_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  vs0/fish1_dir_i_7/O
                         net (fo=8, routed)           0.816     7.937    vs0/fish1_clock_reg[27]
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.061 r  vs0/pixel_f1_addr[6]_rep_i_19/O
                         net (fo=1, routed)           0.000     8.061    vs0/pixel_f1_addr[6]_rep_i_19_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.641 r  vs0/pixel_f1_addr_reg[6]_rep_i_10/O[2]
                         net (fo=2, routed)           0.705     9.346    vs0/pixel_f1_addr1[9]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.326     9.672 r  vs0/pixel_f1_addr[9]_rep_i_11/O
                         net (fo=2, routed)           0.754    10.426    vs0/pixel_f1_addr[9]_rep_i_11_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.328    10.754 r  vs0/pixel_f1_addr[9]_rep_i_15/O
                         net (fo=1, routed)           0.000    10.754    vs0/pixel_f1_addr[9]_rep_i_15_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.301 r  vs0/pixel_f1_addr_reg[9]_rep_i_4/O[2]
                         net (fo=1, routed)           0.710    12.012    vs0/PCOUT__0[12]
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.302    12.314 r  vs0/pixel_f1_addr[9]_rep_i_5/O
                         net (fo=1, routed)           0.000    12.314    vs0/pixel_f1_addr[9]_rep_i_5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.715 r  vs0/pixel_f1_addr_reg[9]_rep_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.715    vs0/pixel_f1_addr_reg[9]_rep_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.950 r  vs0/pixel_f1_addr_reg[16]_i_2/O[0]
                         net (fo=24, routed)          1.288    14.238    vs0_n_32
    SLICE_X39Y26         FDRE                                         r  pixel_f1_addr_reg[13]_rep__20/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.433    14.805    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  pixel_f1_addr_reg[13]_rep__20/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X39Y26         FDRE (Setup_fdre_C_D)       -0.242    14.786    pixel_f1_addr_reg[13]_rep__20
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 fish1_clock_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_f1_addr_reg[14]_rep__14/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 3.660ns (40.154%)  route 5.455ns (59.846%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  fish1_clock_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  fish1_clock_reg[28]/Q
                         net (fo=7, routed)           1.002     6.578    vs0/fish1_clock_reg[7]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  vs0/fish1_dir_i_12/O
                         net (fo=1, routed)           0.294     6.996    vs0/fish1_dir_i_12_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  vs0/fish1_dir_i_7/O
                         net (fo=8, routed)           0.816     7.937    vs0/fish1_clock_reg[27]
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.061 r  vs0/pixel_f1_addr[6]_rep_i_19/O
                         net (fo=1, routed)           0.000     8.061    vs0/pixel_f1_addr[6]_rep_i_19_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.641 r  vs0/pixel_f1_addr_reg[6]_rep_i_10/O[2]
                         net (fo=2, routed)           0.705     9.346    vs0/pixel_f1_addr1[9]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.326     9.672 r  vs0/pixel_f1_addr[9]_rep_i_11/O
                         net (fo=2, routed)           0.754    10.426    vs0/pixel_f1_addr[9]_rep_i_11_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.328    10.754 r  vs0/pixel_f1_addr[9]_rep_i_15/O
                         net (fo=1, routed)           0.000    10.754    vs0/pixel_f1_addr[9]_rep_i_15_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.301 r  vs0/pixel_f1_addr_reg[9]_rep_i_4/O[2]
                         net (fo=1, routed)           0.710    12.012    vs0/PCOUT__0[12]
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.302    12.314 r  vs0/pixel_f1_addr[9]_rep_i_5/O
                         net (fo=1, routed)           0.000    12.314    vs0/pixel_f1_addr[9]_rep_i_5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.715 r  vs0/pixel_f1_addr_reg[9]_rep_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.715    vs0/pixel_f1_addr_reg[9]_rep_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.063 r  vs0/pixel_f1_addr_reg[16]_i_2/O[1]
                         net (fo=24, routed)          1.172    14.235    vs0_n_31
    SLICE_X57Y39         FDRE                                         r  pixel_f1_addr_reg[14]_rep__14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.454    14.826    clk_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  pixel_f1_addr_reg[14]_rep__14/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X57Y39         FDRE (Setup_fdre_C_D)       -0.237    14.812    pixel_f1_addr_reg[14]_rep__14
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                  0.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pixel_f1_addr_reg[6]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_1/RAM_reg_0_4/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X49Y52         FDRE                                         r  pixel_f1_addr_reg[6]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_f1_addr_reg[6]_rep__7/Q
                         net (fo=1, routed)           0.156     1.774    ram_1/RAM_reg_0_4_1[6]
    RAMB36_X1Y10         RAMB36E1                                     r  ram_1/RAM_reg_0_4/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.875     2.033    ram_1/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  ram_1/RAM_reg_0_4/CLKBWRCLK
                         clock pessimism             -0.498     1.535    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.718    ram_1/RAM_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pixel_f1_addr_reg[5]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_1/RAM_reg_0_6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.003%)  route 0.159ns (52.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.567     1.480    clk_IBUF_BUFG
    SLICE_X48Y9          FDRE                                         r  pixel_f1_addr_reg[5]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pixel_f1_addr_reg[5]_rep__11/Q
                         net (fo=1, routed)           0.159     1.780    ram_1/RAM_reg_0_6_1[5]
    RAMB36_X1Y1          RAMB36E1                                     r  ram_1/RAM_reg_0_6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.880     2.038    ram_1/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  ram_1/RAM_reg_0_6/CLKBWRCLK
                         clock pessimism             -0.499     1.540    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.723    ram_1/RAM_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pixel_f1_addr_reg[9]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_1/RAM_reg_0_5/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  pixel_f1_addr_reg[9]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_f1_addr_reg[9]_rep__9/Q
                         net (fo=1, routed)           0.158     1.776    ram_1/RAM_reg_0_5_1[9]
    RAMB36_X0Y10         RAMB36E1                                     r  ram_1/RAM_reg_0_5/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.875     2.033    ram_1/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  ram_1/RAM_reg_0_5/CLKBWRCLK
                         clock pessimism             -0.498     1.535    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.718    ram_1/RAM_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pixel_f1_addr_reg[8]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_1/RAM_reg_0_4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.691%)  route 0.161ns (53.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  pixel_f1_addr_reg[8]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_f1_addr_reg[8]_rep__7/Q
                         net (fo=1, routed)           0.161     1.778    ram_1/RAM_reg_0_4_1[8]
    RAMB36_X1Y10         RAMB36E1                                     r  ram_1/RAM_reg_0_4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.875     2.033    ram_1/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  ram_1/RAM_reg_0_4/CLKBWRCLK
                         clock pessimism             -0.498     1.535    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.718    ram_1/RAM_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pixel_f1_addr_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_1/RAM_reg_1_5__0/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.684%)  route 0.168ns (54.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.568     1.481    clk_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  pixel_f1_addr_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  pixel_f1_addr_reg[1]_rep__10/Q
                         net (fo=2, routed)           0.168     1.790    ram_1/RAM_reg_1_5_0[1]
    RAMB36_X0Y9          RAMB36E1                                     r  ram_1/RAM_reg_1_5__0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.880     2.038    ram_1/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  ram_1/RAM_reg_1_5__0/CLKBWRCLK
                         clock pessimism             -0.499     1.540    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.723    ram_1/RAM_reg_1_5__0
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pixel_f1_addr_reg[2]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_1/RAM_reg_1_5__0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.684%)  route 0.168ns (54.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.568     1.481    clk_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  pixel_f1_addr_reg[2]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  pixel_f1_addr_reg[2]_rep__10/Q
                         net (fo=2, routed)           0.168     1.790    ram_1/RAM_reg_1_5_0[2]
    RAMB36_X0Y9          RAMB36E1                                     r  ram_1/RAM_reg_1_5__0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.880     2.038    ram_1/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  ram_1/RAM_reg_1_5__0/CLKBWRCLK
                         clock pessimism             -0.499     1.540    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.723    ram_1/RAM_reg_1_5__0
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 pixel_f1_addr_reg[1]_rep__12/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_1/RAM_reg_1_6/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.355%)  route 0.170ns (54.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X48Y12         FDRE                                         r  pixel_f1_addr_reg[1]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pixel_f1_addr_reg[1]_rep__12/Q
                         net (fo=2, routed)           0.170     1.789    ram_1/RAM_reg_1_6_0[1]
    RAMB36_X1Y2          RAMB36E1                                     r  ram_1/RAM_reg_1_6/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.878     2.036    ram_1/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  ram_1/RAM_reg_1_6/CLKBWRCLK
                         clock pessimism             -0.499     1.538    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.721    ram_1/RAM_reg_1_6
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pixel_f1_addr_reg[3]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_1/RAM_reg_1_4__0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.893%)  route 0.173ns (55.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X57Y53         FDRE                                         r  pixel_f1_addr_reg[3]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_f1_addr_reg[3]_rep__8/Q
                         net (fo=2, routed)           0.173     1.792    ram_1/RAM_reg_1_4_0[3]
    RAMB36_X2Y10         RAMB36E1                                     r  ram_1/RAM_reg_1_4__0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.876     2.034    ram_1/clk_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  ram_1/RAM_reg_1_4__0/CLKBWRCLK
                         clock pessimism             -0.497     1.537    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.720    ram_1/RAM_reg_1_4__0
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pixel_f1_addr_reg[5]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_1/RAM_reg_1_4__0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.893%)  route 0.173ns (55.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X57Y53         FDRE                                         r  pixel_f1_addr_reg[5]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_f1_addr_reg[5]_rep__8/Q
                         net (fo=2, routed)           0.173     1.792    ram_1/RAM_reg_1_4_0[5]
    RAMB36_X2Y10         RAMB36E1                                     r  ram_1/RAM_reg_1_4__0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.876     2.034    ram_1/clk_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  ram_1/RAM_reg_1_4__0/CLKBWRCLK
                         clock pessimism             -0.497     1.537    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.720    ram_1/RAM_reg_1_4__0
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pixel_f1_addr_reg[7]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_1/RAM_reg_1_5__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.181%)  route 0.171ns (54.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X9Y48          FDRE                                         r  pixel_f1_addr_reg[7]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pixel_f1_addr_reg[7]_rep__10/Q
                         net (fo=2, routed)           0.171     1.794    ram_1/RAM_reg_1_5_0[7]
    RAMB36_X0Y9          RAMB36E1                                     r  ram_1/RAM_reg_1_5__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.880     2.038    ram_1/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  ram_1/RAM_reg_1_5__0/CLKBWRCLK
                         clock pessimism             -0.499     1.540    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.723    ram_1/RAM_reg_1_5__0
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  ram_1/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  ram_1/RAM_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   ram_1/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   ram_1/RAM_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   ram_1/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   ram_1/RAM_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  ram_1/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  ram_1/RAM_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   ram_1/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   ram_1/RAM_reg_0_2/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y52  current_fish_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y52  current_fish_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y52  current_fish_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y52  current_fish_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y38  fish1_clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y38  fish1_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y40  fish1_clock_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y40  fish1_clock_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y40  fish1_clock_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y40  fish1_clock_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y52  current_fish_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y52  current_fish_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y52  current_fish_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y52  current_fish_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y38  fish1_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y38  fish1_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y40  fish1_clock_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y40  fish1_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y40  fish1_clock_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y40  fish1_clock_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.075ns  (logic 3.992ns (49.430%)  route 4.084ns (50.570%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  vs0/v_sync_reg_reg/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_sync_reg_reg/Q
                         net (fo=1, routed)           4.084     4.540    VGA_VSYNC_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.536     8.075 r  VGA_VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     8.075    VGA_VSYNC
    R10                                                               r  VGA_VSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_HSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.962ns  (logic 3.981ns (57.181%)  route 2.981ns (42.819%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  vs0/h_sync_reg_reg/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.981     3.437    VGA_HSYNC_OBUF
    M13                  OBUF (Prop_obuf_I_O)         3.525     6.962 r  VGA_HSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     6.962    VGA_HSYNC
    M13                                                               r  VGA_HSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.584ns  (logic 1.667ns (29.843%)  route 3.918ns (70.157%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=11, routed)          2.744     4.257    vs0/reset_n_IBUF
    SLICE_X44Y50         LUT2 (Prop_lut2_I1_O)        0.153     4.410 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.174     5.584    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X44Y51         FDRE                                         r  vs0/h_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.448ns  (logic 1.667ns (30.590%)  route 3.782ns (69.410%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=11, routed)          2.744     4.257    vs0/reset_n_IBUF
    SLICE_X44Y50         LUT2 (Prop_lut2_I1_O)        0.153     4.410 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.038     5.448    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X46Y51         FDRE                                         r  vs0/h_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.448ns  (logic 1.667ns (30.590%)  route 3.782ns (69.410%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=11, routed)          2.744     4.257    vs0/reset_n_IBUF
    SLICE_X44Y50         LUT2 (Prop_lut2_I1_O)        0.153     4.410 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.038     5.448    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X46Y51         FDRE                                         r  vs0/h_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.448ns  (logic 1.667ns (30.590%)  route 3.782ns (69.410%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=11, routed)          2.744     4.257    vs0/reset_n_IBUF
    SLICE_X44Y50         LUT2 (Prop_lut2_I1_O)        0.153     4.410 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.038     5.448    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X46Y51         FDRE                                         r  vs0/h_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_sync_reg_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.396ns  (logic 1.638ns (30.345%)  route 3.759ns (69.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=11, routed)          1.919     3.433    vs0/reset_n_IBUF
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.557 r  vs0/h_sync_reg_i_1/O
                         net (fo=798, routed)         1.839     5.396    vs0/reset_n
    SLICE_X41Y47         FDRE                                         r  vs0/h_sync_reg_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/v_sync_reg_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.373ns  (logic 1.638ns (30.478%)  route 3.735ns (69.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=11, routed)          1.919     3.433    vs0/reset_n_IBUF
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.557 r  vs0/h_sync_reg_i_1/O
                         net (fo=798, routed)         1.816     5.373    vs0/reset_n
    SLICE_X39Y49         FDRE                                         r  vs0/v_sync_reg_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.327ns  (logic 1.667ns (31.285%)  route 3.660ns (68.715%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=11, routed)          2.744     4.257    vs0/reset_n_IBUF
    SLICE_X44Y50         LUT2 (Prop_lut2_I1_O)        0.153     4.410 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.917     5.327    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X46Y50         FDRE                                         r  vs0/h_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.327ns  (logic 1.667ns (31.285%)  route 3.660ns (68.715%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=11, routed)          2.744     4.257    vs0/reset_n_IBUF
    SLICE_X44Y50         LUT2 (Prop_lut2_I1_O)        0.153     4.410 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.917     5.327    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X46Y50         FDRE                                         r  vs0/h_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.383%)  route 0.150ns (44.617%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[2]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=24, routed)          0.150     0.291    vs0/pixel_y[2]
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.336 r  vs0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.336    vs0/v_count_reg[5]_i_1_n_0
    SLICE_X43Y50         FDRE                                         r  vs0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.227ns (66.399%)  route 0.115ns (33.601%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[8]/C
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=25, routed)          0.115     0.243    vs0/pixel_y[8]
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.099     0.342 r  vs0/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     0.342    vs0/p_0_in__1[9]
    SLICE_X43Y50         FDRE                                         r  vs0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[7]/C
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=26, routed)          0.192     0.333    vs0/pixel_y[7]
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.042     0.375 r  vs0/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.375    vs0/p_0_in__1[8]
    SLICE_X43Y50         FDRE                                         r  vs0/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[7]/C
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=26, routed)          0.192     0.333    vs0/pixel_y[7]
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.045     0.378 r  vs0/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.378    vs0/p_0_in__1[7]
    SLICE_X43Y50         FDRE                                         r  vs0/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.209ns (55.230%)  route 0.169ns (44.770%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[7]/C
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=20, routed)          0.169     0.333    vs0/pixel_x__0[7]
    SLICE_X46Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.378 r  vs0/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.378    vs0/p_0_in__0[8]
    SLICE_X46Y49         FDRE                                         r  vs0/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.597%)  route 0.197ns (51.403%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[6]/C
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.197     0.338    vs0/pixel_y[6]
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.045     0.383 r  vs0/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.383    vs0/v_count_reg[6]_i_1_n_0
    SLICE_X43Y50         FDRE                                         r  vs0/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.183ns (47.319%)  route 0.204ns (52.681%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[0]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[0]/Q
                         net (fo=15, routed)          0.204     0.345    vs0/pixel_y[0]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.042     0.387 r  vs0/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.387    vs0/p_0_in__1[1]
    SLICE_X41Y51         FDRE                                         r  vs0/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.724%)  route 0.204ns (52.276%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[0]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vs0/v_count_reg_reg[0]/Q
                         net (fo=15, routed)          0.204     0.345    vs0/pixel_y[0]
    SLICE_X41Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.390 r  vs0/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.390    vs0/v_count_reg[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  vs0/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.184ns (47.211%)  route 0.206ns (52.789%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[0]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[0]/Q
                         net (fo=15, routed)          0.206     0.347    vs0/pixel_y[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I2_O)        0.043     0.390 r  vs0/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.390    vs0/p_0_in__1[3]
    SLICE_X41Y51         FDRE                                         r  vs0/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.481%)  route 0.206ns (52.519%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[0]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[0]/Q
                         net (fo=15, routed)          0.206     0.347    vs0/pixel_y[0]
    SLICE_X41Y51         LUT3 (Prop_lut3_I2_O)        0.045     0.392 r  vs0/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.392    vs0/v_count_reg[2]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  vs0/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 current_fish_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.135ns  (logic 4.600ns (41.316%)  route 6.534ns (58.684%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  current_fish_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.456     5.559 r  current_fish_reg[0]/Q
                         net (fo=23, routed)          1.523     7.082    btn_db0/current_fish[0]
    SLICE_X44Y49         LUT5 (Prop_lut5_I2_O)        0.154     7.236 f  btn_db0/usr_led_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.432     7.668    btn_db0_n_8
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.327     7.995 f  usr_led_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.433     8.429    usr_led_OBUF[3]_inst_i_2_n_0
    SLICE_X45Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.553 r  usr_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.146    12.699    usr_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.539    16.238 r  usr_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.238    usr_led[3]
    T10                                                               r  usr_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_fish_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.384ns  (logic 4.264ns (45.437%)  route 5.120ns (54.563%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  current_fish_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.419     5.522 r  current_fish_reg[1]/Q
                         net (fo=23, routed)          1.174     6.697    current_fish[1]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.299     6.996 r  usr_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.946    10.942    usr_led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.488 r  usr_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.488    usr_led[2]
    T9                                                                r  usr_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_fish_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.322ns  (logic 4.461ns (53.607%)  route 3.861ns (46.393%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  current_fish_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.419     5.522 f  current_fish_reg[1]/Q
                         net (fo=23, routed)          1.174     6.697    current_fish[1]
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.327     7.024 r  usr_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.687     9.710    usr_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.715    13.426 r  usr_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.426    usr_led[1]
    J5                                                                r  usr_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_fish_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.145ns  (logic 4.105ns (50.403%)  route 4.040ns (49.597%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  current_fish_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.456     5.559 f  current_fish_reg[0]/Q
                         net (fo=23, routed)          1.523     7.082    current_fish[0]
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.124     7.206 r  usr_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.517     9.723    usr_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    13.249 r  usr_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.249    usr_led[0]
    H5                                                                r  usr_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.842ns  (logic 3.996ns (50.954%)  route 3.846ns (49.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           3.846     9.405    VGA_BLUE_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         3.540    12.945 r  VGA_BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.945    VGA_BLUE[3]
    U17                                                               r  VGA_BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.425ns  (logic 3.974ns (53.521%)  route 3.451ns (46.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.570     5.122    clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           3.451     9.029    VGA_GREEN_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.518    12.547 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.547    VGA_GREEN[3]
    P15                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.338ns  (logic 3.987ns (54.342%)  route 3.350ns (45.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.553     5.104    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           3.350     8.911    VGA_RED_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         3.531    12.442 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.442    VGA_RED[2]
    P18                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.174ns  (logic 3.981ns (55.496%)  route 3.193ns (44.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.553     5.104    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           3.193     8.753    VGA_RED_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         3.525    12.278 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.278    VGA_RED[3]
    N17                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.152ns  (logic 4.002ns (55.957%)  route 3.150ns (44.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           3.150     8.709    VGA_RED_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         3.546    12.255 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.255    VGA_RED[0]
    T18                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.128ns  (logic 3.987ns (55.937%)  route 3.141ns (44.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.553     5.104    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           3.141     8.701    VGA_BLUE_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         3.531    12.232 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.232    VGA_BLUE[0]
    R16                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.385ns (60.861%)  route 0.891ns (39.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           0.891     2.505    VGA_GREEN_OBUF[0]
    R11                  OBUF (Prop_obuf_I_O)         1.244     3.749 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.749    VGA_GREEN[0]
    R11                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.386ns (60.078%)  route 0.921ns (39.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           0.921     2.536    VGA_RED_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         1.245     3.781 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.781    VGA_RED[1]
    R18                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.365ns (58.990%)  route 0.949ns (41.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           0.949     2.564    VGA_GREEN_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         1.224     3.788 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.788    VGA_GREEN[2]
    R15                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.382ns (58.894%)  route 0.965ns (41.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           0.965     2.579    VGA_GREEN_OBUF[1]
    R13                  OBUF (Prop_obuf_I_O)         1.241     3.820 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.820    VGA_GREEN[1]
    R13                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.368ns (57.898%)  route 0.995ns (42.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.995     2.609    VGA_BLUE_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.227     3.837 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.837    VGA_BLUE[2]
    N14                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.373ns (57.477%)  route 1.016ns (42.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           1.016     2.630    VGA_BLUE_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         1.232     3.862 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.862    VGA_BLUE[0]
    R16                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.367ns (56.220%)  route 1.065ns (43.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.065     2.679    VGA_RED_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         1.226     3.905 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.905    VGA_RED[3]
    N17                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.373ns (56.290%)  route 1.066ns (43.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           1.066     2.686    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         1.232     3.918 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.918    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.388ns (56.351%)  route 1.075ns (43.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           1.075     2.689    VGA_RED_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         1.247     3.936 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.936    VGA_RED[0]
    T18                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.373ns (54.506%)  route 1.146ns (45.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           1.146     2.761    VGA_RED_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         1.232     3.993 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.993    VGA_RED[2]
    P18                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2275 Endpoints
Min Delay          2275 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usr_sw[0]
                            (input port)
  Destination:            ram_1/RAM_reg_0_11/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.552ns  (logic 1.665ns (13.265%)  route 10.887ns (86.735%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  usr_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  usr_sw_IBUF[0]_inst/O
                         net (fo=96, routed)          9.705    11.246    ram_1/usr_sw_IBUF[0]
    SLICE_X58Y56         LUT2 (Prop_lut2_I0_O)        0.124    11.370 r  ram_1/RAM_reg_0_11_i_2/O
                         net (fo=1, routed)           1.181    12.552    ram_1/RAM_reg_0_11_i_2_n_0
    RAMB36_X2Y12         RAMB36E1                                     r  ram_1/RAM_reg_0_11/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.479     4.850    ram_1/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  ram_1/RAM_reg_0_11/CLKBWRCLK

Slack:                    inf
  Source:                 usr_sw[0]
                            (input port)
  Destination:            ram_1/RAM_reg_1_11/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.477ns  (logic 1.691ns (13.552%)  route 10.786ns (86.448%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  usr_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  usr_sw_IBUF[0]_inst/O
                         net (fo=96, routed)          9.763    11.304    ram_1/usr_sw_IBUF[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.150    11.454 r  ram_1/RAM_reg_1_11_i_1/O
                         net (fo=1, routed)           1.023    12.477    ram_1/RAM_reg_1_11_i_1_n_0
    RAMB36_X2Y13         RAMB36E1                                     r  ram_1/RAM_reg_1_11/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.472     4.843    ram_1/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  ram_1/RAM_reg_1_11/CLKARDCLK

Slack:                    inf
  Source:                 usr_sw[0]
                            (input port)
  Destination:            ram_2/RAM_reg_0_5/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.436ns  (logic 1.541ns (12.390%)  route 10.895ns (87.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  usr_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  usr_sw_IBUF[0]_inst/O
                         net (fo=96, routed)         10.895    12.436    ram_2/usr_sw[0]
    RAMB36_X2Y16         RAMB36E1                                     r  ram_2/RAM_reg_0_5/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.472     4.843    ram_2/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  ram_2/RAM_reg_0_5/CLKBWRCLK

Slack:                    inf
  Source:                 usr_sw[0]
                            (input port)
  Destination:            ram_1/RAM_reg_1_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.427ns  (logic 1.693ns (13.623%)  route 10.734ns (86.377%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  usr_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  usr_sw_IBUF[0]_inst/O
                         net (fo=96, routed)          9.701    11.242    ram_1/usr_sw_IBUF[0]
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152    11.394 r  ram_1/RAM_reg_1_0_i_2/O
                         net (fo=1, routed)           1.033    12.427    ram_1/RAM_reg_1_0_i_2_n_0
    RAMB36_X1Y14         RAMB36E1                                     r  ram_1/RAM_reg_1_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.468     4.839    ram_1/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  ram_1/RAM_reg_1_0/CLKBWRCLK

Slack:                    inf
  Source:                 usr_sw[0]
                            (input port)
  Destination:            ram_1/RAM_reg_1_0__0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.396ns  (logic 1.665ns (13.431%)  route 10.731ns (86.569%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  usr_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  usr_sw_IBUF[0]_inst/O
                         net (fo=96, routed)          9.494    11.035    ram_1/usr_sw_IBUF[0]
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.124    11.159 r  ram_1/RAM_reg_1_0__0_i_4/O
                         net (fo=1, routed)           1.237    12.396    ram_1/RAM_reg_1_0__0_i_4_n_0
    RAMB36_X1Y12         RAMB36E1                                     r  ram_1/RAM_reg_1_0__0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.477     4.848    ram_1/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  ram_1/RAM_reg_1_0__0/CLKBWRCLK

Slack:                    inf
  Source:                 usr_sw[0]
                            (input port)
  Destination:            ram_1/RAM_reg_0_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.251ns  (logic 1.665ns (13.590%)  route 10.586ns (86.410%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  usr_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  usr_sw_IBUF[0]_inst/O
                         net (fo=96, routed)          9.701    11.242    ram_1/usr_sw_IBUF[0]
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.124    11.366 r  ram_1/RAM_reg_0_0_i_4/O
                         net (fo=1, routed)           0.885    12.251    ram_1/RAM_reg_0_0_i_4_n_0
    RAMB36_X1Y13         RAMB36E1                                     r  ram_1/RAM_reg_0_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.473     4.844    ram_1/clk_IBUF_BUFG
    RAMB36_X1Y13         RAMB36E1                                     r  ram_1/RAM_reg_0_0/CLKBWRCLK

Slack:                    inf
  Source:                 usr_sw[0]
                            (input port)
  Destination:            ram_2/RAM_reg_0_9/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.246ns  (logic 1.541ns (12.583%)  route 10.706ns (87.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  usr_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  usr_sw_IBUF[0]_inst/O
                         net (fo=96, routed)         10.706    12.246    ram_2/usr_sw[0]
    RAMB36_X2Y14         RAMB36E1                                     r  ram_2/RAM_reg_0_9/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.470     4.841    ram_2/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  ram_2/RAM_reg_0_9/CLKBWRCLK

Slack:                    inf
  Source:                 usr_sw[0]
                            (input port)
  Destination:            ram_1/RAM_reg_1_4__0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.246ns  (logic 1.694ns (13.833%)  route 10.552ns (86.167%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  usr_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  usr_sw_IBUF[0]_inst/O
                         net (fo=96, routed)          9.705    11.246    ram_1/usr_sw_IBUF[0]
    SLICE_X58Y56         LUT3 (Prop_lut3_I0_O)        0.153    11.399 r  ram_1/RAM_reg_1_4__0_i_1/O
                         net (fo=1, routed)           0.847    12.246    ram_1/RAM_reg_1_4__0_i_1_n_0
    RAMB36_X2Y10         RAMB36E1                                     r  ram_1/RAM_reg_1_4__0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.482     4.853    ram_1/clk_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  ram_1/RAM_reg_1_4__0/CLKARDCLK

Slack:                    inf
  Source:                 usr_sw[0]
                            (input port)
  Destination:            ram_1/RAM_reg_1_0__0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.205ns  (logic 1.665ns (13.641%)  route 10.540ns (86.359%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  usr_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  usr_sw_IBUF[0]_inst/O
                         net (fo=96, routed)          9.353    10.894    ram_1/usr_sw_IBUF[0]
    SLICE_X54Y57         LUT3 (Prop_lut3_I0_O)        0.124    11.018 r  ram_1/RAM_reg_1_0__0_i_3/O
                         net (fo=1, routed)           1.187    12.205    ram_1/RAM_reg_1_0__0_i_3_n_0
    RAMB36_X1Y12         RAMB36E1                                     r  ram_1/RAM_reg_1_0__0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.475     4.846    ram_1/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  ram_1/RAM_reg_1_0__0/CLKARDCLK

Slack:                    inf
  Source:                 usr_sw[0]
                            (input port)
  Destination:            ram_1/RAM_reg_0_11/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.112ns  (logic 1.665ns (13.746%)  route 10.447ns (86.254%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  usr_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  usr_sw_IBUF[0]_inst/O
                         net (fo=96, routed)          9.763    11.304    ram_1/usr_sw_IBUF[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.428 r  ram_1/RAM_reg_0_11_i_1/O
                         net (fo=1, routed)           0.684    12.112    ram_1/RAM_reg_0_11_i_1_n_0
    RAMB36_X2Y12         RAMB36E1                                     r  ram_1/RAM_reg_0_11/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        1.477     4.848    ram_1/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  ram_1/RAM_reg_0_11/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.030%)  route 0.164ns (49.970%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.164     0.328    pixel_tick
    SLICE_X39Y51         FDRE                                         r  rgb_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.828     1.987    clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  rgb_reg_reg[2]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.030%)  route 0.164ns (49.970%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.164     0.328    pixel_tick
    SLICE_X39Y51         FDRE                                         r  rgb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.828     1.987    clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  rgb_reg_reg[4]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.030%)  route 0.164ns (49.970%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.164     0.328    pixel_tick
    SLICE_X39Y51         FDRE                                         r  rgb_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.828     1.987    clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.030%)  route 0.164ns (49.970%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.164     0.328    pixel_tick
    SLICE_X39Y51         FDRE                                         r  rgb_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.828     1.987    clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  rgb_reg_reg[6]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.720%)  route 0.203ns (55.280%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.203     0.367    pixel_tick
    SLICE_X36Y49         FDRE                                         r  rgb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.835     1.993    clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  rgb_reg_reg[1]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.526%)  route 0.222ns (57.474%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.222     0.386    pixel_tick
    SLICE_X36Y51         FDRE                                         r  rgb_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.828     1.987    clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.526%)  route 0.222ns (57.474%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.222     0.386    pixel_tick
    SLICE_X36Y51         FDRE                                         r  rgb_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.828     1.987    clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  rgb_reg_reg[8]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.079%)  route 0.245ns (59.921%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.245     0.409    pixel_tick
    SLICE_X43Y51         FDRE                                         r  rgb_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.830     1.988    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  rgb_reg_reg[0]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.079%)  route 0.245ns (59.921%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.245     0.409    pixel_tick
    SLICE_X43Y51         FDRE                                         r  rgb_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.830     1.988    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  rgb_reg_reg[10]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.079%)  route 0.245ns (59.921%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.245     0.409    pixel_tick
    SLICE_X43Y51         FDRE                                         r  rgb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1111, routed)        0.830     1.988    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  rgb_reg_reg[11]/C





