//! X86-64 instruction encoding.
//!
//! This phase converts X86Mir instructions (with physical registers) to
//! machine code bytes.

use std::collections::HashMap;

use super::mir::{Reg, X86Inst, X86Mir};
use super::EmittedRelocation;

/// A pending fixup for a forward jump.
struct Fixup {
    /// Offset of the rel8/rel32 displacement in the code.
    offset: usize,
    /// Target label name.
    label: String,
}

/// X86-64 instruction emitter.
pub struct Emitter<'a> {
    mir: &'a X86Mir,
    code: Vec<u8>,
    relocations: Vec<EmittedRelocation>,
    /// Maps label names to their code offsets.
    labels: HashMap<String, usize>,
    /// Forward jumps that need to be patched.
    fixups: Vec<Fixup>,
    /// Number of local variable slots (for stack frame setup).
    num_locals: u32,
}

impl<'a> Emitter<'a> {
    /// Create a new emitter.
    pub fn new(mir: &'a X86Mir, num_locals: u32) -> Self {
        Self {
            mir,
            code: Vec::new(),
            relocations: Vec::new(),
            labels: HashMap::new(),
            fixups: Vec::new(),
            num_locals,
        }
    }

    /// Emit machine code for all instructions.
    ///
    /// Returns (code bytes, relocations).
    pub fn emit(mut self) -> (Vec<u8>, Vec<EmittedRelocation>) {
        // Emit function prologue if we have local variables
        if self.num_locals > 0 {
            self.emit_prologue();
        }

        for inst in self.mir.iter() {
            self.emit_inst(inst);
        }
        self.apply_fixups();
        (self.code, self.relocations)
    }

    /// Emit function prologue to set up the stack frame.
    ///
    /// This sets up RBP-based stack frame and allocates space for locals:
    /// ```asm
    /// push rbp
    /// mov rbp, rsp
    /// sub rsp, N  ; N = num_locals * 8, aligned to 16
    /// ```
    fn emit_prologue(&mut self) {
        // push rbp: 55
        self.code.push(0x55);

        // mov rbp, rsp: 48 89 E5
        self.code.push(0x48);
        self.code.push(0x89);
        self.code.push(0xE5);

        // Calculate stack space needed (8 bytes per local, aligned to 16)
        let stack_size = ((self.num_locals as i32 * 8 + 15) / 16) * 16;

        if stack_size > 0 {
            // sub rsp, imm32: 48 81 EC imm32
            // (For small values we could use sub rsp, imm8 but let's keep it simple)
            self.code.push(0x48);
            self.code.push(0x81);
            self.code.push(0xEC);
            self.code.extend_from_slice(&stack_size.to_le_bytes());
        }
    }

    /// Apply all fixups for forward jumps.
    fn apply_fixups(&mut self) {
        for fixup in &self.fixups {
            let target_offset = self.labels.get(&fixup.label)
                .unwrap_or_else(|| panic!("undefined label: {}", fixup.label));

            // Calculate relative offset from the end of the jump instruction
            // The fixup offset points to the rel8, which is the last byte of the instruction
            let jump_end = fixup.offset + 1; // rel8 is 1 byte
            let relative = *target_offset as i64 - jump_end as i64;

            // rel8 encoding only supports -128 to +127 byte offsets
            assert!(
                relative >= -128 && relative <= 127,
                "jump offset {} exceeds rel8 range (-128..127) for label '{}'; \
                 consider implementing rel32 fallback",
                relative,
                fixup.label
            );

            self.code[fixup.offset] = relative as u8;
        }
    }

    /// Emit a single instruction.
    fn emit_inst(&mut self, inst: &X86Inst) {
        match inst {
            X86Inst::MovRI32 { dst, imm } => {
                self.emit_mov_ri32(dst.as_physical(), *imm);
            }
            X86Inst::MovRI64 { dst, imm } => {
                self.emit_mov_ri64(dst.as_physical(), *imm);
            }
            X86Inst::MovRR { dst, src } => {
                self.emit_mov_rr(dst.as_physical(), src.as_physical());
            }
            X86Inst::MovRM { dst, base, offset } => {
                self.emit_mov_rm(dst.as_physical(), *base, *offset);
            }
            X86Inst::MovMR { base, offset, src } => {
                self.emit_mov_mr(*base, *offset, src.as_physical());
            }
            X86Inst::AddRR { dst, src } => {
                self.emit_add_rr(dst.as_physical(), src.as_physical());
            }
            X86Inst::SubRR { dst, src } => {
                self.emit_sub_rr(dst.as_physical(), src.as_physical());
            }
            X86Inst::ImulRR { dst, src } => {
                self.emit_imul_rr(dst.as_physical(), src.as_physical());
            }
            X86Inst::Neg { dst } => {
                self.emit_neg(dst.as_physical());
            }
            X86Inst::XorRI { dst, imm } => {
                self.emit_xor_ri(dst.as_physical(), *imm);
            }
            X86Inst::AndRR { dst, src } => {
                self.emit_and_rr(dst.as_physical(), src.as_physical());
            }
            X86Inst::OrRR { dst, src } => {
                self.emit_or_rr(dst.as_physical(), src.as_physical());
            }
            X86Inst::Cdq => {
                self.emit_cdq();
            }
            X86Inst::IdivR { src } => {
                self.emit_idiv(src.as_physical());
            }
            X86Inst::CmpRR { src1, src2 } => {
                self.emit_cmp_rr(src1.as_physical(), src2.as_physical());
            }
            X86Inst::CmpRI { src, imm } => {
                self.emit_cmp_ri(src.as_physical(), *imm);
            }
            X86Inst::Sete { dst } => {
                self.emit_setcc(0x94, dst.as_physical()); // SETE opcode
            }
            X86Inst::Setne { dst } => {
                self.emit_setcc(0x95, dst.as_physical()); // SETNE opcode
            }
            X86Inst::Setl { dst } => {
                self.emit_setcc(0x9C, dst.as_physical()); // SETL opcode
            }
            X86Inst::Setg { dst } => {
                self.emit_setcc(0x9F, dst.as_physical()); // SETG opcode
            }
            X86Inst::Setle { dst } => {
                self.emit_setcc(0x9E, dst.as_physical()); // SETLE opcode
            }
            X86Inst::Setge { dst } => {
                self.emit_setcc(0x9D, dst.as_physical()); // SETGE opcode
            }
            X86Inst::Movzx { dst, src } => {
                self.emit_movzx(dst.as_physical(), src.as_physical());
            }
            X86Inst::TestRR { src1, src2 } => {
                self.emit_test_rr(src1.as_physical(), src2.as_physical());
            }
            X86Inst::Jz { label } => {
                self.emit_jcc(0x74, label); // JZ rel8 opcode
            }
            X86Inst::Jnz { label } => {
                self.emit_jcc(0x75, label); // JNZ rel8 opcode
            }
            X86Inst::Jo { label } => {
                self.emit_jcc(0x70, label); // JO rel8 opcode
            }
            X86Inst::Jno { label } => {
                self.emit_jcc(0x71, label); // JNO rel8 opcode
            }
            X86Inst::Jmp { label } => {
                self.emit_jmp(label);
            }
            X86Inst::Label { name } => {
                // Record the current code offset for this label
                self.labels.insert(name.clone(), self.code.len());
            }
            X86Inst::CallRel { symbol } => {
                self.emit_call_rel(symbol);
            }
            X86Inst::Syscall => {
                self.emit_syscall();
            }
            X86Inst::Ret => {
                self.emit_ret();
            }
            X86Inst::Pop { dst } => {
                self.emit_pop(dst.as_physical());
            }
        }
    }

    /// Emit `mov r32, imm32`.
    ///
    /// Encoding: [REX] B8+rd imm32
    /// - REX.B is needed for r8d-r15d
    /// - B8+rd is the opcode (B8 for eax, B9 for ecx, etc.)
    fn emit_mov_ri32(&mut self, dst: Reg, imm: i32) {
        let enc = dst.encoding();

        // REX prefix if needed (for R8-R15)
        if dst.needs_rex() {
            // REX.B = 1 (0x41)
            self.code.push(0x41);
        }

        // Opcode: B8 + (reg & 7)
        self.code.push(0xB8 + (enc & 7));

        // Immediate (32-bit little-endian)
        self.code.extend_from_slice(&imm.to_le_bytes());
    }

    /// Emit `mov r64, imm64`.
    ///
    /// Encoding: REX.W B8+rd imm64
    /// - REX.W = 1 for 64-bit operand size
    /// - REX.B = 1 for r8-r15
    fn emit_mov_ri64(&mut self, dst: Reg, imm: i64) {
        let enc = dst.encoding();

        // REX prefix: W=1 (0x48), add B=1 (0x01) if needed
        let rex = 0x48 | if dst.needs_rex() { 0x01 } else { 0x00 };
        self.code.push(rex);

        // Opcode: B8 + (reg & 7)
        self.code.push(0xB8 + (enc & 7));

        // Immediate (64-bit little-endian)
        self.code.extend_from_slice(&imm.to_le_bytes());
    }

    /// Emit `mov r64, r64`.
    ///
    /// Encoding: REX.W 89 /r (mov r/m64, r64)
    /// - REX.W = 1 for 64-bit operand size
    /// - REX.R = 1 if src is r8-r15
    /// - REX.B = 1 if dst is r8-r15
    /// - ModR/M byte: mod=11 (register), reg=src, r/m=dst
    fn emit_mov_rr(&mut self, dst: Reg, src: Reg) {
        let dst_enc = dst.encoding();
        let src_enc = src.encoding();

        // REX prefix: W=1, R=src.needs_rex, B=dst.needs_rex
        let rex = 0x48
            | if src.needs_rex() { 0x04 } else { 0x00 }  // REX.R
            | if dst.needs_rex() { 0x01 } else { 0x00 }; // REX.B
        self.code.push(rex);

        // Opcode: 89 (mov r/m64, r64)
        self.code.push(0x89);

        // ModR/M: mod=11 (register-to-register), reg=src, r/m=dst
        let modrm = 0xC0 | ((src_enc & 7) << 3) | (dst_enc & 7);
        self.code.push(modrm);
    }

    /// Emit `mov r64, [base + offset]` - Load from memory.
    ///
    /// Encoding: REX.W 8B /r (mov r64, r/m64)
    fn emit_mov_rm(&mut self, dst: Reg, base: Reg, offset: i32) {
        let dst_enc = dst.encoding();
        let base_enc = base.encoding();

        // REX prefix: W=1 for 64-bit, R for dst, B for base
        let rex = 0x48
            | if dst.needs_rex() { 0x04 } else { 0x00 }  // REX.R
            | if base.needs_rex() { 0x01 } else { 0x00 }; // REX.B
        self.code.push(rex);

        // Opcode: 8B (mov r64, r/m64)
        self.code.push(0x8B);

        // ModR/M and optional SIB/displacement
        self.emit_modrm_memory(dst_enc, base_enc, offset);
    }

    /// Emit `mov [base + offset], r64` - Store to memory.
    ///
    /// Encoding: REX.W 89 /r (mov r/m64, r64)
    fn emit_mov_mr(&mut self, base: Reg, offset: i32, src: Reg) {
        let src_enc = src.encoding();
        let base_enc = base.encoding();

        // REX prefix: W=1 for 64-bit, R for src, B for base
        let rex = 0x48
            | if src.needs_rex() { 0x04 } else { 0x00 }  // REX.R
            | if base.needs_rex() { 0x01 } else { 0x00 }; // REX.B
        self.code.push(rex);

        // Opcode: 89 (mov r/m64, r64)
        self.code.push(0x89);

        // ModR/M and optional SIB/displacement
        self.emit_modrm_memory(src_enc, base_enc, offset);
    }

    /// Emit ModR/M byte (and SIB/displacement if needed) for memory operand [base + offset].
    ///
    /// This handles the complex x86 addressing mode encoding.
    fn emit_modrm_memory(&mut self, reg: u8, base: u8, offset: i32) {
        // For RBP-based addressing (common for stack locals), we need:
        // - mod=01 for 8-bit displacement or mod=10 for 32-bit displacement
        // - r/m=101 (RBP) requires a displacement (no [rbp] form exists, only [rbp+disp])
        // - RSP (r/m=100) requires a SIB byte

        let base_bits = base & 7;

        if base_bits == 4 {
            // RSP/R12 - needs SIB byte
            if offset >= -128 && offset <= 127 {
                // mod=01 (8-bit displacement), r/m=100 (SIB follows)
                let modrm = 0x44 | ((reg & 7) << 3);
                self.code.push(modrm);
                // SIB: scale=00, index=100 (none), base=RSP
                self.code.push(0x24);
                // 8-bit displacement
                self.code.push(offset as u8);
            } else {
                // mod=10 (32-bit displacement), r/m=100 (SIB follows)
                let modrm = 0x84 | ((reg & 7) << 3);
                self.code.push(modrm);
                // SIB: scale=00, index=100 (none), base=RSP
                self.code.push(0x24);
                // 32-bit displacement
                self.code.extend_from_slice(&offset.to_le_bytes());
            }
        } else if base_bits == 5 && offset == 0 {
            // RBP/R13 with no displacement - must use [rbp+0] encoding
            // mod=01 (8-bit displacement), r/m=101 (RBP)
            let modrm = 0x45 | ((reg & 7) << 3);
            self.code.push(modrm);
            self.code.push(0x00); // 8-bit displacement of 0
        } else if offset >= -128 && offset <= 127 {
            // 8-bit displacement
            // mod=01, r/m=base
            let modrm = 0x40 | ((reg & 7) << 3) | base_bits;
            self.code.push(modrm);
            self.code.push(offset as u8);
        } else {
            // 32-bit displacement
            // mod=10, r/m=base
            let modrm = 0x80 | ((reg & 7) << 3) | base_bits;
            self.code.push(modrm);
            self.code.extend_from_slice(&offset.to_le_bytes());
        }
    }

    /// Emit `syscall`.
    ///
    /// Encoding: 0F 05
    fn emit_syscall(&mut self) {
        self.code.push(0x0F);
        self.code.push(0x05);
    }

    /// Emit `ret`.
    ///
    /// Encoding: C3
    fn emit_ret(&mut self) {
        self.code.push(0xC3);
    }

    /// Emit `pop r64`.
    ///
    /// Encoding: [REX.B] 58+rd
    /// - REX.B is needed for r8-r15
    fn emit_pop(&mut self, dst: Reg) {
        let enc = dst.encoding();

        // REX prefix if needed (for R8-R15)
        if dst.needs_rex() {
            // REX.B = 1 (0x41)
            self.code.push(0x41);
        }

        // Opcode: 58 + (reg & 7)
        self.code.push(0x58 + (enc & 7));
    }

    /// Emit `call rel32` with a relocation.
    ///
    /// Encoding: E8 rel32
    /// The rel32 is a placeholder (0x00000000) that will be patched by the linker.
    fn emit_call_rel(&mut self, symbol: &str) {
        // Opcode: E8 (call rel32)
        self.code.push(0xE8);

        // The relocation offset points to the rel32 displacement
        let reloc_offset = self.code.len() as u64;

        // Placeholder for rel32 (will be filled by linker)
        self.code.extend_from_slice(&[0x00, 0x00, 0x00, 0x00]);

        // Record relocation: PC-relative, addend = -4 because the displacement
        // is calculated from the end of the instruction (after the 4-byte displacement)
        self.relocations.push(EmittedRelocation {
            offset: reloc_offset,
            symbol: symbol.to_string(),
            addend: -4,
        });
    }

    /// Emit `add r32, r32`.
    ///
    /// Encoding: [REX] 01 /r (add r/m32, r32)
    /// We use 32-bit operand size for i32 values.
    fn emit_add_rr(&mut self, dst: Reg, src: Reg) {
        let dst_enc = dst.encoding();
        let src_enc = src.encoding();

        // REX prefix if needed
        if src.needs_rex() || dst.needs_rex() {
            let rex = 0x40
                | if src.needs_rex() { 0x04 } else { 0x00 }  // REX.R
                | if dst.needs_rex() { 0x01 } else { 0x00 }; // REX.B
            self.code.push(rex);
        }

        // Opcode: 01 (add r/m32, r32)
        self.code.push(0x01);

        // ModR/M: mod=11 (register-to-register), reg=src, r/m=dst
        let modrm = 0xC0 | ((src_enc & 7) << 3) | (dst_enc & 7);
        self.code.push(modrm);
    }

    /// Emit `sub r32, r32`.
    ///
    /// Encoding: [REX] 29 /r (sub r/m32, r32)
    fn emit_sub_rr(&mut self, dst: Reg, src: Reg) {
        let dst_enc = dst.encoding();
        let src_enc = src.encoding();

        // REX prefix if needed
        if src.needs_rex() || dst.needs_rex() {
            let rex = 0x40
                | if src.needs_rex() { 0x04 } else { 0x00 }  // REX.R
                | if dst.needs_rex() { 0x01 } else { 0x00 }; // REX.B
            self.code.push(rex);
        }

        // Opcode: 29 (sub r/m32, r32)
        self.code.push(0x29);

        // ModR/M: mod=11 (register-to-register), reg=src, r/m=dst
        let modrm = 0xC0 | ((src_enc & 7) << 3) | (dst_enc & 7);
        self.code.push(modrm);
    }

    /// Emit `imul r32, r32`.
    ///
    /// Encoding: [REX] 0F AF /r (imul r32, r/m32)
    fn emit_imul_rr(&mut self, dst: Reg, src: Reg) {
        let dst_enc = dst.encoding();
        let src_enc = src.encoding();

        // REX prefix if needed
        if dst.needs_rex() || src.needs_rex() {
            let rex = 0x40
                | if dst.needs_rex() { 0x04 } else { 0x00 }  // REX.R (dst is reg field)
                | if src.needs_rex() { 0x01 } else { 0x00 }; // REX.B (src is r/m field)
            self.code.push(rex);
        }

        // Opcode: 0F AF (imul r32, r/m32)
        self.code.push(0x0F);
        self.code.push(0xAF);

        // ModR/M: mod=11, reg=dst, r/m=src
        let modrm = 0xC0 | ((dst_enc & 7) << 3) | (src_enc & 7);
        self.code.push(modrm);
    }

    /// Emit `neg r32`.
    ///
    /// Encoding: [REX] F7 /3 (neg r/m32)
    fn emit_neg(&mut self, dst: Reg) {
        let dst_enc = dst.encoding();

        // REX prefix if needed
        if dst.needs_rex() {
            self.code.push(0x41); // REX.B
        }

        // Opcode: F7 (group 3 operations)
        self.code.push(0xF7);

        // ModR/M: mod=11, reg=3 (NEG), r/m=dst
        let modrm = 0xC0 | (3 << 3) | (dst_enc & 7);
        self.code.push(modrm);
    }

    /// Emit `xor r32, imm32`.
    ///
    /// Encoding: [REX] 81 /6 imm32 (xor r/m32, imm32)
    /// For small immediates we could use 83 /6 imm8 but let's keep it simple.
    fn emit_xor_ri(&mut self, dst: Reg, imm: i32) {
        let dst_enc = dst.encoding();

        // REX prefix if needed
        if dst.needs_rex() {
            self.code.push(0x41); // REX.B
        }

        // For small immediates (-128..127), use 83 /6 imm8
        if imm >= -128 && imm <= 127 {
            // Opcode: 83 (group 1, /6 for XOR with imm8)
            self.code.push(0x83);

            // ModR/M: mod=11, reg=6 (XOR), r/m=dst
            let modrm = 0xC0 | (6 << 3) | (dst_enc & 7);
            self.code.push(modrm);

            // 8-bit immediate
            self.code.push(imm as u8);
        } else {
            // Opcode: 81 (group 1, /6 for XOR with imm32)
            self.code.push(0x81);

            // ModR/M: mod=11, reg=6 (XOR), r/m=dst
            let modrm = 0xC0 | (6 << 3) | (dst_enc & 7);
            self.code.push(modrm);

            // 32-bit immediate
            self.code.extend_from_slice(&imm.to_le_bytes());
        }
    }

    /// Emit `and r32, r32`.
    ///
    /// Encoding: [REX] 21 /r (and r/m32, r32)
    fn emit_and_rr(&mut self, dst: Reg, src: Reg) {
        let dst_enc = dst.encoding();
        let src_enc = src.encoding();

        // REX prefix if needed
        if src.needs_rex() || dst.needs_rex() {
            let rex = 0x40
                | if src.needs_rex() { 0x04 } else { 0x00 }  // REX.R
                | if dst.needs_rex() { 0x01 } else { 0x00 }; // REX.B
            self.code.push(rex);
        }

        // Opcode: 21 (and r/m32, r32)
        self.code.push(0x21);

        // ModR/M: mod=11 (register-to-register), reg=src, r/m=dst
        let modrm = 0xC0 | ((src_enc & 7) << 3) | (dst_enc & 7);
        self.code.push(modrm);
    }

    /// Emit `or r32, r32`.
    ///
    /// Encoding: [REX] 09 /r (or r/m32, r32)
    fn emit_or_rr(&mut self, dst: Reg, src: Reg) {
        let dst_enc = dst.encoding();
        let src_enc = src.encoding();

        // REX prefix if needed
        if src.needs_rex() || dst.needs_rex() {
            let rex = 0x40
                | if src.needs_rex() { 0x04 } else { 0x00 }  // REX.R
                | if dst.needs_rex() { 0x01 } else { 0x00 }; // REX.B
            self.code.push(rex);
        }

        // Opcode: 09 (or r/m32, r32)
        self.code.push(0x09);

        // ModR/M: mod=11 (register-to-register), reg=src, r/m=dst
        let modrm = 0xC0 | ((src_enc & 7) << 3) | (dst_enc & 7);
        self.code.push(modrm);
    }

    /// Emit `cdq` - Sign-extend EAX to EDX:EAX.
    ///
    /// Encoding: 99
    fn emit_cdq(&mut self) {
        self.code.push(0x99);
    }

    /// Emit `idiv r32` - Signed divide EDX:EAX by r32.
    ///
    /// Encoding: [REX] F7 /7 (idiv r/m32)
    fn emit_idiv(&mut self, src: Reg) {
        let src_enc = src.encoding();

        // REX prefix if needed
        if src.needs_rex() {
            self.code.push(0x41); // REX.B
        }

        // Opcode: F7 (group 3 operations)
        self.code.push(0xF7);

        // ModR/M: mod=11, reg=7 (IDIV), r/m=src
        let modrm = 0xC0 | (7 << 3) | (src_enc & 7);
        self.code.push(modrm);
    }

    /// Emit `test r32, r32`.
    ///
    /// Encoding: [REX] 85 /r (test r/m32, r32)
    fn emit_test_rr(&mut self, src1: Reg, src2: Reg) {
        let src1_enc = src1.encoding();
        let src2_enc = src2.encoding();

        // REX prefix if needed
        if src2.needs_rex() || src1.needs_rex() {
            let rex = 0x40
                | if src2.needs_rex() { 0x04 } else { 0x00 }  // REX.R
                | if src1.needs_rex() { 0x01 } else { 0x00 }; // REX.B
            self.code.push(rex);
        }

        // Opcode: 85 (test r/m32, r32)
        self.code.push(0x85);

        // ModR/M: mod=11, reg=src2, r/m=src1
        let modrm = 0xC0 | ((src2_enc & 7) << 3) | (src1_enc & 7);
        self.code.push(modrm);
    }

    /// Emit `cmp r32, r32`.
    ///
    /// Encoding: [REX] 39 /r (cmp r/m32, r32)
    fn emit_cmp_rr(&mut self, src1: Reg, src2: Reg) {
        let src1_enc = src1.encoding();
        let src2_enc = src2.encoding();

        // REX prefix if needed
        if src2.needs_rex() || src1.needs_rex() {
            let rex = 0x40
                | if src2.needs_rex() { 0x04 } else { 0x00 }  // REX.R
                | if src1.needs_rex() { 0x01 } else { 0x00 }; // REX.B
            self.code.push(rex);
        }

        // Opcode: 39 (cmp r/m32, r32)
        self.code.push(0x39);

        // ModR/M: mod=11, reg=src2, r/m=src1
        let modrm = 0xC0 | ((src2_enc & 7) << 3) | (src1_enc & 7);
        self.code.push(modrm);
    }

    /// Emit `cmp r32, imm32`.
    ///
    /// Encoding: [REX] 81 /7 imm32 (cmp r/m32, imm32)
    fn emit_cmp_ri(&mut self, src: Reg, imm: i32) {
        let src_enc = src.encoding();

        // REX prefix if needed
        if src.needs_rex() {
            self.code.push(0x41); // REX.B
        }

        // Opcode: 81 (group 1, /7 for CMP)
        self.code.push(0x81);

        // ModR/M: mod=11, reg=7 (CMP), r/m=src
        let modrm = 0xC0 | (7 << 3) | (src_enc & 7);
        self.code.push(modrm);

        // Immediate (32-bit little-endian)
        self.code.extend_from_slice(&imm.to_le_bytes());
    }

    /// Emit `setcc r8` - Set byte based on condition code.
    ///
    /// Encoding: [REX] 0F 9x /0 (setcc r/m8)
    /// The opcode byte (9x) varies by condition.
    fn emit_setcc(&mut self, opcode: u8, dst: Reg) {
        let dst_enc = dst.encoding();

        // REX prefix if needed for extended registers
        // Note: SETcc operates on 8-bit registers, but we use 64-bit names
        if dst.needs_rex() {
            self.code.push(0x41); // REX.B
        }

        // Two-byte opcode: 0F 9x
        self.code.push(0x0F);
        self.code.push(opcode);

        // ModR/M: mod=11, reg=0, r/m=dst
        let modrm = 0xC0 | (dst_enc & 7);
        self.code.push(modrm);
    }

    /// Emit `movzx r32, r8` - Move with zero-extend (byte to dword).
    ///
    /// Encoding: [REX] 0F B6 /r (movzx r32, r/m8)
    fn emit_movzx(&mut self, dst: Reg, src: Reg) {
        let dst_enc = dst.encoding();
        let src_enc = src.encoding();

        // REX prefix if needed
        if dst.needs_rex() || src.needs_rex() {
            let rex = 0x40
                | if dst.needs_rex() { 0x04 } else { 0x00 }  // REX.R
                | if src.needs_rex() { 0x01 } else { 0x00 }; // REX.B
            self.code.push(rex);
        }

        // Two-byte opcode: 0F B6 (movzx r32, r/m8)
        self.code.push(0x0F);
        self.code.push(0xB6);

        // ModR/M: mod=11, reg=dst, r/m=src
        let modrm = 0xC0 | ((dst_enc & 7) << 3) | (src_enc & 7);
        self.code.push(modrm);
    }

    /// Emit `jmp rel8` - Unconditional jump.
    ///
    /// Encoding: EB rel8
    fn emit_jmp(&mut self, label: &str) {
        // Opcode: EB (jmp rel8)
        self.code.push(0xEB);

        // Record fixup location and emit placeholder for rel8
        let fixup_offset = self.code.len();
        self.code.push(0x00); // Placeholder, will be patched

        self.fixups.push(Fixup {
            offset: fixup_offset,
            label: label.to_string(),
        });
    }

    /// Emit a conditional jump with rel8 encoding.
    ///
    /// The opcode is the condition-specific byte (e.g., 0x74 for JZ, 0x75 for JNZ).
    /// We use rel8 encoding since our jumps are short (within +-127 bytes).
    fn emit_jcc(&mut self, opcode: u8, label: &str) {
        // Emit opcode
        self.code.push(opcode);

        // Record fixup location and emit placeholder for rel8
        let fixup_offset = self.code.len();
        self.code.push(0x00); // Placeholder, will be patched

        self.fixups.push(Fixup {
            offset: fixup_offset,
            label: label.to_string(),
        });
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    use super::super::mir::Operand;

    fn emit_single(inst: X86Inst) -> Vec<u8> {
        let mut mir = X86Mir::new();
        mir.push(inst);
        Emitter::new(&mir, 0).emit().0
    }

    #[test]
    fn test_mov_eax_imm32() {
        let code = emit_single(X86Inst::MovRI32 {
            dst: Operand::Physical(Reg::Rax),
            imm: 42,
        });
        // mov eax, 42 -> B8 2A 00 00 00
        assert_eq!(code, vec![0xB8, 0x2A, 0x00, 0x00, 0x00]);
    }

    #[test]
    fn test_mov_edi_imm32() {
        let code = emit_single(X86Inst::MovRI32 {
            dst: Operand::Physical(Reg::Rdi),
            imm: 60,
        });
        // mov edi, 60 -> BF 3C 00 00 00
        assert_eq!(code, vec![0xBF, 0x3C, 0x00, 0x00, 0x00]);
    }

    #[test]
    fn test_mov_r10d_imm32() {
        let code = emit_single(X86Inst::MovRI32 {
            dst: Operand::Physical(Reg::R10),
            imm: 42,
        });
        // mov r10d, 42 -> 41 BA 2A 00 00 00
        assert_eq!(code, vec![0x41, 0xBA, 0x2A, 0x00, 0x00, 0x00]);
    }

    #[test]
    fn test_mov_rax_imm64() {
        let code = emit_single(X86Inst::MovRI64 {
            dst: Operand::Physical(Reg::Rax),
            imm: 0x1_0000_0000,
        });
        // mov rax, 0x100000000 -> 48 B8 00 00 00 00 01 00 00 00
        assert_eq!(
            code,
            vec![0x48, 0xB8, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00]
        );
    }

    #[test]
    fn test_mov_r10_imm64() {
        let code = emit_single(X86Inst::MovRI64 {
            dst: Operand::Physical(Reg::R10),
            imm: 0x1_0000_0000,
        });
        // mov r10, 0x100000000 -> 49 BA 00 00 00 00 01 00 00 00
        assert_eq!(
            code,
            vec![0x49, 0xBA, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00]
        );
    }

    #[test]
    fn test_mov_rdi_rax() {
        let code = emit_single(X86Inst::MovRR {
            dst: Operand::Physical(Reg::Rdi),
            src: Operand::Physical(Reg::Rax),
        });
        // mov rdi, rax -> 48 89 C7
        assert_eq!(code, vec![0x48, 0x89, 0xC7]);
    }

    #[test]
    fn test_mov_rdi_r10() {
        let code = emit_single(X86Inst::MovRR {
            dst: Operand::Physical(Reg::Rdi),
            src: Operand::Physical(Reg::R10),
        });
        // mov rdi, r10 -> 4C 89 D7
        assert_eq!(code, vec![0x4C, 0x89, 0xD7]);
    }

    #[test]
    fn test_mov_r10_rdi() {
        let code = emit_single(X86Inst::MovRR {
            dst: Operand::Physical(Reg::R10),
            src: Operand::Physical(Reg::Rdi),
        });
        // mov r10, rdi -> 49 89 FA
        assert_eq!(code, vec![0x49, 0x89, 0xFA]);
    }

    #[test]
    fn test_syscall() {
        let code = emit_single(X86Inst::Syscall);
        assert_eq!(code, vec![0x0F, 0x05]);
    }

    #[test]
    fn test_ret() {
        let code = emit_single(X86Inst::Ret);
        assert_eq!(code, vec![0xC3]);
    }

    #[test]
    fn test_full_exit_sequence() {
        // mov r10d, 42
        // mov rdi, r10
        // mov eax, 60
        // syscall
        let mut mir = X86Mir::new();
        mir.push(X86Inst::MovRI32 {
            dst: Operand::Physical(Reg::R10),
            imm: 42,
        });
        mir.push(X86Inst::MovRR {
            dst: Operand::Physical(Reg::Rdi),
            src: Operand::Physical(Reg::R10),
        });
        mir.push(X86Inst::MovRI32 {
            dst: Operand::Physical(Reg::Rax),
            imm: 60,
        });
        mir.push(X86Inst::Syscall);

        let (code, _) = Emitter::new(&mir, 0).emit();

        // 41 BA 2A 00 00 00  mov r10d, 42
        // 4C 89 D7           mov rdi, r10
        // B8 3C 00 00 00     mov eax, 60
        // 0F 05              syscall
        assert_eq!(
            code,
            vec![
                0x41, 0xBA, 0x2A, 0x00, 0x00, 0x00, // mov r10d, 42
                0x4C, 0x89, 0xD7,                   // mov rdi, r10
                0xB8, 0x3C, 0x00, 0x00, 0x00,       // mov eax, 60
                0x0F, 0x05                          // syscall
            ]
        );
    }

    #[test]
    fn test_call_rel() {
        let mut mir = X86Mir::new();
        mir.push(X86Inst::CallRel {
            symbol: "__rue_exit".into(),
        });

        let (code, relocs) = Emitter::new(&mir, 0).emit();

        // call rel32 -> E8 00 00 00 00
        assert_eq!(code, vec![0xE8, 0x00, 0x00, 0x00, 0x00]);

        // Should have one relocation
        assert_eq!(relocs.len(), 1);
        assert_eq!(relocs[0].offset, 1); // After the opcode
        assert_eq!(relocs[0].symbol, "__rue_exit");
        assert_eq!(relocs[0].addend, -4);
    }

    // =========================================================================
    // Arithmetic instruction tests
    // =========================================================================

    #[test]
    fn test_add_eax_ecx() {
        let code = emit_single(X86Inst::AddRR {
            dst: Operand::Physical(Reg::Rax),
            src: Operand::Physical(Reg::Rcx),
        });
        // add eax, ecx -> 01 C8
        assert_eq!(code, vec![0x01, 0xC8]);
    }

    #[test]
    fn test_add_r10d_r11d() {
        let code = emit_single(X86Inst::AddRR {
            dst: Operand::Physical(Reg::R10),
            src: Operand::Physical(Reg::R11),
        });
        // add r10d, r11d -> 45 01 DA
        assert_eq!(code, vec![0x45, 0x01, 0xDA]);
    }

    #[test]
    fn test_sub_eax_ecx() {
        let code = emit_single(X86Inst::SubRR {
            dst: Operand::Physical(Reg::Rax),
            src: Operand::Physical(Reg::Rcx),
        });
        // sub eax, ecx -> 29 C8
        assert_eq!(code, vec![0x29, 0xC8]);
    }

    #[test]
    fn test_imul_eax_ecx() {
        let code = emit_single(X86Inst::ImulRR {
            dst: Operand::Physical(Reg::Rax),
            src: Operand::Physical(Reg::Rcx),
        });
        // imul eax, ecx -> 0F AF C1
        assert_eq!(code, vec![0x0F, 0xAF, 0xC1]);
    }

    #[test]
    fn test_neg_eax() {
        let code = emit_single(X86Inst::Neg {
            dst: Operand::Physical(Reg::Rax),
        });
        // neg eax -> F7 D8
        assert_eq!(code, vec![0xF7, 0xD8]);
    }

    #[test]
    fn test_neg_r10d() {
        let code = emit_single(X86Inst::Neg {
            dst: Operand::Physical(Reg::R10),
        });
        // neg r10d -> 41 F7 DA
        assert_eq!(code, vec![0x41, 0xF7, 0xDA]);
    }

    #[test]
    fn test_cdq() {
        let code = emit_single(X86Inst::Cdq);
        // cdq -> 99
        assert_eq!(code, vec![0x99]);
    }

    #[test]
    fn test_idiv_ecx() {
        let code = emit_single(X86Inst::IdivR {
            src: Operand::Physical(Reg::Rcx),
        });
        // idiv ecx -> F7 F9
        assert_eq!(code, vec![0xF7, 0xF9]);
    }

    #[test]
    fn test_idiv_r10d() {
        let code = emit_single(X86Inst::IdivR {
            src: Operand::Physical(Reg::R10),
        });
        // idiv r10d -> 41 F7 FA
        assert_eq!(code, vec![0x41, 0xF7, 0xFA]);
    }

    #[test]
    fn test_test_eax_eax() {
        let code = emit_single(X86Inst::TestRR {
            src1: Operand::Physical(Reg::Rax),
            src2: Operand::Physical(Reg::Rax),
        });
        // test eax, eax -> 85 C0
        assert_eq!(code, vec![0x85, 0xC0]);
    }

    // =========================================================================
    // Memory instruction tests (MovRM, MovMR)
    // =========================================================================

    #[test]
    fn test_mov_rax_rbp_minus_8() {
        // mov rax, [rbp-8] - Load from first local variable slot
        let code = emit_single(X86Inst::MovRM {
            dst: Operand::Physical(Reg::Rax),
            base: Reg::Rbp,
            offset: -8,
        });
        // mov rax, [rbp-8] -> 48 8B 45 F8
        // REX.W=1 (0x48), opcode 8B, ModRM: mod=01 r/m=101(rbp) reg=000(rax), disp8=-8
        assert_eq!(code, vec![0x48, 0x8B, 0x45, 0xF8]);
    }

    #[test]
    fn test_mov_rbp_minus_8_rax() {
        // mov [rbp-8], rax - Store to first local variable slot
        let code = emit_single(X86Inst::MovMR {
            base: Reg::Rbp,
            offset: -8,
            src: Operand::Physical(Reg::Rax),
        });
        // mov [rbp-8], rax -> 48 89 45 F8
        // REX.W=1 (0x48), opcode 89, ModRM: mod=01 r/m=101(rbp) reg=000(rax), disp8=-8
        assert_eq!(code, vec![0x48, 0x89, 0x45, 0xF8]);
    }

    #[test]
    fn test_mov_r10_rbp_minus_16() {
        // mov r10, [rbp-16] - Load from second local with extended register
        let code = emit_single(X86Inst::MovRM {
            dst: Operand::Physical(Reg::R10),
            base: Reg::Rbp,
            offset: -16,
        });
        // mov r10, [rbp-16] -> 4C 8B 55 F0
        // REX.W=1 REX.R=1 (0x4C), opcode 8B, ModRM: mod=01 r/m=101(rbp) reg=010(r10), disp8=-16
        assert_eq!(code, vec![0x4C, 0x8B, 0x55, 0xF0]);
    }

    #[test]
    fn test_mov_rbp_minus_16_r10() {
        // mov [rbp-16], r10 - Store to second local with extended register
        let code = emit_single(X86Inst::MovMR {
            base: Reg::Rbp,
            offset: -16,
            src: Operand::Physical(Reg::R10),
        });
        // mov [rbp-16], r10 -> 4C 89 55 F0
        // REX.W=1 REX.R=1 (0x4C), opcode 89, ModRM: mod=01 r/m=101(rbp) reg=010(r10), disp8=-16
        assert_eq!(code, vec![0x4C, 0x89, 0x55, 0xF0]);
    }

    #[test]
    fn test_mov_rm_large_offset() {
        // mov rax, [rbp-256] - Load with 32-bit displacement (offset too large for 8-bit)
        let code = emit_single(X86Inst::MovRM {
            dst: Operand::Physical(Reg::Rax),
            base: Reg::Rbp,
            offset: -256,
        });
        // mov rax, [rbp-256] -> 48 8B 85 00 FF FF FF
        // REX.W=1, opcode 8B, ModRM: mod=10 r/m=101(rbp) reg=000(rax), disp32=-256
        assert_eq!(code, vec![0x48, 0x8B, 0x85, 0x00, 0xFF, 0xFF, 0xFF]);
    }

    // =========================================================================
    // Pop instruction tests
    // =========================================================================

    #[test]
    fn test_pop_rbp() {
        let code = emit_single(X86Inst::Pop {
            dst: Operand::Physical(Reg::Rbp),
        });
        // pop rbp -> 5D
        assert_eq!(code, vec![0x5D]);
    }

    #[test]
    fn test_pop_rax() {
        let code = emit_single(X86Inst::Pop {
            dst: Operand::Physical(Reg::Rax),
        });
        // pop rax -> 58
        assert_eq!(code, vec![0x58]);
    }

    #[test]
    fn test_pop_r10() {
        let code = emit_single(X86Inst::Pop {
            dst: Operand::Physical(Reg::R10),
        });
        // pop r10 -> 41 5A
        assert_eq!(code, vec![0x41, 0x5A]);
    }

    // =========================================================================
    // Prologue tests
    // =========================================================================

    #[test]
    fn test_prologue_one_local() {
        // With 1 local, we need 8 bytes, aligned to 16 = 16 bytes
        let mir = X86Mir::new();
        let (code, _) = Emitter::new(&mir, 1).emit();

        // push rbp: 55
        // mov rbp, rsp: 48 89 E5
        // sub rsp, 16: 48 81 EC 10 00 00 00
        assert_eq!(
            code,
            vec![
                0x55,                               // push rbp
                0x48, 0x89, 0xE5,                   // mov rbp, rsp
                0x48, 0x81, 0xEC, 0x10, 0x00, 0x00, 0x00, // sub rsp, 16
            ]
        );
    }

    #[test]
    fn test_no_prologue_no_locals() {
        // With 0 locals, no prologue should be emitted
        let mir = X86Mir::new();
        let (code, _) = Emitter::new(&mir, 0).emit();
        assert!(code.is_empty());
    }
}
