<?xml version='1.0' encoding='utf-8'?>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd">
	<name>WB32F10x</name>
	<version>1.2</version>
	<description>WB32F10x</description>
	<licenseText>ARM Limited (ARM) is supplying this software for use with Cortex-M
    processor based microcontroller, but can be equally used for other
    suitable  processor architectures. This file can be freely distributed.
    Modifications to this file shall be clearly marked.

    THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
    OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
    MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
    ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
    CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.</licenseText>
	<cpu>
		<name>CM3</name>
		<revision>r2p0</revision>
		<endian>little</endian>
		<mpuPresent>true</mpuPresent>
		<fpuPresent>false</fpuPresent>
		<nvicPrioBits>4</nvicPrioBits>
		<vendorSystickConfig>false</vendorSystickConfig>
	</cpu>
	<addressUnitBits>8</addressUnitBits>
	<width>32</width>
	<size>0x20</size>
	<resetValue>0x0</resetValue>
	<resetMask>0xFFFFFFFF</resetMask>
	<peripherals>
		<peripheral>
			<name>CRC</name>
			<description>Cyclic Redundancy Check</description>
			<groupName>CRC</groupName>
			<baseAddress>0x40014800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>MODE</name>
					<displayName>MODE</displayName>
					<description>CRC mode register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CRC_POLY</name>
							<description>Select CRC polynomial field</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>BIT_RVS_WR</name>
							<description>Select bit order for CRC_WR_DATA</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CMPL_WR</name>
							<description>Select one's complement for CRC_WR_DATA</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>BIT_RVS_SUM</name>
							<description>Select bit order revers for CRC_SUM</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>CMPL_SUM</name>
							<description>Select one's complement for CRC_SUM</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>SEED_OP</name>
							<description>CRC seed option set</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>SEED_SET</name>
							<description>Load seed to CRC generator</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SEED</name>
					<displayName>SEED</displayName>
					<description>CRC seed register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000FFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SEED</name>
							<description>CRC seed value</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SUM</name>
					<displayName>SUM</displayName>
					<description>CRC checksum register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000FFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SUM</name>
							<description>CRC checksum</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>WDATA</name>
					<displayName>WDATA</displayName>
					<description>CRC data register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>WDATA</name>
							<description>CRC data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RNG</name>
			<description>Random Number Generator</description>
			<groupName>RNG</groupName>
			<baseAddress>0x4000B800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>RAND</name>
					<displayName>RAND</displayName>
					<description>Random number generator register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAND</name>
							<description>Generated 8-bit random number</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>STOP</name>
					<displayName>STOP</displayName>
					<description>RNG STOP register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>STOP</name>
							<description>RNG STOP control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>PWR</name>
			<description>Power control</description>
			<groupName>PWR</groupName>
			<baseAddress>0x40010000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>PVD</name>
				<description>PVD through EXTI Line detection interrupt</description>
				<value>1</value>
			</interrupt>
			<registers>
				<register>
					<name>CR0</name>
					<displayName>CR0</displayName>
					<description>Power control register 0</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DBP</name>
							<description>Disable the write protection for backup domain registers</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>REGMODE</name>
							<description>Configure the state of the voltage regulator when it enters stop mode</description>
							<bitRange>[2:1]</bitRange>
						</field>
						<field>
							<name>FCLKSD</name>
							<description>Reduce the frequency of Cortex ® -M3 FCLK</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>PDDS</name>
							<description>Configure the working state of the device when the Cortex ® -M3 enters deep sleep mode</description>
							<bitRange>[6:5]</bitRange>
						</field>
						<field>
							<name>REGCFG</name>
							<description>Configure the voltage change direction of the voltage regulator</description>
							<bitRange>[8:7]</bitRange>
						</field>
						<field>
							<name>REGLVL</name>
							<description>Configure the step value of the voltage regulator</description>
							<bitRange>[11:9]</bitRange>
						</field>
						<field>
							<name>FREGMODE</name>
							<description>Configure the state of the flash regulator when it enters stop mode</description>
							<bitRange>[13:12]</bitRange>
						</field>
						<field>
							<name>BGMODE</name>
							<description>Configure the status of the bandgap when it enters the stop mode</description>
							<bitRange>[15:14]</bitRange>
						</field>
						<field>
							<name>PORMODE</name>
							<description>Configure the status of the POR BG when it enters stop mode</description>
							<bitRange>[16:16]</bitRange>
						</field>
						<field>
							<name>FLASHMODE</name>
							<description>Configure the state of the flash memory when it enters stop mode</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>S32KMODE</name>
							<description>Configure the state of 32K SRAM when it enters stop mode</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>S4KMODE</name>
							<description>Configure the state of 4K SRAM when it enters stop mode</description>
							<bitRange>[19:19]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Control register 1</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CWUF</name>
							<description>Clear WUF flag bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CSBF</name>
							<description>Clear SBF flag bit</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CSPF</name>
							<description>Clear SPF flag bit</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CCKF</name>
							<description>Clear CKF flag bit</description>
							<bitRange>[3:3]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>Control register 2</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>EWUP</name>
							<description>Enable WKUP pin</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SR0</name>
					<displayName>SR0</displayName>
					<description>Status register 0</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PVD0</name>
							<description>PVD output</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SR1</name>
					<displayName>SR1</displayName>
					<description>Status register 1</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>WUF</name>
							<description>Wakeup flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>SBF</name>
							<description>Standby flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SPF</name>
							<description>Stop flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CKF</name>
							<description>CKF Flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>GPREG0</name>
					<displayName>GPREG0</displayName>
					<description>General purpose register 0</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>GPREG0</name>
							<description>General purpose register 0</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>GPREG1</name>
					<displayName>GPREG1</displayName>
					<description>General purpose register 1</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>GPREG1</name>
							<description>General purpose register 1</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGR</name>
					<displayName>CFGR</displayName>
					<description>Configuration register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x000003BE</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LPCFG</name>
							<description>Configure the time to enter and exit low power mode</description>
							<bitRange>[12:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ANAKEY1</name>
					<displayName>ANAKEY1</displayName>
					<description>Analog enable register 1</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ANAKEY1</name>
							<description>Analog enable register 1</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ANAKEY2</name>
					<displayName>ANAKEY2</displayName>
					<description>Analog enable register 2</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ANAKEY2</name>
							<description>Analog enable register 2</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>BKP</name>
			<description>Backup registers</description>
			<groupName>BKP</groupName>
			<baseAddress>0x40015C00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>Tamper</name>
				<description>Tamper interrupt</description>
				<value>2</value>
			</interrupt>
			<registers>
				<register>
					<name>RTCCR</name>
					<displayName>RTCCR</displayName>
					<description>RTC signal output control register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CAL</name>
							<description>RTC clock calibration value</description>
							<bitRange>[6:0]</bitRange>
						</field>
						<field>
							<name>COO</name>
							<description>RTC clock calibration output enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>ASOE</name>
							<description>RTC alarm or second signal output enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>ASOS</name>
							<description>RTC output selection</description>
							<bitRange>[9:9]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CR</name>
					<displayName>CR</displayName>
					<description>Tamper pin control register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TPE</name>
							<description>TAMPER detection enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TPAL</name>
							<description>TAMPER pin active level</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CSR</name>
					<displayName>CSR</displayName>
					<description>Tamper control and status register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CTE</name>
							<description>Tamper event reset</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CTI</name>
							<description>Tamper interrupt reset</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TPIE</name>
							<description>Tamper interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>TEF</name>
							<description>Tamper event flag</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>TIF</name>
							<description>Tamper interrupt flag</description>
							<bitRange>[9:9]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR1</name>
					<displayName>DR1</displayName>
					<description>Backup data 1 register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR2</name>
					<displayName>DR2</displayName>
					<description>Backup data 2 register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR3</name>
					<displayName>DR3</displayName>
					<description>Backup data 3 register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR4</name>
					<displayName>DR4</displayName>
					<description>Backup data 4 register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR5</name>
					<displayName>DR5</displayName>
					<description>Backup data 5 register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR6</name>
					<displayName>DR6</displayName>
					<description>Backup data 6 register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR7</name>
					<displayName>DR7</displayName>
					<description>Backup data 7 register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR8</name>
					<displayName>DR8</displayName>
					<description>Backup data 8 register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR9</name>
					<displayName>DR9</displayName>
					<description>Backup data 9 register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR10</name>
					<displayName>DR10</displayName>
					<description>Backup data 10 register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR11</name>
					<displayName>DR11</displayName>
					<description>Backup data 11 register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR12</name>
					<displayName>DR12</displayName>
					<description>Backup data 12 register</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR13</name>
					<displayName>DR13</displayName>
					<description>Backup data 13 register</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR14</name>
					<displayName>DR14</displayName>
					<description>Backup data 14 register</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR15</name>
					<displayName>DR15</displayName>
					<description>Backup data 15 register</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR16</name>
					<displayName>DR16</displayName>
					<description>Backup data 16 register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR17</name>
					<displayName>DR17</displayName>
					<description>Backup data 17 register</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR18</name>
					<displayName>DR18</displayName>
					<description>Backup data 18 register</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR19</name>
					<displayName>DR19</displayName>
					<description>Backup data 19 register</description>
					<addressOffset>0x58</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR20</name>
					<displayName>DR20</displayName>
					<description>Backup data 20 register</description>
					<addressOffset>0x5C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR21</name>
					<displayName>DR21</displayName>
					<description>Backup data 21 register</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BDCR</name>
					<displayName>BDCR</displayName>
					<description>Backup domain control register</description>
					<addressOffset>0x100</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LSEON</name>
							<description>External low-speed oscillator enable Set and cleared by software</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>LSERDY</name>
							<description>External low-speed oscillator ready</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>LSEBYP</name>
							<description>External Low-speed oscillator bypass</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RTCSEL</name>
							<description>RTC clock source selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>RTCEN</name>
							<description>RTC clock enable control, software set or clear this bit</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>AFIO</name>
			<description>AFIO registers</description>
			<groupName>AFIO</groupName>
			<baseAddress>0x40001400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>EXTICR1</name>
					<displayName>EXTICR1</displayName>
					<description>External interrupt configuration register 1</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>4</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>0-3</dimIndex>
							<name>EXTI%s</name>
							<description>EXTI x configuration %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EXTICR2</name>
					<displayName>EXTICR2</displayName>
					<description>External interrupt configuration register 2</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>4</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>4-7</dimIndex>
							<name>EXTI%s</name>
							<description>EXTI x configuration %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EXTICR3</name>
					<displayName>EXTICR3</displayName>
					<description>External interrupt configuration register 3</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>4</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>8-11</dimIndex>
							<name>EXTI%s</name>
							<description>EXTI x configuration %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EXTICR4</name>
					<displayName>EXTICR4</displayName>
					<description>External interrupt configuration register 4</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>4</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>12-15</dimIndex>
							<name>EXTI%s</name>
							<description>EXTI x configuration %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GPIOA</name>
			<description>General-purpose and alternate-function I/O</description>
			<groupName>GPIO</groupName>
			<baseAddress>0x40000000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>MODER</name>
					<displayName>MODER</displayName>
					<description>GPIO port mode register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>MODER%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Mode</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Input</name>
									<description>Input mode</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Output</name>
									<description>General purpose output mode</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Alternate</name>
									<description>Alternate function mode</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Analog</name>
									<description>Analog mode</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OTYPER</name>
					<displayName>OTYPER</displayName>
					<description>GPIO port output type register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OTYPE%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[0:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Otype</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Push_Pull</name>
									<description>Output push pull</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Open_Drain</name>
									<description>Output open drain</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OSPEEDR</name>
					<displayName>OSPEEDR</displayName>
					<description>GPIO port output speed register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OSPEEDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Speed</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Speed</name>
									<description>High speed</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Speed</name>
									<description>Low speed</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PUPDR</name>
					<displayName>PUPDR</displayName>
					<description>GPIO port pull-up/pull-down register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>PUPDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Pupd</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Pull</name>
									<description>No pull-up or pull-down</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-up</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-down</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Reserved</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>IDR</name>
					<displayName>IDR</displayName>
					<description>GPIO port input data register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>IDR%s</name>
							<description>Port input data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ODR</name>
					<displayName>ODR</displayName>
					<description>GPIO port output data register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>0DR%s</name>
							<description>Port putput data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BSRR</name>
					<displayName>BSRR</displayName>
					<description>GPIO port bit set/reset register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BS%s</name>
							<description>Port x set bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BR%s</name>
							<description>Port x reset bit %s</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LCKR</name>
					<displayName>LCKR</displayName>
					<description>GPIO port configuration lock register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>LCK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCKK</name>
							<description>This bit can be read any time. It can only be modified using the lock key write sequence</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRL</name>
					<displayName>AFRL</displayName>
					<description>GPIO alternate function low register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>0-7</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRH</name>
					<displayName>AFRH</displayName>
					<description>GPIO alternate function high register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>8-15</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMIT</name>
					<displayName>SMIT</displayName>
					<description>GPIO Port Schmitt Register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000007</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>SMIT%s</name>
							<description>Port x configuration bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CURRENT</name>
					<displayName>CURRENT</displayName>
					<description>GPIO Port driver register</description>
					<addressOffset>0X2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CURRENT%s</name>
							<description>Port x configuration bits %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGMSK</name>
					<displayName>CFGMSK</displayName>
					<description>GPIO Port configuration auxiliary register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CFGMSK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GPIOB</name>
			<description>General-purpose and alternate-function I/O</description>
			<groupName>GPIO</groupName>
			<baseAddress>0x40000400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>MODER</name>
					<displayName>MODER</displayName>
					<description>GPIO port mode register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>MODER%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Mode</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Input</name>
									<description>Input mode</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Output</name>
									<description>General purpose output mode</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Alternate</name>
									<description>Alternate function mode</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Analog</name>
									<description>Analog mode</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OTYPER</name>
					<displayName>OTYPER</displayName>
					<description>GPIO port output type register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OTYPE%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[0:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Otype</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Push_Pull</name>
									<description>Output push pull</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Open_Drain</name>
									<description>Output open drain</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OSPEEDR</name>
					<displayName>OSPEEDR</displayName>
					<description>GPIO port output speed register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OSPEEDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Speed</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Speed</name>
									<description>High speed</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Speed</name>
									<description>Low speed</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PUPDR</name>
					<displayName>PUPDR</displayName>
					<description>GPIO port pull-up/pull-down register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>PUPDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Pupd</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Pull</name>
									<description>No pull-up or pull-down</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-up</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-down</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Reserved</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>IDR</name>
					<displayName>IDR</displayName>
					<description>GPIO port input data register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>IDR%s</name>
							<description>Port input data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ODR</name>
					<displayName>ODR</displayName>
					<description>GPIO port output data register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>0DR%s</name>
							<description>Port putput data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BSRR</name>
					<displayName>BSRR</displayName>
					<description>GPIO port bit set/reset register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BS%s</name>
							<description>Port x set bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BR%s</name>
							<description>Port x reset bit %s</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LCKR</name>
					<displayName>LCKR</displayName>
					<description>GPIO port configuration lock register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>LCK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCKK</name>
							<description>This bit can be read any time. It can only be modified using the lock key write sequence</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRL</name>
					<displayName>AFRL</displayName>
					<description>GPIO alternate function low register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>0-7</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRH</name>
					<displayName>AFRH</displayName>
					<description>GPIO alternate function high register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>8-15</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMIT</name>
					<displayName>SMIT</displayName>
					<description>GPIO Port Schmitt Register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000007</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>SMIT%s</name>
							<description>Port x configuration bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CURRENT</name>
					<displayName>CURRENT</displayName>
					<description>GPIO Port driver register</description>
					<addressOffset>0X2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CURRENT%s</name>
							<description>Port x configuration bits %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGMSK</name>
					<displayName>CFGMSK</displayName>
					<description>GPIO Port configuration auxiliary register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CFGMSK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GPIOC</name>
			<description>General-purpose and alternate-function I/O</description>
			<groupName>GPIO</groupName>
			<baseAddress>0x40000800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>MODER</name>
					<displayName>MODER</displayName>
					<description>GPIO port mode register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>MODER%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Mode</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Input</name>
									<description>Input mode</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Output</name>
									<description>General purpose output mode</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Alternate</name>
									<description>Alternate function mode</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Analog</name>
									<description>Analog mode</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OTYPER</name>
					<displayName>OTYPER</displayName>
					<description>GPIO port output type register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OTYPE%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[0:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Otype</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Push_Pull</name>
									<description>Output push pull</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Open_Drain</name>
									<description>Output open drain</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OSPEEDR</name>
					<displayName>OSPEEDR</displayName>
					<description>GPIO port output speed register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OSPEEDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Speed</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Speed</name>
									<description>High speed</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Speed</name>
									<description>Low speed</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PUPDR</name>
					<displayName>PUPDR</displayName>
					<description>GPIO port pull-up/pull-down register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>PUPDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Pupd</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Pull</name>
									<description>No pull-up or pull-down</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-up</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-down</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Reserved</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>IDR</name>
					<displayName>IDR</displayName>
					<description>GPIO port input data register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>IDR%s</name>
							<description>Port input data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ODR</name>
					<displayName>ODR</displayName>
					<description>GPIO port output data register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>0DR%s</name>
							<description>Port putput data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BSRR</name>
					<displayName>BSRR</displayName>
					<description>GPIO port bit set/reset register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BS%s</name>
							<description>Port x set bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BR%s</name>
							<description>Port x reset bit %s</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LCKR</name>
					<displayName>LCKR</displayName>
					<description>GPIO port configuration lock register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>LCK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCKK</name>
							<description>This bit can be read any time. It can only be modified using the lock key write sequence</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRL</name>
					<displayName>AFRL</displayName>
					<description>GPIO alternate function low register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>0-7</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRH</name>
					<displayName>AFRH</displayName>
					<description>GPIO alternate function high register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>8-15</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMIT</name>
					<displayName>SMIT</displayName>
					<description>GPIO Port Schmitt Register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000007</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>SMIT%s</name>
							<description>Port x configuration bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CURRENT</name>
					<displayName>CURRENT</displayName>
					<description>GPIO Port driver register</description>
					<addressOffset>0X2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CURRENT%s</name>
							<description>Port x configuration bits %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGMSK</name>
					<displayName>CFGMSK</displayName>
					<description>GPIO Port configuration auxiliary register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CFGMSK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GPIOD</name>
			<description>General-purpose and alternate-function I/O</description>
			<groupName>GPIO</groupName>
			<baseAddress>0x40000C00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>MODER</name>
					<displayName>MODER</displayName>
					<description>GPIO port mode register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>MODER%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Mode</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Input</name>
									<description>Input mode</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Output</name>
									<description>General purpose output mode</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Alternate</name>
									<description>Alternate function mode</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Analog</name>
									<description>Analog mode</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OTYPER</name>
					<displayName>OTYPER</displayName>
					<description>GPIO port output type register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OTYPE%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[0:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Otype</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Push_Pull</name>
									<description>Output push pull</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Open_Drain</name>
									<description>Output open drain</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OSPEEDR</name>
					<displayName>OSPEEDR</displayName>
					<description>GPIO port output speed register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OSPEEDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Speed</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Speed</name>
									<description>High speed</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Speed</name>
									<description>Low speed</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PUPDR</name>
					<displayName>PUPDR</displayName>
					<description>GPIO port pull-up/pull-down register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>PUPDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Pupd</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Pull</name>
									<description>No pull-up or pull-down</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-up</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-down</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Reserved</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>IDR</name>
					<displayName>IDR</displayName>
					<description>GPIO port input data register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>IDR%s</name>
							<description>Port input data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ODR</name>
					<displayName>ODR</displayName>
					<description>GPIO port output data register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>0DR%s</name>
							<description>Port putput data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BSRR</name>
					<displayName>BSRR</displayName>
					<description>GPIO port bit set/reset register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BS%s</name>
							<description>Port x set bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BR%s</name>
							<description>Port x reset bit %s</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LCKR</name>
					<displayName>LCKR</displayName>
					<description>GPIO port configuration lock register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>LCK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCKK</name>
							<description>This bit can be read any time. It can only be modified using the lock key write sequence</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRL</name>
					<displayName>AFRL</displayName>
					<description>GPIO alternate function low register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>0-7</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRH</name>
					<displayName>AFRH</displayName>
					<description>GPIO alternate function high register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>8-15</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMIT</name>
					<displayName>SMIT</displayName>
					<description>GPIO Port Schmitt Register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000007</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>SMIT%s</name>
							<description>Port x configuration bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CURRENT</name>
					<displayName>CURRENT</displayName>
					<description>GPIO Port driver register</description>
					<addressOffset>0X2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CURRENT%s</name>
							<description>Port x configuration bits %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGMSK</name>
					<displayName>CFGMSK</displayName>
					<description>GPIO Port configuration auxiliary register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CFGMSK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SYS</name>
			<description>System configuration</description>
			<groupName>SYS</groupName>
			<baseAddress>0x40016400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>ID</name>
					<displayName>ID</displayName>
					<description>ID Register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x3A000000</resetValue>
					<resetMask>0xFF000000</resetMask>
					<fields>
						<field>
							<name>MASK_VER</name>
							<description>MASK version</description>
							<bitRange>[17:14]</bitRange>
						</field>
						<field>
							<name>CHIP_ID</name>
							<description>Part No</description>
							<bitRange>[23:18]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMSZ</name>
					<displayName>MEMSZ</displayName>
					<description>Memory control Register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>FLASH_SIZE</name>
							<description>FLASH density</description>
							<bitRange>[3:0]</bitRange>
						</field>
						<field>
							<name>SRAM_SIZE</name>
							<description>SRAM density</description>
							<bitRange>[5:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BTCR</name>
					<displayName>BTCR</displayName>
					<description>Security control Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>RD_PROT</name>
							<description>Read protection control</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>SWD_DIS</name>
							<description>SWD control</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>SRAM_DIS</name>
							<description>SRAM boot contro</description>
							<bitRange>[16:16]</bitRange>
						</field>
						<field>
							<name>SMEM_DIS</name>
							<description>System memory boot control</description>
							<bitRange>[24:24]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMWEN</name>
					<displayName>MEMWEN</displayName>
					<description>FLASH write protection register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>MAIN_WEN</name>
							<description>FLASH Write protection control</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SENDEV</name>
					<displayName>SENDEV</displayName>
					<description>Secondary development control Register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>SENDEV_SIZE</name>
							<description>Secondary development code space control, the granuality is 1K Byte</description>
							<bitRange>[11:0]</bitRange>
						</field>
						<field>
							<name>SENDEV_EN</name>
							<description>Secondary development control</description>
							<bitRange>[16:16]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RSTCR</name>
					<displayName>RSTCR</displayName>
					<description>Reboot control Register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFF0</resetMask>
					<fields>
						<field>
							<name>IWDG_EN</name>
							<description>IWDG start control</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RST_STOP</name>
							<description>Stop mode reset control</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RST_STBY</name>
							<description>Standby Mode reset control</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IF4LCK</name>
					<displayName>IF4LCK</displayName>
					<description>Information block 4 protection register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFF0</resetMask>
					<fields>
						<field>
							<name>SYS_IF4LCK</name>
							<description>4th Information block Erase/Write control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IF5LCK</name>
					<displayName>IF5LCK</displayName>
					<description>Information block 5 protection register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFF0</resetMask>
					<fields>
						<field>
							<name>SYS_IF5LCK</name>
							<description>5th Information block Erase/Write control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IF6LCK</name>
					<displayName>IF6LCK</displayName>
					<description>Information block 6 protection register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFF0</resetMask>
					<fields>
						<field>
							<name>SYS_IF6LCK</name>
							<description>6th Information block Erase/Write control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IF7LCK</name>
					<displayName>IF7LCK</displayName>
					<description>Information block 7 protection register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFF0</resetMask>
					<fields>
						<field>
							<name>SYS_IF7LCK</name>
							<description>7th Information block Erase/Write control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BTSR</name>
					<displayName>BTSR</displayName>
					<description>Boot control Register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BOOT_MODE</name>
							<description>Boot mode</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RCC</name>
			<description>Reset and Clock Control</description>
			<groupName>RCC</groupName>
			<baseAddress>0x40010C00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>RCC</name>
				<description>RCC interrupt</description>
				<value>5</value>
			</interrupt>
			<registers>
				<register>
					<name>PLLPRE</name>
					<displayName>PLLPRE</displayName>
					<description>PLL pre-divider control register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>PLL pre-divider enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RATIO</name>
							<description>PLL ratio</description>
							<bitRange>[4:1]</bitRange>
						</field>
						<field>
							<name>SRCEN</name>
							<description>PLL pre-divider input clock enable</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PLLSRC</name>
					<displayName>PLLSRC</displayName>
					<description>PLL clock source selection register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC</name>
							<description>PLL clock source selection</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MAINCLKSRC</name>
					<displayName>MAINCLKSRC</displayName>
					<description>System clock source selection register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC</name>
							<description>main clock source selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MAINCLKUEN</name>
					<displayName>MAINCLKUEN</displayName>
					<description>System clock source update enable register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ENA</name>
							<description>update main clock source</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>USBPRE</name>
					<displayName>USBPRE</displayName>
					<description>USB clock pre-divider control register</description>
					<addressOffset>0x014</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>USB in clock pre-divider enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RATIO</name>
							<description>USB ratio</description>
							<bitRange>[2:1]</bitRange>
						</field>
						<field>
							<name>SRCEN</name>
							<description>USB pre-divider input clock enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>AHBPRE</name>
					<displayName>AHBPRE</displayName>
					<description>AHB clock pre-divider register</description>
					<addressOffset>0x018</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>AHB pre-divider enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RATIO</name>
							<description>AHB ratio</description>
							<bitRange>[6:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>APB1PRE</name>
					<displayName>APB1PRE</displayName>
					<description>APB1 clock pre-divider control register</description>
					<addressOffset>0x01C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>APB1 pre-divider enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RATIO</name>
							<description>APB1 ratioo</description>
							<bitRange>[6:1]</bitRange>
						</field>
						<field>
							<name>SRCEN</name>
							<description>APB1 pre-divider input clock enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>APB2PRE</name>
					<displayName>APB2PRE</displayName>
					<description>APB2 clock pre-divider control register</description>
					<addressOffset>0x020</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>APB2 pre-divider enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RATIO</name>
							<description>APB2 ratio</description>
							<bitRange>[6:1]</bitRange>
						</field>
						<field>
							<name>SRCEN</name>
							<description>APB2 pre-divider input clock enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MCLKPRE</name>
					<displayName>MCLKPRE</displayName>
					<description>I2S MCLK clock pre-divider control register</description>
					<addressOffset>0x024</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>I2S MCLK pre-divider enable (Divider enable)</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RATIO</name>
							<description>I2S clock ratio</description>
							<bitRange>[6:1]</bitRange>
						</field>
						<field>
							<name>SRCEN</name>
							<description>I2S MCLK pre-divider input clock enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>I2SPRE</name>
					<displayName>I2SPRE</displayName>
					<description>I2S SCLK clock pre-divider control register</description>
					<addressOffset>0x028</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>I2S SCLK pre-divider enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RATIO</name>
							<description>I2S sclk ratio</description>
							<bitRange>[9:1]</bitRange>
						</field>
						<field>
							<name>SRCEN</name>
							<description>I2S SCLK pre-divider input clock enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MCLKSRC</name>
					<displayName>MCLKSRC</displayName>
					<description>I2S MCLK clock source selection register</description>
					<addressOffset>0x02C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC</name>
							<description>I2S MCLK clock source selection</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>USBFIFOCLKSRC</name>
					<displayName>USBFIFOCLKSRC</displayName>
					<description>USB FIFO clock source selection register</description>
					<addressOffset>0x034</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC</name>
							<description>USB FIFO clock source selection</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MCOSEL</name>
					<displayName>MCOSEL</displayName>
					<description>Clock output selection register</description>
					<addressOffset>0x038</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AHBCLK</name>
							<description>AHB clock output to MCO pin</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>HSE</name>
							<description>HSE clock output to MCO pin</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>MHSI</name>
							<description>MHSI(8MHz) output to MCO pin</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>PLLDIV2</name>
							<description>PLL clock divided by 2 output to MCO pin</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>MCLK</name>
							<description>I2S MCLK output to MCO pin</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>AHBENR0</name>
					<displayName>AHBENR0</displayName>
					<description>AHB peripherals clock enable register0</description>
					<addressOffset>0x03C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000007B</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IWDGEN</name>
							<description>IWDG clock enable control</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>AHBENR1</name>
					<displayName>AHBENR1</displayName>
					<description>AHB peripherals clock enable register1</description>
					<addressOffset>0x040</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000003D</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>USBEN</name>
							<description>USB control clock enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>ISOEN</name>
							<description>ISO7816 control clock enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>FLASHEN</name>
							<description>FLASH control clock enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CACHEEN</name>
							<description>CACHE control clock enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>SYSEN</name>
							<description>SYS control clock enable</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>DMAC1BREN</name>
							<description>DMAC1-APB1 bridge clock enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>DMAC2BREN</name>
							<description>DMAC2-APB2 bridge clock enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>CRCSFMEN</name>
							<description>CRC and SFM clock enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>AHBENR2</name>
					<displayName>AHBENR2</displayName>
					<description>AHB peripherals clock enable register2</description>
					<addressOffset>0X044</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000003</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BDIEN</name>
							<description>Battery domain interface clock enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>APB1ENR</name>
					<displayName>APB1ENR</displayName>
					<description>APB1 peripherals clock enable register</description>
					<addressOffset>0x048</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000D</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMAC1EN</name>
							<description>DMAC1 control clock enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TIM1EN</name>
							<description>TIMER1 control clock enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TIM2EN</name>
							<description>TIMER2 control clock enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>TIM3EN</name>
							<description>TIMER3 control clock enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>TIM4EN</name>
							<description>TIMER4 control clock enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>GPIOAEN</name>
							<description>GPIOA control clock enable</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>GPIOBEN</name>
							<description>GPIOB control clock enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>GPIOCEN</name>
							<description>GPIOC control clock enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>GPIODEN</name>
							<description>GPIOD control clock enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>EXTIEN</name>
							<description>EXTI control clock enable</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>AFIOEN</name>
							<description>AFIO control clock enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>ADCEN</name>
							<description>ADC control clock enable</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>QSPIEN</name>
							<description>QSPI control clock enable</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>SPIS1EN</name>
							<description>SPIS1 control clock enable</description>
							<bitRange>[13:13]</bitRange>
						</field>
						<field>
							<name>UART1EN</name>
							<description>UART1 control clock enable</description>
							<bitRange>[14:14]</bitRange>
						</field>
						<field>
							<name>BMX1EN</name>
							<description>APB1 bus matrix clock enable</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>APB2ENR</name>
					<displayName>APB2ENR</displayName>
					<description>APB2 peripherals clock enable register</description>
					<addressOffset>0x04C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000D</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMAC2EN</name>
							<description>DMAC2 control clock enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>WWDGEN</name>
							<description>WWDG clock enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>UART2EN</name>
							<description>UART2 control clock enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>UART3EN</name>
							<description>UART3 control clock enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>SPIM2EN</name>
							<description>SPIM2 control clock enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>SPIS2EN</name>
							<description>SPIS2 control clock enable</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>I2SEN</name>
							<description>I2S control clock enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>I2C1EN</name>
							<description>I2C1 control clock enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>I2C2EN</name>
							<description>I2C2 control clock enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>RNGEN</name>
							<description>RNG control clock enable</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>LEDEN</name>
							<description>LED control clock enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>BMX2EN</name>
							<description>APB2 bus matrix clock enable</description>
							<bitRange>[11:11]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RNGCLKENR</name>
					<displayName>RNGCLKENR</displayName>
					<description>RNG clock enable register</description>
					<addressOffset>0x05C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKEN</name>
							<description>RNG clock enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IWDGCLKENR</name>
					<displayName>IWDGCLKENR</displayName>
					<description>IWDG clock enable register</description>
					<addressOffset>0x064</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IWDGCLKEN</name>
							<description>IWDG clock enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>DCSSCLKEN</name>
							<description>DCSS clock enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>USBCLKENR</name>
					<displayName>USBCLKENR</displayName>
					<description>USB48MHz clock enable register</description>
					<addressOffset>0x06C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKEN</name>
							<description>USB 48MHz clock enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>I2SCLKENR</name>
					<displayName>I2SCLKENR</displayName>
					<description>I2S SCLK clock enable register</description>
					<addressOffset>0x070</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKEN</name>
							<description>I2S SCLK clock enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIS1CLKENR</name>
					<displayName>SPIS1CLKENR</displayName>
					<description>SPIS1 clock enable register</description>
					<addressOffset>0x074</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKEN</name>
							<description>SPIS1 clock enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIS2CLKENR</name>
					<displayName>SPIS2CLKENR</displayName>
					<description>SPIS2 clock enable register</description>
					<addressOffset>0x078</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKEN</name>
							<description>SPIS2 clock enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>USBFIFOCLKENR</name>
					<displayName>USBFIFOCLKENR</displayName>
					<description>USB FIFO clock enable register</description>
					<addressOffset>0x07C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKEN</name>
							<description>USB FIFO clock enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>AHBRSTR1</name>
					<displayName>AHBRSTR1</displayName>
					<description>AHB peripheral reset register1</description>
					<addressOffset>0x088</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>USBRST</name>
							<description>USB reset control</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>ISORST</name>
							<description>ISO7816 reset control</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>FLASHRST</name>
							<description>FLASH reset control</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CACHERST</name>
							<description>CACHE reset control</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>SYSRST</name>
							<description>SYS reset control</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>CRCSFMRST</name>
							<description>CRC and SFM reset control</description>
							<bitRange>[8:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>APB1RSTR</name>
					<displayName>APB1RSTR</displayName>
					<description>APB1 peripheral reset register</description>
					<addressOffset>0x090</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000D</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMAC1RST</name>
							<description>DMAC1 reset control</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TIM1RST</name>
							<description>TIMER1 reset control</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TIM2RST</name>
							<description>TIMER2 reset control</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>TIM3RST</name>
							<description>TIMER3 reset control</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>TIM4RST</name>
							<description>TIMER4 reset control</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>GPIOARST</name>
							<description>GPIOA reset control</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>GPIOBRST</name>
							<description>GPIOB reset control</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>GPIOCRST</name>
							<description>GPIOC reset control</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>GPIODRST</name>
							<description>GPIOD reset control</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>EXTIRST</name>
							<description>EXTI reset control</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>AFIORST</name>
							<description>AFIO reset control</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>ADCRST</name>
							<description>ADC reset control</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>QSPIRST</name>
							<description>QSPI reset control</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>SPIS1RST</name>
							<description>SPIS1 reset control</description>
							<bitRange>[13:13]</bitRange>
						</field>
						<field>
							<name>UART1RST</name>
							<description>UART1 reset control</description>
							<bitRange>[14:14]</bitRange>
						</field>
						<field>
							<name>BMX1RST</name>
							<description>APB1 bus matrix reset control</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>APB2RSTR</name>
					<displayName>APB2RSTR</displayName>
					<description>APB2 peripheral reset register</description>
					<addressOffset>0x094</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000D</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMAC2RST</name>
							<description>DMAC2 reset control</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>WWDGRST</name>
							<description>WWDG reset control</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>UART2RST</name>
							<description>UART2 reset control</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>UART3RST</name>
							<description>UART3 reset control</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>SPIM2RST</name>
							<description>SPIM2 reset control</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>SPIS2RST</name>
							<description>SPIS2 reset control</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>I2SRST</name>
							<description>I2S reset control</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>I2C1RST</name>
							<description>I2C1 reset control</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>I2C2RST</name>
							<description>I2C2 reset control</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>RNGRST</name>
							<description>RNG reset control</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>LEDRST</name>
							<description>LED reset control</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>BMX2RST</name>
							<description>APB2 bus matrix reset</description>
							<bitRange>[11:11]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>I2SCLKRSTR</name>
					<displayName>I2SCLKRSTR</displayName>
					<description>I2S SCLK reset register</description>
					<addressOffset>0x0B8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SCLKRST</name>
							<description>I2S SCLK clock domain reset</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLRRSTSTAT</name>
					<displayName>CLRRSTSTAT</displayName>
					<description>Reset flag clear register</description>
					<addressOffset>0x0C8</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR</name>
							<description>clear RCC_RSTSTAT register</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BDRSTR</name>
					<displayName>BDRSTR</displayName>
					<description>Battery domain reset register</description>
					<addressOffset>0x0D4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BDRST</name>
							<description>battery domain reset</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LSI2RTCENR</name>
					<displayName>LSI2RTCENR</displayName>
					<description>LSI battery domain clock enable register</description>
					<addressOffset>0x0D8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKEN</name>
							<description>LSI enable for battery domain</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HSE2RTCENR</name>
					<displayName>HSE2RTCENR</displayName>
					<description>HSE clock 128-divider enable register</description>
					<addressOffset>0x0DC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>128-divider enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RSTSTAT</name>
					<displayName>RSTSTAT</displayName>
					<description>Reset flag register</description>
					<addressOffset>0x100</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LPWRRSTF</name>
							<description>Set by hardware when low-power reset occurs</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>WWDGRSTF</name>
							<description>Set by hardware when WWDG reset occurs</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>IWDGRSTF</name>
							<description>set by hardware when IWDG reset occurs in VDD domain</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>SFTRSTF</name>
							<description>Set by hardware when software reset occurs</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>PORRSTF</name>
							<description>set by hardware when POR/PDR reset occurs</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>PINRSTF</name>
							<description>set by hardware when NRST pin reset occurs</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>EXTI</name>
			<description>Interrupt/event controller</description>
			<groupName>EXTI</groupName>
			<baseAddress>0x40001800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>EXTI0</name>
				<description>EXTI Line0 interrupt</description>
				<value>6</value>
			</interrupt>
			<interrupt>
				<name>EXTI1</name>
				<description>EXTI Line1 interrupt</description>
				<value>7</value>
			</interrupt>
			<interrupt>
				<name>EXTI2</name>
				<description>EXTI Line2 interrupt</description>
				<value>8</value>
			</interrupt>
			<interrupt>
				<name>EXTI3</name>
				<description>EXTI Line3 interrupt</description>
				<value>9</value>
			</interrupt>
			<interrupt>
				<name>EXTI4</name>
				<description>EXTI Line4 interrupt</description>
				<value>10</value>
			</interrupt>
			<interrupt>
				<name>EXTI9_5</name>
				<description>EXTI Line[9:5] interrupt</description>
				<value>16</value>
			</interrupt>
			<interrupt>
				<name>EXTI15_10</name>
				<description>EXTI Line[15:10] interrupt</description>
				<value>33</value>
			</interrupt>
			<registers>
				<register>
					<name>IMR</name>
					<displayName>IMR</displayName>
					<description>Interrupt mask register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MRx</name>
							<description>Interrupt mask on line x</description>
							<bitRange>[18:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>EMR</name>
					<displayName>EMR</displayName>
					<description>Event mask register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MRx</name>
							<description>Event mask on line x</description>
							<bitRange>[18:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RTSR</name>
					<displayName>RTSR</displayName>
					<description>Rising edge trigger enable register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TRx</name>
							<description>Rising edge trigger enable</description>
							<bitRange>[18:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FTSR</name>
					<displayName>FTSR</displayName>
					<description>Falling edge trigger enable register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TRx</name>
							<description>Falling edge trigger enable</description>
							<bitRange>[18:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SWIER</name>
					<displayName>SWIER</displayName>
					<description>Software interrupt event register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SWIERx</name>
							<description>Interrupt/Event software trigger</description>
							<bitRange>[18:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PR</name>
					<displayName>PR</displayName>
					<description>Pending register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>PRx</name>
							<description>Interrupt pending status</description>
							<bitRange>[18:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>ANCTL</name>
			<description>Analog control</description>
			<groupName>ANCTL</groupName>
			<baseAddress>0x40010400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>BGCR2</name>
					<displayName>BGCR2</displayName>
					<description>BG control register 2</description>
					<addressOffset>0x01C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TEMPOUTEN</name>
							<description>Bandgap temperature sensor output enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MHSIENR</name>
					<displayName>MHSIENR</displayName>
					<description>MHSI enable register</description>
					<addressOffset>0x02C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MHSION</name>
							<description>Internal MHSI enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MHSISR</name>
					<displayName>MHSISR</displayName>
					<description>MHSI enable register</description>
					<addressOffset>0x030</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MHSIRDY</name>
							<description>Internal MHSI output status</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FHSIENR</name>
					<displayName>FHSIENR</displayName>
					<description>FHSI enable register</description>
					<addressOffset>0x038</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FHSION</name>
							<description>Internal FHSI enable control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FHSISR</name>
					<displayName>FHSISR</displayName>
					<description>FHSI Status register</description>
					<addressOffset>0x03C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FHSIRDY</name>
							<description>Internal FHSI clock output status</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LSIENR</name>
					<displayName>LSIENR</displayName>
					<description>LSI enable register</description>
					<addressOffset>0x044</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LSION</name>
							<description>Internal LSI enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LSISR</name>
					<displayName>LSISR</displayName>
					<description>LSI Status register</description>
					<addressOffset>0x048</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LSIRDY</name>
							<description>Internal LSI clock output Status</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HSECR0</name>
					<displayName>HSECR0</displayName>
					<description>HSE control register 0</description>
					<addressOffset>0x04C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>HSEON</name>
							<description>HSE enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>BYPASS</name>
							<description>External clock input mode enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HSECR1</name>
					<displayName>HSECR1</displayName>
					<description>HSE control register 1</description>
					<addressOffset>0x050</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PADOEN</name>
							<description>HSE clock loop back from PAD</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HSESR</name>
					<displayName>HSESR</displayName>
					<description>HSE Status register</description>
					<addressOffset>0x058</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>HSERDY</name>
							<description>HSE clock output Status</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PLLCR</name>
					<displayName>PLLCR</displayName>
					<description>PLL control register</description>
					<addressOffset>0x074</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PLLMUL</name>
							<description>PLL multiplier factor</description>
							<bitRange>[7:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PLLENR</name>
					<displayName>PLLENR</displayName>
					<description>PLL enable control register</description>
					<addressOffset>0x078</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PLLON</name>
							<description>PLL enable control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PLLSR</name>
					<displayName>PLLSR</displayName>
					<description>PLL Status register</description>
					<addressOffset>0x07C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PLLRDY</name>
							<description>PLL clock output Status</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PVDCR</name>
					<displayName>PVDCR</displayName>
					<description>PVD control register</description>
					<addressOffset>0x080</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000004</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PLS</name>
							<description>PVD threshold voltage selection</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PVDENR</name>
					<displayName>PVDENR</displayName>
					<description>PVD enable register</description>
					<addressOffset>0x084</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PVDE</name>
							<description>PVD enable control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SARENR</name>
					<displayName>SARENR</displayName>
					<description>SARADC enable register</description>
					<addressOffset>0x08C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000001E</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SAREN</name>
							<description>SARADC enable control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>USBPCR</name>
					<displayName>USBPCR</displayName>
					<description>USB PHY control register</description>
					<addressOffset>0x090</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>USBPEN</name>
							<description>USB PHY enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>DPPUEN</name>
							<description>DP pull enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>HIGHRESEN</name>
							<description>High resistance enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>DMSTEN</name>
							<description>DM Schmidt enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>DPSTEN</name>
							<description>DP Schmidt enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PORCR</name>
					<displayName>PORCR</displayName>
					<description>POR control register</description>
					<addressOffset>0x094</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000841</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>POREN</name>
							<description>POR enable control</description>
							<bitRange>[11:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CMPACR</name>
					<displayName>CMPACR</displayName>
					<description>CMPA control register</description>
					<addressOffset>0x098</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PSEL</name>
							<description>CMPA positive input channel selection</description>
							<bitRange>[3:0]</bitRange>
						</field>
						<field>
							<name>NSEL</name>
							<description>CMPA negative input channel selection</description>
							<bitRange>[7:4]</bitRange>
						</field>
						<field>
							<name>CMPAEN</name>
							<description>CMPA enable control</description>
							<bitRange>[8:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CMPBCR</name>
					<displayName>CMPBCR</displayName>
					<description>CMPB control register</description>
					<addressOffset>0x09C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PSEL</name>
							<description>CMPB positive input channel selection</description>
							<bitRange>[3:0]</bitRange>
						</field>
						<field>
							<name>NSEL</name>
							<description>CMPB negative input channel selection</description>
							<bitRange>[7:4]</bitRange>
						</field>
						<field>
							<name>CMPBEN</name>
							<description>CMPB enable control</description>
							<bitRange>[8:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>INT Status register</description>
					<addressOffset>0x0A0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000003</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MHSIIS</name>
							<description>MHSI clock output stable flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>FHSIIS</name>
							<description>FHSI clock output stable flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>LSIIS</name>
							<description>LSI clock output stable flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>HSEIS</name>
							<description>HSE clock output stable flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>LSEIS</name>
							<description>LSE clock output stable flag</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>PLLIS</name>
							<description>PLL clock output stable flag</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>CSSIS</name>
							<description>HSE clock failure detection interrupt flag</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IER</name>
					<displayName>IER</displayName>
					<description>INT enable register</description>
					<addressOffset>0x0A4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MHSIIE</name>
							<description>MHSI clock stable interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>FHSIIE</name>
							<description>FHSI clock stable interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>LSIIE</name>
							<description>LSI clock stable interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>HSEIE</name>
							<description>HSE clock stable interrupt enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>LSEIE</name>
							<description>LSE clock stable interrupt enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>PLLIE</name>
							<description>PLL clock stable interrupt enable</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ICR</name>
					<displayName>ICR</displayName>
					<description>INT clear register</description>
					<addressOffset>0x0A8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MHSIIC</name>
							<description>clear MHSI clock output stable interrupt flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>FHSIIC</name>
							<description>clear FHSI clock output stable interrupt flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>LSIIC</name>
							<description>clear LSI clock output stable interrupt flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>HSEIC</name>
							<description>clear HSE clock output stable interrupt flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>LSEIC</name>
							<description>clear LSE clock output stable interrupt flag</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>PLLIC</name>
							<description>clear PLL clock output stable interrupt flag</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>CSSIC</name>
							<description>clear HSE clock failure detection interrupt flag</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CMPASR</name>
					<displayName>CMPASR</displayName>
					<description>CMPA Status register</description>
					<addressOffset>0x0AC</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CMPAOUT</name>
							<description>CMPA comparison result</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CMPBSR</name>
					<displayName>CMPBSR</displayName>
					<description>CMPB Status register</description>
					<addressOffset>0x0B0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CMPBOUT</name>
							<description>CMPB comparison result</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CSSENR</name>
					<displayName>CSSENR</displayName>
					<description>CSS enable register</description>
					<addressOffset>0x0B4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CSSON</name>
							<description>HSE clock failure detection control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CSSCR</name>
					<displayName>CSSCR</displayName>
					<description>CSS configuration register</description>
					<addressOffset>0x0B8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FREQCNT</name>
							<description>Configure CSS count value, must be configured to 0x03</description>
							<bitRange>[11:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>ADC</name>
			<description>Analog to digital conversion</description>
			<groupName>ADC</groupName>
			<baseAddress>0x40003C00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>ADC</name>
				<description>Analog/Digital conversion interrupt</description>
				<value>13</value>
			</interrupt>
			<registers>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>ADC status register</description>
					<addressOffset>0x000</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AWD</name>
							<description>Analog watchdog flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>EOC</name>
							<description>End of conversion</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>JEOC</name>
							<description>Injected channel end of conversion</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>JSTRT</name>
							<description>Injected channel Start flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>STRT</name>
							<description>Regular channel Start flag</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>EMPF</name>
							<description>Regular channel FIFO empty flag</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>OVF</name>
							<description>Regular channel FIFO overflow flag</description>
							<bitRange>[6:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>ADC control register 1</description>
					<addressOffset>0x004</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AWDCH</name>
							<description>Analog watchdog channel select bits</description>
							<bitRange>[4:0]</bitRange>
							<enumeratedValues>
								<name>Channel_Select</name>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel0</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel1</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel2</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel3</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel4</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel5</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel6</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel7</description>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel8</description>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel9</description>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel10</description>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel11</description>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel12</description>
									<value>12</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel13</description>
									<value>13</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel14</description>
									<value>14</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel15</description>
									<value>15</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel16</description>
									<value>16</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel</name>
									<description>Channel17</description>
									<value>17</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EOCIE</name>
							<description>Interrupt enable for EOC</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>AWDIE</name>
							<description>Analog watchdog interrupt enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>JEOCIE</name>
							<description>Interrupt enable for injected channels</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>SCAN</name>
							<description>Scan mode</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>AWDSGL</name>
							<description>Enable the watchdog on a single channel in scan mode</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>JAUTO</name>
							<description>Automatic Injected Group conversion</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>DISCEN</name>
							<description>Discontinuous mode on regular channels</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>JDISCEN</name>
							<description>Discontinuous mode on injected channels</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>DISCNUM</name>
							<description>Discontinuous mode channel count</description>
							<bitRange>[15:13]</bitRange>
							<enumeratedValues>
								<name>Channel_Count</name>
								<enumeratedValue>
									<name>Channel_Count</name>
									<description>1Channel</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel_Count</name>
									<description>2Channel</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel_Count</name>
									<description>3Channel</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel_Count</name>
									<description>4Channel</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel_Count</name>
									<description>5Channel</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel_Count</name>
									<description>6Channel</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel_Count</name>
									<description>7Channel</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Channel_Count</name>
									<description>8Channel</description>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JAWDEN</name>
							<description>Analog watchdog enable on injected channels</description>
							<bitRange>[22:22]</bitRange>
						</field>
						<field>
							<name>AWDEN</name>
							<description>Analog watchdog enable on regular channels</description>
							<bitRange>[23:23]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>ADC control register 2</description>
					<addressOffset>0x008</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ADON</name>
							<description>A/D on-off controller</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CONT</name>
							<description>Continuous conversion</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CAL</name>
							<description>A/D calibration</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RSTCAL</name>
							<description>Reset calibration</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RESERVED</name>
							<description>RESERVED</description>
							<bitRange>[7:4]</bitRange>
						</field>
						<field>
							<name>DMAEN</name>
							<description>Regular channel DMA enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>JDMAEN</name>
							<description>Injected channel DMA enable</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>RESERVED</name>
							<description>RESERVED</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>ALGN</name>
							<description>Data alignment</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>JEXSEL</name>
							<description>External event select for injected group</description>
							<bitRange>[14:12]</bitRange>
							<enumeratedValues>
								<name>External_Trigger_Selection_Injected</name>
								<enumeratedValue>
									<name>TIM1_TRGO</name>
									<description>Timer1 trigger output event</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM1_CC4</name>
									<description>Timer1 channel_4 capture/compare event</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM2_TRGO</name>
									<description>Timer2 trigger output event</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM2_CC1</name>
									<description>Timer2 channel_1 capture/compare event</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM3_CC4</name>
									<description>Timer3 channel_4 capture/compare event</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM4_TRGO</name>
									<description>Timer4 trigger output event</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXTI15</name>
									<description>External line 15 event</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>JSWSTART</name>
									<description>Software start event for injected channels</description>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JEXTTRIG</name>
							<description>External trigger conversion mode for injected channels</description>
							<bitRange>[15:15]</bitRange>
						</field>
						<field>
							<name>RESERVED</name>
							<description>RESERVED</description>
							<bitRange>[16:16]</bitRange>
						</field>
						<field>
							<name>EXTISEL</name>
							<description>External event select for regular group</description>
							<bitRange>[19:17]</bitRange>
							<enumeratedValues>
								<name>External_Trigger_Selection_Regular</name>
								<enumeratedValue>
									<name>TIM1_CC1</name>
									<description>Timer1 channel_1 capture/compare event</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM1_CC2</name>
									<description>Timer1 channel_2 capture/compare event</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM1_CC3</name>
									<description>Timer1 channel_3 capture/compare event</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM2_CC2</name>
									<description>Timer2 channel_2 capture/compare event</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM3_TRGO</name>
									<description>Timer1 trigger output event</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM4_CC4</name>
									<description>Timer4 channel_4 capture/compare event</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXTI11</name>
									<description>External line 11 event</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWSTART</name>
									<description>Software start event for regular channels</description>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EXTTRIG</name>
							<description>External trigger conversion mode for regular channels</description>
							<bitRange>[20:20]</bitRange>
						</field>
						<field>
							<name>JSWSTART</name>
							<description>Start conversion of injected channels</description>
							<bitRange>[21:21]</bitRange>
						</field>
						<field>
							<name>SWSTART</name>
							<description>Start conversion of regular channels</description>
							<bitRange>[22:22]</bitRange>
						</field>
						<field>
							<name>TSVREFE</name>
							<description>Temperature sensor and VREFINT enable</description>
							<bitRange>[23:23]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMPR1</name>
					<displayName>SMPR1</displayName>
					<description>ADC sample time register 1</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>3</dimIncrement>
							<dimIndex>10-17</dimIndex>
							<name>SMP%s</name>
							<description>ADC Channel %s Sample time selection</description>
							<bitRange>[2:0]</bitRange>
							<enumeratedValues>
								<name>ADC_SampleTime</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 1.5 cycles</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 7.5 cycles</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 13.5 cycles</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 28.5 cycles</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 41.5 cycles</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 55.5 cycles</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 71.5 cycles</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 239.5 cycles</description>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SMPR2</name>
					<displayName>SMPR2</displayName>
					<description>ADC sample time register 2</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<dim>10</dim>
							<dimIncrement>3</dimIncrement>
							<dimIndex>0-9</dimIndex>
							<name>SMP%s</name>
							<description>ADC Channel %s Sample time selection</description>
							<bitRange>[2:0]</bitRange>
							<enumeratedValues>
								<name>ADC_SampleTime</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 1.5 cycles</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 7.5 cycles</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 13.5 cycles</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 28.5 cycles</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 41.5 cycles</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 55.5 cycles</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 71.5 cycles</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SampleTime</name>
									<description>SampleTime 239.5 cycles</description>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>JOFR1</name>
					<displayName>JOFR1</displayName>
					<description>ADC injected channel data offset register 1</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>JOFFSET1</name>
							<description>Data offset for injected channel 1</description>
							<bitRange>[11:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>JOFR2</name>
					<displayName>JOFR2</displayName>
					<description>ADC injected channel data offset register 2</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>JOFFSET2</name>
							<description>Data offset for injected channel 2</description>
							<bitRange>[11:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>JOFR3</name>
					<displayName>JOFR3</displayName>
					<description>ADC injected channel data offset register 3</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>JOFFSET3</name>
							<description>Data offset for injected channel 3</description>
							<bitRange>[11:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>JOFR4</name>
					<displayName>JOFR4</displayName>
					<description>ADC injected channel data offset register 4</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>JOFFSET4</name>
							<description>Data offset for injected channel 4</description>
							<bitRange>[11:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HTR</name>
					<displayName>HTR</displayName>
					<description>ADC watchdog high threshold register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000FFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>HT</name>
							<description>Analog watchdog high threshold</description>
							<bitRange>[11:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LTR</name>
					<displayName>LTR</displayName>
					<description>ADC watchdog low threshold register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LT</name>
							<description>Analog watchdog low threshold</description>
							<bitRange>[11:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SQR1</name>
					<displayName>SQR1</displayName>
					<description>ADC regular sequence register 1</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<dim>4</dim>
							<dimIncrement>5</dimIncrement>
							<dimIndex>13-16</dimIndex>
							<name>SQ%s</name>
							<description>%sth conversion in regular sequence</description>
							<bitRange>[4:0]</bitRange>
						</field>
						<field>
							<name>Length</name>
							<description>Regular channel sequence length</description>
							<bitRange>[23:20]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SQR2</name>
					<displayName>SQR2</displayName>
					<description>ADC regular sequence register 2</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<dim>6</dim>
							<dimIncrement>5</dimIncrement>
							<dimIndex>7-12</dimIndex>
							<name>SQ%s</name>
							<description>%sth conversion in regular sequence</description>
							<bitRange>[4:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SQR3</name>
					<displayName>SQR3</displayName>
					<description>ADC regular sequence register 3</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<dim>6</dim>
							<dimIncrement>5</dimIncrement>
							<dimIndex>1-6</dimIndex>
							<name>SQ%s</name>
							<description>%sth conversion in regular sequence</description>
							<bitRange>[4:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>JSQR</name>
					<displayName>JSQR</displayName>
					<description>ADC injected sequence register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>JSQ1</name>
							<description>1st conversion in injected sequence</description>
							<bitRange>[4:0]</bitRange>
						</field>
						<field>
							<name>JSQ2</name>
							<description>2st conversion in injected sequence</description>
							<bitRange>[9:5]</bitRange>
						</field>
						<field>
							<name>JSQ3</name>
							<description>3st conversion in injected sequence</description>
							<bitRange>[14:10]</bitRange>
						</field>
						<field>
							<name>JSQ4</name>
							<description>4st conversion in injected sequence</description>
							<bitRange>[19:15]</bitRange>
						</field>
						<field>
							<name>JL</name>
							<description>Injected sequence length</description>
							<bitRange>[21:20]</bitRange>
							<enumeratedValues>
								<name>InjectedSequence_Length</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Length</name>
									<description>1 conversion</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Length</name>
									<description>2 conversions</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Length</name>
									<description>3 conversions</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Length</name>
									<description>4 conversions</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<dim>4</dim>
					<dimIncrement>4</dimIncrement>
					<dimIndex>1-4</dimIndex>
					<name>JDR%s</name>
					<displayName>JDR%s</displayName>
					<description>ADC injected data register %s</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>JDATA%s</name>
							<description>Injected data %s</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR</name>
					<displayName>DR</displayName>
					<description>ADC regular data register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DATA</name>
							<description>Regular data</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CR3</name>
					<displayName>CR3</displayName>
					<description>ADC control register 3</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000004</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ADVMODE</name>
							<description>Advance mode config</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>SAMCHN</name>
							<description>SAMCHN bits</description>
							<bitRange>[3:2]</bitRange>
						</field>
						<field>
							<name>12BIT</name>
							<description>12-bit enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>ADC_PRS</name>
							<description>Prescaler to the apb clock input</description>
							<bitRange>[15:8]</bitRange>
						</field>
						<field>
							<name>OVFIE</name>
							<description>ADC fifo overflow interrupt enable</description>
							<bitRange>[16:16]</bitRange>
						</field>
						<field>
							<name>EMPIE</name>
							<description>ADC fifo empty interrupt enable</description>
							<bitRange>[17:17]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>JDMAR</name>
					<displayName>JDMAR</displayName>
					<description>Injected data</description>
					<addressOffset>0x58</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>JDMAR</name>
							<description>Injected data</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>TIM1</name>
			<description>Timer 1</description>
			<groupName>TIM</groupName>
			<baseAddress>0x40001C00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>TIM1_BRK</name>
				<description>TIM1 break interrupt</description>
				<value>17</value>
			</interrupt>
			<interrupt>
				<name>TIM1_UP</name>
				<description>TIM1 update interrupt</description>
				<value>18</value>
			</interrupt>
			<interrupt>
				<name>TIM1_TRG_COM</name>
				<description>TIM1 trigger or communication interrupt</description>
				<value>19</value>
			</interrupt>
			<interrupt>
				<name>TIM1_CC</name>
				<description>TIM1 capture or compare interrupt</description>
				<value>20</value>
			</interrupt>
			<registers>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Timer control register 1</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CEN</name>
							<description>Counter enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>UDIS</name>
							<description>Update disable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>URS</name>
							<description>Update request source</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>OPM</name>
							<description>One pulse mode</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>DIR</name>
							<description>Counter Direction</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>CMS</name>
							<description>Center-aligned mode selection</description>
							<bitRange>[6:5]</bitRange>
						</field>
						<field>
							<name>ARPE</name>
							<description>Auto-reload preload enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>CKD</name>
							<description>Clock division</description>
							<bitRange>[9:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2_TIM1</name>
					<displayName>CR2_TIM1</displayName>
					<description>Timer 1 control register 2</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCPC</name>
							<description>Capture/compare preload control</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CCUS</name>
							<description>Capture/compare update selection</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CCDS</name>
							<description>Capture/compare DMA selection</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>MMS</name>
							<description>Master mode selection</description>
							<bitRange>[6:4]</bitRange>
							<enumeratedValues>
								<name>MasterMode_Select</name>
								<enumeratedValue>
									<name>TIM_TRGOSource_Reset</name>
									<description>Timer reset event selected as trigger output</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_Enable</name>
									<description>Timer enable event selected as trigger output</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_Update</name>
									<description>Timer update event selected as trigger output</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC1</name>
									<description>Timer capture/compare event selected as trigger output</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC1Ref</name>
									<description>Timer channel 1 output compare event selected as trigger output</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC2Ref</name>
									<description>Timer channel 2 output compare event selected as trigger output</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC3Ref</name>
									<description>Timer channel 3 output compare event selected as trigger output</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC4Ref</name>
									<description>Timer channel 4 output compare event selected as trigger output</description>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TI1S</name>
							<description>TI1 selection</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>OIS</name>
							<description>Out idle state 1</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>OIS1N</name>
							<description>Negative out idle state 1</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>OIS2</name>
							<description>Out idle state 2</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>OIS2N</name>
							<description>Negative out idle state 2</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>OIS3</name>
							<description>Out idle state 1</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>OIS3N</name>
							<description>Negative out idle state 3</description>
							<bitRange>[13:13]</bitRange>
						</field>
						<field>
							<name>OIS4</name>
							<description>Out idle state 4</description>
							<bitRange>[14:14]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMCR</name>
					<displayName>SMCR</displayName>
					<description>Timer slave mode control register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SMS</name>
							<description>Slave mode selection</description>
							<bitRange>[2:0]</bitRange>
							<enumeratedValues>
								<name>SlaveMode_Select</name>
								<enumeratedValue>
									<name>TIM_MasterSlaveMode_Disable</name>
									<description>Turn off slave mode</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_EncoderMode_TI1</name>
									<description>Encode mode 1</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_EncoderMode_TI2</name>
									<description>Encode mode2</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_EncoderMode_TI12</name>
									<description>Encode mode 3</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_Reset</name>
									<description>Reset mode</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_Gated</name>
									<description>Gated mode</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_Trigger</name>
									<description>Trigger mode</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_External1</name>
									<description>External clock mode</description>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TS</name>
							<description>Trigger selection</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>MSM</name>
							<description>Master/slave mode</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>ETF</name>
							<description>External trigger filter</description>
							<bitRange>[11:8]</bitRange>
						</field>
						<field>
							<name>ETPS</name>
							<description>External trigger prescaler</description>
							<bitRange>[13:12]</bitRange>
						</field>
						<field>
							<name>ECE</name>
							<description>External clock enable</description>
							<bitRange>[14:14]</bitRange>
						</field>
						<field>
							<name>ETP</name>
							<description>External trigger polarity</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DIER_TIM1</name>
					<displayName>DIER_TIM1</displayName>
					<description>Timer 1 DMA/interruption enable register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UIE</name>
							<description>Update interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1IE</name>
							<description>Capture/Compare 1 interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC2IE</name>
							<description>Capture/Compare 2 interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CC3IE</name>
							<description>Capture/Compare 3 interrupt enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CC4IE</name>
							<description>Capture/Compare 4 interrupt enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TIE</name>
							<description>Trigger interrupt enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>BIE</name>
							<description>Break interrupt enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>UDE</name>
							<description>Update DMA request enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>CC1DE</name>
							<description>Capture/Compare 1 DMA request enable</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>CC2DE</name>
							<description>Capture/Compare 2 DMA request enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>CC3DE</name>
							<description>Capture/Compare 3 DMA request enable</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>CC4DE</name>
							<description>Capture/Compare 4 DMA request enable</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>COMDE</name>
							<description>COM DMA request enable</description>
							<bitRange>[13:13]</bitRange>
						</field>
						<field>
							<name>TDE</name>
							<description>Trigger DMA request enable</description>
							<bitRange>[14:14]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SR_TIM1</name>
					<displayName>SR_TIM1</displayName>
					<description>Timer 1 state register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UIF</name>
							<description>Update interrupt flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1IF</name>
							<description>Capture/Compare 1 interrupt flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC2IF</name>
							<description>Capture/Compare 2 interrupt flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CC3IF</name>
							<description>Capture/Compare 3 interrupt flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CC4IF</name>
							<description>Capture/Compare 4 interrupt flag</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>COMIF</name>
							<description>COM interrupt flag</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>TIF</name>
							<description>Trigger interrupt flag</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>BIF</name>
							<description>Break interrupt flag</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>CC1OF</name>
							<description>Capture/Compare 1 overcapture flag</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>CC2OF</name>
							<description>Capture/Compare 2 overcapture flag</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>CC3OF</name>
							<description>Capture/Compare 3 overcapture flag</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>CC4OF</name>
							<description>Capture/Compare 4 overcapture flag</description>
							<bitRange>[12:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>EGR_TIM1</name>
					<displayName>EGR_TIM1</displayName>
					<description>Timer 1 event generation register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UG</name>
							<description>Update generation</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1G</name>
							<description>Capture/compare 1 generation</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC2G</name>
							<description>Capture/compare 2 generation</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CC3G</name>
							<description>Capture/compare 3 generation</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CC4G</name>
							<description>Capture/compare 4 generation</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>COMG</name>
							<description>Capture/Compare control update generation</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>TG</name>
							<description>Trigger generation</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>BG</name>
							<description>Break generation</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR1_OUTPUT</name>
					<displayName>CCMR1_OUTPUT</displayName>
					<description>Capture/compare mode register 1 for output</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC1S</name>
							<description>Capture/Compare 1 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>OC1FE</name>
							<description>Output compare 1 fast enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>OC1PE</name>
							<description>Output compare 1 preload enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>OC1M</name>
							<description>Output compare 1 enable</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>OC1CE</name>
							<description>Output compare 1 clear enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>CC2S</name>
							<description>Capture/Compare 2 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>OC2FE</name>
							<description>Output compare 2 fast enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>OC2PE</name>
							<description>Output compare 2 preload enable</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>OC2M</name>
							<description>Output compare 2 enable</description>
							<bitRange>[14:12]</bitRange>
						</field>
						<field>
							<name>OC2CE</name>
							<description>Output compare 2 clear enable</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR1_INPUT</name>
					<displayName>CCMR1_INPUT</displayName>
					<description>Capture/compare mode register 1 for input</description>
					<alternateRegister>CCMR1_OUTPUT</alternateRegister>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC1S</name>
							<description>Capture/Compare 1 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>IC1PSC</name>
							<description>Input capture 1 prescaler</description>
							<bitRange>[3:2]</bitRange>
						</field>
						<field>
							<name>IC1F</name>
							<description>Input capture 1 filter</description>
							<bitRange>[7:4]</bitRange>
						</field>
						<field>
							<name>CC2S</name>
							<description>Capture/Compare 2 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>IC2PSC</name>
							<description>Input capture 2 prescaler</description>
							<bitRange>[11:10]</bitRange>
						</field>
						<field>
							<name>IC2F</name>
							<description>Input capture 2 filter</description>
							<bitRange>[15:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR2_OUTPUT</name>
					<displayName>CCMR2_OUTPUT</displayName>
					<description>Capture/compare mode register 2 for output</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC3S</name>
							<description>Capture/Compare 3 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>OC3FE</name>
							<description>Output compare 3 fast enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>OC3PE</name>
							<description>Output compare 3 preload enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>OC3M</name>
							<description>Output compare 3 enable</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>OC3CE</name>
							<description>Output compare 3 clear enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>CC4S</name>
							<description>Capture/Compare 4 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>OC4FE</name>
							<description>Output compare 4 fast enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>OC4PE</name>
							<description>Output compare 4 preload enable</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>OC4M</name>
							<description>Output compare 4 enable</description>
							<bitRange>[14:12]</bitRange>
						</field>
						<field>
							<name>OC4CE</name>
							<description>Output compare 4 clear enable</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR2_INPUT</name>
					<displayName>CCMR2_INPUT</displayName>
					<description>Capture/compare mode register 2 for input</description>
					<alternateRegister>CCMR2_OUTPUT</alternateRegister>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC3S</name>
							<description>Capture/Compare 3 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>IC3PSC</name>
							<description>Input capture 3 prescaler</description>
							<bitRange>[3:2]</bitRange>
						</field>
						<field>
							<name>IC3F</name>
							<description>Input capture 3 filter</description>
							<bitRange>[7:4]</bitRange>
						</field>
						<field>
							<name>CC4S</name>
							<description>Capture/Compare 4 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>IC4PSC</name>
							<description>Input capture 4 prescaler</description>
							<bitRange>[11:10]</bitRange>
						</field>
						<field>
							<name>IC4F</name>
							<description>Input capture 4 filter</description>
							<bitRange>[15:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCER_TIM1</name>
					<displayName>CCER_TIM1</displayName>
					<description>Timer 1 capture/compare enable register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC1E</name>
							<description>Capture/Compare 1 output enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1P</name>
							<description>Capture/Compare 1 output polarity</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC1NE</name>
							<description>Capture/Compare 1 negative output enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CC1NP</name>
							<description>Capture/Compare 1 negative output polarity</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CC2E</name>
							<description>Capture/Compare 2 output enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>CC2P</name>
							<description>Capture/Compare 2 output polarity</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>CC2NE</name>
							<description>Capture/Compare 2 negative output enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>CC2NP</name>
							<description>Capture/Compare 2 negative output polarity</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>CC3E</name>
							<description>Capture/Compare 3 output enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>CC3P</name>
							<description>Capture/Compare 3 output polarity</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>CC3NE</name>
							<description>Capture/Compare 3 negative output enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>CC3NP</name>
							<description>Capture/Compare 3 negative output polarity</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>CC4E</name>
							<description>Capture/Compare 4 output enable</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>CC4P</name>
							<description>Capture/Compare 4 output polarity</description>
							<bitRange>[13:13]</bitRange>
						</field>
						<field>
							<name>CC4NE</name>
							<description>Capture/Compare 4 negative output enable</description>
							<bitRange>[14:14]</bitRange>
						</field>
						<field>
							<name>CC4NP</name>
							<description>Capture/Compare 4 negative output polarity</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CNT</name>
					<displayName>CNT</displayName>
					<description>Counter register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CNT</name>
							<description>Counter value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PSC</name>
					<displayName>PSC</displayName>
					<description>Prescaler register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PSC</name>
							<description>Prescaler value</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ARR</name>
					<displayName>ARR</displayName>
					<description>Auto reload register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ARR</name>
							<description>Auto reload value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RCR</name>
					<displayName>RCR</displayName>
					<description>Repetition counter register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>REP</name>
							<description>Repetition counter value</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR1</name>
					<displayName>CCR1</displayName>
					<description>Capture/compare 1 register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR1</name>
							<description>Capture/Compare 1 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR2</name>
					<displayName>CCR2</displayName>
					<description>Capture/compare 2 register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR2</name>
							<description>Capture/Compare 2 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR3</name>
					<displayName>CCR3</displayName>
					<description>Capture/compare 3 register</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR3</name>
							<description>Capture/Compare 3 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR4</name>
					<displayName>CCR4</displayName>
					<description>Capture/compare 4 register</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR4</name>
							<description>Capture/Compare 4 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BDTR</name>
					<displayName>BDTR</displayName>
					<description>Break and dead-time register</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UTG</name>
							<description>Dead-time generator setup</description>
							<bitRange>[7:0]</bitRange>
						</field>
						<field>
							<name>LOCK</name>
							<description>Lock configuration</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>OSSI</name>
							<description>Off-state selection for idle mode</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>OSSR</name>
							<description>Off-state selection for Run mode</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>BKE</name>
							<description>Break enable</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>BKP</name>
							<description>Break polarity</description>
							<bitRange>[13:13]</bitRange>
						</field>
						<field>
							<name>AOE</name>
							<description>Automatic output enable</description>
							<bitRange>[14:14]</bitRange>
						</field>
						<field>
							<name>MOE</name>
							<description>Main output enable</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>TIM2</name>
			<description>Timer 2</description>
			<groupName>TIM</groupName>
			<baseAddress>0x40002000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>TIM2</name>
				<description>TIM2 interrupt</description>
				<value>21</value>
			</interrupt>
			<registers>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Timer control register 1</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CEN</name>
							<description>Counter enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>UDIS</name>
							<description>Update disable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>URS</name>
							<description>Update request source</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>OPM</name>
							<description>One pulse mode</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>DIR</name>
							<description>Counter Direction</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>CMS</name>
							<description>Center-aligned mode selection</description>
							<bitRange>[6:5]</bitRange>
						</field>
						<field>
							<name>ARPE</name>
							<description>Auto-reload preload enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>CKD</name>
							<description>Clock division</description>
							<bitRange>[9:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>Timer control register 2</description>
					<alternateRegister>CR2_TIM1</alternateRegister>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCDS</name>
							<description>Capture/compare DMA selection</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>MMS</name>
							<description>Master mode selection</description>
							<bitRange>[6:4]</bitRange>
							<enumeratedValues>
								<name>MasterMode_Select</name>
								<enumeratedValue>
									<name>TIM_TRGOSource_Reset</name>
									<description>Timer reset event selected as trigger output</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_Enable</name>
									<description>Timer enable event selected as trigger output</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_Update</name>
									<description>Timer update event selected as trigger output</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC1</name>
									<description>Timer capture/compare event selected as trigger output</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC1Ref</name>
									<description>Timer channel 1 output compare event selected as trigger output</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC2Ref</name>
									<description>Timer channel 2 output compare event selected as trigger output</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC3Ref</name>
									<description>Timer channel 3 output compare event selected as trigger output</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC4Ref</name>
									<description>Timer channel 4 output compare event selected as trigger output</description>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TI1S</name>
							<description>TI1 selection</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMCR</name>
					<displayName>SMCR</displayName>
					<description>Timer slave mode control register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SMS</name>
							<description>Slave mode selection</description>
							<bitRange>[2:0]</bitRange>
							<enumeratedValues>
								<name>SlaveMode_Select</name>
								<enumeratedValue>
									<name>TIM_MasterSlaveMode_Disable</name>
									<description>Turn off slave mode</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_EncoderMode_TI1</name>
									<description>Encode mode 1</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_EncoderMode_TI2</name>
									<description>Encode mode2</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_EncoderMode_TI12</name>
									<description>Encode mode 3</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_Reset</name>
									<description>Reset mode</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_Gated</name>
									<description>Gated mode</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_Trigger</name>
									<description>Trigger mode</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_External1</name>
									<description>External clock mode</description>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TS</name>
							<description>Trigger selection</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>MSM</name>
							<description>Master/slave mode</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>ETF</name>
							<description>External trigger filter</description>
							<bitRange>[11:8]</bitRange>
						</field>
						<field>
							<name>ETPS</name>
							<description>External trigger prescaler</description>
							<bitRange>[13:12]</bitRange>
						</field>
						<field>
							<name>ECE</name>
							<description>External clock enable</description>
							<bitRange>[14:14]</bitRange>
						</field>
						<field>
							<name>ETP</name>
							<description>External trigger polarity</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DIER</name>
					<displayName>DIER</displayName>
					<description>Timer DMA/interruption enable register</description>
					<alternateRegister>DIER_TIM1</alternateRegister>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UIE</name>
							<description>Update interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1IE</name>
							<description>Capture/Compare 1 interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC2IE</name>
							<description>Capture/Compare 2 interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CC3IE</name>
							<description>Capture/Compare 3 interrupt enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CC4IE</name>
							<description>Capture/Compare 4 interrupt enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TIE</name>
							<description>Trigger interrupt enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>UDE</name>
							<description>Update DMA request enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>CC1DE</name>
							<description>Capture/Compare 1 DMA request enable</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>CC2DE</name>
							<description>Capture/Compare 2 DMA request enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>CC3DE</name>
							<description>Capture/Compare 3 DMA request enable</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>CC4DE</name>
							<description>Capture/Compare 4 DMA request enable</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>TDE</name>
							<description>Trigger DMA request enable</description>
							<bitRange>[14:14]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>Timer state register</description>
					<alternateRegister>SR_TIM1</alternateRegister>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UIF</name>
							<description>Update interrupt flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1IF</name>
							<description>Capture/Compare 1 interrupt flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC2IF</name>
							<description>Capture/Compare 2 interrupt flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CC3IF</name>
							<description>Capture/Compare 3 interrupt flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CC4IF</name>
							<description>Capture/Compare 4 interrupt flag</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TIF</name>
							<description>Trigger interrupt flag</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>CC1OF</name>
							<description>Capture/Compare 1 overcapture flag</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>CC2OF</name>
							<description>Capture/Compare 2 overcapture flag</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>CC3OF</name>
							<description>Capture/Compare 3 overcapture flag</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>CC4OF</name>
							<description>Capture/Compare 4 overcapture flag</description>
							<bitRange>[12:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>EGR</name>
					<displayName>EGR</displayName>
					<description>Timer event generation register</description>
					<alternateRegister>EGR_TIM1</alternateRegister>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UG</name>
							<description>Update generation</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1G</name>
							<description>Capture/compare 1 generation</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC2G</name>
							<description>Capture/compare 2 generation</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CC3G</name>
							<description>Capture/compare 3 generation</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CC4G</name>
							<description>Capture/compare 4 generation</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TG</name>
							<description>Trigger generation</description>
							<bitRange>[6:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR1_OUTPUT</name>
					<displayName>CCMR1_OUTPUT</displayName>
					<description>Capture/compare mode register 1 for output</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC1S</name>
							<description>Capture/Compare 1 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>OC1FE</name>
							<description>Output compare 1 fast enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>OC1PE</name>
							<description>Output compare 1 preload enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>OC1M</name>
							<description>Output compare 1 enable</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>OC1CE</name>
							<description>Output compare 1 clear enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>CC2S</name>
							<description>Capture/Compare 2 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>OC2FE</name>
							<description>Output compare 2 fast enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>OC2PE</name>
							<description>Output compare 2 preload enable</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>OC2M</name>
							<description>Output compare 2 enable</description>
							<bitRange>[14:12]</bitRange>
						</field>
						<field>
							<name>OC2CE</name>
							<description>Output compare 2 clear enable</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR1_INPUT</name>
					<displayName>CCMR1_INPUT</displayName>
					<description>Capture/compare mode register 1 for input</description>
					<alternateRegister>CCMR1_OUTPUT</alternateRegister>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC1S</name>
							<description>Capture/Compare 1 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>IC1PSC</name>
							<description>Input capture 1 prescaler</description>
							<bitRange>[3:2]</bitRange>
						</field>
						<field>
							<name>IC1F</name>
							<description>Input capture 1 filter</description>
							<bitRange>[7:4]</bitRange>
						</field>
						<field>
							<name>CC2S</name>
							<description>Capture/Compare 2 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>IC2PSC</name>
							<description>Input capture 2 prescaler</description>
							<bitRange>[11:10]</bitRange>
						</field>
						<field>
							<name>IC2F</name>
							<description>Input capture 2 filter</description>
							<bitRange>[15:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR2_OUTPUT</name>
					<displayName>CCMR2_OUTPUT</displayName>
					<description>Capture/compare mode register 2 for output</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC3S</name>
							<description>Capture/Compare 3 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>OC3FE</name>
							<description>Output compare 3 fast enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>OC3PE</name>
							<description>Output compare 3 preload enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>OC3M</name>
							<description>Output compare 3 enable</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>OC3CE</name>
							<description>Output compare 3 clear enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>CC4S</name>
							<description>Capture/Compare 4 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>OC4FE</name>
							<description>Output compare 4 fast enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>OC4PE</name>
							<description>Output compare 4 preload enable</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>OC4M</name>
							<description>Output compare 4 enable</description>
							<bitRange>[14:12]</bitRange>
						</field>
						<field>
							<name>OC4CE</name>
							<description>Output compare 4 clear enable</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR2_INPUT</name>
					<displayName>CCMR2_INPUT</displayName>
					<description>Capture/compare mode register 2 for input</description>
					<alternateRegister>CCMR2_OUTPUT</alternateRegister>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC3S</name>
							<description>Capture/Compare 3 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>IC3PSC</name>
							<description>Input capture 3 prescaler</description>
							<bitRange>[3:2]</bitRange>
						</field>
						<field>
							<name>IC3F</name>
							<description>Input capture 3 filter</description>
							<bitRange>[7:4]</bitRange>
						</field>
						<field>
							<name>CC4S</name>
							<description>Capture/Compare 4 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>IC4PSC</name>
							<description>Input capture 4 prescaler</description>
							<bitRange>[11:10]</bitRange>
						</field>
						<field>
							<name>IC4F</name>
							<description>Input capture 4 filter</description>
							<bitRange>[15:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCER</name>
					<displayName>CCER</displayName>
					<description>Timer capture/compare enable register</description>
					<alternateRegister>CCER_TIM1</alternateRegister>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC1E</name>
							<description>Capture/Compare 1 output enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1P</name>
							<description>Capture/Compare 1 output polarity</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC2E</name>
							<description>Capture/Compare 2 output enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>CC2P</name>
							<description>Capture/Compare 2 output polarity</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>CC3E</name>
							<description>Capture/Compare 3 output enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>CC3P</name>
							<description>Capture/Compare 3 output polarity</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>CC4E</name>
							<description>Capture/Compare 4 output enable</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>CC4P</name>
							<description>Capture/Compare 4 output polarity</description>
							<bitRange>[13:13]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CNT</name>
					<displayName>CNT</displayName>
					<description>Counter register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CNT</name>
							<description>Counter value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PSC</name>
					<displayName>PSC</displayName>
					<description>Prescaler register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PSC</name>
							<description>Prescaler value</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ARR</name>
					<displayName>ARR</displayName>
					<description>Auto reload register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ARR</name>
							<description>Auto reload value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RCR</name>
					<displayName>RCR</displayName>
					<description>Repetition counter register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>REP</name>
							<description>Repetition counter value</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR1</name>
					<displayName>CCR1</displayName>
					<description>Capture/compare 1 register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR1</name>
							<description>Capture/Compare 1 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR2</name>
					<displayName>CCR2</displayName>
					<description>Capture/compare 2 register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR2</name>
							<description>Capture/Compare 2 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR3</name>
					<displayName>CCR3</displayName>
					<description>Capture/compare 3 register</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR3</name>
							<description>Capture/Compare 3 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR4</name>
					<displayName>CCR4</displayName>
					<description>Capture/compare 4 register</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR4</name>
							<description>Capture/Compare 4 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>TIM3</name>
			<description>Timer 3</description>
			<groupName>TIM</groupName>
			<baseAddress>0x40002400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>TIM3</name>
				<description>TIM3 interrupt</description>
				<value>22</value>
			</interrupt>
			<registers>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Timer control register 1</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CEN</name>
							<description>Counter enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>UDIS</name>
							<description>Update disable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>URS</name>
							<description>Update request source</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>OPM</name>
							<description>One pulse mode</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>DIR</name>
							<description>Counter Direction</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>CMS</name>
							<description>Center-aligned mode selection</description>
							<bitRange>[6:5]</bitRange>
						</field>
						<field>
							<name>ARPE</name>
							<description>Auto-reload preload enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>CKD</name>
							<description>Clock division</description>
							<bitRange>[9:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>Timer control register 2</description>
					<alternateRegister>CR2_TIM1</alternateRegister>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCDS</name>
							<description>Capture/compare DMA selection</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>MMS</name>
							<description>Master mode selection</description>
							<bitRange>[6:4]</bitRange>
							<enumeratedValues>
								<name>MasterMode_Select</name>
								<enumeratedValue>
									<name>TIM_TRGOSource_Reset</name>
									<description>Timer reset event selected as trigger output</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_Enable</name>
									<description>Timer enable event selected as trigger output</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_Update</name>
									<description>Timer update event selected as trigger output</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC1</name>
									<description>Timer capture/compare event selected as trigger output</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC1Ref</name>
									<description>Timer channel 1 output compare event selected as trigger output</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC2Ref</name>
									<description>Timer channel 2 output compare event selected as trigger output</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC3Ref</name>
									<description>Timer channel 3 output compare event selected as trigger output</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC4Ref</name>
									<description>Timer channel 4 output compare event selected as trigger output</description>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TI1S</name>
							<description>TI1 selection</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMCR</name>
					<displayName>SMCR</displayName>
					<description>Timer slave mode control register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SMS</name>
							<description>Slave mode selection</description>
							<bitRange>[2:0]</bitRange>
							<enumeratedValues>
								<name>SlaveMode_Select</name>
								<enumeratedValue>
									<name>TIM_MasterSlaveMode_Disable</name>
									<description>Turn off slave mode</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_EncoderMode_TI1</name>
									<description>Encode mode 1</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_EncoderMode_TI2</name>
									<description>Encode mode2</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_EncoderMode_TI12</name>
									<description>Encode mode 3</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_Reset</name>
									<description>Reset mode</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_Gated</name>
									<description>Gated mode</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_Trigger</name>
									<description>Trigger mode</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_External1</name>
									<description>External clock mode</description>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TS</name>
							<description>Trigger selection</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>MSM</name>
							<description>Master/slave mode</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>ETF</name>
							<description>External trigger filter</description>
							<bitRange>[11:8]</bitRange>
						</field>
						<field>
							<name>ETPS</name>
							<description>External trigger prescaler</description>
							<bitRange>[13:12]</bitRange>
						</field>
						<field>
							<name>ECE</name>
							<description>External clock enable</description>
							<bitRange>[14:14]</bitRange>
						</field>
						<field>
							<name>ETP</name>
							<description>External trigger polarity</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DIER</name>
					<displayName>DIER</displayName>
					<description>Timer DMA/interruption enable register</description>
					<alternateRegister>DIER_TIM1</alternateRegister>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UIE</name>
							<description>Update interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1IE</name>
							<description>Capture/Compare 1 interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC2IE</name>
							<description>Capture/Compare 2 interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CC3IE</name>
							<description>Capture/Compare 3 interrupt enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CC4IE</name>
							<description>Capture/Compare 4 interrupt enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TIE</name>
							<description>Trigger interrupt enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>UDE</name>
							<description>Update DMA request enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>CC1DE</name>
							<description>Capture/Compare 1 DMA request enable</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>CC2DE</name>
							<description>Capture/Compare 2 DMA request enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>CC3DE</name>
							<description>Capture/Compare 3 DMA request enable</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>CC4DE</name>
							<description>Capture/Compare 4 DMA request enable</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>TDE</name>
							<description>Trigger DMA request enable</description>
							<bitRange>[14:14]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>Timer state register</description>
					<alternateRegister>SR_TIM1</alternateRegister>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UIF</name>
							<description>Update interrupt flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1IF</name>
							<description>Capture/Compare 1 interrupt flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC2IF</name>
							<description>Capture/Compare 2 interrupt flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CC3IF</name>
							<description>Capture/Compare 3 interrupt flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CC4IF</name>
							<description>Capture/Compare 4 interrupt flag</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TIF</name>
							<description>Trigger interrupt flag</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>CC1OF</name>
							<description>Capture/Compare 1 overcapture flag</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>CC2OF</name>
							<description>Capture/Compare 2 overcapture flag</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>CC3OF</name>
							<description>Capture/Compare 3 overcapture flag</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>CC4OF</name>
							<description>Capture/Compare 4 overcapture flag</description>
							<bitRange>[12:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>EGR</name>
					<displayName>EGR</displayName>
					<description>Timer event generation register</description>
					<alternateRegister>EGR_TIM1</alternateRegister>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UG</name>
							<description>Update generation</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1G</name>
							<description>Capture/compare 1 generation</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC2G</name>
							<description>Capture/compare 2 generation</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CC3G</name>
							<description>Capture/compare 3 generation</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CC4G</name>
							<description>Capture/compare 4 generation</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TG</name>
							<description>Trigger generation</description>
							<bitRange>[6:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR1_OUTPUT</name>
					<displayName>CCMR1_OUTPUT</displayName>
					<description>Capture/compare mode register 1 for output</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC1S</name>
							<description>Capture/Compare 1 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>OC1FE</name>
							<description>Output compare 1 fast enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>OC1PE</name>
							<description>Output compare 1 preload enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>OC1M</name>
							<description>Output compare 1 enable</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>OC1CE</name>
							<description>Output compare 1 clear enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>CC2S</name>
							<description>Capture/Compare 2 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>OC2FE</name>
							<description>Output compare 2 fast enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>OC2PE</name>
							<description>Output compare 2 preload enable</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>OC2M</name>
							<description>Output compare 2 enable</description>
							<bitRange>[14:12]</bitRange>
						</field>
						<field>
							<name>OC2CE</name>
							<description>Output compare 2 clear enable</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR1_INPUT</name>
					<displayName>CCMR1_INPUT</displayName>
					<description>Capture/compare mode register 1 for input</description>
					<alternateRegister>CCMR1_OUTPUT</alternateRegister>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC1S</name>
							<description>Capture/Compare 1 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>IC1PSC</name>
							<description>Input capture 1 prescaler</description>
							<bitRange>[3:2]</bitRange>
						</field>
						<field>
							<name>IC1F</name>
							<description>Input capture 1 filter</description>
							<bitRange>[7:4]</bitRange>
						</field>
						<field>
							<name>CC2S</name>
							<description>Capture/Compare 2 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>IC2PSC</name>
							<description>Input capture 2 prescaler</description>
							<bitRange>[11:10]</bitRange>
						</field>
						<field>
							<name>IC2F</name>
							<description>Input capture 2 filter</description>
							<bitRange>[15:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR2_OUTPUT</name>
					<displayName>CCMR2_OUTPUT</displayName>
					<description>Capture/compare mode register 2 for output</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC3S</name>
							<description>Capture/Compare 3 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>OC3FE</name>
							<description>Output compare 3 fast enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>OC3PE</name>
							<description>Output compare 3 preload enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>OC3M</name>
							<description>Output compare 3 enable</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>OC3CE</name>
							<description>Output compare 3 clear enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>CC4S</name>
							<description>Capture/Compare 4 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>OC4FE</name>
							<description>Output compare 4 fast enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>OC4PE</name>
							<description>Output compare 4 preload enable</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>OC4M</name>
							<description>Output compare 4 enable</description>
							<bitRange>[14:12]</bitRange>
						</field>
						<field>
							<name>OC4CE</name>
							<description>Output compare 4 clear enable</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR2_INPUT</name>
					<displayName>CCMR2_INPUT</displayName>
					<description>Capture/compare mode register 2 for input</description>
					<alternateRegister>CCMR2_OUTPUT</alternateRegister>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC3S</name>
							<description>Capture/Compare 3 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>IC3PSC</name>
							<description>Input capture 3 prescaler</description>
							<bitRange>[3:2]</bitRange>
						</field>
						<field>
							<name>IC3F</name>
							<description>Input capture 3 filter</description>
							<bitRange>[7:4]</bitRange>
						</field>
						<field>
							<name>CC4S</name>
							<description>Capture/Compare 4 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>IC4PSC</name>
							<description>Input capture 4 prescaler</description>
							<bitRange>[11:10]</bitRange>
						</field>
						<field>
							<name>IC4F</name>
							<description>Input capture 4 filter</description>
							<bitRange>[15:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCER</name>
					<displayName>CCER</displayName>
					<description>Timer capture/compare enable register</description>
					<alternateRegister>CCER_TIM1</alternateRegister>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC1E</name>
							<description>Capture/Compare 1 output enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1P</name>
							<description>Capture/Compare 1 output polarity</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC2E</name>
							<description>Capture/Compare 2 output enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>CC2P</name>
							<description>Capture/Compare 2 output polarity</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>CC3E</name>
							<description>Capture/Compare 3 output enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>CC3P</name>
							<description>Capture/Compare 3 output polarity</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>CC4E</name>
							<description>Capture/Compare 4 output enable</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>CC4P</name>
							<description>Capture/Compare 4 output polarity</description>
							<bitRange>[13:13]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CNT</name>
					<displayName>CNT</displayName>
					<description>Counter register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CNT</name>
							<description>Counter value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PSC</name>
					<displayName>PSC</displayName>
					<description>Prescaler register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PSC</name>
							<description>Prescaler value</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ARR</name>
					<displayName>ARR</displayName>
					<description>Auto reload register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ARR</name>
							<description>Auto reload value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RCR</name>
					<displayName>RCR</displayName>
					<description>Repetition counter register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>REP</name>
							<description>Repetition counter value</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR1</name>
					<displayName>CCR1</displayName>
					<description>Capture/compare 1 register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR1</name>
							<description>Capture/Compare 1 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR2</name>
					<displayName>CCR2</displayName>
					<description>Capture/compare 2 register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR2</name>
							<description>Capture/Compare 2 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR3</name>
					<displayName>CCR3</displayName>
					<description>Capture/compare 3 register</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR3</name>
							<description>Capture/Compare 3 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR4</name>
					<displayName>CCR4</displayName>
					<description>Capture/compare 4 register</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR4</name>
							<description>Capture/Compare 4 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>TIM4</name>
			<description>Timer 4</description>
			<groupName>TIM</groupName>
			<baseAddress>0x40002800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>TIM4</name>
				<description>TIM4 interrupt</description>
				<value>23</value>
			</interrupt>
			<registers>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Timer control register 1</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CEN</name>
							<description>Counter enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>UDIS</name>
							<description>Update disable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>URS</name>
							<description>Update request source</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>OPM</name>
							<description>One pulse mode</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>DIR</name>
							<description>Counter Direction</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>CMS</name>
							<description>Center-aligned mode selection</description>
							<bitRange>[6:5]</bitRange>
						</field>
						<field>
							<name>ARPE</name>
							<description>Auto-reload preload enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>CKD</name>
							<description>Clock division</description>
							<bitRange>[9:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>Timer control register 2</description>
					<alternateRegister>CR2_TIM1</alternateRegister>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCDS</name>
							<description>Capture/compare DMA selection</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>MMS</name>
							<description>Master mode selection</description>
							<bitRange>[6:4]</bitRange>
							<enumeratedValues>
								<name>MasterMode_Select</name>
								<enumeratedValue>
									<name>TIM_TRGOSource_Reset</name>
									<description>Timer reset event selected as trigger output</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_Enable</name>
									<description>Timer enable event selected as trigger output</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_Update</name>
									<description>Timer update event selected as trigger output</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC1</name>
									<description>Timer capture/compare event selected as trigger output</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC1Ref</name>
									<description>Timer channel 1 output compare event selected as trigger output</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC2Ref</name>
									<description>Timer channel 2 output compare event selected as trigger output</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC3Ref</name>
									<description>Timer channel 3 output compare event selected as trigger output</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_TRGOSource_OC4Ref</name>
									<description>Timer channel 4 output compare event selected as trigger output</description>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TI1S</name>
							<description>TI1 selection</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMCR</name>
					<displayName>SMCR</displayName>
					<description>Timer slave mode control register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SMS</name>
							<description>Slave mode selection</description>
							<bitRange>[2:0]</bitRange>
							<enumeratedValues>
								<name>SlaveMode_Select</name>
								<enumeratedValue>
									<name>TIM_MasterSlaveMode_Disable</name>
									<description>Turn off slave mode</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_EncoderMode_TI1</name>
									<description>Encode mode 1</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_EncoderMode_TI2</name>
									<description>Encode mode2</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_EncoderMode_TI12</name>
									<description>Encode mode 3</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_Reset</name>
									<description>Reset mode</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_Gated</name>
									<description>Gated mode</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_Trigger</name>
									<description>Trigger mode</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIM_SlaveMode_External1</name>
									<description>External clock mode</description>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TS</name>
							<description>Trigger selection</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>MSM</name>
							<description>Master/slave mode</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>ETF</name>
							<description>External trigger filter</description>
							<bitRange>[11:8]</bitRange>
						</field>
						<field>
							<name>ETPS</name>
							<description>External trigger prescaler</description>
							<bitRange>[13:12]</bitRange>
						</field>
						<field>
							<name>ECE</name>
							<description>External clock enable</description>
							<bitRange>[14:14]</bitRange>
						</field>
						<field>
							<name>ETP</name>
							<description>External trigger polarity</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DIER</name>
					<displayName>DIER</displayName>
					<description>Timer DMA/interruption enable register</description>
					<alternateRegister>DIER_TIM1</alternateRegister>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UIE</name>
							<description>Update interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1IE</name>
							<description>Capture/Compare 1 interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC2IE</name>
							<description>Capture/Compare 2 interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CC3IE</name>
							<description>Capture/Compare 3 interrupt enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CC4IE</name>
							<description>Capture/Compare 4 interrupt enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TIE</name>
							<description>Trigger interrupt enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>UDE</name>
							<description>Update DMA request enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>CC1DE</name>
							<description>Capture/Compare 1 DMA request enable</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>CC2DE</name>
							<description>Capture/Compare 2 DMA request enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>CC3DE</name>
							<description>Capture/Compare 3 DMA request enable</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>CC4DE</name>
							<description>Capture/Compare 4 DMA request enable</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>TDE</name>
							<description>Trigger DMA request enable</description>
							<bitRange>[14:14]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>Timer state register</description>
					<alternateRegister>SR_TIM1</alternateRegister>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UIF</name>
							<description>Update interrupt flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1IF</name>
							<description>Capture/Compare 1 interrupt flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC2IF</name>
							<description>Capture/Compare 2 interrupt flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CC3IF</name>
							<description>Capture/Compare 3 interrupt flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CC4IF</name>
							<description>Capture/Compare 4 interrupt flag</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TIF</name>
							<description>Trigger interrupt flag</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>CC1OF</name>
							<description>Capture/Compare 1 overcapture flag</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>CC2OF</name>
							<description>Capture/Compare 2 overcapture flag</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>CC3OF</name>
							<description>Capture/Compare 3 overcapture flag</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>CC4OF</name>
							<description>Capture/Compare 4 overcapture flag</description>
							<bitRange>[12:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>EGR</name>
					<displayName>EGR</displayName>
					<description>Timer event generation register</description>
					<alternateRegister>EGR_TIM1</alternateRegister>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UG</name>
							<description>Update generation</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1G</name>
							<description>Capture/compare 1 generation</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC2G</name>
							<description>Capture/compare 2 generation</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CC3G</name>
							<description>Capture/compare 3 generation</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CC4G</name>
							<description>Capture/compare 4 generation</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TG</name>
							<description>Trigger generation</description>
							<bitRange>[6:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR1_OUTPUT</name>
					<displayName>CCMR1_OUTPUT</displayName>
					<description>Capture/compare mode register 1 for output</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC1S</name>
							<description>Capture/Compare 1 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>OC1FE</name>
							<description>Output compare 1 fast enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>OC1PE</name>
							<description>Output compare 1 preload enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>OC1M</name>
							<description>Output compare 1 enable</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>OC1CE</name>
							<description>Output compare 1 clear enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>CC2S</name>
							<description>Capture/Compare 2 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>OC2FE</name>
							<description>Output compare 2 fast enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>OC2PE</name>
							<description>Output compare 2 preload enable</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>OC2M</name>
							<description>Output compare 2 enable</description>
							<bitRange>[14:12]</bitRange>
						</field>
						<field>
							<name>OC2CE</name>
							<description>Output compare 2 clear enable</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR1_INPUT</name>
					<displayName>CCMR1_INPUT</displayName>
					<description>Capture/compare mode register 1 for input</description>
					<alternateRegister>CCMR1_OUTPUT</alternateRegister>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC1S</name>
							<description>Capture/Compare 1 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>IC1PSC</name>
							<description>Input capture 1 prescaler</description>
							<bitRange>[3:2]</bitRange>
						</field>
						<field>
							<name>IC1F</name>
							<description>Input capture 1 filter</description>
							<bitRange>[7:4]</bitRange>
						</field>
						<field>
							<name>CC2S</name>
							<description>Capture/Compare 2 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>IC2PSC</name>
							<description>Input capture 2 prescaler</description>
							<bitRange>[11:10]</bitRange>
						</field>
						<field>
							<name>IC2F</name>
							<description>Input capture 2 filter</description>
							<bitRange>[15:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR2_OUTPUT</name>
					<displayName>CCMR2_OUTPUT</displayName>
					<description>Capture/compare mode register 2 for output</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC3S</name>
							<description>Capture/Compare 3 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>OC3FE</name>
							<description>Output compare 3 fast enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>OC3PE</name>
							<description>Output compare 3 preload enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>OC3M</name>
							<description>Output compare 3 enable</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>OC3CE</name>
							<description>Output compare 3 clear enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>CC4S</name>
							<description>Capture/Compare 4 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>OC4FE</name>
							<description>Output compare 4 fast enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>OC4PE</name>
							<description>Output compare 4 preload enable</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>OC4M</name>
							<description>Output compare 4 enable</description>
							<bitRange>[14:12]</bitRange>
						</field>
						<field>
							<name>OC4CE</name>
							<description>Output compare 4 clear enable</description>
							<bitRange>[15:15]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCMR2_INPUT</name>
					<displayName>CCMR2_INPUT</displayName>
					<description>Capture/compare mode register 2 for input</description>
					<alternateRegister>CCMR2_OUTPUT</alternateRegister>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC3S</name>
							<description>Capture/Compare 3 selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>IC3PSC</name>
							<description>Input capture 3 prescaler</description>
							<bitRange>[3:2]</bitRange>
						</field>
						<field>
							<name>IC3F</name>
							<description>Input capture 3 filter</description>
							<bitRange>[7:4]</bitRange>
						</field>
						<field>
							<name>CC4S</name>
							<description>Capture/Compare 4 selection</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>IC4PSC</name>
							<description>Input capture 4 prescaler</description>
							<bitRange>[11:10]</bitRange>
						</field>
						<field>
							<name>IC4F</name>
							<description>Input capture 4 filter</description>
							<bitRange>[15:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCER</name>
					<displayName>CCER</displayName>
					<description>Timer capture/compare enable register</description>
					<alternateRegister>CCER_TIM1</alternateRegister>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC1E</name>
							<description>Capture/Compare 1 output enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CC1P</name>
							<description>Capture/Compare 1 output polarity</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CC2E</name>
							<description>Capture/Compare 2 output enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>CC2P</name>
							<description>Capture/Compare 2 output polarity</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>CC3E</name>
							<description>Capture/Compare 3 output enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>CC3P</name>
							<description>Capture/Compare 3 output polarity</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>CC4E</name>
							<description>Capture/Compare 4 output enable</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>CC4P</name>
							<description>Capture/Compare 4 output polarity</description>
							<bitRange>[13:13]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CNT</name>
					<displayName>CNT</displayName>
					<description>Counter register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CNT</name>
							<description>Counter value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PSC</name>
					<displayName>PSC</displayName>
					<description>Prescaler register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PSC</name>
							<description>Prescaler value</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ARR</name>
					<displayName>ARR</displayName>
					<description>Auto reload register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ARR</name>
							<description>Auto reload value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RCR</name>
					<displayName>RCR</displayName>
					<description>Repetition counter register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>REP</name>
							<description>Repetition counter value</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR1</name>
					<displayName>CCR1</displayName>
					<description>Capture/compare 1 register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR1</name>
							<description>Capture/Compare 1 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR2</name>
					<displayName>CCR2</displayName>
					<description>Capture/compare 2 register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR2</name>
							<description>Capture/Compare 2 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR3</name>
					<displayName>CCR3</displayName>
					<description>Capture/compare 3 register</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR3</name>
							<description>Capture/Compare 3 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR4</name>
					<displayName>CCR4</displayName>
					<description>Capture/compare 4 register</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CCR4</name>
							<description>Capture/Compare 4 value</description>
							<bitRange>[19:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>LED</name>
			<description>LED driver controller</description>
			<groupName>LED</groupName>
			<baseAddress>0x4000BC00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CON</name>
					<displayName>CON</displayName>
					<description>Control register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LED_RUN</name>
							<description>LED enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>LED_CHNUM</name>
							<description>LED chanel number</description>
							<bitRange>[5:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CYC</name>
					<displayName>CYC</displayName>
					<description>Cycle register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LED_CYC</name>
							<description>LED cycle</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ECO</name>
					<displayName>ECO</displayName>
					<description>Electric output register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LED_SEGD4</name>
							<description>Segment 4 control output bits</description>
							<bitRange>[7:0]</bitRange>
						</field>
						<field>
							<name>LED_SEGD5</name>
							<description>Segment 5 control output bits</description>
							<bitRange>[15:8]</bitRange>
						</field>
						<field>
							<name>LED_SEGD6</name>
							<description>Segment 6 control output bits</description>
							<bitRange>[23:16]</bitRange>
						</field>
						<field>
							<name>LED_SEGD7</name>
							<description>Segment 7 control output bits</description>
							<bitRange>[31:24]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SEGH</name>
					<displayName>SEGH</displayName>
					<description>Segment control high register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LED_SEGD4</name>
							<description>Segment 4 control output bits</description>
							<bitRange>[7:0]</bitRange>
						</field>
						<field>
							<name>LED_SEGD5</name>
							<description>Segment 5 control output bits</description>
							<bitRange>[15:8]</bitRange>
						</field>
						<field>
							<name>LED_SEGD6</name>
							<description>Segment 6 control output bits</description>
							<bitRange>[23:16]</bitRange>
						</field>
						<field>
							<name>LED_SEGD7</name>
							<description>Segment 7 control output bits</description>
							<bitRange>[31:24]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SEGL</name>
					<displayName>SEGL</displayName>
					<description>Segment control low register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LED_SEGD0</name>
							<description>Segment 0 control output bits</description>
							<bitRange>[7:0]</bitRange>
						</field>
						<field>
							<name>LED_SEGD1</name>
							<description>Segment 1 control output bits</description>
							<bitRange>[15:8]</bitRange>
						</field>
						<field>
							<name>LED_SEGD2</name>
							<description>Segment 2 control output bits</description>
							<bitRange>[23:16]</bitRange>
						</field>
						<field>
							<name>LED_SEGD3</name>
							<description>Segment 3 control output bits</description>
							<bitRange>[31:24]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RTC</name>
			<description>Real time clock controller</description>
			<groupName>RTC</groupName>
			<baseAddress>0x40015800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>RTC</name>
				<description>RTC interrupt</description>
				<value>3</value>
			</interrupt>
			<interrupt>
				<name>RTCAlarm</name>
				<description>RTC alarm interrupt</description>
				<value>34</value>
			</interrupt>
			<registers>
				<register>
					<name>CRH</name>
					<displayName>CRH</displayName>
					<description>Control high register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SECIE</name>
							<description>Second interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>ALRIE</name>
							<description>Alarm interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>OWIE</name>
							<description>Overflow interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CRL</name>
					<displayName>CRL</displayName>
					<description>Control low register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x00000020</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SECF</name>
							<description>Second flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>ALRF</name>
							<description>Alarm flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>OWF</name>
							<description>Overflow flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RSF</name>
							<description>Register synchronization flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CNF</name>
							<description>Configuration flag</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RTOFF</name>
							<description>RTC operation turn-off flag</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PRLH</name>
					<displayName>PRLH</displayName>
					<description>Prescaler high register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x10</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PRL</name>
							<description>Prescaler high bits</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PRLL</name>
					<displayName>PRLL</displayName>
					<description>Prescaler low register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x10</size>
					<access>write-only</access>
					<resetValue>0x00008000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PRL</name>
							<description>Prescaler low bits</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PRL</name>
					<displayName>PRL</displayName>
					<description>Prescaler load register</description>
					<alternateRegister>PRLL</alternateRegister>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PRL</name>
							<description>Prescaler load</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DIVH</name>
					<displayName>DIVH</displayName>
					<description>RTC clock divider high register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x10</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIV</name>
							<description>RTC clock divider high</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DIVL</name>
					<displayName>DIVL</displayName>
					<description>RTC clock divider low register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x10</size>
					<access>read-only</access>
					<resetValue>0x00008000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIV</name>
							<description>RTC clock divider low</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DIV</name>
					<displayName>DIV</displayName>
					<description>RTC clock divider register</description>
					<alternateRegister>DIVL</alternateRegister>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIV</name>
							<description>RTC clock divider</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CNTH</name>
					<displayName>CNTH</displayName>
					<description>RTC counter high register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CNT</name>
							<description>RTC counter high</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CNTL</name>
					<displayName>CNTL</displayName>
					<description>RTC counter low register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CNT</name>
							<description>RTC counter low</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CNT</name>
					<displayName>CNT</displayName>
					<description>RTC counter register</description>
					<alternateRegister>CNTL</alternateRegister>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CNT</name>
							<description>RTC counter register</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ALRH</name>
					<displayName>ALRH</displayName>
					<description>RTC alarm high register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x10</size>
					<access>write-only</access>
					<resetValue>0x0000FFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ALR</name>
							<description>RTC alarm high</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ALRL</name>
					<displayName>ALRL</displayName>
					<description>RTC alarm low register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x10</size>
					<access>write-only</access>
					<resetValue>0x0000FFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ALR</name>
							<description>RTC alarm low</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ALR</name>
					<displayName>ALR</displayName>
					<description>RTC alarm register</description>
					<alternateRegister>ALRL</alternateRegister>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ALR</name>
							<description>RTC alarm register</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>DMAC1</name>
			<description>Direct memory access controller1 1</description>
			<groupName>DMAC</groupName>
			<baseAddress>0x40007C00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>DMAC1</name>
				<description>DMAC1 interrupt</description>
				<value>11</value>
			</interrupt>
			<registers>
				<register>
					<name>SAR0</name>
					<displayName>SAR0</displayName>
					<description>Source address register for channel 0</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SAR</name>
							<description>Source address</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DAR0</name>
					<displayName>DAR0</displayName>
					<description>Destination address register for channel 0</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DAR</name>
							<description>Destination address</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CTLL0</name>
					<displayName>CTLL0</displayName>
					<description>Control low register for channel 0</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00304801</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INT_EN</name>
							<description>Interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>DST_TR_WIDTH</name>
							<description>Destination transfer data width</description>
							<bitRange>[3:1]</bitRange>
						</field>
						<field>
							<name>SRC_TR_WIDTH</name>
							<description>Source transfer data width</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>DINC</name>
							<description>Destination address increment</description>
							<bitRange>[8:7]</bitRange>
						</field>
						<field>
							<name>SINC</name>
							<description>Source address increment</description>
							<bitRange>[10:9]</bitRange>
						</field>
						<field>
							<name>DST_MSIZE</name>
							<description>Destination burst transaction data width</description>
							<bitRange>[13:11]</bitRange>
						</field>
						<field>
							<name>SRC_MSZIE</name>
							<description>Source burst transaction data width</description>
							<bitRange>[16:14]</bitRange>
						</field>
						<field>
							<name>SRC_GAT_EN</name>
							<description>Source gather enable</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>DST_SCAT_EN</name>
							<description>Destination scatter enable</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>TT_FC</name>
							<description>Transfer type and flow control</description>
							<bitRange>[22:20]</bitRange>
						</field>
						<field>
							<name>DMS</name>
							<description>Destination master interface specification</description>
							<bitRange>[24:23]</bitRange>
						</field>
						<field>
							<name>SMS</name>
							<description>Source master interface specification</description>
							<bitRange>[26:25]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CTLH0</name>
					<displayName>CTLH0</displayName>
					<description>Control high register for channel 0</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BLOCK_TS</name>
							<description>Block transfer size</description>
							<bitRange>[11:0]</bitRange>
						</field>
						<field>
							<name>DONE</name>
							<description>Check if the block transfer is done by polling this bit</description>
							<bitRange>[12:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGL0</name>
					<displayName>CFGL0</displayName>
					<description>Channel configuration low register for channel 0</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000C00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CH_PRIOR</name>
							<description>Channel priority</description>
							<bitRange>[7:5]</bitRange>
						</field>
						<field>
							<name>CH_SUSP</name>
							<description>Channel suspend</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>FIFO_EMPTY</name>
							<description>FIFO empty</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>HS_SEL_DST</name>
							<description>Handshaking selection of destination</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>HS_SEL_SRC</name>
							<description>Handshaking selection of source</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>DST_HS_POL</name>
							<description>Destination handshaking polarity</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>SRC_HS_POL</name>
							<description>Source handshaking polarity</description>
							<bitRange>[19:19]</bitRange>
						</field>
						<field>
							<name>RELOAD_SRC</name>
							<description>Source address register automatically reload</description>
							<bitRange>[20:20]</bitRange>
						</field>
						<field>
							<name>RELOAD_DST</name>
							<description>Destination address register automatically reload</description>
							<bitRange>[21:21]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGH0</name>
					<displayName>CFGH0</displayName>
					<description>Channel configuration low register for channel 0</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FCMODE</name>
							<description>Flow control mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>FIFO_MODE</name>
							<description>FIFO mode</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>PROTCTL</name>
							<description>Protection control for AMBA peripheral</description>
							<bitRange>[4:2]</bitRange>
						</field>
						<field>
							<name>SRC_PER</name>
							<description>Source handshaking of specified peripheral</description>
							<bitRange>[10:7]</bitRange>
						</field>
						<field>
							<name>DST_PER</name>
							<description>Destination handshaking of specified peripheral</description>
							<bitRange>[14:11]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SAR1</name>
					<displayName>SAR1</displayName>
					<description>Source address register for channel 1</description>
					<addressOffset>0x58</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SAR</name>
							<description>Source address</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DAR1</name>
					<displayName>DAR1</displayName>
					<description>Destination address register for channel 1</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DAR</name>
							<description>Destination address</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CTLL1</name>
					<displayName>CTLL1</displayName>
					<description>Control low register for channel 1</description>
					<addressOffset>0x70</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00304801</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INT_EN</name>
							<description>Interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>DST_TR_WIDTH</name>
							<description>Destination transfer data width</description>
							<bitRange>[3:1]</bitRange>
						</field>
						<field>
							<name>SRC_TR_WIDTH</name>
							<description>Source transfer data width</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>DINC</name>
							<description>Destination address increment</description>
							<bitRange>[8:7]</bitRange>
						</field>
						<field>
							<name>SINC</name>
							<description>Source address increment</description>
							<bitRange>[10:9]</bitRange>
						</field>
						<field>
							<name>DST_MSIZE</name>
							<description>Destination burst transaction data width</description>
							<bitRange>[13:11]</bitRange>
						</field>
						<field>
							<name>SRC_MSZIE</name>
							<description>Source burst transaction data width</description>
							<bitRange>[16:14]</bitRange>
						</field>
						<field>
							<name>SRC_GAT_EN</name>
							<description>Source gather enable</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>DST_SCAT_EN</name>
							<description>Destination scatter enable</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>TT_FC</name>
							<description>Transfer type and flow control</description>
							<bitRange>[22:20]</bitRange>
						</field>
						<field>
							<name>DMS</name>
							<description>Destination master interface specification</description>
							<bitRange>[24:23]</bitRange>
						</field>
						<field>
							<name>SMS</name>
							<description>Source master interface specification</description>
							<bitRange>[26:25]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CTLH1</name>
					<displayName>CTLH1</displayName>
					<description>Control high register for channel 1</description>
					<addressOffset>0x74</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BLOCK_TS</name>
							<description>Block transfer size</description>
							<bitRange>[11:0]</bitRange>
						</field>
						<field>
							<name>DONE</name>
							<description>Check if the block transfer is done by polling this bit</description>
							<bitRange>[12:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGL1</name>
					<displayName>CFGL1</displayName>
					<description>Configuration low register for channel 1</description>
					<addressOffset>0x98</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000C20</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CH_PRIOR</name>
							<description>Channel priority</description>
							<bitRange>[7:5]</bitRange>
						</field>
						<field>
							<name>CH_SUSP</name>
							<description>Channel suspend</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>FIFO_EMPTY</name>
							<description>FIFO empty</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>HS_SEL_DST</name>
							<description>Handshaking selection of destination</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>HS_SEL_SRC</name>
							<description>Handshaking selection of source</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>DST_HS_POL</name>
							<description>Destination handshaking polarity</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>SRC_HS_POL</name>
							<description>Source handshaking polarity</description>
							<bitRange>[19:19]</bitRange>
						</field>
						<field>
							<name>RELOAD_SRC</name>
							<description>Source address register automatically reload</description>
							<bitRange>[20:20]</bitRange>
						</field>
						<field>
							<name>RELOAD_DST</name>
							<description>Destination address register automatically reload</description>
							<bitRange>[21:21]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGH1</name>
					<displayName>CFGH1</displayName>
					<description>Configuration low register for channel 1</description>
					<addressOffset>0x9C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FCMODE</name>
							<description>Flow control mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>FIFO_MODE</name>
							<description>FIFO mode</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>PROTCTL</name>
							<description>Protection control for AMBA peripheral</description>
							<bitRange>[4:2]</bitRange>
						</field>
						<field>
							<name>SRC_PER</name>
							<description>source handshaking of specified peripheral</description>
							<bitRange>[10:7]</bitRange>
						</field>
						<field>
							<name>DST_PER</name>
							<description>Destination handshaking of specified peripheral</description>
							<bitRange>[14:11]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SAR2</name>
					<displayName>SAR2</displayName>
					<description>Source address register for channel 2</description>
					<addressOffset>0xB0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SAR</name>
							<description>Source address</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DAR2</name>
					<displayName>DAR2</displayName>
					<description>Destination address register for channel 2</description>
					<addressOffset>0xB8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DAR</name>
							<description>Destination address</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CTLL2</name>
					<displayName>CTLL2</displayName>
					<description>Control low register for channel 2</description>
					<addressOffset>0xC8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00304801</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INT_EN</name>
							<description>Interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>DST_TR_WIDTH</name>
							<description>Destination transfer data width</description>
							<bitRange>[3:1]</bitRange>
						</field>
						<field>
							<name>SRC_TR_WIDTH</name>
							<description>Source transfer data width</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>DINC</name>
							<description>Destination address increment</description>
							<bitRange>[8:7]</bitRange>
						</field>
						<field>
							<name>SINC</name>
							<description>Source address increment</description>
							<bitRange>[10:9]</bitRange>
						</field>
						<field>
							<name>DST_MSIZE</name>
							<description>Destination burst transaction data width</description>
							<bitRange>[13:11]</bitRange>
						</field>
						<field>
							<name>SRC_MSZIE</name>
							<description>Source burst transaction data width</description>
							<bitRange>[16:14]</bitRange>
						</field>
						<field>
							<name>SRC_GAT_EN</name>
							<description>Source gather enable</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>DST_SCAT_EN</name>
							<description>Destination scatter enable</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>TT_FC</name>
							<description>Transfer type and flow control</description>
							<bitRange>[22:20]</bitRange>
						</field>
						<field>
							<name>DMS</name>
							<description>Destination master interface specification</description>
							<bitRange>[24:23]</bitRange>
						</field>
						<field>
							<name>SMS</name>
							<description>Source master interface specification</description>
							<bitRange>[26:25]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CTLH2</name>
					<displayName>CTLH2</displayName>
					<description>Control high register for channel 2</description>
					<addressOffset>0xCC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BLOCK_TS</name>
							<description>Block transfer size</description>
							<bitRange>[11:0]</bitRange>
						</field>
						<field>
							<name>DONE</name>
							<description>Check if the block transfer is done by polling this bit</description>
							<bitRange>[12:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGL2</name>
					<displayName>CFGL2</displayName>
					<description>Configuration low register for channel 2</description>
					<addressOffset>0xF0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000C40</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CH_PRIOR</name>
							<description>Channel priority</description>
							<bitRange>[7:5]</bitRange>
						</field>
						<field>
							<name>CH_SUSP</name>
							<description>Channel suspend</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>FIFO_EMPTY</name>
							<description>FIFO empty</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>HS_SEL_DST</name>
							<description>Handshaking selection of destination</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>HS_SEL_SRC</name>
							<description>Handshaking selection of source</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>DST_HS_POL</name>
							<description>Destination handshaking polarity</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>SRC_HS_POL</name>
							<description>Source handshaking polarity</description>
							<bitRange>[19:19]</bitRange>
						</field>
						<field>
							<name>RELOAD_SRC</name>
							<description>Source address register automatically reload</description>
							<bitRange>[20:20]</bitRange>
						</field>
						<field>
							<name>RELOAD_DST</name>
							<description>Destination address register automatically reload</description>
							<bitRange>[21:21]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGH2</name>
					<displayName>CFGH2</displayName>
					<description>Configuration low register for channel 2</description>
					<addressOffset>0xF4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FCMODE</name>
							<description>Flow control mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>FIFO_MODE</name>
							<description>FIFO mode</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>PROTCTL</name>
							<description>Protection control for AMBA peripheral</description>
							<bitRange>[4:2]</bitRange>
						</field>
						<field>
							<name>SRC_PER</name>
							<description>source handshaking of specified peripheral</description>
							<bitRange>[10:7]</bitRange>
						</field>
						<field>
							<name>DST_PER</name>
							<description>Destination handshaking of specified peripheral</description>
							<bitRange>[14:11]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SGR0</name>
					<displayName>SGR0</displayName>
					<description>Source gather register</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SGI</name>
							<description>Source gather interval</description>
							<bitRange>[19:0]</bitRange>
						</field>
						<field>
							<name>SGC</name>
							<description>Source gather counter</description>
							<bitRange>[31:20]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DSR0</name>
					<displayName>DSR0</displayName>
					<description>Destination scatter register</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DSI</name>
							<description>Destination scatter interval</description>
							<bitRange>[19:0]</bitRange>
						</field>
						<field>
							<name>DSC</name>
							<description>Destination scatter counter</description>
							<bitRange>[31:20]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RawTfr</name>
					<displayName>RawTfr</displayName>
					<description>Transfer interrupt raw status register</description>
					<addressOffset>0x2C0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Transfer interrupt raw status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Transfer interrupt raw status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Transfer interrupt raw status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RawBlock</name>
					<displayName>RawBlock</displayName>
					<description>Block transfer interrupt raw status register</description>
					<addressOffset>0x2C8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Block transfer interrupt raw status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Block transfer interrupt raw status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Block transfer interrupt raw status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RawSrcTran</name>
					<displayName>RawSrcTran</displayName>
					<description>Source transaction raw status register</description>
					<addressOffset>0x2D0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Source transaction raw status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Source transaction raw status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Source transaction raw status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RawDstTran</name>
					<displayName>RawDstTran</displayName>
					<description>Destination transaction interrupt raw status register</description>
					<addressOffset>0x2D8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Destination transaction interrupt raw status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Destination transaction interrupt raw status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Destination transaction interrupt raw status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RawErr</name>
					<displayName>RawErr</displayName>
					<description>Error interrupt raw status register</description>
					<addressOffset>0x2E0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Error interrupt raw status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Error interrupt raw status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Error interrupt raw status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>StatusTfr</name>
					<displayName>StatusTfr</displayName>
					<description>Transfer interrupt status register</description>
					<addressOffset>0x2E8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Transfer interrupt status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Transfer interrupt status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Transfer interrupt status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>StatusBlock</name>
					<displayName>StatusBlock</displayName>
					<description>Block transfer interrupt status register</description>
					<addressOffset>0x2F0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Block transfer interrupt status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Block transfer interrupt status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Block transfer interrupt status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>StatusSrcTran</name>
					<displayName>StatusSrcTran</displayName>
					<description>Source transaction interrupt status register</description>
					<addressOffset>0x2F8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Source transaction interrupt status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Source transaction interrupt status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Source transaction interrupt status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>StatusDstTran</name>
					<displayName>StatusDstTran</displayName>
					<description>Destination transaction interrupt status register</description>
					<addressOffset>0x300</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Destination transaction interrupt status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Destination transaction interrupt status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Destination transaction interrupt status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>StatusErr</name>
					<displayName>StatusErr</displayName>
					<description>Error interrupt status register</description>
					<addressOffset>0x308</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Error interrupt status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Error interrupt status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Error interrupt status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MaskTfr</name>
					<displayName>MaskTfr</displayName>
					<description>Transfer interrupt mask register</description>
					<addressOffset>0x310</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MSK0</name>
							<description>Transfer interrupt mask for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MSK1</name>
							<description>Transfer interrupt mask for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>MSK2</name>
							<description>Transfer interrupt mask for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>MSK0_WE</name>
							<description>Transfer interrupt mask write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>MSK1_WE</name>
							<description>Transfer interrupt mask write enable for channel 1</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>MSK2_WE</name>
							<description>Transfer interrupt mask write enable for channel 2</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MaskBlock</name>
					<displayName>MaskBlock</displayName>
					<description>Block transfer interrupt mask register</description>
					<addressOffset>0x318</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MSK0</name>
							<description>Block transfer interrupt mask for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MSK1</name>
							<description>Block transfer interrupt mask for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>MSK2</name>
							<description>Block transfer interrupt mask for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>MSK0_WE</name>
							<description>Block transfer interrupt mask write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>MSK1_WE</name>
							<description>Block transfer interrupt mask write enable for channel 1</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>MSK2_WE</name>
							<description>Block transfer interrupt mask write enable for channel 2</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MaskSrcTran</name>
					<displayName>MaskSrcTran</displayName>
					<description>Source transaction interrupt mask register</description>
					<addressOffset>0x320</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MSK0</name>
							<description>Source transaction interrupt mask for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MSK1</name>
							<description>Source transaction interrupt mask for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>MSK2</name>
							<description>Source transaction interrupt mask for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>MSK0_WE</name>
							<description>Source transaction interrupt mask write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>MSK1_WE</name>
							<description>Source transaction interrupt mask write enable for channel 1</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>MSK2_WE</name>
							<description>Source transaction interrupt mask write enable for channel 2</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MaskDstTran</name>
					<displayName>MaskDstTran</displayName>
					<description>Destination transaction interrupt mask register</description>
					<addressOffset>0x328</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MSK0</name>
							<description>Destination transaction interrupt mask for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MSK1</name>
							<description>Destination transaction interrupt mask for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>MSK2</name>
							<description>Destination transaction interrupt mask for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>MSK0_WE</name>
							<description>Destination transaction interrupt mask write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>MSK1_WE</name>
							<description>Destination transaction interrupt mask write enable for channel 1</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>MSK2_WE</name>
							<description>Destination transaction interrupt mask write enable for channel 2</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MaskErr</name>
					<displayName>MaskErr</displayName>
					<description>Error interrupt mask register</description>
					<addressOffset>0x330</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MSK0</name>
							<description>Error interrupt mask for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MSK1</name>
							<description>Error interrupt mask for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>MSK2</name>
							<description>Error interrupt mask for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>MSK0_WE</name>
							<description>Error interrupt mask write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>MSK1_WE</name>
							<description>Error interrupt mask write enable for channel 1</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>MSK2_WE</name>
							<description>Error interrupt mask write enable for channel 2</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ClrTfr</name>
					<displayName>ClrTfr</displayName>
					<description>Transfer interrupt clear register</description>
					<addressOffset>0x338</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR0</name>
							<description>Clear transfer interrupt for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CLR1</name>
							<description>Clear transfer interrupt for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CLR2</name>
							<description>Clear transfer interrupt for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ClrBlock</name>
					<displayName>ClrBlock</displayName>
					<description>Block transfer interrupt clear register</description>
					<addressOffset>0x340</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR0</name>
							<description>Clear block transfer interrupt for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CLR1</name>
							<description>Clear block transfer interrupt for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CLR2</name>
							<description>Clear block transfer interrupt for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ClrSrcTran</name>
					<displayName>ClrSrcTran</displayName>
					<description>Source transaction interrupt clear register</description>
					<addressOffset>0x348</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR0</name>
							<description>Clear Source transaction interrupt for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CLR1</name>
							<description>Clear Source transaction interrupt for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CLR2</name>
							<description>Clear Source transaction interrupt for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ClrDstTran</name>
					<displayName>ClrDstTran</displayName>
					<description>Destination transaction interrupt clear register</description>
					<addressOffset>0x350</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR0</name>
							<description>Clear Destination transaction interrupt for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CLR1</name>
							<description>Clear Destination transaction interrupt for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CLR2</name>
							<description>Clear Destination transaction interrupt for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ClrErr</name>
					<displayName>ClrErr</displayName>
					<description>Error interrupt clear register</description>
					<addressOffset>0x358</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR0</name>
							<description>Clear error interrupt for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CLR1</name>
							<description>Clear error interrupt for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CLR2</name>
							<description>Clear error interrupt for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>StatusInt</name>
					<displayName>StatusInt</displayName>
					<description>DMAC interrupt status register</description>
					<addressOffset>0x360</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TRF</name>
							<description>Transfer complete interrupt flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>Block</name>
							<description>Block transfer interrupt flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SRCT</name>
							<description>Source transaction interrupt flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>DSTT</name>
							<description>Destination transaction interrupt flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>ERR</name>
							<description>Error interrupt flag</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ReqSrcReg</name>
					<displayName>ReqSrcReg</displayName>
					<description>Source request register</description>
					<addressOffset>0x368</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC_REQ0</name>
							<description>Source request for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>SRC_REQ1</name>
							<description>Source request for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SRC_REQ2</name>
							<description>Source request for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>REQ_WE0</name>
							<description>Source request write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>REQ_WE1</name>
							<description>Source request write enable for channel 0</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>REQ_WE2</name>
							<description>Source request write enable for channel 0</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ReqDstReg</name>
					<displayName>ReqDstReg</displayName>
					<description>Destination request register</description>
					<addressOffset>0x370</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DST_REQ0</name>
							<description>Destination request for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>DST_REQ1</name>
							<description>Destination request for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>DST_REQ2</name>
							<description>Destination request for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>REQ_WE0</name>
							<description>Destination request write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>REQ_WE1</name>
							<description>Destination request write enable for channel 0</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>REQ_WE2</name>
							<description>Destination request write enable for channel 0</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SglReqSrcReg</name>
					<displayName>SglReqSrcReg</displayName>
					<description>Source single request register</description>
					<addressOffset>0x378</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>S_SG_REQ0</name>
							<description>Source single request for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>S_SG_REQ1</name>
							<description>Source single request for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>S_SG_REQ2</name>
							<description>Source single request for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>REQ_WE0</name>
							<description>Source single request write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>REQ_WE1</name>
							<description>Source single request write enable for channel 0</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>REQ_WE2</name>
							<description>Source single request write enable for channel 0</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SglReqDstReg</name>
					<displayName>SglReqDstReg</displayName>
					<description>Destination single request register</description>
					<addressOffset>0x380</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>D_SG_REQ0</name>
							<description>Destination single request for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>D_SG_REQ1</name>
							<description>Destination single request for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>D_SG_REQ2</name>
							<description>Destination single request for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>REQ_WE0</name>
							<description>Destination single request write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>REQ_WE1</name>
							<description>Destination single request write enable for channel 0</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>REQ_WE2</name>
							<description>Destination single request write enable for channel 0</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LStReqSrcReg</name>
					<displayName>LstReqSrcReg</displayName>
					<description>Source last request register</description>
					<addressOffset>0x388</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LSTSRC0</name>
							<description>Source last request for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>LSTSRC1</name>
							<description>Source last request for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>LSTSRC2</name>
							<description>Source last request for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>REQ_WE0</name>
							<description>Source last request write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>REQ_WE1</name>
							<description>Source last request write enable for channel 0</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>REQ_WE2</name>
							<description>Source last request write enable for channel 0</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LStReqDstReg</name>
					<displayName>LstReqDstReg</displayName>
					<description>Destination last request register</description>
					<addressOffset>0x390</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LSTDST0</name>
							<description>Destination last request for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>LSTDST1</name>
							<description>Destination last request for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>LSTDST2</name>
							<description>Destination last request for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>REQ_WE0</name>
							<description>Destination last request write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>REQ_WE1</name>
							<description>Destination last request write enable for channel 0</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>REQ_WE2</name>
							<description>Destination last request write enable for channel 0</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DmaCfgReg</name>
					<displayName>DmaCfgReg</displayName>
					<description>DMA configuration register</description>
					<addressOffset>0x398</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMA_EN</name>
							<description>DMA enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ChEnReg</name>
					<displayName>ChEnReg</displayName>
					<description>Channel enable register</description>
					<addressOffset>0x3A0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CHEN0</name>
							<description>Channel 0 enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CHEN1</name>
							<description>Channel 1 enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CHEN2</name>
							<description>Channel 2 enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CHEN_WE0</name>
							<description>Channel 0 write enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>CHEN_WE1</name>
							<description>Channel 1 write enable</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>CHEN_WE2</name>
							<description>Channel 2 write enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>DMAC2</name>
			<description>Direct memory access controller1 2</description>
			<groupName>DMAC</groupName>
			<baseAddress>0x4000FC00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>DMAC2</name>
				<description>DMAC2 interrupt</description>
				<value>12</value>
			</interrupt>
			<registers>
				<register>
					<name>SAR0</name>
					<displayName>SAR0</displayName>
					<description>Source address register for channel 0</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SAR</name>
							<description>Source address</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DAR0</name>
					<displayName>DAR0</displayName>
					<description>Destination address register for channel 0</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DAR</name>
							<description>Destination address</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CTLL0</name>
					<displayName>CTLL0</displayName>
					<description>Control low register for channel 0</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00304801</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INT_EN</name>
							<description>Interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>DST_TR_WIDTH</name>
							<description>Destination transfer data width</description>
							<bitRange>[3:1]</bitRange>
						</field>
						<field>
							<name>SRC_TR_WIDTH</name>
							<description>Source transfer data width</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>DINC</name>
							<description>Destination address increment</description>
							<bitRange>[8:7]</bitRange>
						</field>
						<field>
							<name>SINC</name>
							<description>Source address increment</description>
							<bitRange>[10:9]</bitRange>
						</field>
						<field>
							<name>DST_MSIZE</name>
							<description>Destination burst transaction data width</description>
							<bitRange>[13:11]</bitRange>
						</field>
						<field>
							<name>SRC_MSZIE</name>
							<description>Source burst transaction data width</description>
							<bitRange>[16:14]</bitRange>
						</field>
						<field>
							<name>SRC_GAT_EN</name>
							<description>Source gather enable</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>DST_SCAT_EN</name>
							<description>Destination scatter enable</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>TT_FC</name>
							<description>Transfer type and flow control</description>
							<bitRange>[22:20]</bitRange>
						</field>
						<field>
							<name>DMS</name>
							<description>Destination master interface specification</description>
							<bitRange>[24:23]</bitRange>
						</field>
						<field>
							<name>SMS</name>
							<description>Source master interface specification</description>
							<bitRange>[26:25]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CTLH0</name>
					<displayName>CTLH0</displayName>
					<description>Control high register for channel 0</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BLOCK_TS</name>
							<description>Block transfer size</description>
							<bitRange>[11:0]</bitRange>
						</field>
						<field>
							<name>DONE</name>
							<description>Check if the block transfer is done by polling this bit</description>
							<bitRange>[12:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGL0</name>
					<displayName>CFGL0</displayName>
					<description>Channel configuration low register for channel 0</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000C00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CH_PRIOR</name>
							<description>Channel priority</description>
							<bitRange>[7:5]</bitRange>
						</field>
						<field>
							<name>CH_SUSP</name>
							<description>Channel suspend</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>FIFO_EMPTY</name>
							<description>FIFO empty</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>HS_SEL_DST</name>
							<description>Handshaking selection of destination</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>HS_SEL_SRC</name>
							<description>Handshaking selection of source</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>DST_HS_POL</name>
							<description>Destination handshaking polarity</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>SRC_HS_POL</name>
							<description>Source handshaking polarity</description>
							<bitRange>[19:19]</bitRange>
						</field>
						<field>
							<name>RELOAD_SRC</name>
							<description>Source address register automatically reload</description>
							<bitRange>[20:20]</bitRange>
						</field>
						<field>
							<name>RELOAD_DST</name>
							<description>Destination address register automatically reload</description>
							<bitRange>[21:21]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGH0</name>
					<displayName>CFGH0</displayName>
					<description>Channel configuration low register for channel 0</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FCMODE</name>
							<description>Flow control mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>FIFO_MODE</name>
							<description>FIFO mode</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>PROTCTL</name>
							<description>Protection control for AMBA peripheral</description>
							<bitRange>[4:2]</bitRange>
						</field>
						<field>
							<name>SRC_PER</name>
							<description>Source handshaking of specified peripheral</description>
							<bitRange>[10:7]</bitRange>
						</field>
						<field>
							<name>DST_PER</name>
							<description>Destination handshaking of specified peripheral</description>
							<bitRange>[14:11]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SAR1</name>
					<displayName>SAR1</displayName>
					<description>Source address register for channel 1</description>
					<addressOffset>0x58</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SAR</name>
							<description>Source address</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DAR1</name>
					<displayName>DAR1</displayName>
					<description>Destination address register for channel 1</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DAR</name>
							<description>Destination address</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CTLL1</name>
					<displayName>CTLL1</displayName>
					<description>Control low register for channel 1</description>
					<addressOffset>0x70</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00304801</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INT_EN</name>
							<description>Interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>DST_TR_WIDTH</name>
							<description>Destination transfer data width</description>
							<bitRange>[3:1]</bitRange>
						</field>
						<field>
							<name>SRC_TR_WIDTH</name>
							<description>Source transfer data width</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>DINC</name>
							<description>Destination address increment</description>
							<bitRange>[8:7]</bitRange>
						</field>
						<field>
							<name>SINC</name>
							<description>Source address increment</description>
							<bitRange>[10:9]</bitRange>
						</field>
						<field>
							<name>DST_MSIZE</name>
							<description>Destination burst transaction data width</description>
							<bitRange>[13:11]</bitRange>
						</field>
						<field>
							<name>SRC_MSZIE</name>
							<description>Source burst transaction data width</description>
							<bitRange>[16:14]</bitRange>
						</field>
						<field>
							<name>SRC_GAT_EN</name>
							<description>Source gather enable</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>DST_SCAT_EN</name>
							<description>Destination scatter enable</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>TT_FC</name>
							<description>Transfer type and flow control</description>
							<bitRange>[22:20]</bitRange>
						</field>
						<field>
							<name>DMS</name>
							<description>Destination master interface specification</description>
							<bitRange>[24:23]</bitRange>
						</field>
						<field>
							<name>SMS</name>
							<description>Source master interface specification</description>
							<bitRange>[26:25]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CTLH1</name>
					<displayName>CTLH1</displayName>
					<description>Control high register for channel 1</description>
					<addressOffset>0x74</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BLOCK_TS</name>
							<description>Block transfer size</description>
							<bitRange>[11:0]</bitRange>
						</field>
						<field>
							<name>DONE</name>
							<description>Check if the block transfer is done by polling this bit</description>
							<bitRange>[12:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGL1</name>
					<displayName>CFGL1</displayName>
					<description>Configuration low register for channel 1</description>
					<addressOffset>0x98</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000C20</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CH_PRIOR</name>
							<description>Channel priority</description>
							<bitRange>[7:5]</bitRange>
						</field>
						<field>
							<name>CH_SUSP</name>
							<description>Channel suspend</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>FIFO_EMPTY</name>
							<description>FIFO empty</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>HS_SEL_DST</name>
							<description>Handshaking selection of destination</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>HS_SEL_SRC</name>
							<description>Handshaking selection of source</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>DST_HS_POL</name>
							<description>Destination handshaking polarity</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>SRC_HS_POL</name>
							<description>Source handshaking polarity</description>
							<bitRange>[19:19]</bitRange>
						</field>
						<field>
							<name>RELOAD_SRC</name>
							<description>Source address register automatically reload</description>
							<bitRange>[20:20]</bitRange>
						</field>
						<field>
							<name>RELOAD_DST</name>
							<description>Destination address register automatically reload</description>
							<bitRange>[21:21]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGH1</name>
					<displayName>CFGH1</displayName>
					<description>Configuration low register for channel 1</description>
					<addressOffset>0x9C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FCMODE</name>
							<description>Flow control mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>FIFO_MODE</name>
							<description>FIFO mode</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>PROTCTL</name>
							<description>Protection control for AMBA peripheral</description>
							<bitRange>[4:2]</bitRange>
						</field>
						<field>
							<name>SRC_PER</name>
							<description>source handshaking of specified peripheral</description>
							<bitRange>[10:7]</bitRange>
						</field>
						<field>
							<name>DST_PER</name>
							<description>Destination handshaking of specified peripheral</description>
							<bitRange>[14:11]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SAR2</name>
					<displayName>SAR2</displayName>
					<description>Source address register for channel 2</description>
					<addressOffset>0xB0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SAR</name>
							<description>Source address</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DAR2</name>
					<displayName>DAR2</displayName>
					<description>Destination address register for channel 2</description>
					<addressOffset>0xB8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DAR</name>
							<description>Destination address</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CTLL2</name>
					<displayName>CTLL2</displayName>
					<description>Control low register for channel 2</description>
					<addressOffset>0xC8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00304801</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INT_EN</name>
							<description>Interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>DST_TR_WIDTH</name>
							<description>Destination transfer data width</description>
							<bitRange>[3:1]</bitRange>
						</field>
						<field>
							<name>SRC_TR_WIDTH</name>
							<description>Source transfer data width</description>
							<bitRange>[6:4]</bitRange>
						</field>
						<field>
							<name>DINC</name>
							<description>Destination address increment</description>
							<bitRange>[8:7]</bitRange>
						</field>
						<field>
							<name>SINC</name>
							<description>Source address increment</description>
							<bitRange>[10:9]</bitRange>
						</field>
						<field>
							<name>DST_MSIZE</name>
							<description>Destination burst transaction data width</description>
							<bitRange>[13:11]</bitRange>
						</field>
						<field>
							<name>SRC_MSZIE</name>
							<description>Source burst transaction data width</description>
							<bitRange>[16:14]</bitRange>
						</field>
						<field>
							<name>SRC_GAT_EN</name>
							<description>Source gather enable</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>DST_SCAT_EN</name>
							<description>Destination scatter enable</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>TT_FC</name>
							<description>Transfer type and flow control</description>
							<bitRange>[22:20]</bitRange>
						</field>
						<field>
							<name>DMS</name>
							<description>Destination master interface specification</description>
							<bitRange>[24:23]</bitRange>
						</field>
						<field>
							<name>SMS</name>
							<description>Source master interface specification</description>
							<bitRange>[26:25]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CTLH2</name>
					<displayName>CTLH2</displayName>
					<description>Control high register for channel 2</description>
					<addressOffset>0xCC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BLOCK_TS</name>
							<description>Block transfer size</description>
							<bitRange>[11:0]</bitRange>
						</field>
						<field>
							<name>DONE</name>
							<description>Check if the block transfer is done by polling this bit</description>
							<bitRange>[12:12]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGL2</name>
					<displayName>CFGL2</displayName>
					<description>Configuration low register for channel 2</description>
					<addressOffset>0xF0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000C40</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CH_PRIOR</name>
							<description>Channel priority</description>
							<bitRange>[7:5]</bitRange>
						</field>
						<field>
							<name>CH_SUSP</name>
							<description>Channel suspend</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>FIFO_EMPTY</name>
							<description>FIFO empty</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>HS_SEL_DST</name>
							<description>Handshaking selection of destination</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>HS_SEL_SRC</name>
							<description>Handshaking selection of source</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>DST_HS_POL</name>
							<description>Destination handshaking polarity</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>SRC_HS_POL</name>
							<description>Source handshaking polarity</description>
							<bitRange>[19:19]</bitRange>
						</field>
						<field>
							<name>RELOAD_SRC</name>
							<description>Source address register automatically reload</description>
							<bitRange>[20:20]</bitRange>
						</field>
						<field>
							<name>RELOAD_DST</name>
							<description>Destination address register automatically reload</description>
							<bitRange>[21:21]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGH2</name>
					<displayName>CFGH2</displayName>
					<description>Configuration low register for channel 2</description>
					<addressOffset>0xF4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FCMODE</name>
							<description>Flow control mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>FIFO_MODE</name>
							<description>FIFO mode</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>PROTCTL</name>
							<description>Protection control for AMBA peripheral</description>
							<bitRange>[4:2]</bitRange>
						</field>
						<field>
							<name>SRC_PER</name>
							<description>source handshaking of specified peripheral</description>
							<bitRange>[10:7]</bitRange>
						</field>
						<field>
							<name>DST_PER</name>
							<description>Destination handshaking of specified peripheral</description>
							<bitRange>[14:11]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SGR0</name>
					<displayName>SGR0</displayName>
					<description>Source gather register</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SGI</name>
							<description>Source gather interval</description>
							<bitRange>[19:0]</bitRange>
						</field>
						<field>
							<name>SGC</name>
							<description>Source gather counter</description>
							<bitRange>[31:20]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DSR0</name>
					<displayName>DSR0</displayName>
					<description>Destination scatter register</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DSI</name>
							<description>Destination scatter interval</description>
							<bitRange>[19:0]</bitRange>
						</field>
						<field>
							<name>DSC</name>
							<description>Destination scatter counter</description>
							<bitRange>[31:20]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RawTfr</name>
					<displayName>RawTfr</displayName>
					<description>Transfer interrupt raw status register</description>
					<addressOffset>0x2C0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Transfer interrupt raw status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Transfer interrupt raw status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Transfer interrupt raw status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RawBlock</name>
					<displayName>RawBlock</displayName>
					<description>Block transfer interrupt raw status register</description>
					<addressOffset>0x2C8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Block transfer interrupt raw status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Block transfer interrupt raw status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Block transfer interrupt raw status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RawSrcTran</name>
					<displayName>RawSrcTran</displayName>
					<description>Source transaction raw status register</description>
					<addressOffset>0x2D0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Source transaction raw status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Source transaction raw status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Source transaction raw status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RawDstTran</name>
					<displayName>RawDstTran</displayName>
					<description>Destination transaction interrupt raw status register</description>
					<addressOffset>0x2D8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Destination transaction interrupt raw status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Destination transaction interrupt raw status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Destination transaction interrupt raw status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RawErr</name>
					<displayName>RawErr</displayName>
					<description>Error interrupt raw status register</description>
					<addressOffset>0x2E0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Error interrupt raw status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Error interrupt raw status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Error interrupt raw status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>StatusTfr</name>
					<displayName>StatusTfr</displayName>
					<description>Transfer interrupt status register</description>
					<addressOffset>0x2E8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Transfer interrupt status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Transfer interrupt status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Transfer interrupt status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>StatusBlock</name>
					<displayName>StatusBlock</displayName>
					<description>Block transfer interrupt status register</description>
					<addressOffset>0x2F0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Block transfer interrupt status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Block transfer interrupt status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Block transfer interrupt status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>StatusSrcTran</name>
					<displayName>StatusSrcTran</displayName>
					<description>Source transaction interrupt status register</description>
					<addressOffset>0x2F8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Source transaction interrupt status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Source transaction interrupt status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Source transaction interrupt status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>StatusDstTran</name>
					<displayName>StatusDstTran</displayName>
					<description>Destination transaction interrupt status register</description>
					<addressOffset>0x300</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Destination transaction interrupt status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Destination transaction interrupt status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Destination transaction interrupt status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>StatusErr</name>
					<displayName>StatusErr</displayName>
					<description>Error interrupt status register</description>
					<addressOffset>0x308</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAW0</name>
							<description>Error interrupt status for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RAW1</name>
							<description>Error interrupt status for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RAW2</name>
							<description>Error interrupt status for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MaskTfr</name>
					<displayName>MaskTfr</displayName>
					<description>Transfer interrupt mask register</description>
					<addressOffset>0x310</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MSK0</name>
							<description>Transfer interrupt mask for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MSK1</name>
							<description>Transfer interrupt mask for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>MSK2</name>
							<description>Transfer interrupt mask for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>MSK0_WE</name>
							<description>Transfer interrupt mask write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>MSK1_WE</name>
							<description>Transfer interrupt mask write enable for channel 1</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>MSK2_WE</name>
							<description>Transfer interrupt mask write enable for channel 2</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MaskBlock</name>
					<displayName>MaskBlock</displayName>
					<description>Block transfer interrupt mask register</description>
					<addressOffset>0x318</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MSK0</name>
							<description>Block transfer interrupt mask for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MSK1</name>
							<description>Block transfer interrupt mask for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>MSK2</name>
							<description>Block transfer interrupt mask for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>MSK0_WE</name>
							<description>Block transfer interrupt mask write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>MSK1_WE</name>
							<description>Block transfer interrupt mask write enable for channel 1</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>MSK2_WE</name>
							<description>Block transfer interrupt mask write enable for channel 2</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MaskSrcTran</name>
					<displayName>MaskSrcTran</displayName>
					<description>Source transaction interrupt mask register</description>
					<addressOffset>0x320</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MSK0</name>
							<description>Source transaction interrupt mask for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MSK1</name>
							<description>Source transaction interrupt mask for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>MSK2</name>
							<description>Source transaction interrupt mask for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>MSK0_WE</name>
							<description>Source transaction interrupt mask write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>MSK1_WE</name>
							<description>Source transaction interrupt mask write enable for channel 1</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>MSK2_WE</name>
							<description>Source transaction interrupt mask write enable for channel 2</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MaskDstTran</name>
					<displayName>MaskDstTran</displayName>
					<description>Destination transaction interrupt mask register</description>
					<addressOffset>0x328</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MSK0</name>
							<description>Destination transaction interrupt mask for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MSK1</name>
							<description>Destination transaction interrupt mask for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>MSK2</name>
							<description>Destination transaction interrupt mask for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>MSK0_WE</name>
							<description>Destination transaction interrupt mask write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>MSK1_WE</name>
							<description>Destination transaction interrupt mask write enable for channel 1</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>MSK2_WE</name>
							<description>Destination transaction interrupt mask write enable for channel 2</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MaskErr</name>
					<displayName>MaskErr</displayName>
					<description>Error interrupt mask register</description>
					<addressOffset>0x330</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MSK0</name>
							<description>Error interrupt mask for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MSK1</name>
							<description>Error interrupt mask for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>MSK2</name>
							<description>Error interrupt mask for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>MSK0_WE</name>
							<description>Error interrupt mask write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>MSK1_WE</name>
							<description>Error interrupt mask write enable for channel 1</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>MSK2_WE</name>
							<description>Error interrupt mask write enable for channel 2</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ClrTfr</name>
					<displayName>ClrTfr</displayName>
					<description>Transfer interrupt clear register</description>
					<addressOffset>0x338</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR0</name>
							<description>Clear transfer interrupt for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CLR1</name>
							<description>Clear transfer interrupt for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CLR2</name>
							<description>Clear transfer interrupt for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ClrBlock</name>
					<displayName>ClrBlock</displayName>
					<description>Block transfer interrupt clear register</description>
					<addressOffset>0x340</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR0</name>
							<description>Clear block transfer interrupt for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CLR1</name>
							<description>Clear block transfer interrupt for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CLR2</name>
							<description>Clear block transfer interrupt for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ClrSrcTran</name>
					<displayName>ClrSrcTran</displayName>
					<description>Source transaction interrupt clear register</description>
					<addressOffset>0x348</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR0</name>
							<description>Clear Source transaction interrupt for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CLR1</name>
							<description>Clear Source transaction interrupt for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CLR2</name>
							<description>Clear Source transaction interrupt for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ClrDstTran</name>
					<displayName>ClrDstTran</displayName>
					<description>Destination transaction interrupt clear register</description>
					<addressOffset>0x350</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR0</name>
							<description>Clear Destination transaction interrupt for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CLR1</name>
							<description>Clear Destination transaction interrupt for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CLR2</name>
							<description>Clear Destination transaction interrupt for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ClrErr</name>
					<displayName>ClrErr</displayName>
					<description>Error interrupt clear register</description>
					<addressOffset>0x358</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR0</name>
							<description>Clear error interrupt for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CLR1</name>
							<description>Clear error interrupt for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CLR2</name>
							<description>Clear error interrupt for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>StatusInt</name>
					<displayName>StatusInt</displayName>
					<description>DMAC interrupt status register</description>
					<addressOffset>0x360</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TRF</name>
							<description>Transfer complete interrupt flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>Block</name>
							<description>Block transfer interrupt flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SRCT</name>
							<description>Source transaction interrupt flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>DSTT</name>
							<description>Destination transaction interrupt flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>ERR</name>
							<description>Error interrupt flag</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ReqSrcReg</name>
					<displayName>ReqSrcReg</displayName>
					<description>Source request register</description>
					<addressOffset>0x368</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC_REQ0</name>
							<description>Source request for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>SRC_REQ1</name>
							<description>Source request for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SRC_REQ2</name>
							<description>Source request for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>REQ_WE0</name>
							<description>Source request write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>REQ_WE1</name>
							<description>Source request write enable for channel 0</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>REQ_WE2</name>
							<description>Source request write enable for channel 0</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ReqDstReg</name>
					<displayName>ReqDstReg</displayName>
					<description>Destination request register</description>
					<addressOffset>0x370</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DST_REQ0</name>
							<description>Destination request for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>DST_REQ1</name>
							<description>Destination request for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>DST_REQ2</name>
							<description>Destination request for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>REQ_WE0</name>
							<description>Destination request write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>REQ_WE1</name>
							<description>Destination request write enable for channel 0</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>REQ_WE2</name>
							<description>Destination request write enable for channel 0</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SglReqSrcReg</name>
					<displayName>SglReqSrcReg</displayName>
					<description>Source single request register</description>
					<addressOffset>0x378</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>S_SG_REQ0</name>
							<description>Source single request for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>S_SG_REQ1</name>
							<description>Source single request for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>S_SG_REQ2</name>
							<description>Source single request for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>REQ_WE0</name>
							<description>Source single request write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>REQ_WE1</name>
							<description>Source single request write enable for channel 0</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>REQ_WE2</name>
							<description>Source single request write enable for channel 0</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SglReqDstReg</name>
					<displayName>SglReqDstReg</displayName>
					<description>Destination single request register</description>
					<addressOffset>0x380</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>D_SG_REQ0</name>
							<description>Destination single request for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>D_SG_REQ1</name>
							<description>Destination single request for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>D_SG_REQ2</name>
							<description>Destination single request for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>REQ_WE0</name>
							<description>Destination single request write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>REQ_WE1</name>
							<description>Destination single request write enable for channel 0</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>REQ_WE2</name>
							<description>Destination single request write enable for channel 0</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LStReqSrcReg</name>
					<displayName>LstReqSrcReg</displayName>
					<description>Source last request register</description>
					<addressOffset>0x388</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LSTSRC0</name>
							<description>Source last request for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>LSTSRC1</name>
							<description>Source last request for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>LSTSRC2</name>
							<description>Source last request for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>REQ_WE0</name>
							<description>Source last request write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>REQ_WE1</name>
							<description>Source last request write enable for channel 0</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>REQ_WE2</name>
							<description>Source last request write enable for channel 0</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LStReqDstReg</name>
					<displayName>LstReqDstReg</displayName>
					<description>Destination last request register</description>
					<addressOffset>0x390</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LSTDST0</name>
							<description>Destination last request for channel 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>LSTDST1</name>
							<description>Destination last request for channel 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>LSTDST2</name>
							<description>Destination last request for channel 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>REQ_WE0</name>
							<description>Destination last request write enable for channel 0</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>REQ_WE1</name>
							<description>Destination last request write enable for channel 0</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>REQ_WE2</name>
							<description>Destination last request write enable for channel 0</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DmaCfgReg</name>
					<displayName>DmaCfgReg</displayName>
					<description>DMA configuration register</description>
					<addressOffset>0x398</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMA_EN</name>
							<description>DMA enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ChEnReg</name>
					<displayName>ChEnReg</displayName>
					<description>Channel enable register</description>
					<addressOffset>0x3A0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CHEN0</name>
							<description>Channel 0 enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CHEN1</name>
							<description>Channel 1 enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>CHEN2</name>
							<description>Channel 2 enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>CHEN_WE0</name>
							<description>Channel 0 write enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>CHEN_WE1</name>
							<description>Channel 1 write enable</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>CHEN_WE2</name>
							<description>Channel 2 write enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>WWDG</name>
			<description>Window watchdog</description>
			<groupName>WWDG</groupName>
			<baseAddress>0x40009800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>WWDG</name>
				<description>WWDG interrupt</description>
				<value>0</value>
			</interrupt>
			<registers>
				<register>
					<name>CR</name>
					<displayName>CR</displayName>
					<description>Control register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000007F</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>T</name>
							<description>7 bits counter</description>
							<bitRange>[6:0]</bitRange>
						</field>
						<field>
							<name>WDGA</name>
							<description>Window watchdog active bit</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CFR</name>
					<displayName>CFR</displayName>
					<description>Configuration register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000007F</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>W</name>
							<description>7 bits window value</description>
							<bitRange>[6:0]</bitRange>
						</field>
						<field>
							<name>WDGTB</name>
							<description>Window watchdog time base</description>
							<bitRange>[8:7]</bitRange>
						</field>
						<field>
							<name>EWI</name>
							<description>Early wakeup interrupt</description>
							<bitRange>[9:9]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>Status register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>EWIF</name>
							<description>Early wakeup interrupt flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>IWDG</name>
			<description>Independent watchdog</description>
			<groupName>IWDG</groupName>
			<baseAddress>0x40010800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>KR</name>
					<displayName>KR</displayName>
					<description>Key register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>KEY</name>
							<description>Key value</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PR</name>
					<displayName>PR</displayName>
					<description>Prescaler divider register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PR</name>
							<description>Prescaler divider</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RLR</name>
					<displayName>RLR</displayName>
					<description>Reload register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000FFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RL</name>
							<description>Watchdog counter reload value</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>Status register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PVU</name>
							<description>Watchdog prescaler value update</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RVU</name>
							<description>Watchdog counter reload value update</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>DBGMCU</name>
			<description>Debug MCU</description>
			<groupName>DBGMCU</groupName>
			<baseAddress>0xE0042000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CR</name>
					<displayName>CR</displayName>
					<description>Control register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DBG_SLEEP</name>
							<description>Debug sleep mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>DBG_STOP</name>
							<description>Debug stop mode</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>DBG_STANDBY</name>
							<description>Debug standby mode</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>TRACE_IOEN</name>
							<description>Trace IO enable</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>DBG_IWDG_STOP</name>
							<description>Independent watchdog stop working in debug mode</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>DBG_WWDG_STOP</name>
							<description>Window watchdog stop working in debug mode</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>DBG_TIM1_STOP</name>
							<description>Timer 1 stop working in debug mode</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>DBG_TIM2_STOP</name>
							<description>Timer 2 stop working in debug mode</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>DBG_TIM3_STOP</name>
							<description>Timer 3 stop working in debug mode</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>DBG_TIM4_STOP</name>
							<description>Timer 4 stop working in debug mode</description>
							<bitRange>[13:13]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SFM</name>
			<description>Special function macro</description>
			<groupName>SFM</groupName>
			<baseAddress>0x40014C00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CTRL</name>
					<displayName>CTRL</displayName>
					<description>Control register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>EXPRATE</name>
							<description>Expand rate</description>
							<bitRange>[2:0]</bitRange>
						</field>
						<field>
							<name>EXPEN</name>
							<description>Expand enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DATA</name>
					<displayName>DATA</displayName>
					<description>Data register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DATA</name>
							<description>Data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DOUTR0</name>
					<displayName>DOUTR0</displayName>
					<description>Data output register 0</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DOUT</name>
							<description>Data output</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DOUTR1</name>
					<displayName>DOUTR1</displayName>
					<description>Data output register 1</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DOUT</name>
							<description>Data output</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DOUTR2</name>
					<displayName>DOUTR2</displayName>
					<description>Data output register 2</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DOUT</name>
							<description>Data output</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DOUTR3</name>
					<displayName>DOUTR3</displayName>
					<description>Data output register 3</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DOUT</name>
							<description>Data output</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DOUTR4</name>
					<displayName>DOUTR4</displayName>
					<description>Data output register 4</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DOUT</name>
							<description>Data output</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DOUTR5</name>
					<displayName>DOUTR5</displayName>
					<description>Data output register 5</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DOUT</name>
							<description>Data output</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DOUTR6</name>
					<displayName>DOUTR6</displayName>
					<description>Data output register 6</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DOUT</name>
							<description>Data output</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DOUTR7</name>
					<displayName>DOUTR7</displayName>
					<description>Data output register 7</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DOUT</name>
							<description>Data output</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>USBPSDCSR</name>
					<displayName>USBPSDCSR</displayName>
					<description>Usb port state detect control/status register</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SE0F</name>
							<description>USB switches to SE0 state from port state flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>JSTATF</name>
							<description>USB switches to J state from port state flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>KSTATF</name>
							<description>USB switches to K state from port state flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>SE1F</name>
							<description>USB switches to SE1 state from port state flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>SE0EN</name>
							<description>USB SE0 state detect enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>JSTATEN</name>
							<description>USB J state detect enable</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>KSTATEN</name>
							<description>USB K state detect enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>SE1EN</name>
							<description>USB SE1 state detect enable</description>
							<bitRange>[11:11]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>USBPSTAT</name>
					<displayName>USBPSTAT</displayName>
					<description>Usb port state register</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000008</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SUSPEND</name>
							<description>Suspend state</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>FULL_SPEED</name>
							<description>Full speed state</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CACHE</name>
			<description>Cache controller</description>
			<groupName>CACHE</groupName>
			<baseAddress>0x40015400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CR</name>
					<displayName>CR</displayName>
					<description>Control register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x03000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LATANCY</name>
							<description>Flash memory access waiting latency</description>
							<bitRange>[3:0]</bitRange>
						</field>
						<field>
							<name>PREFEN</name>
							<description>Prefetch instruction enable</description>
							<bitRange>[5:4]</bitRange>
						</field>
						<field>
							<name>HIFREQ</name>
							<description>High frequency access assistance</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>CHEEN</name>
							<description>Cache enable</description>
							<bitRange>[25:24]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>I2C1</name>
			<description>Inter-Integrated Circuit 1</description>
			<groupName>I2C</groupName>
			<baseAddress>0x40008800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>I2C1</name>
				<description>I2C1 interrupt</description>
				<value>24</value>
			</interrupt>
			<registers>
				<register>
					<name>CON_I2C1</name>
					<displayName>CON_I2C1</displayName>
					<description>Control register for I2C1</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000024</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MST_MODE</name>
							<description>Master mode enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>SPEED</name>
							<description>I2C transfer speed</description>
							<bitRange>[2:1]</bitRange>
						</field>
						<field>
							<name>IC_10ADDR_SLV</name>
							<description>I2C slave 10 bits address selection</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>IC_10ADDR_MST</name>
							<description>I2C master 10 bits address selection</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>IC_RS_EN</name>
							<description>I2C restart enable</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>IC_SLV_DISABLE</name>
							<description>I2C slave mode disable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>STOP_DET_IFADDRESSED</name>
							<description>STOP_DET interrupt enable when slave is addressed </description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>TX_EMP_CTRL</name>
							<description>Transmit empty control</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>RX_FIFO_FULL_HLD_CTR</name>
							<description>Hold bus when receive FIFO full control bit</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>STOP_DET_IF_MST_ACTIVE</name>
							<description> STOP_DET interrupt enable when master is active</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>BUS_CLR_CTRL</name>
							<description>Bus clear control</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>OP_SAR_CTRL</name>
							<description>Optional slave address control</description>
							<bitRange>[16:16]</bitRange>
						</field>
						<field>
							<name>SMBUS_SLV_QUICK_EN</name>
							<description>SMBUS slave quick command enable</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>SMBUS_ARP_EN</name>
							<description>SMBUS ARP enable</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>SMBUS_PERS_SLV_ADDR_EN</name>
							<description>SMBUS PSA enable</description>
							<bitRange>[19:19]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TAR</name>
					<displayName>TAR</displayName>
					<description>Target register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000055</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TAR</name>
							<description>Target address</description>
							<bitRange>[9:0]</bitRange>
						</field>
						<field>
							<name>GC_OP_START</name>
							<description>GENERAL CALL or START optional</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>SPECIAL</name>
							<description>Enable DEVICE_ID,GENERAL_CALL and START transfer</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>DEVICE_ID</name>
							<description>Enable DEVICE_ID</description>
							<bitRange>[13:13]</bitRange>
						</field>
						<field>
							<name>SMBUS_QUICK_CMD</name>
							<description>SMBUS QUICK_CMD enable</description>
							<bitRange>[16:16]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SAR</name>
					<displayName>SAR</displayName>
					<description>Slave address register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x000003F0</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SAR</name>
							<description>Slave address</description>
							<bitRange>[9:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HS_MADDR</name>
					<displayName>HS_MADDR</displayName>
					<description>High speed master address register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>HS_MAR</name>
							<description>Master address in high speed</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DATA_CMD</name>
					<displayName>DATA_CMD</displayName>
					<description>I2C data and command register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DAT</name>
							<description>Data of I2C bus</description>
							<bitRange>[7:0]</bitRange>
						</field>
						<field>
							<name>READ</name>
							<description>Master send read command</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>STOP</name>
							<description>Send stop command after transmitting or receiving</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>RESTART</name>
							<description>Send restart command after transmitting</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>FIRST_DATA_BYTE</name>
							<description>First data byte</description>
							<bitRange>[11:11]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SS_SCL_HCNT</name>
					<displayName>SS_SCL_HCNT</displayName>
					<description>Standard speed clock high counter register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000320</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_SS_SCL_HCNT</name>
							<description>SCL high level time in I2C standard speed mode</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SS_SCL_LCNT</name>
					<displayName>SS_SCL_LCNT</displayName>
					<description>Standard speed clock low counter register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x000003AC</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_SS_SCL_LCNT</name>
							<description>SCL low level time in I2C standard speed mode</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FS_SCL_HCNT</name>
					<displayName>FS_SCL_HCNT</displayName>
					<description>Fast speed clock high counter register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000078</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_FS_SCL_HCNT</name>
							<description>SCL high level time in I2C fast speed mode</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FS_SCL_LCNT</name>
					<displayName>FS_SCL_LCNT</displayName>
					<description>Fast speed clock low counter register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000104</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_FS_SCL_LCNT</name>
							<description>SCL low level time in I2C fast speed mode</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HS_SCL_HCNT</name>
					<displayName>HS_SCL_HCNT</displayName>
					<description>High speed clock high counter register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000C</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_HS_SCL_HCNT</name>
							<description>SCL high level time in I2C high speed mode</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HS_SCL_LCNT</name>
					<displayName>HS_SCL_LCNT</displayName>
					<description>High speed clock low counter register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000020</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_HS_SCL_LCNT</name>
							<description>SCL low level time in I2C high speed mode</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>INTR_STAT</name>
					<displayName>INTR_STAT</displayName>
					<description>I2C interrupt state register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>R_RX_UNDER</name>
							<description>R_RX_UNDER interrupt state</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>R_RX_OVER</name>
							<description>R_RX_OVER interrupt state</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>R_RX_FULL</name>
							<description>R_RX_FULL interrupt state</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>R_TX_OVER</name>
							<description>R_TX_OVER interrupt state</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>R_TX_EMPTY</name>
							<description>R_TX_EMPTY interrupt state</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>R_RD_REQ</name>
							<description>R_RD_REQ interrupt state</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>R_TX_ABRT</name>
							<description>R_TX_ABRT interrupt state</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>R_RX_DONE</name>
							<description>R_RX_DONE interrupt state</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>R_ACTIVITY</name>
							<description>R_ACTIVITY interrupt state</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>R_STOP_DET</name>
							<description>R_STOP_DET interrupt state</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>R_START_DET</name>
							<description>R_START_DET interrupt state</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>R_GEN_CALL</name>
							<description>R_GEN_CALL interrupt state</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>R_RS_DET</name>
							<description>R_RS_DET interrupt state</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>R_SCL_STUCK_AT_LOW</name>
							<description>R_SCL_STUCK_AT_LOW interrupt state</description>
							<bitRange>[14:14]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>INTR_MASK</name>
					<displayName>INTR_MASK</displayName>
					<description>I2C interrupt mask register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x000048FF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>R_RX_UNDER</name>
							<description>R_RX_UNDER interrupt mask</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>R_RX_OVER</name>
							<description>R_RX_OVER interrupt mask</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>R_RX_FULL</name>
							<description>R_RX_FULL interrupt mask</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>R_TX_OVER</name>
							<description>R_TX_OVER interrupt mask</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>R_TX_EMPTY</name>
							<description>R_TX_EMPTY interrupt mask</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>R_RD_REQ</name>
							<description>R_RD_REQ interrupt mask</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>R_TX_ABRT</name>
							<description>R_TX_ABRT interrupt mask</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>R_RX_DONE</name>
							<description>R_RX_DONE interrupt mask</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>R_ACTIVITY</name>
							<description>R_ACTIVITY interrupt mask</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>R_STOP_DET</name>
							<description>R_STOP_DET interrupt mask</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>R_START_DET</name>
							<description>R_START_DET interrupt mask</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>R_GEN_CALL</name>
							<description>R_GEN_CALL interrupt mask</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>R_RS_DET</name>
							<description>R_RS_DET interrupt mask</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>R_SCL_STUCK_AT_LOW</name>
							<description>R_SCL_STUCK_AT_LOW interrupt mask</description>
							<bitRange>[14:14]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RAW_INTR_STAT</name>
					<displayName>RAW_INTR_STAT</displayName>
					<description>I2C raw interrupt state register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>R_RX_UNDER</name>
							<description>R_RX_UNDER interrupt raw state</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>R_RX_OVER</name>
							<description>R_RX_OVER interrupt raw state</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>R_RX_FULL</name>
							<description>R_RX_FULL interrupt raw state</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>R_TX_OVER</name>
							<description>R_TX_OVER interrupt raw state</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>R_TX_EMPTY</name>
							<description>R_TX_EMPTY interrupt raw state</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>R_RD_REQ</name>
							<description>R_RD_REQ interrupt raw state</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>R_TX_ABRT</name>
							<description>R_TX_ABRT interrupt raw state</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>R_RX_DONE</name>
							<description>R_RX_DONE interrupt raw state</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>R_ACTIVITY</name>
							<description>R_ACTIVITY interrupt raw state</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>R_STOP_DET</name>
							<description>R_STOP_DET interrupt raw state</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>R_START_DET</name>
							<description>R_START_DET interrupt raw state</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>R_GEN_CALL</name>
							<description>R_GEN_CALL interrupt raw state</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>R_RS_DET</name>
							<description>R_RS_DET interrupt raw state</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>R_SCL_STUCK_AT_LOW</name>
							<description>R_SCL_STUCK_AT_LOW interrupt raw state</description>
							<bitRange>[14:14]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_TL</name>
					<displayName>RX_TL</displayName>
					<description>Receive buffer threshold register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000005</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RX_TL</name>
							<description>Receive buffer threshold</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_TL</name>
					<displayName>TX_TL</displayName>
					<description>Transmit buffer threshold register</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000005</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_TL</name>
							<description>Transmit buffer threshold</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_INTR</name>
					<displayName>CLR_INTR</displayName>
					<description>Clear interrupt register</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_INTR</name>
							<description>Clear all interrupt states when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_RX_UNDER</name>
					<displayName>CLR_RX_UNDER</displayName>
					<description>Clear RX_UNDER interrupt register</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_RX_UNDER</name>
							<description>Clear RX_UNDER interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_RX_OVER</name>
					<displayName>CLR_RX_OVER</displayName>
					<description>Clear RX_OVER interrupt register</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_RX_OVER</name>
							<description>Clear RX_OVER interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_TX_OVER</name>
					<displayName>CLR_TX_OVER</displayName>
					<description>Clear TX_OVER interrupt register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_RX_OVER</name>
							<description>Clear TX_OVER interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_RD_REQ</name>
					<displayName>CLR_RD_REQ</displayName>
					<description>Clear RD_REQ interrupt register</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_RD_REQ</name>
							<description>Clear RD_REQ interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_TX_ABRT</name>
					<displayName>CLR_TX_ABRT</displayName>
					<description>Clear TX_ABRT interrupt register</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_TX_ABRT</name>
							<description>Clear TX_ABRT interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_RX_DONE</name>
					<displayName>CLR_RX_DONE</displayName>
					<description>Clear RX_DONE interrupt register</description>
					<addressOffset>0x58</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_RX_DONE</name>
							<description>Clear RX_DONE interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_ACTIVITY</name>
					<displayName>CLR_ACTIVITY</displayName>
					<description>Clear TX_OVER interrupt register</description>
					<addressOffset>0x5C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_ACTIVITY</name>
							<description>Clear ACTIVITY interrupt when read this bit and I2C is not in active state</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_STOP_DET</name>
					<displayName>CLR_STOP_DET</displayName>
					<description>Clear STOP_DET interrupt register</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_STOP_DET</name>
							<description>Clear STOP_DET interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_START_DET</name>
					<displayName>CLR_START_DET</displayName>
					<description>Clear START_DET interrupt register</description>
					<addressOffset>0x64</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_START_DET</name>
							<description>Clear START_DET interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_GEN_CALL</name>
					<displayName>CLR_GEN_CALL</displayName>
					<description>Clear GEN_CALL interrupt register</description>
					<addressOffset>0x68</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_GEN_CALL</name>
							<description>Clear GEN_CALL interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ENABLE</name>
					<displayName>ENABLE</displayName>
					<description>I2C enable register</description>
					<addressOffset>0x6C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ENABLE</name>
							<description>Enable I2C</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>ABORT</name>
							<description>Abort transfer in master mode by setting this bit</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TX_CMD_BLOCK</name>
							<description>Block I2C bus transfer</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>SDA_STUCK_RC_EN</name>
							<description>Recover SDA bus enable when SDA bus stuck in low level</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>SM_CLK_RS</name>
							<description>SMBUS clock reset</description>
							<bitRange>[16:16]</bitRange>
						</field>
						<field>
							<name>SM_SUSPEND_EN</name>
							<description>SMBUS suspend enable</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>SM_ALTER_EN</name>
							<description>SMBUS alerter enable</description>
							<bitRange>[18:18]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>STATUS</name>
					<displayName>STATUS</displayName>
					<description>I2C status register</description>
					<addressOffset>0x70</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ACTIVITY</name>
							<description>I2C activity status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TFNF</name>
							<description>Transmit buffer not full</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TFE</name>
							<description>Transmit buffer empty</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RFNE</name>
							<description>Receive buffer not empty</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RFF</name>
							<description>Receive buffer full</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>MST_ACTIVITY</name>
							<description>Master activity status</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>SLV_ACTIVITY</name>
							<description>Slave activity status</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>MST_HOLD_TX_FIFO_EMPTY</name>
							<description>Master hold bus when transmit FIFO is empty</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>MST_HOLD_RX_FIFO_FULL</name>
							<description>Master hold bus when receive FIFO is full</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>SLV_HOLD_TX_FIFO_EMPTY</name>
							<description>Slave hold bus when transmit FIFO is empty</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>SLV_HOLD_RX_FIFO_FULL</name>
							<description>Slave hold bus when receive FIFO is full</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>SDA_STUCK_NOT_RECOVERED</name>
							<description>SDA status after recover</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>SM_QUICK_CMD_BIT</name>
							<description>SMBUS QUICK CMD control</description>
							<bitRange>[16:16]</bitRange>
						</field>
						<field>
							<name>SM_SLV_ADDR_VLD</name>
							<description>SMBUS slave address valuable</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>SM_SLV_ADDR_RESOLVED</name>
							<description>SMBUS slave address resolved</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>SM_SUSPEND_STATUS</name>
							<description>SMBUS suspend status</description>
							<bitRange>[19:19]</bitRange>
						</field>
						<field>
							<name>SM_ALTER_STATUS</name>
							<description>SMBUS alerter satus</description>
							<bitRange>[20:20]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXFLR</name>
					<displayName>TXFLR</displayName>
					<description>Transmit buffer level register</description>
					<addressOffset>0x74</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXFLR</name>
							<description>Data numbers of transmit buffer</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXFLR</name>
					<displayName>RXFLR</displayName>
					<description>Receive buffer level register</description>
					<addressOffset>0x78</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXFLR</name>
							<description>Data numbers of Receive buffer</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SDA_HOLD</name>
					<displayName>SDA_HOLD</displayName>
					<description>SDA hold register</description>
					<addressOffset>0x7C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_SDA_TX_HOLD</name>
							<description>SDA hold time in transmit mode</description>
							<bitRange>[15:0]</bitRange>
						</field>
						<field>
							<name>IC_SDA_RX_HOLD</name>
							<description>SDA hold time in receive mode</description>
							<bitRange>[23:16]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_ABRT_SOURCE</name>
					<displayName>TX_ABRT_SOURCE</displayName>
					<description>Transmit abort source register</description>
					<addressOffset>0x80</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>7B_ADDR_NOACK</name>
							<description>No ACK in 7 bits address mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>10ADDR1_NOACK</name>
							<description>No ACK for first address byte in 10 bits address mode</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>10ADDR2_NOACK</name>
							<description>No ACK for second address byte in 10 bits address mode</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>TXDATA_NOACK</name>
							<description>No ACK for transmitting data</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>GCALL_NOACK</name>
							<description>No ACK for sending GCALL</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>GCALL_READ</name>
							<description>READ command after sending GCALL</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>HS_ACKDET</name>
							<description>ACK for master's sending HS code</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>SBYTE_ACKDET</name>
							<description>ACK for master's sending START</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>HS_NORSTRT</name>
							<description>RESTART is disable when master is switching to HS mode</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>SBYTE_NORSTRT</name>
							<description>RESTART is disable when master is sending START</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>10B_RD_NORSTRT</name>
							<description>Read data in 10 bits address mode when RESTART is disable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>MASTER_DIS</name>
							<description>Master is disable when asked to transmit</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>LOST</name>
							<description>BUS arbitration failure</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>SLVFLUSH_TXFIFO</name>
							<description>Data remains in transmit FIFO when slave receive a read request</description>
							<bitRange>[13:13]</bitRange>
						</field>
						<field>
							<name>SLV_ARBLOST</name>
							<description>BUS arbitration lost when slave is transmitting</description>
							<bitRange>[14:14]</bitRange>
						</field>
						<field>
							<name>SLVRD_INTX</name>
							<description>Write 1 into DATA_CMD.READ when slave receive a read request from master</description>
							<bitRange>[15:15]</bitRange>
						</field>
						<field>
							<name>USER_ABRT</name>
							<description>Transfer abort</description>
							<bitRange>[16:16]</bitRange>
						</field>
						<field>
							<name>SDA_STUCK_AT_LOW</name>
							<description>SDA stucks at low level for several ic_clk cycles which is specified in related register</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>DEVICE_NOACK</name>
							<description>No ACK for master's DEVICE_ID transfer</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>DEVICE_SLVADDR_NOACK</name>
							<description>No ACK from addressed slave for master's DEVICE_ID transfer</description>
							<bitRange>[19:19]</bitRange>
						</field>
						<field>
							<name>DEVICE_WRITE</name>
							<description>Other commands remain in Transmit FIFO when master start a DEVICE_ID transfer</description>
							<bitRange>[20:20]</bitRange>
						</field>
						<field>
							<name>TX_FLUSH_CNT</name>
							<description>Number of data lost because of TX_ABRT interrupt</description>
							<bitRange>[31:23]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SLV_DATA_NACK_ONLY</name>
					<displayName>SLV_DATA_NACK_ONLY</displayName>
					<description>Slave data NACK register</description>
					<addressOffset>0x84</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>NACK</name>
							<description>Generate NACK</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMA_CR</name>
					<displayName>DMA_CR</displayName>
					<description>DMA control register</description>
					<addressOffset>0x88</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RDMAE</name>
							<description>Receive DMA enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TDMAE</name>
							<description>Transmit DMA enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMA_TDLR</name>
					<displayName>DMA_TDLR</displayName>
					<description>DMA transmit data level register</description>
					<addressOffset>0x8C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMATDL</name>
							<description>DMA transmit data level</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMA_RDLR</name>
					<displayName>DMA_RDLR</displayName>
					<description>DMA receive data level register</description>
					<addressOffset>0x90</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMARDL</name>
							<description>DMA receive data level</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SDA_SETUP</name>
					<displayName>SDA_SETUP</displayName>
					<description>SDA set-up time register</description>
					<addressOffset>0x94</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SDA_SETUP</name>
							<description>SDA set-up time</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ACK_GENERAL_CALL</name>
					<displayName>ACK_GENERAL_CALL</displayName>
					<description>ACK general call register</description>
					<addressOffset>0x98</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000064</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ACK_GENERAL_CALL</name>
							<description>ACK/NACK for a general all</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ENABLE_STATUS</name>
					<displayName>ENABLE_STATUS</displayName>
					<description>Enable status register</description>
					<addressOffset>0x9C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_EN</name>
							<description>I2C enable status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>SLV_DIS_WHILE_BUSY_LOST</name>
							<description>Slave disable while busy lost</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SLV_RX_DATA_LOST</name>
							<description>Slave lost receive data</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FS_SPKLEN1</name>
					<displayName>FS_SPKLEN1</displayName>
					<description>Fast speed spike length register for I2C1</description>
					<addressOffset>0xA0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_FS_SPKLEN</name>
							<description>Max spike value on SCL and SDA line in standard and fast speed mode</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HS_SPKLEN</name>
					<displayName>HS_SPKLEN</displayName>
					<description>High speed spike length register</description>
					<addressOffset>0xA4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_FS_SPKLEN</name>
							<description>Max spike value on SCL and SDA line in high speed mode</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_RESTART_DET</name>
					<displayName>CLR_RESTART_DET</displayName>
					<description>Clear RESTART_DET interrupt register</description>
					<addressOffset>0xA8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_RS_DET</name>
							<description>Clear RESTART_DET interrupt when user reads this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SCL_STUCK_AT_LOW_TIMEOUT</name>
					<displayName>SCL_STUCK_AT_LOW_TIMEOUT</displayName>
					<description>SCl stuck at low level timeout register</description>
					<addressOffset>0xAC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SCL_LOWTO</name>
							<description>Timeout threshold for SCL_STUCK_AT_LOW interrupt</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SDA_STUCK_AT_LOW_TIMEOUT</name>
					<displayName>SDA_STUCK_AT_LOW_TIMEOUT</displayName>
					<description>SDA stuck at low level timeout register</description>
					<addressOffset>0xB0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SDA_LOWTO</name>
							<description>Timeout threshold for SDA</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMBUS_CLK_LOW_SEXT</name>
					<displayName>SMBUS_CLK_LOW_SEXT</displayName>
					<description>SMBUS clock low slave extend timeout register</description>
					<addressOffset>0xBC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SMBUS_CLK_LOW_SEXT_TO</name>
							<description>Define a paragram of SMBUS</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMBUS_CLK_LOW_MEXT</name>
					<displayName>SMBUS_CLK_LOW_MEXT</displayName>
					<description>SMBUS clock low master extend timeout register</description>
					<addressOffset>0xC0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SMBUS_CLK_LOW_MEXT_TO</name>
							<description>Define a paragram of SMBUS</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMBUS_THIGH_MAX_IDLE_COUNT</name>
					<displayName>SMBUS_THIGH_MAX_IDLE_COUNT</displayName>
					<description>SMBUS master tight max bus-idle count register</description>
					<addressOffset>0xC4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000FFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SMBUS_MBI_CNT</name>
							<description>Define SMBUS max idle time</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMBUS_INTR_STAT</name>
					<displayName>SMBUS_INTR_STAT</displayName>
					<description>SMBUS interrupt state register</description>
					<addressOffset>0xC8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SCLKEXT_TIMEOUT</name>
							<description>SCLKEXT_TIMEOUT interrupt state</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MCLKEXT_TIMEOUT</name>
							<description>MCLKEXT_TIMEOUT interrupt state</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>QUICK_CMD_DET</name>
							<description>QUICK_CMD_DET interrupt state</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>HOST_NOTIFY_MST_DET</name>
							<description>HOST_NOTIFY_MST_DET interrupt state</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>ARP_PREPARE_CMD_DET</name>
							<description>ARP_PREPARE_CMD_DET interrupt state</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>ARP_RST_CMD_DET</name>
							<description>ARP_RST_CMD_DET interrupt state</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>ARP_GET_UDID_CMD_DET</name>
							<description>ARP_GET_UDID_CMD_DET interrupt state</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>ARP_ASSGN_ADDR_CMD_DET</name>
							<description>ARP_ASSGN_ADDR_CMD_DET interrupt state</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>SLV_RX_PEC_NACK</name>
							<description>SLV_RX_PEC_NACK interrupt state</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>SMBUS_SUSPEND_DET</name>
							<description>SMBUS_SUSPEND_DET interrupt state</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>SMBUS_ALERT_DET</name>
							<description>SMBUS_ALERT_DET interrupt state</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMBUS_INTR_MASK</name>
					<displayName>SMBUS_INTR_MASK</displayName>
					<description>SMBUS interrupt mask register</description>
					<addressOffset>0xCC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>M_SCLKEXT_TIMEOUT</name>
							<description>SCLKEXT_TIMEOUT interrupt mask</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>M_MCLKEXT_TIMEOUT</name>
							<description>MCLKEXT_TIMEOUT interrupt mask</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>M_QUICK_CMD_DET</name>
							<description>QUICK_CMD_DET interrupt mask</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>M_HOST_NOTIFY_MST_DET</name>
							<description>HOST_NOTIFY_MST_DET interrupt mask</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>M_ARP_PREPARE_CMD_DET</name>
							<description>ARP_PREPARE_CMD_DET interrupt mask</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>M_ARP_RST_CMD_DET</name>
							<description>ARP_RST_CMD_DET interrupt mask</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>M_ARP_GET_UDID_CMD_DET</name>
							<description>ARP_GET_UDID_CMD_DET interrupt mask</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>M_ARP_ASSGN_ADDR_CMD_DET</name>
							<description>ARP_ASSGN_ADDR_CMD_DET interrupt mask</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>M_SLV_RX_PEC_NACK</name>
							<description>SLV_RX_PEC_NACK interrupt mask</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>M_SMBUS_SUSPEND_DET</name>
							<description>SMBUS_SUSPEND_DET interrupt mask</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>M_SMBUS_ALERT_DET</name>
							<description>SMBUS_ALERT_DET interrupt mask</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMBUS_RAW_INTR_STAT</name>
					<displayName>SMBUS_RAW_INTR_STAT</displayName>
					<description>SMBUS raw interrupt state register</description>
					<addressOffset>0xD0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SCLKEXT_TIMEOUT</name>
							<description>SCLKEXT_TIMEOUT raw interrupt state</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MCLKEXT_TIMEOUT</name>
							<description>MCLKEXT_TIMEOUT raw interrupt state</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>QUICK_CMD_DET</name>
							<description>QUICK_CMD_DET raw interrupt state</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>HOST_NOTIFY_MST_DET</name>
							<description>HOST_NOTIFY_MST_DET raw interrupt state</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>ARP_PREPARE_CMD_DET</name>
							<description>ARP_PREPARE_CMD_DET raw interrupt state</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>ARP_RST_CMD_DET</name>
							<description>ARP_RST_CMD_DET raw interrupt state</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>ARP_GET_UDID_CMD_DET</name>
							<description>ARP_GET_UDID_CMD_DET raw interrupt state</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>ARP_ASSGN_ADDR_CMD_DET</name>
							<description>ARP_ASSGN_ADDR_CMD_DET raw interrupt state</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>SLV_RX_PEC_NACK</name>
							<description>SLV_RX_PEC_NACK raw interrupt state</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>SMBUS_SUSPEND_DET</name>
							<description>SMBUS_SUSPEND_DET raw interrupt state</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>SMBUS_ALERT_DET</name>
							<description>SMBUS_ALERT_DET raw interrupt state</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_SMBUS_INTR</name>
					<displayName>CLR_SMBUS_INTR</displayName>
					<description>Clear SMBUS interrupt register</description>
					<addressOffset>0xD4</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SCLKEXT_TIMEOUT</name>
							<description>Clear SCLKEXT_TIMEOUT interrupt state</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MCLKEXT_TIMEOUT</name>
							<description>Clear MCLKEXT_TIMEOUT interrupt state</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>QUICK_CMD_DET</name>
							<description>Clear QUICK_CMD_DET interrupt state</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>HOST_NOTIFY_MST_DET</name>
							<description>Clear HOST_NOTIFY_MST_DET interrupt state</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>ARP_PREPARE_CMD_DET</name>
							<description>Clear ARP_PREPARE_CMD_DET interrupt state</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>ARP_RST_CMD_DET</name>
							<description>Clear ARP_RST_CMD_DET interrupt state</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>ARP_GET_UDID_CMD_DET</name>
							<description>Clear ARP_GET_UDID_CMD_DET interrupt state</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>ARP_ASSGN_ADDR_CMD_DET</name>
							<description>Clear ARP_ASSGN_ADDR_CMD_DET interrupt state</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>SLV_RX_PEC_NACK</name>
							<description>Clear SLV_RX_PEC_NACK interrupt state</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>SMBUS_SUSPEND_DET</name>
							<description>Clear SMBUS_SUSPEND_DET interrupt state</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>SMBUS_ALERT_DET</name>
							<description>Clear SMBUS_ALERT_DET interrupt state</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>OPTIONAL_SAR</name>
					<displayName>OPTIONAL_SAR</displayName>
					<description>Optional slave address register</description>
					<addressOffset>0xD8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>OPTIONAL_SAR</name>
							<description>Optional slave address</description>
							<bitRange>[6:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMBUS_UDID_LSB</name>
					<displayName>SMBUS_UDID_LSB</displayName>
					<description>SMBUS UDID LSB register</description>
					<addressOffset>0xDC</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SMBUS_UDID_LSB</name>
							<description>LSB 32 bits of SMBUS UDID</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>I2C2</name>
			<description>Inter-Integrated Circuit 2</description>
			<groupName>I2C</groupName>
			<baseAddress>0x40008C00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>I2C2</name>
				<description>I2C2 interrupt</description>
				<value>25</value>
			</interrupt>
			<registers>
				<register>
					<name>CON_I2C2</name>
					<displayName>CON_I2C2</displayName>
					<description>Control register for I2C2</description>
					<alternateRegister>CON_I2C1</alternateRegister>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000003E</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MST_MODE</name>
							<description>Master mode enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>SPEED</name>
							<description>I2C transfer speed</description>
							<bitRange>[2:1]</bitRange>
						</field>
						<field>
							<name>IC_10ADDR_SLV</name>
							<description>I2C slave 10 bits address selection</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>IC_10ADDR_MST</name>
							<description>I2C master 10 bits address selection</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>IC_RS_EN</name>
							<description>I2C restart enable</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>IC_SLV_DISABLE</name>
							<description>I2C slave mode disable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>STOP_DET_IFADDRESSED</name>
							<description>STOP_DET interrupt enable when slave is addressed </description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>TX_EMP_CTRL</name>
							<description>Transmit empty control</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>RX_FIFO_FULL_HLD_CTR</name>
							<description>Hold bus when receive FIFO full control bit</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>STOP_DET_IF_MST_ACTIVE</name>
							<description> STOP_DET interrupt enable when master is active</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>BUS_CLR_CTRL</name>
							<description>Bus clear control</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>OP_SAR_CTRL</name>
							<description>Optional slave address control</description>
							<bitRange>[16:16]</bitRange>
						</field>
						<field>
							<name>SMBUS_SLV_QUICK_EN</name>
							<description>SMBUS slave quick command enable</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>SMBUS_ARP_EN</name>
							<description>SMBUS ARP enable</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>SMBUS_PERS_SLV_ADDR_EN</name>
							<description>SMBUS PSA enable</description>
							<bitRange>[19:19]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TAR</name>
					<displayName>TAR</displayName>
					<description>Target register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000055</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TAR</name>
							<description>Target address</description>
							<bitRange>[9:0]</bitRange>
						</field>
						<field>
							<name>GC_OP_START</name>
							<description>GENERAL CALL or START optional</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>SPECIAL</name>
							<description>Enable DEVICE_ID,GENERAL_CALL and START transfer</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>DEVICE_ID</name>
							<description>Enable DEVICE_ID</description>
							<bitRange>[13:13]</bitRange>
						</field>
						<field>
							<name>SMBUS_QUICK_CMD</name>
							<description>SMBUS QUICK_CMD enable</description>
							<bitRange>[16:16]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SAR</name>
					<displayName>SAR</displayName>
					<description>Slave address register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x000003F0</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SAR</name>
							<description>Slave address</description>
							<bitRange>[9:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HS_MADDR</name>
					<displayName>HS_MADDR</displayName>
					<description>High speed master address register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>HS_MAR</name>
							<description>Master address in high speed</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DATA_CMD</name>
					<displayName>DATA_CMD</displayName>
					<description>I2C data and command register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DAT</name>
							<description>Data of I2C bus</description>
							<bitRange>[7:0]</bitRange>
						</field>
						<field>
							<name>READ</name>
							<description>Master send read command</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>STOP</name>
							<description>Send stop command after transmitting or receiving</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>RESTART</name>
							<description>Send restart command after transmitting</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>FIRST_DATA_BYTE</name>
							<description>First data byte</description>
							<bitRange>[11:11]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SS_SCL_HCNT</name>
					<displayName>SS_SCL_HCNT</displayName>
					<description>Standard speed clock high counter register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000320</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_SS_SCL_HCNT</name>
							<description>SCL high level time in I2C standard speed mode</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SS_SCL_LCNT</name>
					<displayName>SS_SCL_LCNT</displayName>
					<description>Standard speed clock low counter register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x000003AC</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_SS_SCL_LCNT</name>
							<description>SCL low level time in I2C standard speed mode</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FS_SCL_HCNT</name>
					<displayName>FS_SCL_HCNT</displayName>
					<description>Fast speed clock high counter register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000078</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_FS_SCL_HCNT</name>
							<description>SCL high level time in I2C fast speed mode</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FS_SCL_LCNT</name>
					<displayName>FS_SCL_LCNT</displayName>
					<description>Fast speed clock low counter register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000104</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_FS_SCL_LCNT</name>
							<description>SCL low level time in I2C fast speed mode</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HS_SCL_HCNT</name>
					<displayName>HS_SCL_HCNT</displayName>
					<description>High speed clock high counter register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000C</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_HS_SCL_HCNT</name>
							<description>SCL high level time in I2C high speed mode</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HS_SCL_LCNT</name>
					<displayName>HS_SCL_LCNT</displayName>
					<description>High speed clock low counter register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000020</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_HS_SCL_LCNT</name>
							<description>SCL low level time in I2C high speed mode</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>INTR_STAT</name>
					<displayName>INTR_STAT</displayName>
					<description>I2C interrupt state register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>R_RX_UNDER</name>
							<description>R_RX_UNDER interrupt state</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>R_RX_OVER</name>
							<description>R_RX_OVER interrupt state</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>R_RX_FULL</name>
							<description>R_RX_FULL interrupt state</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>R_TX_OVER</name>
							<description>R_TX_OVER interrupt state</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>R_TX_EMPTY</name>
							<description>R_TX_EMPTY interrupt state</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>R_RD_REQ</name>
							<description>R_RD_REQ interrupt state</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>R_TX_ABRT</name>
							<description>R_TX_ABRT interrupt state</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>R_RX_DONE</name>
							<description>R_RX_DONE interrupt state</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>R_ACTIVITY</name>
							<description>R_ACTIVITY interrupt state</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>R_STOP_DET</name>
							<description>R_STOP_DET interrupt state</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>R_START_DET</name>
							<description>R_START_DET interrupt state</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>R_GEN_CALL</name>
							<description>R_GEN_CALL interrupt state</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>R_RS_DET</name>
							<description>R_RS_DET interrupt state</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>R_SCL_STUCK_AT_LOW</name>
							<description>R_SCL_STUCK_AT_LOW interrupt state</description>
							<bitRange>[14:14]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>INTR_MASK</name>
					<displayName>INTR_MASK</displayName>
					<description>I2C interrupt mask register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x000048FF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>R_RX_UNDER</name>
							<description>R_RX_UNDER interrupt mask</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>R_RX_OVER</name>
							<description>R_RX_OVER interrupt mask</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>R_RX_FULL</name>
							<description>R_RX_FULL interrupt mask</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>R_TX_OVER</name>
							<description>R_TX_OVER interrupt mask</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>R_TX_EMPTY</name>
							<description>R_TX_EMPTY interrupt mask</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>R_RD_REQ</name>
							<description>R_RD_REQ interrupt mask</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>R_TX_ABRT</name>
							<description>R_TX_ABRT interrupt mask</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>R_RX_DONE</name>
							<description>R_RX_DONE interrupt mask</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>R_ACTIVITY</name>
							<description>R_ACTIVITY interrupt mask</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>R_STOP_DET</name>
							<description>R_STOP_DET interrupt mask</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>R_START_DET</name>
							<description>R_START_DET interrupt mask</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>R_GEN_CALL</name>
							<description>R_GEN_CALL interrupt mask</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>R_RS_DET</name>
							<description>R_RS_DET interrupt mask</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>R_SCL_STUCK_AT_LOW</name>
							<description>R_SCL_STUCK_AT_LOW interrupt mask</description>
							<bitRange>[14:14]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RAW_INTR_STAT</name>
					<displayName>RAW_INTR_STAT</displayName>
					<description>I2C raw interrupt state register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>R_RX_UNDER</name>
							<description>R_RX_UNDER interrupt raw state</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>R_RX_OVER</name>
							<description>R_RX_OVER interrupt raw state</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>R_RX_FULL</name>
							<description>R_RX_FULL interrupt raw state</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>R_TX_OVER</name>
							<description>R_TX_OVER interrupt raw state</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>R_TX_EMPTY</name>
							<description>R_TX_EMPTY interrupt raw state</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>R_RD_REQ</name>
							<description>R_RD_REQ interrupt raw state</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>R_TX_ABRT</name>
							<description>R_TX_ABRT interrupt raw state</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>R_RX_DONE</name>
							<description>R_RX_DONE interrupt raw state</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>R_ACTIVITY</name>
							<description>R_ACTIVITY interrupt raw state</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>R_STOP_DET</name>
							<description>R_STOP_DET interrupt raw state</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>R_START_DET</name>
							<description>R_START_DET interrupt raw state</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>R_GEN_CALL</name>
							<description>R_GEN_CALL interrupt raw state</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>R_RS_DET</name>
							<description>R_RS_DET interrupt raw state</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>R_SCL_STUCK_AT_LOW</name>
							<description>R_SCL_STUCK_AT_LOW interrupt raw state</description>
							<bitRange>[14:14]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_TL</name>
					<displayName>RX_TL</displayName>
					<description>Receive buffer threshold register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000005</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RX_TL</name>
							<description>Receive buffer threshold</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_TL</name>
					<displayName>TX_TL</displayName>
					<description>Transmit buffer threshold register</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000005</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_TL</name>
							<description>Transmit buffer threshold</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_INTR</name>
					<displayName>CLR_INTR</displayName>
					<description>Clear interrupt register</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_INTR</name>
							<description>Clear all interrupt states when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_RX_UNDER</name>
					<displayName>CLR_RX_UNDER</displayName>
					<description>Clear RX_UNDER interrupt register</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_RX_UNDER</name>
							<description>Clear RX_UNDER interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_RX_OVER</name>
					<displayName>CLR_RX_OVER</displayName>
					<description>Clear RX_OVER interrupt register</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_RX_OVER</name>
							<description>Clear RX_OVER interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_TX_OVER</name>
					<displayName>CLR_TX_OVER</displayName>
					<description>Clear TX_OVER interrupt register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_RX_OVER</name>
							<description>Clear TX_OVER interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_RD_REQ</name>
					<displayName>CLR_RD_REQ</displayName>
					<description>Clear RD_REQ interrupt register</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_RD_REQ</name>
							<description>Clear RD_REQ interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_TX_ABRT</name>
					<displayName>CLR_TX_ABRT</displayName>
					<description>Clear TX_ABRT interrupt register</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_TX_ABRT</name>
							<description>Clear TX_ABRT interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_RX_DONE</name>
					<displayName>CLR_RX_DONE</displayName>
					<description>Clear RX_DONE interrupt register</description>
					<addressOffset>0x58</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_RX_DONE</name>
							<description>Clear RX_DONE interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_ACTIVITY</name>
					<displayName>CLR_ACTIVITY</displayName>
					<description>Clear TX_OVER interrupt register</description>
					<addressOffset>0x5C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_ACTIVITY</name>
							<description>Clear ACTIVITY interrupt when read this bit and I2C is not in active state</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_STOP_DET</name>
					<displayName>CLR_STOP_DET</displayName>
					<description>Clear STOP_DET interrupt register</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_STOP_DET</name>
							<description>Clear STOP_DET interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_START_DET</name>
					<displayName>CLR_START_DET</displayName>
					<description>Clear START_DET interrupt register</description>
					<addressOffset>0x64</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_START_DET</name>
							<description>Clear START_DET interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_GEN_CALL</name>
					<displayName>CLR_GEN_CALL</displayName>
					<description>Clear GEN_CALL interrupt register</description>
					<addressOffset>0x68</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_GEN_CALL</name>
							<description>Clear GEN_CALL interrupt when read this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ENABLE</name>
					<displayName>ENABLE</displayName>
					<description>I2C enable register</description>
					<addressOffset>0x6C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ENABLE</name>
							<description>Enable I2C</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>ABORT</name>
							<description>Abort transfer in master mode by setting this bit</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TX_CMD_BLOCK</name>
							<description>Block I2C bus transfer</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>SDA_STUCK_RC_EN</name>
							<description>Recover SDA bus enable when SDA bus stuck in low level</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>SM_CLK_RS</name>
							<description>SMBUS clock reset</description>
							<bitRange>[16:16]</bitRange>
						</field>
						<field>
							<name>SM_SUSPEND_EN</name>
							<description>SMBUS suspend enable</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>SM_ALTER_EN</name>
							<description>SMBUS alerter enable</description>
							<bitRange>[18:18]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>STATUS</name>
					<displayName>STATUS</displayName>
					<description>I2C status register</description>
					<addressOffset>0x70</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ACTIVITY</name>
							<description>I2C activity status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TFNF</name>
							<description>Transmit buffer not full</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TFE</name>
							<description>Transmit buffer empty</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RFNE</name>
							<description>Receive buffer not empty</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RFF</name>
							<description>Receive buffer full</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>MST_ACTIVITY</name>
							<description>Master activity status</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>SLV_ACTIVITY</name>
							<description>Slave activity status</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>MST_HOLD_TX_FIFO_EMPTY</name>
							<description>Master hold bus when transmit FIFO is empty</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>MST_HOLD_RX_FIFO_FULL</name>
							<description>Master hold bus when receive FIFO is full</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>SLV_HOLD_TX_FIFO_EMPTY</name>
							<description>Slave hold bus when transmit FIFO is empty</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>SLV_HOLD_RX_FIFO_FULL</name>
							<description>Slave hold bus when receive FIFO is full</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>SDA_STUCK_NOT_RECOVERED</name>
							<description>SDA status after recover</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>SM_QUICK_CMD_BIT</name>
							<description>SMBUS QUICK CMD control</description>
							<bitRange>[16:16]</bitRange>
						</field>
						<field>
							<name>SM_SLV_ADDR_VLD</name>
							<description>SMBUS slave address valuable</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>SM_SLV_ADDR_RESOLVED</name>
							<description>SMBUS slave address resolved</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>SM_SUSPEND_STATUS</name>
							<description>SMBUS suspend status</description>
							<bitRange>[19:19]</bitRange>
						</field>
						<field>
							<name>SM_ALTER_STATUS</name>
							<description>SMBUS alerter satus</description>
							<bitRange>[20:20]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXFLR</name>
					<displayName>TXFLR</displayName>
					<description>Transmit buffer level register</description>
					<addressOffset>0x74</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXFLR</name>
							<description>Data numbers of transmit buffer</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXFLR</name>
					<displayName>RXFLR</displayName>
					<description>Receive buffer level register</description>
					<addressOffset>0x78</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXFLR</name>
							<description>Data numbers of Receive buffer</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SDA_HOLD</name>
					<displayName>SDA_HOLD</displayName>
					<description>SDA hold register</description>
					<addressOffset>0x7C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000002</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_SDA_TX_HOLD</name>
							<description>SDA hold time in transmit mode</description>
							<bitRange>[15:0]</bitRange>
						</field>
						<field>
							<name>IC_SDA_RX_HOLD</name>
							<description>SDA hold time in receive mode</description>
							<bitRange>[23:16]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_ABRT_SOURCE</name>
					<displayName>TX_ABRT_SOURCE</displayName>
					<description>Transmit abort source register</description>
					<addressOffset>0x80</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>7B_ADDR_NOACK</name>
							<description>No ACK in 7 bits address mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>10ADDR1_NOACK</name>
							<description>No ACK for first address byte in 10 bits address mode</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>10ADDR2_NOACK</name>
							<description>No ACK for second address byte in 10 bits address mode</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>TXDATA_NOACK</name>
							<description>No ACK for transmitting data</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>GCALL_NOACK</name>
							<description>No ACK for sending GCALL</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>GCALL_READ</name>
							<description>READ command after sending GCALL</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>HS_ACKDET</name>
							<description>ACK for master's sending HS code</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>SBYTE_ACKDET</name>
							<description>ACK for master's sending START</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>HS_NORSTRT</name>
							<description>RESTART is disable when master is switching to HS mode</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>SBYTE_NORSTRT</name>
							<description>RESTART is disable when master is sending START</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>10B_RD_NORSTRT</name>
							<description>Read data in 10 bits address mode when RESTART is disable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>MASTER_DIS</name>
							<description>Master is disable when asked to transmit</description>
							<bitRange>[11:11]</bitRange>
						</field>
						<field>
							<name>LOST</name>
							<description>BUS arbitration failure</description>
							<bitRange>[12:12]</bitRange>
						</field>
						<field>
							<name>SLVFLUSH_TXFIFO</name>
							<description>Data remains in transmit FIFO when slave receive a read request</description>
							<bitRange>[13:13]</bitRange>
						</field>
						<field>
							<name>SLV_ARBLOST</name>
							<description>BUS arbitration lost when slave is transmitting</description>
							<bitRange>[14:14]</bitRange>
						</field>
						<field>
							<name>SLVRD_INTX</name>
							<description>Write 1 into DATA_CMD.READ when slave receive a read request from master</description>
							<bitRange>[15:15]</bitRange>
						</field>
						<field>
							<name>USER_ABRT</name>
							<description>Transfer abort</description>
							<bitRange>[16:16]</bitRange>
						</field>
						<field>
							<name>SDA_STUCK_AT_LOW</name>
							<description>SDA stucks at low level for several ic_clk cycles which is specified in related register</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>DEVICE_NOACK</name>
							<description>No ACK for master's DEVICE_ID transfer</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>DEVICE_SLVADDR_NOACK</name>
							<description>No ACK from addressed slave for master's DEVICE_ID transfer</description>
							<bitRange>[19:19]</bitRange>
						</field>
						<field>
							<name>DEVICE_WRITE</name>
							<description>Other commands remain in Transmit FIFO when master start a DEVICE_ID transfer</description>
							<bitRange>[20:20]</bitRange>
						</field>
						<field>
							<name>TX_FLUSH_CNT</name>
							<description>Number of data lost because of TX_ABRT interrupt</description>
							<bitRange>[31:23]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SLV_DATA_NACK_ONLY</name>
					<displayName>SLV_DATA_NACK_ONLY</displayName>
					<description>Slave data NACK register</description>
					<addressOffset>0x84</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>NACK</name>
							<description>Generate NACK</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMA_CR</name>
					<displayName>DMA_CR</displayName>
					<description>DMA control register</description>
					<addressOffset>0x88</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RDMAE</name>
							<description>Receive DMA enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TDMAE</name>
							<description>Transmit DMA enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMA_TDLR</name>
					<displayName>DMA_TDLR</displayName>
					<description>DMA transmit data level register</description>
					<addressOffset>0x8C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMATDL</name>
							<description>DMA transmit data level</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMA_RDLR</name>
					<displayName>DMA_RDLR</displayName>
					<description>DMA receive data level register</description>
					<addressOffset>0x90</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMARDL</name>
							<description>DMA receive data level</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SDA_SETUP</name>
					<displayName>SDA_SETUP</displayName>
					<description>SDA set-up time register</description>
					<addressOffset>0x94</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SDA_SETUP</name>
							<description>SDA set-up time</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ACK_GENERAL_CALL</name>
					<displayName>ACK_GENERAL_CALL</displayName>
					<description>ACK general call register</description>
					<addressOffset>0x98</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000064</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ACK_GENERAL_CALL</name>
							<description>ACK/NACK for a general all</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ENABLE_STATUS</name>
					<displayName>ENABLE_STATUS</displayName>
					<description>Enable status register</description>
					<addressOffset>0x9C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_EN</name>
							<description>I2C enable status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>SLV_DIS_WHILE_BUSY_LOST</name>
							<description>Slave disable while busy lost</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SLV_RX_DATA_LOST</name>
							<description>Slave lost receive data</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FS_SPKLEN2</name>
					<displayName>FS_SPKLEN2</displayName>
					<description>Fast speed spike length register for I2C2</description>
					<alternateRegister>FS_SPKLEN1</alternateRegister>
					<addressOffset>0xA0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000005</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_FS_SPKLEN</name>
							<description>Max spike value on SCL and SDA line in standard and fast speed mode</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HS_SPKLEN</name>
					<displayName>HS_SPKLEN</displayName>
					<description>High speed spike length register</description>
					<addressOffset>0xA4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IC_FS_SPKLEN</name>
							<description>Max spike value on SCL and SDA line in high speed mode</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_RESTART_DET</name>
					<displayName>CLR_RESTART_DET</displayName>
					<description>Clear RESTART_DET interrupt register</description>
					<addressOffset>0xA8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR_RS_DET</name>
							<description>Clear RESTART_DET interrupt when user reads this bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SCL_STUCK_AT_LOW_TIMEOUT</name>
					<displayName>SCL_STUCK_AT_LOW_TIMEOUT</displayName>
					<description>SCl stuck at low level timeout register</description>
					<addressOffset>0xAC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SCL_LOWTO</name>
							<description>Timeout threshold for SCL_STUCK_AT_LOW interrupt</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SDA_STUCK_AT_LOW_TIMEOUT</name>
					<displayName>SDA_STUCK_AT_LOW_TIMEOUT</displayName>
					<description>SDA stuck at low level timeout register</description>
					<addressOffset>0xB0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SDA_LOWTO</name>
							<description>Timeout threshold for SDA</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMBUS_CLK_LOW_SEXT</name>
					<displayName>SMBUS_CLK_LOW_SEXT</displayName>
					<description>SMBUS clock low slave extend timeout register</description>
					<addressOffset>0xBC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SMBUS_CLK_LOW_SEXT_TO</name>
							<description>Define a paragram of SMBUS</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMBUS_CLK_LOW_MEXT</name>
					<displayName>SMBUS_CLK_LOW_MEXT</displayName>
					<description>SMBUS clock low master extend timeout register</description>
					<addressOffset>0xC0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SMBUS_CLK_LOW_MEXT_TO</name>
							<description>Define a paragram of SMBUS</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMBUS_THIGH_MAX_IDLE_COUNT</name>
					<displayName>SMBUS_THIGH_MAX_IDLE_COUNT</displayName>
					<description>SMBUS master tight max bus-idle count register</description>
					<addressOffset>0xC4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000FFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SMBUS_MBI_CNT</name>
							<description>Define SMBUS max idle time</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMBUS_INTR_STAT</name>
					<displayName>SMBUS_INTR_STAT</displayName>
					<description>SMBUS interrupt state register</description>
					<addressOffset>0xC8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SCLKEXT_TIMEOUT</name>
							<description>SCLKEXT_TIMEOUT interrupt state</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MCLKEXT_TIMEOUT</name>
							<description>MCLKEXT_TIMEOUT interrupt state</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>QUICK_CMD_DET</name>
							<description>QUICK_CMD_DET interrupt state</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>HOST_NOTIFY_MST_DET</name>
							<description>HOST_NOTIFY_MST_DET interrupt state</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>ARP_PREPARE_CMD_DET</name>
							<description>ARP_PREPARE_CMD_DET interrupt state</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>ARP_RST_CMD_DET</name>
							<description>ARP_RST_CMD_DET interrupt state</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>ARP_GET_UDID_CMD_DET</name>
							<description>ARP_GET_UDID_CMD_DET interrupt state</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>ARP_ASSGN_ADDR_CMD_DET</name>
							<description>ARP_ASSGN_ADDR_CMD_DET interrupt state</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>SLV_RX_PEC_NACK</name>
							<description>SLV_RX_PEC_NACK interrupt state</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>SMBUS_SUSPEND_DET</name>
							<description>SMBUS_SUSPEND_DET interrupt state</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>SMBUS_ALERT_DET</name>
							<description>SMBUS_ALERT_DET interrupt state</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMBUS_INTR_MASK</name>
					<displayName>SMBUS_INTR_MASK</displayName>
					<description>SMBUS interrupt mask register</description>
					<addressOffset>0xCC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>M_SCLKEXT_TIMEOUT</name>
							<description>SCLKEXT_TIMEOUT interrupt mask</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>M_MCLKEXT_TIMEOUT</name>
							<description>MCLKEXT_TIMEOUT interrupt mask</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>M_QUICK_CMD_DET</name>
							<description>QUICK_CMD_DET interrupt mask</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>M_HOST_NOTIFY_MST_DET</name>
							<description>HOST_NOTIFY_MST_DET interrupt mask</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>M_ARP_PREPARE_CMD_DET</name>
							<description>ARP_PREPARE_CMD_DET interrupt mask</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>M_ARP_RST_CMD_DET</name>
							<description>ARP_RST_CMD_DET interrupt mask</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>M_ARP_GET_UDID_CMD_DET</name>
							<description>ARP_GET_UDID_CMD_DET interrupt mask</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>M_ARP_ASSGN_ADDR_CMD_DET</name>
							<description>ARP_ASSGN_ADDR_CMD_DET interrupt mask</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>M_SLV_RX_PEC_NACK</name>
							<description>SLV_RX_PEC_NACK interrupt mask</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>M_SMBUS_SUSPEND_DET</name>
							<description>SMBUS_SUSPEND_DET interrupt mask</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>M_SMBUS_ALERT_DET</name>
							<description>SMBUS_ALERT_DET interrupt mask</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMBUS_RAW_INTR_STAT</name>
					<displayName>SMBUS_RAW_INTR_STAT</displayName>
					<description>SMBUS raw interrupt state register</description>
					<addressOffset>0xD0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SCLKEXT_TIMEOUT</name>
							<description>SCLKEXT_TIMEOUT raw interrupt state</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MCLKEXT_TIMEOUT</name>
							<description>MCLKEXT_TIMEOUT raw interrupt state</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>QUICK_CMD_DET</name>
							<description>QUICK_CMD_DET raw interrupt state</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>HOST_NOTIFY_MST_DET</name>
							<description>HOST_NOTIFY_MST_DET raw interrupt state</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>ARP_PREPARE_CMD_DET</name>
							<description>ARP_PREPARE_CMD_DET raw interrupt state</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>ARP_RST_CMD_DET</name>
							<description>ARP_RST_CMD_DET raw interrupt state</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>ARP_GET_UDID_CMD_DET</name>
							<description>ARP_GET_UDID_CMD_DET raw interrupt state</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>ARP_ASSGN_ADDR_CMD_DET</name>
							<description>ARP_ASSGN_ADDR_CMD_DET raw interrupt state</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>SLV_RX_PEC_NACK</name>
							<description>SLV_RX_PEC_NACK raw interrupt state</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>SMBUS_SUSPEND_DET</name>
							<description>SMBUS_SUSPEND_DET raw interrupt state</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>SMBUS_ALERT_DET</name>
							<description>SMBUS_ALERT_DET raw interrupt state</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_SMBUS_INTR</name>
					<displayName>CLR_SMBUS_INTR</displayName>
					<description>Clear SMBUS interrupt register</description>
					<addressOffset>0xD4</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SCLKEXT_TIMEOUT</name>
							<description>Clear SCLKEXT_TIMEOUT interrupt state</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MCLKEXT_TIMEOUT</name>
							<description>Clear MCLKEXT_TIMEOUT interrupt state</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>QUICK_CMD_DET</name>
							<description>Clear QUICK_CMD_DET interrupt state</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>HOST_NOTIFY_MST_DET</name>
							<description>Clear HOST_NOTIFY_MST_DET interrupt state</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>ARP_PREPARE_CMD_DET</name>
							<description>Clear ARP_PREPARE_CMD_DET interrupt state</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>ARP_RST_CMD_DET</name>
							<description>Clear ARP_RST_CMD_DET interrupt state</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>ARP_GET_UDID_CMD_DET</name>
							<description>Clear ARP_GET_UDID_CMD_DET interrupt state</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>ARP_ASSGN_ADDR_CMD_DET</name>
							<description>Clear ARP_ASSGN_ADDR_CMD_DET interrupt state</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>SLV_RX_PEC_NACK</name>
							<description>Clear SLV_RX_PEC_NACK interrupt state</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>SMBUS_SUSPEND_DET</name>
							<description>Clear SMBUS_SUSPEND_DET interrupt state</description>
							<bitRange>[9:9]</bitRange>
						</field>
						<field>
							<name>SMBUS_ALERT_DET</name>
							<description>Clear SMBUS_ALERT_DET interrupt state</description>
							<bitRange>[10:10]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>OPTIONAL_SAR</name>
					<displayName>OPTIONAL_SAR</displayName>
					<description>Optional slave address register</description>
					<addressOffset>0xD8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>OPTIONAL_SAR</name>
							<description>Optional slave address</description>
							<bitRange>[6:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SMBUS_UDID_LSB</name>
					<displayName>SMBUS_UDID_LSB</displayName>
					<description>SMBUS UDID LSB register</description>
					<addressOffset>0xDC</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SMBUS_UDID_LSB</name>
							<description>LSB 32 bits of SMBUS UDID</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SPIS1</name>
			<description>Serial Peripheral Interface slave 1</description>
			<groupName>SPI</groupName>
			<baseAddress>0x40003400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>SPIS1</name>
				<description>SPIS1 interrupt</description>
				<value>28</value>
			</interrupt>
			<registers>
				<register>
					<name>CR0_SlAVE</name>
					<displayName>CR0_SlAVE</displayName>
					<description>Control register 0 for slave</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x01000007</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DFS</name>
							<description>Data frame size</description>
							<bitRange>[3:0]</bitRange>
						</field>
						<field>
							<name>FRF</name>
							<description>Frame format protocol select</description>
							<bitRange>[5:4]</bitRange>
						</field>
						<field>
							<name>CPHA</name>
							<description>Clock phase</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>CPOL</name>
							<description>Clock polarity</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>TMOD</name>
							<description>Transfer mode</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>SLVOE</name>
							<description>Slave output enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>CFS</name>
							<description>Control frame size</description>
							<bitRange>[15:12]</bitRange>
						</field>
						<field>
							<name>SSTE</name>
							<description>SSN state</description>
							<bitRange>[24:24]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIENR</name>
					<displayName>SPIENR</displayName>
					<description>SPI enable register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SPI_EN</name>
							<description>SPI enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MWCR_SLAVE</name>
					<displayName>MWCR_SLAVE</displayName>
					<description>Microwire control register for slave</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MWMOD</name>
							<description>Microwire mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MDD</name>
							<description>Microwire date transfer mode</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXFTLR</name>
					<displayName>TXFTLR</displayName>
					<description>Transmit FIFO threshold register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TFT</name>
							<description>Transmit FIFO threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXFTLR</name>
					<displayName>RXFTLR</displayName>
					<description>Receive FIFO threshold register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RFT</name>
							<description>Receive FIFO threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXFLR</name>
					<displayName>TXFLR</displayName>
					<description>Transmit buffer state register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXTFL</name>
							<description>Date length of transmit FIFO</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXFLR</name>
					<displayName>RXFLR</displayName>
					<description>Receive buffer state register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXTFL</name>
							<description>Date length of receive FIFO</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>Status register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BUSY</name>
							<description>Busy status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TFNF</name>
							<description>Transmit FIFO not full</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TFE</name>
							<description>Transmit FIFO empty</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RFNE</name>
							<description>Receive FIFO not empty</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RFF</name>
							<description>Receive FIFO full</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TXERR</name>
							<description>Transmit error when transmit FIFO is empty</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IER</name>
					<displayName>IER</displayName>
					<description>Interrupt enable register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000001F</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXEIE</name>
							<description>Transmit FIFO empty interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TXOIE</name>
							<description>Transmit FIFO overflow interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RXUIE</name>
							<description>Receive FIFO underflow interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RXOIE</name>
							<description>Receive FIFO overflow interrupt enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RXFIE</name>
							<description>Receive FIFO full interrupt enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>Interrupt status register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXEIS</name>
							<description>Transmit FIFO empty interrupt status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TXOIS</name>
							<description>Transmit FIFO overflow interrupt status</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RXUIS</name>
							<description>Receive FIFO underflow interrupt status</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RXOIS</name>
							<description>Receive FIFO overflow interrupt status</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RXFIS</name>
							<description>Receive FIFO full interrupt status</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RISR</name>
					<displayName>RISR</displayName>
					<description>Raw interrupt status register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXEIR</name>
							<description>Transmit FIFO empty interrupt raw status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TXOIR</name>
							<description>Transmit FIFO overflow interrupt raw status</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RXUIR</name>
							<description>Receive FIFO underflow interrupt raw status</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RXOIR</name>
							<description>Receive FIFO overflow interrupt raw status</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RXFIR</name>
							<description>Receive FIFO full interrupt raw status</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXOICR</name>
					<displayName>TXOICR</displayName>
					<description>Transmit FIFO overflow interrupt clear register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXOICR</name>
							<description>Clear transmit FIFO overflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXOICR</name>
					<displayName>RXOICR</displayName>
					<description>Receive FIFO overflow interrupt clear register</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXOICR</name>
							<description>Clear receive FIFO overflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXUICR</name>
					<displayName>RXUICR</displayName>
					<description>Receive FIFO underflow interrupt clear register</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXUICR</name>
							<description>Clear receive FIFO underflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ICR</name>
					<displayName>ICR</displayName>
					<description>Interrupt clear register</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ICR</name>
							<description>Clear transmit FIFO overflow, receive FIFO overflow and underflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMACR</name>
					<displayName>DMACR</displayName>
					<description>DMA control register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RDMAE</name>
							<description>Receive DMA enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TDMAE</name>
							<description>Transmit DMA enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMATDLR</name>
					<displayName>DMATDLR</displayName>
					<description>DMA transmit threshold register</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMATDLR</name>
							<description>DMA transmit threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMARDLR</name>
					<displayName>DMARDLR</displayName>
					<description>DMA receive threshold register</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMARDLR</name>
							<description>DMA receive threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR</name>
					<displayName>DMATDLR</displayName>
					<description>Data register</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DR</name>
							<description>SPI data</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SPIM2</name>
			<description>Serial Peripheral Interface master 2</description>
			<groupName>SPI</groupName>
			<baseAddress>0x40009000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>SPIM2</name>
				<description>SPIM2 interrupt</description>
				<value>27</value>
			</interrupt>
			<registers>
				<register>
					<name>CR0_MASTER</name>
					<displayName>CR0_MASTER</displayName>
					<description>Control register 0 for master</description>
					<alternateRegister>CR0_SLAVE</alternateRegister>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x01000007</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DFS</name>
							<description>Data frame size</description>
							<bitRange>[3:0]</bitRange>
						</field>
						<field>
							<name>FRF</name>
							<description>Frame format protocol select</description>
							<bitRange>[5:4]</bitRange>
						</field>
						<field>
							<name>CPHA</name>
							<description>Clock phase</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>CPOL</name>
							<description>Clock polarity</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>TMOD</name>
							<description>Transfer mode</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>CFS</name>
							<description>Control frame size</description>
							<bitRange>[15:12]</bitRange>
						</field>
						<field>
							<name>SSTE</name>
							<description>SSN state</description>
							<bitRange>[24:24]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Control register 1</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>NDF</name>
							<description>Number of max data frame</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIENR</name>
					<displayName>SPIENR</displayName>
					<description>SPI enable register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SPI_EN</name>
							<description>SPI enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MWCR_MASTER</name>
					<displayName>MWCR_MASTER</displayName>
					<description>Microwire control register for master</description>
					<alternateRegister>MWCR_SLAVE</alternateRegister>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MWMOD</name>
							<description>Microwire mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MDD</name>
							<description>Microwire date transfer mode</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>MHS</name>
							<description>Microwire handshake</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SER</name>
					<displayName>SER</displayName>
					<description>Slave selection register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SE0</name>
							<description>Select slave 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>SE1</name>
							<description>Select slave 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SE2</name>
							<description>Select slave 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BAUDR</name>
					<displayName>BAUDR</displayName>
					<description>Baud rate register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SCKDV</name>
							<description>SCLK division</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXFTLR</name>
					<displayName>TXFTLR</displayName>
					<description>Transmit FIFO threshold register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TFT</name>
							<description>Transmit FIFO threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXFTLR</name>
					<displayName>RXFTLR</displayName>
					<description>Receive FIFO threshold register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RFT</name>
							<description>Receive FIFO threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXFLR</name>
					<displayName>TXFLR</displayName>
					<description>Transmit buffer state register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXTFL</name>
							<description>Date length of transmit FIFO</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXFLR</name>
					<displayName>RXFLR</displayName>
					<description>Receive buffer state register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXTFL</name>
							<description>Date length of receive FIFO</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>Status register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BUSY</name>
							<description>Busy status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TFNF</name>
							<description>Transmit FIFO not full</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TFE</name>
							<description>Transmit FIFO empty</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RFNE</name>
							<description>Receive FIFO not empty</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RFF</name>
							<description>Receive FIFO full</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TXERR</name>
							<description>Transmit error when transmit FIFO is empty</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IER</name>
					<displayName>IER</displayName>
					<description>Interrupt enable register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000001F</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXEIE</name>
							<description>Transmit FIFO empty interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TXOIE</name>
							<description>Transmit FIFO overflow interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RXUIE</name>
							<description>Receive FIFO underflow interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RXOIE</name>
							<description>Receive FIFO overflow interrupt enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RXFIE</name>
							<description>Receive FIFO full interrupt enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>Interrupt status register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXEIS</name>
							<description>Transmit FIFO empty interrupt status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TXOIS</name>
							<description>Transmit FIFO overflow interrupt status</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RXUIS</name>
							<description>Receive FIFO underflow interrupt status</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RXOIS</name>
							<description>Receive FIFO overflow interrupt status</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RXFIS</name>
							<description>Receive FIFO full interrupt status</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RISR</name>
					<displayName>RISR</displayName>
					<description>Raw interrupt status register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXEIR</name>
							<description>Transmit FIFO empty interrupt raw status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TXOIR</name>
							<description>Transmit FIFO overflow interrupt raw status</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RXUIR</name>
							<description>Receive FIFO underflow interrupt raw status</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RXOIR</name>
							<description>Receive FIFO overflow interrupt raw status</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RXFIR</name>
							<description>Receive FIFO full interrupt raw status</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXOICR</name>
					<displayName>TXOICR</displayName>
					<description>Transmit FIFO overflow interrupt clear register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXOICR</name>
							<description>Clear transmit FIFO overflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXOICR</name>
					<displayName>RXOICR</displayName>
					<description>Receive FIFO overflow interrupt clear register</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXOICR</name>
							<description>Clear receive FIFO overflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXUICR</name>
					<displayName>RXUICR</displayName>
					<description>Receive FIFO underflow interrupt clear register</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXUICR</name>
							<description>Clear receive FIFO underflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ICR</name>
					<displayName>ICR</displayName>
					<description>Interrupt clear register</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ICR</name>
							<description>Clear transmit FIFO overflow, receive FIFO overflow and underflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMACR</name>
					<displayName>DMACR</displayName>
					<description>DMA control register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RDMAE</name>
							<description>Receive DMA enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TDMAE</name>
							<description>Transmit DMA enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMATDLR</name>
					<displayName>DMATDLR</displayName>
					<description>DMA transmit threshold register</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMATDLR</name>
							<description>DMA transmit threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMARDLR</name>
					<displayName>DMARDLR</displayName>
					<description>DMA receive threshold register</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMARDLR</name>
							<description>DMA receive threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR</name>
					<displayName>DMATDLR</displayName>
					<description>Data register</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DR</name>
							<description>SPI data</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SPIS2</name>
			<description>Serial Peripheral Interface slave 2</description>
			<groupName>SPI</groupName>
			<baseAddress>0x40009400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>SPIS2</name>
				<description>SPIS2 interrupt</description>
				<value>29</value>
			</interrupt>
			<registers>
				<register>
					<name>CR0_SlAVE</name>
					<displayName>CR0_SlAVE</displayName>
					<description>Control register 0 for slave</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x01000007</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DFS</name>
							<description>Data frame size</description>
							<bitRange>[3:0]</bitRange>
						</field>
						<field>
							<name>FRF</name>
							<description>Frame format protocol select</description>
							<bitRange>[5:4]</bitRange>
						</field>
						<field>
							<name>CPHA</name>
							<description>Clock phase</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>CPOL</name>
							<description>Clock polarity</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>TMOD</name>
							<description>Transfer mode</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>SLVOE</name>
							<description>Slave output enable</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>CFS</name>
							<description>Control frame size</description>
							<bitRange>[15:12]</bitRange>
						</field>
						<field>
							<name>SSTE</name>
							<description>SSN state</description>
							<bitRange>[24:24]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIENR</name>
					<displayName>SPIENR</displayName>
					<description>SPI enable register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SPI_EN</name>
							<description>SPI enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MWCR_SLAVE</name>
					<displayName>MWCR_SLAVE</displayName>
					<description>Microwire control register for slave</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MWMOD</name>
							<description>Microwire mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>MDD</name>
							<description>Microwire date transfer mode</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXFTLR</name>
					<displayName>TXFTLR</displayName>
					<description>Transmit FIFO threshold register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TFT</name>
							<description>Transmit FIFO threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXFTLR</name>
					<displayName>RXFTLR</displayName>
					<description>Receive FIFO threshold register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RFT</name>
							<description>Receive FIFO threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXFLR</name>
					<displayName>TXFLR</displayName>
					<description>Transmit buffer state register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXTFL</name>
							<description>Date length of transmit FIFO</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXFLR</name>
					<displayName>RXFLR</displayName>
					<description>Receive buffer state register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXTFL</name>
							<description>Date length of receive FIFO</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>Status register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BUSY</name>
							<description>Busy status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TFNF</name>
							<description>Transmit FIFO not full</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TFE</name>
							<description>Transmit FIFO empty</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RFNE</name>
							<description>Receive FIFO not empty</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RFF</name>
							<description>Receive FIFO full</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TXERR</name>
							<description>Transmit error when transmit FIFO is empty</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IER</name>
					<displayName>IER</displayName>
					<description>Interrupt enable register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000001F</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXEIE</name>
							<description>Transmit FIFO empty interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TXOIE</name>
							<description>Transmit FIFO overflow interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RXUIE</name>
							<description>Receive FIFO underflow interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RXOIE</name>
							<description>Receive FIFO overflow interrupt enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RXFIE</name>
							<description>Receive FIFO full interrupt enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>Interrupt status register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXEIS</name>
							<description>Transmit FIFO empty interrupt status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TXOIS</name>
							<description>Transmit FIFO overflow interrupt status</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RXUIS</name>
							<description>Receive FIFO underflow interrupt status</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RXOIS</name>
							<description>Receive FIFO overflow interrupt status</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RXFIS</name>
							<description>Receive FIFO full interrupt status</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RISR</name>
					<displayName>RISR</displayName>
					<description>Raw interrupt status register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXEIR</name>
							<description>Transmit FIFO empty interrupt raw status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TXOIR</name>
							<description>Transmit FIFO overflow interrupt raw status</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RXUIR</name>
							<description>Receive FIFO underflow interrupt raw status</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RXOIR</name>
							<description>Receive FIFO overflow interrupt raw status</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RXFIR</name>
							<description>Receive FIFO full interrupt raw status</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXOICR</name>
					<displayName>TXOICR</displayName>
					<description>Transmit FIFO overflow interrupt clear register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXOICR</name>
							<description>Clear transmit FIFO overflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXOICR</name>
					<displayName>RXOICR</displayName>
					<description>Receive FIFO overflow interrupt clear register</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXOICR</name>
							<description>Clear receive FIFO overflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXUICR</name>
					<displayName>RXUICR</displayName>
					<description>Receive FIFO underflow interrupt clear register</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXUICR</name>
							<description>Clear receive FIFO underflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ICR</name>
					<displayName>ICR</displayName>
					<description>Interrupt clear register</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ICR</name>
							<description>Clear transmit FIFO overflow, receive FIFO overflow and underflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMACR</name>
					<displayName>DMACR</displayName>
					<description>DMA control register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RDMAE</name>
							<description>Receive DMA enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TDMAE</name>
							<description>Transmit DMA enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMATDLR</name>
					<displayName>DMATDLR</displayName>
					<description>DMA transmit threshold register</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMATDLR</name>
							<description>DMA transmit threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMARDLR</name>
					<displayName>DMARDLR</displayName>
					<description>DMA receive threshold register</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMARDLR</name>
							<description>DMA receive threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR</name>
					<displayName>DMATDLR</displayName>
					<description>Data register</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DR</name>
							<description>SPI data</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>FMC</name>
			<description>Flash memory controller</description>
			<groupName>FMC</groupName>
			<baseAddress>0x40017800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>FMC</name>
				<description>FMC interrupt</description>
				<value>4</value>
			</interrupt>
			<registers>
				<register>
					<name>CRCON</name>
					<displayName>CRCON</displayName>
					<description>CRC control register</description>
					<addressOffset>0x004</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000F000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CRCEN</name>
							<description>CRC enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CRCF</name>
							<description>CRC calculation complete flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>PAUSE</name>
							<description>CRC pause</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>SLOWRD</name>
							<description>Control CRC calculation interval period</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CRCFIE</name>
							<description>CRC calculation complete interrupt enable</description>
							<bitRange>[8:8]</bitRange>
						</field>
						<field>
							<name>PERIOD</name>
							<description>Period to read flash while CRC calculation</description>
							<bitRange>[15:12]</bitRange>
						</field>
						<field>
							<name>CRCLEN</name>
							<description>CRC calculation length</description>
							<bitRange>[25:16]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ADDR</name>
					<displayName>ADDR</displayName>
					<description>Address register</description>
					<addressOffset>0x010</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Adress data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DATA1</name>
					<displayName>DATA1</displayName>
					<description>Data 1 register</description>
					<addressOffset>0x01C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Address data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF0</name>
					<displayName>BUF0</displayName>
					<description>Buffer 0 register</description>
					<addressOffset>0x100</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF1</name>
					<displayName>BUF1</displayName>
					<description>Buffer 1 register</description>
					<addressOffset>0x104</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF2</name>
					<displayName>BUF2</displayName>
					<description>Buffer 2 register</description>
					<addressOffset>0x108</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF3</name>
					<displayName>BUF3</displayName>
					<description>Buffer 3 register</description>
					<addressOffset>0x10C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF4</name>
					<displayName>BUF4</displayName>
					<description>Buffer 4 register</description>
					<addressOffset>0x110</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF5</name>
					<displayName>BUF5</displayName>
					<description>Buffer 5 register</description>
					<addressOffset>0x114</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF6</name>
					<displayName>BUF6</displayName>
					<description>Buffer 6 register</description>
					<addressOffset>0x118</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF7</name>
					<displayName>BUF7</displayName>
					<description>Buffer 7 register</description>
					<addressOffset>0x11C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF8</name>
					<displayName>BUF8</displayName>
					<description>Buffer 8 register</description>
					<addressOffset>0x120</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF9</name>
					<displayName>BUF9</displayName>
					<description>Buffer 9 register</description>
					<addressOffset>0x124</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF10</name>
					<displayName>BUF10</displayName>
					<description>Buffer 10 register</description>
					<addressOffset>0x128</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF11</name>
					<displayName>BUF11</displayName>
					<description>Buffer 11 register</description>
					<addressOffset>0x12C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF12</name>
					<displayName>BUF12</displayName>
					<description>Buffer 12 register</description>
					<addressOffset>0x130</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF13</name>
					<displayName>BUF13</displayName>
					<description>Buffer 13 register</description>
					<addressOffset>0x134</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF14</name>
					<displayName>BUF14</displayName>
					<description>Buffer 14 register</description>
					<addressOffset>0x138</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF15</name>
					<displayName>BUF15</displayName>
					<description>Buffer 15 register</description>
					<addressOffset>0x13C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF16</name>
					<displayName>BUF16</displayName>
					<description>Buffer 16 register</description>
					<addressOffset>0x140</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF17</name>
					<displayName>BUF17</displayName>
					<description>Buffer 17 register</description>
					<addressOffset>0x144</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF18</name>
					<displayName>BUF18</displayName>
					<description>Buffer 18 register</description>
					<addressOffset>0x148</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF19</name>
					<displayName>BUF19</displayName>
					<description>Buffer 19 register</description>
					<addressOffset>0x14C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF20</name>
					<displayName>BUF20</displayName>
					<description>Buffer 20 register</description>
					<addressOffset>0x150</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF21</name>
					<displayName>BUF21</displayName>
					<description>Buffer 21 register</description>
					<addressOffset>0x154</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF22</name>
					<displayName>BUF22</displayName>
					<description>Buffer 22 register</description>
					<addressOffset>0x158</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF23</name>
					<displayName>BUF23</displayName>
					<description>Buffer 23 register</description>
					<addressOffset>0x15C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF24</name>
					<displayName>BUF24</displayName>
					<description>Buffer 24 register</description>
					<addressOffset>0x160</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF25</name>
					<displayName>BUF25</displayName>
					<description>Buffer 25 register</description>
					<addressOffset>0x164</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF26</name>
					<displayName>BUF26</displayName>
					<description>Buffer 26 register</description>
					<addressOffset>0x168</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF27</name>
					<displayName>BUF27</displayName>
					<description>Buffer 27 register</description>
					<addressOffset>0x16C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF28</name>
					<displayName>BUF28</displayName>
					<description>Buffer 28 register</description>
					<addressOffset>0x170</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF29</name>
					<displayName>BUF29</displayName>
					<description>Buffer 29 register</description>
					<addressOffset>0x174</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF30</name>
					<displayName>BUF30</displayName>
					<description>Buffer 30 register</description>
					<addressOffset>0x178</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF31</name>
					<displayName>BUF31</displayName>
					<description>Buffer 31 register</description>
					<addressOffset>0x17C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF32</name>
					<displayName>BUF32</displayName>
					<description>Buffer 32 register</description>
					<addressOffset>0x180</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF33</name>
					<displayName>BUF33</displayName>
					<description>Buffer 33 register</description>
					<addressOffset>0x184</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF34</name>
					<displayName>BUF34</displayName>
					<description>Buffer 34 register</description>
					<addressOffset>0x188</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF35</name>
					<displayName>BUF35</displayName>
					<description>Buffer 35 register</description>
					<addressOffset>0x18C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF36</name>
					<displayName>BUF36</displayName>
					<description>Buffer 36 register</description>
					<addressOffset>0x190</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF37</name>
					<displayName>BUF37</displayName>
					<description>Buffer 37 register</description>
					<addressOffset>0x194</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF38</name>
					<displayName>BUF38</displayName>
					<description>Buffer 38 register</description>
					<addressOffset>0x198</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF39</name>
					<displayName>BUF39</displayName>
					<description>Buffer 39 register</description>
					<addressOffset>0x19C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF40</name>
					<displayName>BUF40</displayName>
					<description>Buffer 40 register</description>
					<addressOffset>0x1A0</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF41</name>
					<displayName>BUF41</displayName>
					<description>Buffer 41 register</description>
					<addressOffset>0x1A4</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF42</name>
					<displayName>BUF42</displayName>
					<description>Buffer 42 register</description>
					<addressOffset>0x1A8</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF43</name>
					<displayName>BUF43</displayName>
					<description>Buffer 43 register</description>
					<addressOffset>0x1AC</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF44</name>
					<displayName>BUF44</displayName>
					<description>Buffer 44 register</description>
					<addressOffset>0x1B0</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF45</name>
					<displayName>BUF45</displayName>
					<description>Buffer 45 register</description>
					<addressOffset>0x1B4</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF46</name>
					<displayName>BUF46</displayName>
					<description>Buffer 46 register</description>
					<addressOffset>0x1B8</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF47</name>
					<displayName>BUF47</displayName>
					<description>Buffer 47 register</description>
					<addressOffset>0x1BC</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF48</name>
					<displayName>BUF48</displayName>
					<description>Buffer 48 register</description>
					<addressOffset>0x1C0</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF49</name>
					<displayName>BUF49</displayName>
					<description>Buffer 49 register</description>
					<addressOffset>0x1C4</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF50</name>
					<displayName>BUF50</displayName>
					<description>Buffer 50 register</description>
					<addressOffset>0x1C8</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF51</name>
					<displayName>BUF51</displayName>
					<description>Buffer 51 register</description>
					<addressOffset>0x1CC</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF52</name>
					<displayName>BUF52</displayName>
					<description>Buffer 52 register</description>
					<addressOffset>0x1D0</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF53</name>
					<displayName>BUF53</displayName>
					<description>Buffer 53 register</description>
					<addressOffset>0x1D4</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF54</name>
					<displayName>BUF54</displayName>
					<description>Buffer 54 register</description>
					<addressOffset>0x1D8</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF55</name>
					<displayName>BUF55</displayName>
					<description>Buffer 55 register</description>
					<addressOffset>0x1DC</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF56</name>
					<displayName>BUF56</displayName>
					<description>Buffer 56 register</description>
					<addressOffset>0x1E0</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF57</name>
					<displayName>BUF57</displayName>
					<description>Buffer 57 register</description>
					<addressOffset>0x1E4</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF58</name>
					<displayName>BUF58</displayName>
					<description>Buffer 58 register</description>
					<addressOffset>0x1E8</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF59</name>
					<displayName>BUF59</displayName>
					<description>Buffer 59 register</description>
					<addressOffset>0x1EC</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF60</name>
					<displayName>BUF60</displayName>
					<description>Buffer 60 register</description>
					<addressOffset>0x1F0</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF61</name>
					<displayName>BUF61</displayName>
					<description>Buffer 61 register</description>
					<addressOffset>0x1F4</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF62</name>
					<displayName>BUF62</displayName>
					<description>Buffer 62 register</description>
					<addressOffset>0x1F8</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BUF63</name>
					<displayName>BUF63</displayName>
					<description>Buffer 63 register</description>
					<addressOffset>0x1FC</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>Data</name>
							<description>Buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>QSPI</name>
			<description>Queue Serial peripheral interface controller</description>
			<groupName>QSPI</groupName>
			<baseAddress>0x40003000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>QSPI</name>
				<description>QSPI interrupt</description>
				<value>26</value>
			</interrupt>
			<registers>
				<register>
					<name>CR0</name>
					<displayName>CR0</displayName>
					<description>Control register 0</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x01000007</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DFS</name>
							<description>Data frame size</description>
							<bitRange>[3:0]</bitRange>
						</field>
						<field>
							<name>FRF</name>
							<description>Frame format protocol select</description>
							<bitRange>[5:4]</bitRange>
						</field>
						<field>
							<name>CPHA</name>
							<description>Clock phase</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>CPOL</name>
							<description>Clock polarity</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>TMOD</name>
							<description>Transfer mode</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>SPI_MODE</name>
							<description>SPI mode</description>
							<bitRange>[22:21]</bitRange>
						</field>
						<field>
							<name>SSTE</name>
							<description>SSN state</description>
							<bitRange>[24:24]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Control register 1</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>NDF</name>
							<description>Number of max data frame</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIENR</name>
					<displayName>SPIENR</displayName>
					<description>SPI enable register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SPI_EN</name>
							<description>QSPI enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SER</name>
					<displayName>SER</displayName>
					<description>Slave selection register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SE0</name>
							<description>Select slave 0</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>SE1</name>
							<description>Select slave 1</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SE2</name>
							<description>Select slave 2</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>BAUDR</name>
					<displayName>BAUDR</displayName>
					<description>Baud rate register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SCKDV</name>
							<description>SCLK division</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXFTLR</name>
					<displayName>TXFTLR</displayName>
					<description>Transmit FIFO threshold register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TFT</name>
							<description>Transmit FIFO threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXFTLR</name>
					<displayName>RXFTLR</displayName>
					<description>Receive FIFO threshold register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RFT</name>
							<description>Receive FIFO threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXFLR</name>
					<displayName>TXFLR</displayName>
					<description>Transmit buffer state register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXTFL</name>
							<description>Date length of transmit FIFO</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXFLR</name>
					<displayName>RXFLR</displayName>
					<description>Receive buffer state register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXTFL</name>
							<description>Date length of receive FIFO</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>Status register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BUSY</name>
							<description>Busy status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TFNF</name>
							<description>Transmit FIFO not full</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TFE</name>
							<description>Transmit FIFO empty</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RFNE</name>
							<description>Receive FIFO not empty</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RFF</name>
							<description>Receive FIFO full</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TXERR</name>
							<description>Transmit error when transmit FIFO is empty</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IER</name>
					<displayName>IER</displayName>
					<description>Interrupt enable register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000001F</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXEIE</name>
							<description>Transmit FIFO empty interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TXOIE</name>
							<description>Transmit FIFO overflow interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RXUIE</name>
							<description>Receive FIFO underflow interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RXOIE</name>
							<description>Receive FIFO overflow interrupt enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RXFIE</name>
							<description>Receive FIFO full interrupt enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>Interrupt status register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXEIS</name>
							<description>Transmit FIFO empty interrupt status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TXOIS</name>
							<description>Transmit FIFO overflow interrupt status</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RXUIS</name>
							<description>Receive FIFO underflow interrupt status</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RXOIS</name>
							<description>Receive FIFO overflow interrupt status</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RXFIS</name>
							<description>Receive FIFO full interrupt status</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RISR</name>
					<displayName>RISR</displayName>
					<description>Raw interrupt status register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXEIR</name>
							<description>Transmit FIFO empty interrupt raw status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TXOIR</name>
							<description>Transmit FIFO overflow interrupt raw status</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RXUIR</name>
							<description>Receive FIFO underflow interrupt raw status</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RXOIR</name>
							<description>Receive FIFO overflow interrupt raw status</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RXFIR</name>
							<description>Receive FIFO full interrupt raw status</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXOICR</name>
					<displayName>TXOICR</displayName>
					<description>Transmit FIFO overflow interrupt clear register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXOICR</name>
							<description>Clear transmit FIFO overflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXOICR</name>
					<displayName>RXOICR</displayName>
					<description>Receive FIFO overflow interrupt clear register</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXOICR</name>
							<description>Clear receive FIFO overflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXUICR</name>
					<displayName>RXUICR</displayName>
					<description>Receive FIFO underflow interrupt clear register</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXUICR</name>
							<description>Clear receive FIFO underflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ICR</name>
					<displayName>ICR</displayName>
					<description>Interrupt clear register</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ICR</name>
							<description>Clear transmit FIFO overflow, receive FIFO overflow and underflow interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMACR</name>
					<displayName>DMACR</displayName>
					<description>DMA control register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RDMAE</name>
							<description>Receive DMA enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TDMAE</name>
							<description>Transmit DMA enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMATDLR</name>
					<displayName>DMATDLR</displayName>
					<description>DMA transmit threshold register</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMATDLR</name>
							<description>DMA transmit threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMARDLR</name>
					<displayName>DMARDLR</displayName>
					<description>DMA receive threshold register</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMARDLR</name>
							<description>DMA receive threshold</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DR</name>
					<displayName>DMATDLR</displayName>
					<description>Data register</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DR</name>
							<description>QSPI data</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ESPICR</name>
					<displayName>ESPICR</displayName>
					<description>Enhance SPI control register</description>
					<addressOffset>0xF4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000200</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TRANST</name>
							<description>Transmit frame format</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>ADDRL</name>
							<description>Address length</description>
							<bitRange>[5:2]</bitRange>
						</field>
						<field>
							<name>INSTL</name>
							<description>Instruction length</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>WCYC</name>
							<description>Wait cycle</description>
							<bitRange>[15:11]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>ISO</name>
			<description>ISO7816 controller</description>
			<groupName>ISO</groupName>
			<baseAddress>0x40016000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>ISO</name>
				<description>ISO7816 interrupt</description>
				<value>37</value>
			</interrupt>
			<registers>
				<register>
					<name>TXBUF</name>
					<displayName>TXBUF</displayName>
					<description>Transmit buffer register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>WDATA</name>
							<description>Transmit Date buffer</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXBUF</name>
					<displayName>RXBUF</displayName>
					<description>Receive buffer register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RDATA</name>
							<description>Receive Date buffer</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXDONE</name>
					<displayName>TXDONE</displayName>
					<description>Transmit done register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXDONE</name>
							<description>Transmit done</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXDONE</name>
					<displayName>RXDONE</displayName>
					<description>Receive done register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXDONE</name>
							<description>Receive done buffer</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>STARTDET</name>
					<displayName>STARTDET</displayName>
					<description>Start detect register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>START</name>
							<description>Start bit detected</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLRTXDONE</name>
					<displayName>CLRTXDONE</displayName>
					<description>Clear transmit done register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLRTXDONE</name>
							<description>Clear transmit done</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLRRXDONE</name>
					<displayName>CLRRXDONE</displayName>
					<description>Clear receive done register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLRRXDONE</name>
							<description>Clear receive done</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CLRSTART</name>
					<displayName>CLRSTART</displayName>
					<description>Clear start bit flag register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLRSTART</name>
							<description>Clear start bit flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TRANSR</name>
					<displayName>TRANSR</displayName>
					<description>Transmit status register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RESEND</name>
							<description>Resend flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>PERR</name>
							<description>Parity check error flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FIFOSR</name>
					<displayName>FIFOSR</displayName>
					<description>FIFO status register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FULL</name>
							<description>Buffer is full</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>EMPTY</name>
							<description>Buffer is empty</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IER</name>
					<displayName>IER</displayName>
					<description>Interrupt mask control register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXIEN</name>
							<description>Transmit interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RXIEN</name>
							<description>Receive interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SBIEN</name>
							<description>Start bit interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MODE</name>
					<displayName>MODE</displayName>
					<description>Mode register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000008</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PCHK</name>
							<description>Parity check control</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>INV</name>
							<description>Inverse mode</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>T</name>
							<description>T mode</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>GT</name>
							<description>Guard time</description>
							<bitRange>[4:3]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ETU</name>
					<displayName>ETU</displayName>
					<description>ETU configuration register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CYCLE</name>
							<description>ETU cycle</description>
							<bitRange>[10:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RISR</name>
					<displayName>RISR</displayName>
					<description>Raw interrupt status register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXI</name>
							<description>Transmit interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RXI</name>
							<description>Receive interrupt</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SBI</name>
							<description>Start bit interrupt</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>Interrupt status register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXI</name>
							<description>Transmit interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RXI</name>
							<description>Receive interrupt</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SBI</name>
							<description>Start bit interrupt</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>UART1</name>
			<description>Universal Asynchronous 1</description>
			<groupName>UART</groupName>
			<baseAddress>0x40003800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>UART1</name>
				<description>UART1 interrupt</description>
				<value>30</value>
			</interrupt>
			<registers>
				<register>
					<name>RBR</name>
					<displayName>RBR</displayName>
					<description>Receive buffer register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>RBR</name>
							<description>Receive buffer</description>
							<bitRange>[8:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>THR</name>
					<displayName>THR</displayName>
					<description>Transmit holding register</description>
					<alternateRegister>RBR</alternateRegister>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>THR</name>
							<description>Transmit hold</description>
							<bitRange>[8:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DLL</name>
					<displayName>DLL</displayName>
					<description>Divisor latch low register</description>
					<alternateRegister>RBR</alternateRegister>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>DLLSB</name>
							<description>Divisor latch LSB</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DLH</name>
					<displayName>DLH</displayName>
					<description>Divisor latch high register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DLHSB</name>
							<description>Divisor latch HSB</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IER</name>
					<displayName>IER</displayName>
					<description>Interrupt enable register</description>
					<alternateRegister>DLH</alternateRegister>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RDAIE</name>
							<description>RBR interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>THREIE</name>
							<description>THRE interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RLSIE</name>
							<description>Receive interrupt line enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>MSIE</name>
							<description>Modem interrupt control</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>LSRCLRMD</name>
							<description>This bit is used to control the clearing mode of status bit in LSR register</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>PTIME</name>
							<description>Control programmable THRE interrupt.</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IIR</name>
					<displayName>IIR</displayName>
					<description>Interrupt identification register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INTID</name>
							<description>Interrupt identification</description>
							<bitRange>[3:0]</bitRange>
						</field>
						<field>
							<name>FIFOSE</name>
							<description>FIFO enable</description>
							<bitRange>[7:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FCR</name>
					<displayName>FCR</displayName>
					<description>FIFO control register</description>
					<alternateRegister>IIR</alternateRegister>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FIFOEN</name>
							<description>FIFO enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RXFIFORS</name>
							<description>Receive FIFO reset</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TXFIFORS</name>
							<description>Transmit FIFO reset</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>TXTL</name>
							<description>Transmit trigger level</description>
							<bitRange>[5:4]</bitRange>
						</field>
						<field>
							<name>RXTL</name>
							<description>Receive trigger level</description>
							<bitRange>[7:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LCR</name>
					<displayName>LCR</displayName>
					<description>Line control register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>WLS</name>
							<description>Word length selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>SBS</name>
							<description>Stop bit selection</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>PE</name>
							<description>Parity check enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>PS</name>
							<description>Parity check selection</description>
							<bitRange>[5:4]</bitRange>
						</field>
						<field>
							<name>BC</name>
							<description>Interval control</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>DLAB</name>
							<description>Divisor latch access bit</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MCR</name>
					<displayName>MCR</displayName>
					<description>Modem control register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RTS</name>
							<description>Modem output pin RTS source</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>AFCE</name>
							<description>Automatic flow control</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>SIRE</name>
							<description>IrDA SIR enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LSR</name>
					<displayName>LSR</displayName>
					<description>Line status register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DR</name>
							<description>Data receive ready</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>OE</name>
							<description>Overflow error</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>PE</name>
							<description>Parity check error</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>FE</name>
							<description>Framing error</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>BI</name>
							<description>Interval interrupt</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>THRE</name>
							<description>Transmitter holds the register empty</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>TEMT</name>
							<description>Transmitter is empty</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RFE</name>
							<description>Receive FIFO error</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>ADDR_RCVD</name>
							<description>Address receive bit</description>
							<bitRange>[8:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MSR</name>
					<displayName>MSR</displayName>
					<description>Modem status register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DCTS</name>
							<description>Delta CTS</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>DDSR</name>
							<description>Delta DSR</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TERI</name>
							<description>This bit is set when the input RI is converted from low level to high level</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>DDCD</name>
							<description>Delta DCD</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CTS</name>
							<description>Clear transmit status</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>DSR</name>
							<description>Data set ready state</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RI</name>
							<description>Ringing indicator status</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>DCD</name>
							<description>Data carrier detection status</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SCR</name>
					<displayName>SCR</displayName>
					<description>High speed temporary register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>PAD</name>
							<description>A byte that can be read and written</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>USR</name>
					<displayName>USR</displayName>
					<description>Uart status register</description>
					<addressOffset>0x7C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BUSY</name>
							<description>Busy status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TFNF</name>
							<description>Transmit FIFO is not full</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TFE</name>
							<description>Transmit FIFO is empty</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RFNE</name>
							<description>Receive FIFO is not empty</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RFF</name>
							<description>Receive FIFO is full</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TFL</name>
					<displayName>TFL</displayName>
					<description>Transmit FIFO level register</description>
					<addressOffset>0x80</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TFL</name>
							<description>Data length of transmit FIFO</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RFL</name>
					<displayName>RFL</displayName>
					<description>Receive FIFO level register</description>
					<addressOffset>0x84</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RFL</name>
							<description>Data length of Receive FIFO</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SRR</name>
					<displayName>SRR</displayName>
					<description>Software restart register</description>
					<addressOffset>0x88</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UR</name>
							<description>UART module restart control bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RFR</name>
							<description>Shadow bit of the receive FIFO restart control bit FCR [1]</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>XFR</name>
							<description>Shadow bit that sends the FIFO restart control bit FCR [2]</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SRTS</name>
					<displayName>SRTS</displayName>
					<description>Shadow transmit request register</description>
					<addressOffset>0x8C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRTS</name>
							<description>Shadow bit of transmit request control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SBCR</name>
					<displayName>SBCR</displayName>
					<description>Shadow interrupt control register</description>
					<addressOffset>0x90</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SBCR</name>
							<description>Shadow bit of interrupt control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SFE</name>
					<displayName>SFE</displayName>
					<description>Shadow FIFO enable register</description>
					<addressOffset>0x98</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SFE</name>
							<description>Shadow bit of FIFO enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SRT</name>
					<displayName>SRT</displayName>
					<description>Shadow receive trigger register</description>
					<addressOffset>0x9C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRT</name>
							<description>Shadow bit of receive trigger control</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>STET</name>
					<displayName>STET</displayName>
					<description>Shadow Transmit trigger register</description>
					<addressOffset>0xA0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>STET</name>
							<description>Shadow bit of receive Transmit control</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMASA</name>
					<displayName>DMASA</displayName>
					<description>Software abort register</description>
					<addressOffset>0xA8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMASA</name>
							<description>Set this bit to abort DMA transfer</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DLF</name>
					<displayName>DLF</displayName>
					<description>Division latch fraction register</description>
					<addressOffset>0xC0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DLF</name>
							<description>Division latch fraction</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RAR</name>
					<displayName>RAR</displayName>
					<description>Receive address register</description>
					<addressOffset>0xC4</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAR</name>
							<description>Address of the comparison in receive mode</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TAR</name>
					<displayName>TAR</displayName>
					<description>Receive address register</description>
					<addressOffset>0xC8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TAR</name>
							<description>Address in transmit mode</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>EXTLCR</name>
					<displayName>EXTLCR</displayName>
					<description>Extended control register</description>
					<addressOffset>0xCC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>WLS_E</name>
							<description>WLS extension</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>ADDR_MATCH</name>
							<description>Address matching enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SEND_ADDR</name>
							<description>Send address control bit</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>TRANSMIT_MODE</name>
							<description>Transmission mode</description>
							<bitRange>[3:3]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>UART2</name>
			<description>Universal Asynchronous 2</description>
			<groupName>UART</groupName>
			<baseAddress>0x40008000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>UART2</name>
				<description>UART2 interrupt</description>
				<value>31</value>
			</interrupt>
			<registers>
				<register>
					<name>RBR</name>
					<displayName>RBR</displayName>
					<description>Receive buffer register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>RBR</name>
							<description>Receive buffer</description>
							<bitRange>[8:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>THR</name>
					<displayName>THR</displayName>
					<description>Transmit holding register</description>
					<alternateRegister>RBR</alternateRegister>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>THR</name>
							<description>Transmit hold</description>
							<bitRange>[8:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DLL</name>
					<displayName>DLL</displayName>
					<description>Divisor latch low register</description>
					<alternateRegister>RBR</alternateRegister>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>DLLSB</name>
							<description>Divisor latch LSB</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DLH</name>
					<displayName>DLH</displayName>
					<description>Divisor latch high register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DLHSB</name>
							<description>Divisor latch HSB</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IER</name>
					<displayName>IER</displayName>
					<description>Interrupt enable register</description>
					<alternateRegister>DLH</alternateRegister>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RDAIE</name>
							<description>RBR interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>THREIE</name>
							<description>THRE interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RLSIE</name>
							<description>Receive interrupt line enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>MSIE</name>
							<description>Modem interrupt control</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>LSRCLRMD</name>
							<description>This bit is used to control the clearing mode of status bit in LSR register</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>PTIME</name>
							<description>Control programmable THRE interrupt.</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IIR</name>
					<displayName>IIR</displayName>
					<description>Interrupt identification register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INTID</name>
							<description>Interrupt identification</description>
							<bitRange>[3:0]</bitRange>
						</field>
						<field>
							<name>FIFOSE</name>
							<description>FIFO enable</description>
							<bitRange>[7:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FCR</name>
					<displayName>FCR</displayName>
					<description>FIFO control register</description>
					<alternateRegister>IIR</alternateRegister>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FIFOEN</name>
							<description>FIFO enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RXFIFORS</name>
							<description>Receive FIFO reset</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TXFIFORS</name>
							<description>Transmit FIFO reset</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>TXTL</name>
							<description>Transmit trigger level</description>
							<bitRange>[5:4]</bitRange>
						</field>
						<field>
							<name>RXTL</name>
							<description>Receive trigger level</description>
							<bitRange>[7:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LCR</name>
					<displayName>LCR</displayName>
					<description>Line control register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>WLS</name>
							<description>Word length selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>SBS</name>
							<description>Stop bit selection</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>PE</name>
							<description>Parity check enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>PS</name>
							<description>Parity check selection</description>
							<bitRange>[5:4]</bitRange>
						</field>
						<field>
							<name>BC</name>
							<description>Interval control</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>DLAB</name>
							<description>Divisor latch access bit</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MCR</name>
					<displayName>MCR</displayName>
					<description>Modem control register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RTS</name>
							<description>Modem output pin RTS source</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>AFCE</name>
							<description>Automatic flow control</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>SIRE</name>
							<description>IrDA SIR enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LSR</name>
					<displayName>LSR</displayName>
					<description>Line status register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DR</name>
							<description>Data receive ready</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>OE</name>
							<description>Overflow error</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>PE</name>
							<description>Parity check error</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>FE</name>
							<description>Framing error</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>BI</name>
							<description>Interval interrupt</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>THRE</name>
							<description>Transmitter holds the register empty</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>TEMT</name>
							<description>Transmitter is empty</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RFE</name>
							<description>Receive FIFO error</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>ADDR_RCVD</name>
							<description>Address receive bit</description>
							<bitRange>[8:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MSR</name>
					<displayName>MSR</displayName>
					<description>Modem status register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DCTS</name>
							<description>Delta CTS</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>DDSR</name>
							<description>Delta DSR</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TERI</name>
							<description>This bit is set when the input RI is converted from low level to high level</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>DDCD</name>
							<description>Delta DCD</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CTS</name>
							<description>Clear transmit status</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>DSR</name>
							<description>Data set ready state</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RI</name>
							<description>Ringing indicator status</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>DCD</name>
							<description>Data carrier detection status</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SCR</name>
					<displayName>SCR</displayName>
					<description>High speed temporary register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>PAD</name>
							<description>A byte that can be read and written</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>USR</name>
					<displayName>USR</displayName>
					<description>Uart status register</description>
					<addressOffset>0x7C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BUSY</name>
							<description>Busy status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TFNF</name>
							<description>Transmit FIFO is not full</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TFE</name>
							<description>Transmit FIFO is empty</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RFNE</name>
							<description>Receive FIFO is not empty</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RFF</name>
							<description>Receive FIFO is full</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TFL</name>
					<displayName>TFL</displayName>
					<description>Transmit FIFO level register</description>
					<addressOffset>0x80</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TFL</name>
							<description>Data length of transmit FIFO</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RFL</name>
					<displayName>RFL</displayName>
					<description>Receive FIFO level register</description>
					<addressOffset>0x84</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RFL</name>
							<description>Data length of Receive FIFO</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SRR</name>
					<displayName>SRR</displayName>
					<description>Software restart register</description>
					<addressOffset>0x88</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UR</name>
							<description>UART module restart control bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RFR</name>
							<description>Shadow bit of the receive FIFO restart control bit FCR [1]</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>XFR</name>
							<description>Shadow bit that sends the FIFO restart control bit FCR [2]</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SRTS</name>
					<displayName>SRTS</displayName>
					<description>Shadow transmit request register</description>
					<addressOffset>0x8C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRTS</name>
							<description>Shadow bit of transmit request control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SBCR</name>
					<displayName>SBCR</displayName>
					<description>Shadow interrupt control register</description>
					<addressOffset>0x90</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SBCR</name>
							<description>Shadow bit of interrupt control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SFE</name>
					<displayName>SFE</displayName>
					<description>Shadow FIFO enable register</description>
					<addressOffset>0x98</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SFE</name>
							<description>Shadow bit of FIFO enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SRT</name>
					<displayName>SRT</displayName>
					<description>Shadow receive trigger register</description>
					<addressOffset>0x9C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRT</name>
							<description>Shadow bit of receive trigger control</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>STET</name>
					<displayName>STET</displayName>
					<description>Shadow Transmit trigger register</description>
					<addressOffset>0xA0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>STET</name>
							<description>Shadow bit of receive Transmit control</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMASA</name>
					<displayName>DMASA</displayName>
					<description>Software abort register</description>
					<addressOffset>0xA8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMASA</name>
							<description>Set this bit to abort DMA transfer</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DLF</name>
					<displayName>DLF</displayName>
					<description>Division latch fraction register</description>
					<addressOffset>0xC0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DLF</name>
							<description>Division latch fraction</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RAR</name>
					<displayName>RAR</displayName>
					<description>Receive address register</description>
					<addressOffset>0xC4</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAR</name>
							<description>Address of the comparison in receive mode</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TAR</name>
					<displayName>TAR</displayName>
					<description>Receive address register</description>
					<addressOffset>0xC8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TAR</name>
							<description>Address in transmit mode</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>EXTLCR</name>
					<displayName>EXTLCR</displayName>
					<description>Extended control register</description>
					<addressOffset>0xCC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>WLS_E</name>
							<description>WLS extension</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>ADDR_MATCH</name>
							<description>Address matching enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SEND_ADDR</name>
							<description>Send address control bit</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>TRANSMIT_MODE</name>
							<description>Transmission mode</description>
							<bitRange>[3:3]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>UART3</name>
			<description>Universal Asynchronous 3</description>
			<groupName>UART</groupName>
			<baseAddress>0x40008400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>UART3</name>
				<description>UART3 interrupt</description>
				<value>32</value>
			</interrupt>
			<registers>
				<register>
					<name>RBR</name>
					<displayName>RBR</displayName>
					<description>Receive buffer register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>RBR</name>
							<description>Receive buffer</description>
							<bitRange>[8:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>THR</name>
					<displayName>THR</displayName>
					<description>Transmit holding register</description>
					<alternateRegister>RBR</alternateRegister>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>THR</name>
							<description>Transmit hold</description>
							<bitRange>[8:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DLL</name>
					<displayName>DLL</displayName>
					<description>Divisor latch low register</description>
					<alternateRegister>RBR</alternateRegister>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>DLLSB</name>
							<description>Divisor latch LSB</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DLH</name>
					<displayName>DLH</displayName>
					<description>Divisor latch high register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DLHSB</name>
							<description>Divisor latch HSB</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IER</name>
					<displayName>IER</displayName>
					<description>Interrupt enable register</description>
					<alternateRegister>DLH</alternateRegister>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RDAIE</name>
							<description>RBR interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>THREIE</name>
							<description>THRE interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RLSIE</name>
							<description>Receive interrupt line enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>MSIE</name>
							<description>Modem interrupt control</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>LSRCLRMD</name>
							<description>This bit is used to control the clearing mode of status bit in LSR register</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>PTIME</name>
							<description>Control programmable THRE interrupt.</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IIR</name>
					<displayName>IIR</displayName>
					<description>Interrupt identification register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INTID</name>
							<description>Interrupt identification</description>
							<bitRange>[3:0]</bitRange>
						</field>
						<field>
							<name>FIFOSE</name>
							<description>FIFO enable</description>
							<bitRange>[7:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FCR</name>
					<displayName>FCR</displayName>
					<description>FIFO control register</description>
					<alternateRegister>IIR</alternateRegister>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FIFOEN</name>
							<description>FIFO enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RXFIFORS</name>
							<description>Receive FIFO reset</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TXFIFORS</name>
							<description>Transmit FIFO reset</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>TXTL</name>
							<description>Transmit trigger level</description>
							<bitRange>[5:4]</bitRange>
						</field>
						<field>
							<name>RXTL</name>
							<description>Receive trigger level</description>
							<bitRange>[7:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LCR</name>
					<displayName>LCR</displayName>
					<description>Line control register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>WLS</name>
							<description>Word length selection</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>SBS</name>
							<description>Stop bit selection</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>PE</name>
							<description>Parity check enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>PS</name>
							<description>Parity check selection</description>
							<bitRange>[5:4]</bitRange>
						</field>
						<field>
							<name>BC</name>
							<description>Interval control</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>DLAB</name>
							<description>Divisor latch access bit</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MCR</name>
					<displayName>MCR</displayName>
					<description>Modem control register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RTS</name>
							<description>Modem output pin RTS source</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>AFCE</name>
							<description>Automatic flow control</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>SIRE</name>
							<description>IrDA SIR enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LSR</name>
					<displayName>LSR</displayName>
					<description>Line status register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DR</name>
							<description>Data receive ready</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>OE</name>
							<description>Overflow error</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>PE</name>
							<description>Parity check error</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>FE</name>
							<description>Framing error</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>BI</name>
							<description>Interval interrupt</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>THRE</name>
							<description>Transmitter holds the register empty</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>TEMT</name>
							<description>Transmitter is empty</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RFE</name>
							<description>Receive FIFO error</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>ADDR_RCVD</name>
							<description>Address receive bit</description>
							<bitRange>[8:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MSR</name>
					<displayName>MSR</displayName>
					<description>Modem status register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DCTS</name>
							<description>Delta CTS</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>DDSR</name>
							<description>Delta DSR</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TERI</name>
							<description>This bit is set when the input RI is converted from low level to high level</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>DDCD</name>
							<description>Delta DCD</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>CTS</name>
							<description>Clear transmit status</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>DSR</name>
							<description>Data set ready state</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RI</name>
							<description>Ringing indicator status</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>DCD</name>
							<description>Data carrier detection status</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SCR</name>
					<displayName>SCR</displayName>
					<description>High speed temporary register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>PAD</name>
							<description>A byte that can be read and written</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>USR</name>
					<displayName>USR</displayName>
					<description>Uart status register</description>
					<addressOffset>0x7C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BUSY</name>
							<description>Busy status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>TFNF</name>
							<description>Transmit FIFO is not full</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TFE</name>
							<description>Transmit FIFO is empty</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RFNE</name>
							<description>Receive FIFO is not empty</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RFF</name>
							<description>Receive FIFO is full</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TFL</name>
					<displayName>TFL</displayName>
					<description>Transmit FIFO level register</description>
					<addressOffset>0x80</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TFL</name>
							<description>Data length of transmit FIFO</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RFL</name>
					<displayName>RFL</displayName>
					<description>Receive FIFO level register</description>
					<addressOffset>0x84</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RFL</name>
							<description>Data length of Receive FIFO</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SRR</name>
					<displayName>SRR</displayName>
					<description>Software restart register</description>
					<addressOffset>0x88</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>UR</name>
							<description>UART module restart control bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RFR</name>
							<description>Shadow bit of the receive FIFO restart control bit FCR [1]</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>XFR</name>
							<description>Shadow bit that sends the FIFO restart control bit FCR [2]</description>
							<bitRange>[2:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SRTS</name>
					<displayName>SRTS</displayName>
					<description>Shadow transmit request register</description>
					<addressOffset>0x8C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRTS</name>
							<description>Shadow bit of transmit request control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SBCR</name>
					<displayName>SBCR</displayName>
					<description>Shadow interrupt control register</description>
					<addressOffset>0x90</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SBCR</name>
							<description>Shadow bit of interrupt control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SFE</name>
					<displayName>SFE</displayName>
					<description>Shadow FIFO enable register</description>
					<addressOffset>0x98</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SFE</name>
							<description>Shadow bit of FIFO enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SRT</name>
					<displayName>SRT</displayName>
					<description>Shadow receive trigger register</description>
					<addressOffset>0x9C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRT</name>
							<description>Shadow bit of receive trigger control</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>STET</name>
					<displayName>STET</displayName>
					<description>Shadow Transmit trigger register</description>
					<addressOffset>0xA0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>STET</name>
							<description>Shadow bit of receive Transmit control</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DMASA</name>
					<displayName>DMASA</displayName>
					<description>Software abort register</description>
					<addressOffset>0xA8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMASA</name>
							<description>Set this bit to abort DMA transfer</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>DLF</name>
					<displayName>DLF</displayName>
					<description>Division latch fraction register</description>
					<addressOffset>0xC0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DLF</name>
							<description>Division latch fraction</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RAR</name>
					<displayName>RAR</displayName>
					<description>Receive address register</description>
					<addressOffset>0xC4</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RAR</name>
							<description>Address of the comparison in receive mode</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TAR</name>
					<displayName>TAR</displayName>
					<description>Receive address register</description>
					<addressOffset>0xC8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TAR</name>
							<description>Address in transmit mode</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>EXTLCR</name>
					<displayName>EXTLCR</displayName>
					<description>Extended control register</description>
					<addressOffset>0xCC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>WLS_E</name>
							<description>WLS extension</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>ADDR_MATCH</name>
							<description>Address matching enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SEND_ADDR</name>
							<description>Send address control bit</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>TRANSMIT_MODE</name>
							<description>Transmission mode</description>
							<bitRange>[3:3]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>USB</name>
			<description>Universal Serial Bus</description>
			<groupName>USB</groupName>
			<baseAddress>0x40014000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>USB</name>
				<description>USB interrupt</description>
				<value>14</value>
			</interrupt>
			<interrupt>
				<name>USB_DMA</name>
				<description>USB DMA interrupt</description>
				<value>15</value>
			</interrupt>
			<interrupt>
				<name>USB_WKUP</name>
				<description>USB wakeup interrupt</description>
				<value>35</value>
			</interrupt>
			<registers>
				<register>
					<name>FADDR</name>
					<displayName>FADDR</displayName>
					<description>Function address register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FADDR</name>
							<description>Function address</description>
							<bitRange>[6:0]</bitRange>
						</field>
						<field>
							<name>UPDATE</name>
							<description>Function address update bit</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>POWER</name>
					<displayName>POWER</displayName>
					<description>USB power register</description>
					<addressOffset>0x01</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SUSEN</name>
							<description>Suspend mode enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>SUSMD</name>
							<description>Suspend mode</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RESUME</name>
							<description>Resume</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>USBRST</name>
							<description>USB reset detect</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>ISOUD</name>
							<description>ISO update bit</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>INTRIN</name>
					<displayName>INTRIN</displayName>
					<description>IN endpoint interrupt flag register</description>
					<addressOffset>0x02</addressOffset>
					<size>0x08</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>EP0</name>
							<description>Endpoint 0 interrupt flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>IN1</name>
							<description>IN endpoint 1 interrupt flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>IN2</name>
							<description>IN endpoint 2 interrupt flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>IN3</name>
							<description>IN endpoint 3 interrupt flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>INTROUT</name>
					<displayName>INTROUT</displayName>
					<description>OUT endpoint interrupt flag register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x08</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>EP0</name>
							<description>Endpoint 0 interrupt flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>OUT1</name>
							<description>OUT endpoint 1 interrupt flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>OUT2</name>
							<description>OUT endpoint 2 interrupt flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>OUT3</name>
							<description>OUT endpoint 3 interrupt flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>INTRUSB</name>
					<displayName>INTRUSB</displayName>
					<description>USB interrupt flag register</description>
					<addressOffset>0x06</addressOffset>
					<size>0x08</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SUSIS</name>
							<description>Suspend interrupt flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RSUIS</name>
							<description>Restore interrupt flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RSTIS</name>
							<description>Reset interrupt flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>SOFIS</name>
							<description>Start of frame interrupt flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>INTRINE</name>
					<displayName>INTRINE</displayName>
					<description>IN endpoint interrupt enable register</description>
					<addressOffset>0x07</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x0000000F</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>EP0E</name>
							<description>Endpoint 0 interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>IN1E</name>
							<description>IN endpoint 1 interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>IN2E</name>
							<description>IN endpoint 2 interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>IN3E</name>
							<description>IN endpoint 3 interrupt enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>INTROUTE</name>
					<displayName>INTROUTE</displayName>
					<description>OUT endpoint interrupt enable register</description>
					<addressOffset>0x09</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x0000000E</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>OUT1E</name>
							<description>OUT endpoint 1 interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>OUT2E</name>
							<description>OUT endpoint 2 interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>OUT3E</name>
							<description>OUT endpoint 3 interrupt enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>INTRUSBE</name>
					<displayName>INTRUSBE</displayName>
					<description>USB interrupt enable register</description>
					<addressOffset>0x0B</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00000006</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SUSIE</name>
							<description>Suspend interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RSUIE</name>
							<description>Restore interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RSTIE</name>
							<description>Reset interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>SOFIE</name>
							<description>Start of frame interrupt enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FRAMEL</name>
					<displayName>FRAMEL</displayName>
					<description>Frame low byte register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x08</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FRAMEL</name>
							<description>Frame low byte</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FRAMEH</name>
					<displayName>FRAMEH</displayName>
					<description>Frame high byte register</description>
					<addressOffset>0x0D</addressOffset>
					<size>0x08</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FRAMEL</name>
							<description>Frame high byte</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>INDEX</name>
					<displayName>INDEX</displayName>
					<description>Endpoint index register</description>
					<addressOffset>0x0E</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>EPSEL</name>
							<description>Endpoint selection</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>INMAXP</name>
					<displayName>INMAXP</displayName>
					<description>Maxium packet size for IN endpoint register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INMAXP</name>
							<description>Maximum Packet Size/transaction for IN endpoint</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CSR0</name>
					<displayName>CSR0</displayName>
					<description>Endpoint 0 control and status register</description>
					<addressOffset>0x11</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>OUTPKTRDY</name>
							<description>Receive a data packet</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>INPKTRDY</name>
							<description>Sets this bit after loading a data packet into the FIFO</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>This bit is set by hardware when a STALL handshake is transmitted</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>DATAEND</name>
							<description>Data end</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>SETUPEND</name>
							<description>Setup end</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>Set this bit to terminate the current transaction</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>SVDOUTPKTRDY</name>
							<description>Clear OUTPKTRDY bit</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>SVDSETUPEND</name>
							<description>Clear SETUPEND bit</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>INCSR1</name>
					<displayName>INCSR1</displayName>
					<description>IN endpoint 1 control and status register</description>
					<alternateRegister>CSR0</alternateRegister>
					<addressOffset>0x11</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00000020</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INPKTRDY</name>
							<description>Sets this bit after loading a data packet into the FIFO</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>FIFONE</name>
							<description>FIFO is not empty</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>UNDERRUN</name>
							<description>Under run</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>Flush FIFO</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>Set this bit to issue a STALL handshake to an IN token</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>This bit is set by hardware when a STALL handshake is transmitted</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>CLRDATATOG</name>
							<description>Clear Data toggle bit</description>
							<bitRange>[6:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>INCSR2</name>
					<displayName>INCSR2</displayName>
					<description>IN endpoint 2 control and status register</description>
					<alternateRegister>CSR0</alternateRegister>
					<addressOffset>0x12</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00000020</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FRCDATATOG</name>
							<description>Force data toggle</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>ISO</name>
							<description>IN endpoint synchronous transfer</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>AUTOSET</name>
							<description>INPKTRDY is set automatically</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>OUTMAXP</name>
					<displayName>OUTMAXP</displayName>
					<description>Maxium packet size for OUT endpoint register</description>
					<addressOffset>0x13</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>OUTMAXP</name>
							<description>Maximum Packet Size/transaction for OUT endpoint</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>OUTCSR1</name>
					<displayName>OUTCSR1</displayName>
					<description>OUT endpoint 1 control and status register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00000020</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>OUTPKTRDY</name>
							<description>Sets this bit after receiving a data packet</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>FIFOFULL</name>
							<description>FIFO is full</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>OVERRUN</name>
							<description>Over run</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>DATAERROR</name>
							<description>Data error</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>Flush FIFO</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>Set this bit to issue a STALL handshake</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>This bit is set by hardware when a STALL handshake is transmitted</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>CLRDATATOG</name>
							<description>Clear Data toggle bit</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>OUTCSR2</name>
					<displayName>OUTCSR2</displayName>
					<description>OUT endpoint 2 control and status register</description>
					<alternateRegister>CSR0</alternateRegister>
					<addressOffset>0x15</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ISO</name>
							<description>OUT endpoint synchronous transfer</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>AUTOSET</name>
							<description>OUTPKTRDY is set automatically</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>COUNT0</name>
					<displayName>COUNT0</displayName>
					<description>Endpoint 0 data counter register</description>
					<addressOffset>0x16</addressOffset>
					<size>0x08</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>COUNT0</name>
							<description>Endpoint 0 data counter</description>
							<bitRange>[6:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>OUTCOUNTL</name>
					<displayName>OUTCOUNTL</displayName>
					<description>Endpoint 0 data counter low register</description>
					<alternateRegister>COUNT0</alternateRegister>
					<addressOffset>0x16</addressOffset>
					<size>0x08</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>OUTCOUNTL</name>
							<description>Endpoint 0 data counter low</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>OUTCOUNTH</name>
					<displayName>OUTCOUNTH</displayName>
					<description>Endpoint 0 data counter high register</description>
					<addressOffset>0x17</addressOffset>
					<size>0x08</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>OUTCOUNTH</name>
							<description>Endpoint 0 data counter high</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FIFO0</name>
					<displayName>FIFO0</displayName>
					<description>Endpoint 0 FIFO register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FIFODATA</name>
							<description>FIFO data</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FIFO1</name>
					<displayName>FIFO1</displayName>
					<description>Endpoint 1 FIFO register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FIFODATA</name>
							<description>FIFO data</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FIFO2</name>
					<displayName>FIFO2</displayName>
					<description>Endpoint 2 FIFO register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FIFODATA</name>
							<description>FIFO data</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FIFO3</name>
					<displayName>FIFO3</displayName>
					<description>Endpoint 3 FIFO register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FIFODATA</name>
							<description>FIFO data</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>I2S</name>
			<description>Inter-IC Sound Bus</description>
			<groupName>I2S</groupName>
			<baseAddress>0x4000B400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>I2S</name>
				<description>I2S interrupt</description>
				<value>36</value>
			</interrupt>
			<registers>
				<register>
					<name>RTCCR</name>
					<displayName>RTCCR</displayName>
					<description>RTC signal output control register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IEN</name>
							<description>I2S Enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IRER</name>
					<displayName>IRER</displayName>
					<description>I2S Receiver Block Enable Register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXEN</name>
							<description> Receiver block enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ITER</name>
					<displayName>ITER</displayName>
					<description>I2S Transmitter Block Enable Register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXEN</name>
							<description>Transmitter block enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CER</name>
					<displayName>CER</displayName>
					<description>Clock Enable Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKEN</name>
							<description>Clock generation enable/disable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR</name>
					<displayName>CCR</displayName>
					<description>Clock Configuration Register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SCLKG</name>
							<description>These bits are used to program the gating of sclk</description>
							<bitRange>[2:0]</bitRange>
						</field>
						<field>
							<name>WSS</name>
							<description>Set the clock length for the left and right channels</description>
							<bitRange>[4:3]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXFFR</name>
					<displayName>RXFFR</displayName>
					<description>Receiver Block FIFO Reset Register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXFFR</name>
							<description>Write 1 to clear RX FIFO</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXFFR</name>
					<displayName>TXFFR</displayName>
					<description>Transmitter Block FIFO Reset Register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXFFR</name>
							<description>Write 1 to clear TX FIFO</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_LRBR</name>
					<displayName>Channel0_LRBR</displayName>
					<description>Channel0 Left Receive Buffer Register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LRBR</name>
							<description>The left channel of Channel0 receives buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_LTHR</name>
					<displayName>Channel0_LTHR</displayName>
					<description>Channel0 Left Transmit Holding Register</description>
					<alternateRegister>Channel0_LRBR</alternateRegister>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LTHR</name>
							<description>The left channel of Channel0 Transmit buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_RRBR</name>
					<displayName>Channel0_RRBR</displayName>
					<description>Channel0 Right Receive Buffer Register </description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RRBR</name>
							<description>The right channel of Channel0 receives buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_RTHR</name>
					<displayName>Channel0_RTHR</displayName>
					<description>Channel0 Right Transmit Holding Register </description>
					<alternateRegister>Channel0_RRBR</alternateRegister>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RTHR</name>
							<description>The right channel of Channel0 Transmit buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_RER</name>
					<displayName>Channel0_RER</displayName>
					<description>Channel0 Receive Enable Register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXCHEN</name>
							<description>Channel0 receive enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_TER</name>
					<displayName>Channel0_TER</displayName>
					<description>Channel0 Transmit Enable Register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXCHEN</name>
							<description>Channel0 Transmit enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_RCR</name>
					<displayName>Channel0_RCR</displayName>
					<description>Channel0 Receive Configuration Register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>WLEN</name>
							<description>Channel receive resolution</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_TCR</name>
					<displayName>Channel0_TCR</displayName>
					<description>Channel0 Transmit Configuration Register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>WLEN</name>
							<description>Channel transmit resolution</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_ISR</name>
					<displayName>Channel0_ISR</displayName>
					<description>Channel0 Interrupt Status Register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXDA</name>
							<description>Channel0 RX FIFO not empty</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RXFO</name>
							<description>Channel0 RX FIFO overrun</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TXFE</name>
							<description>Channel0 TX FIFO empty</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TXFO</name>
							<description>Channel0 TX FIFO overrun</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_IMR</name>
					<displayName>Channel0_IMR</displayName>
					<description>Channel0 Interrupt Mask Register</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXDAM</name>
							<description>Channel0 mask RX FIFO not empty interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RXFOM</name>
							<description>Channel0 mask RX FIFO overrun interrupt</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TXFEM</name>
							<description>Channel0 mask TX FIFO empty interrupt</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TXFOM</name>
							<description>Channel0 mask TX FIFO overrun interrupt</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_ROR</name>
					<displayName>Channel0_ROR</displayName>
					<description>Channel0 Receive Overrun Register</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXCHO</name>
							<description>Channel0 clear RX FIFO overrun interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_TOR</name>
					<displayName>Channel0_TOR</displayName>
					<description>Channel0 Transmit Overrun Register</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CAL</name>
							<description>Channel0 clear TX FIFO overrun interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_RFCR</name>
					<displayName>Channel0_RFCR</displayName>
					<description>Channel0 RX FIFO Configuration Register</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXCHDT</name>
							<description>Channel0 Config RX interrupt trigger level</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_TFCR</name>
					<displayName>Channel0_TFCR</displayName>
					<description>Channel0 TX FIFO Configuration Register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXCHET</name>
							<description>Channel0 Config TX interrupt trigger level</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_RFF</name>
					<displayName>Channel0_RFF</displayName>
					<description>Channel0 RX FIFO Flush Register</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXCHFR</name>
							<description>Write 1 to chear Channel0 RX FIFO</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel0_TFF</name>
					<displayName>Channel0_TFF</displayName>
					<description>Channel0 TX FIFO Flush Register</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXCHFR</name>
							<description>Write 1 to chear Channel0 TX FIFO</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_LRBR</name>
					<displayName>Channel1_LRBR</displayName>
					<description>Channel1 Left Receive Buffer Register</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LRBR</name>
							<description>The left channel of Channel1 receives buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_LTHR</name>
					<displayName>Channel1_LTHR</displayName>
					<description>Channel1 Left Transmit Holding Register</description>
					<alternateRegister>Channel1_LRBR</alternateRegister>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LTHR</name>
							<description>The left channel of Channel1 Transmit buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_RRBR</name>
					<displayName>Channel1_RRBR</displayName>
					<description>Channel1 Right Receive Buffer Register </description>
					<addressOffset>0x64</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RRBR</name>
							<description>The right channel of Channel1 receives buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_RTHR</name>
					<displayName>Channel1_RTHR</displayName>
					<description>Channel1 Right Transmit Holding Register </description>
					<alternateRegister>Channel1_RRBR</alternateRegister>
					<addressOffset>0x64</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RTHR</name>
							<description>The right channel of Channel1 Transmit buffer data</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_RER</name>
					<displayName>Channel1_RER</displayName>
					<description>Channel1 Receive Enable Register</description>
					<addressOffset>0x68</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXCHEN</name>
							<description>Channel1 receive enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_TER</name>
					<displayName>Channel1_TER</displayName>
					<description>Channel1 Transmit Enable Register</description>
					<addressOffset>0x6C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXCHEN</name>
							<description>Channel1 Transmit enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_RCR</name>
					<displayName>Channel1_RCR</displayName>
					<description>Channel1 Receive Configuration Register</description>
					<addressOffset>0x70</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>WLEN</name>
							<description>Channel receive resolution</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_TCR</name>
					<displayName>Channel1_TCR</displayName>
					<description>Channel1 Transmit Configuration Register</description>
					<addressOffset>0x74</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>WLEN</name>
							<description>Channel transmit resolution</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_ISR</name>
					<displayName>Channel1_ISR</displayName>
					<description>Channel1 Interrupt Status Register</description>
					<addressOffset>0x78</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXDA</name>
							<description>Channel1 RX FIFO not empty</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RXFO</name>
							<description>Channel1 RX FIFO overrun</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TXFE</name>
							<description>Channel1 TX FIFO empty</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TXFO</name>
							<description>Channel1 TX FIFO overrun</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_IMR</name>
					<displayName>Channel1_IMR</displayName>
					<description>Channel1 Interrupt Mask Register</description>
					<addressOffset>0x7C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXDAM</name>
							<description>Channel1 mask RX FIFO not empty interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RXFOM</name>
							<description>Channel1 mask RX FIFO overrun interrupt</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>TXFEM</name>
							<description>Channel1 mask TX FIFO empty interrupt</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>TXFOM</name>
							<description>Channel1 mask TX FIFO overrun interrupt</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_ROR</name>
					<displayName>Channel1_ROR</displayName>
					<description>Channel1 Receive Overrun Register</description>
					<addressOffset>0x80</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXCHO</name>
							<description>Channel1 clear RX FIFO overrun interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_TOR</name>
					<displayName>Channel1_TOR</displayName>
					<description>Channel1 Transmit Overrun Register</description>
					<addressOffset>0x84</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CAL</name>
							<description>Channel1 clear TX FIFO overrun interrupt</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_RFCR</name>
					<displayName>Channel1_RFCR</displayName>
					<description>Channel1 RX FIFO Configuration Register</description>
					<addressOffset>0x88</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXCHDT</name>
							<description>Channel1 Config RX interrupt trigger level</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_TFCR</name>
					<displayName>Channel1_TFCR</displayName>
					<description>Channel1 TX FIFO Configuration Register</description>
					<addressOffset>0x8C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXCHET</name>
							<description>Channel1 Config TX interrupt trigger level</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_RFF</name>
					<displayName>Channel1_RFF</displayName>
					<description>Channel1 RX FIFO Flush Register</description>
					<addressOffset>0x90</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXCHFR</name>
							<description>Write 1 to chear Channel1 RX FIFO</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>Channel1_TFF</name>
					<displayName>Channel1_TFF</displayName>
					<description>Channel1 TX FIFO Flush Register</description>
					<addressOffset>0x94</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXCHFR</name>
							<description>Write 1 to chear Channel1 TX FIFO</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RXDMA</name>
					<displayName>RXDMA</displayName>
					<description>Receiver Block DMA Register</description>
					<addressOffset>0x1C0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXDMA</name>
							<description>Receiver Block DMA Register</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RRXDMA</name>
					<displayName>RRXDMA</displayName>
					<description>Reset Receiver Block DMA Register</description>
					<addressOffset>0x1C4</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RRXDMA</name>
							<description>Reset Receiver Block DMA Register</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>TXDMA</name>
					<displayName>TXDMA</displayName>
					<description>Transmitter Block DMA Register</description>
					<addressOffset>0x1C8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXDMA</name>
							<description>Transmitter Block DMA Register</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>RTXDMA</name>
					<displayName>RTXDMA</displayName>
					<description>Reset Transmitter Block DMA Register</description>
					<addressOffset>0x1CC</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RRXDMA</name>
							<description>Reset Transmitter Block DMA Register</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
	</peripherals>
</device>
