# Synopsys Constraint Checker(syntax only), version mapact, Build 1659R, built Dec 10 2015
# Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Wed Jun 07 11:28:40 2017


##### DESIGN INFO #######################################################

Top View:                "WOLF_CONTROLLER"
Constraint File(s):      "C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\constraint\CU_Main_32.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                        Requested     Requested     Clock        Clock              
Clock                        Frequency     Period        Type         Group              
-----------------------------------------------------------------------------------------
WOLF_CONTROLLER|clk_1hz      100.0 MHz     10.000        inferred     Inferred_clkgroup_0
WOLF_CONTROLLER|clk_main     100.0 MHz     10.000        inferred     Inferred_clkgroup_1
main_clk                     32.8 MHz      30.500        declared     default_clkgroup   
=========================================================================================
