# Platform Configuration:
# Agilex 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)

set p_NUMBER_OF_MEMORY_BANKS 4
set p_MEMORY_BANK_ADDRESS_WIDTH 33
set p_MEMORY_BANK_DATA_WIDTH 512
set p_MMIO_ADDRESS_WIDTH 20
set p_MMIO_DATA_WIDTH 64
