<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LPC_USART_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_USART_Type Struct Reference<div class="ingroups"><a class="el" href="group__cpu.html">Cpu</a> &raquo; <a class="el" href="group__cpu__lpc11u34.html">NXP LPC11U34</a><a class="el" href="group___nordic.html">Semiconductor</a> &raquo;  &#124; <a class="el" href="group__nrf51.html">Nrf51</a><a class="el" href="group___nordic.html">Semiconductor</a> &raquo;  &#124; <a class="el" href="group__nrf52.html">Nrf52</a> &raquo; <a class="el" href="group___device___peripheral___registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Product name title=UM10462 Chapter title=LPC11U1x USART Modification date=3/16/2011 Major revision=0 Minor revision=3 (USART)  
 <a href="struct_l_p_c___u_s_a_r_t___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac3b28a77badd15904a571b623cf96503"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae2249b8b2ab54c7bd62ee83cd78f9bca"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#ae2249b8b2ab54c7bd62ee83cd78f9bca">DLL</a></td></tr>
<tr class="separator:ae2249b8b2ab54c7bd62ee83cd78f9bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f676c9b260c56f817a731fa0d5bd038"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a2f676c9b260c56f817a731fa0d5bd038">THR</a></td></tr>
<tr class="separator:a2f676c9b260c56f817a731fa0d5bd038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6148ef7c298a3bf4982bb640b55470"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a3e6148ef7c298a3bf4982bb640b55470">RBR</a></td></tr>
<tr class="separator:a3e6148ef7c298a3bf4982bb640b55470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b28a77badd15904a571b623cf96503"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac3b28a77badd15904a571b623cf96503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514345f8d4e14dabc4622b07415e0c04"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee9a1f3f48fd193f59f8a85a11d0462"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#abee9a1f3f48fd193f59f8a85a11d0462">DLM</a></td></tr>
<tr class="separator:abee9a1f3f48fd193f59f8a85a11d0462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514345f8d4e14dabc4622b07415e0c04"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a514345f8d4e14dabc4622b07415e0c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b7d185380f0ca20eea1335ff0f59e6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a29e4c904f59eeaca0d80186f3b36dedf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a29e4c904f59eeaca0d80186f3b36dedf">FCR</a></td></tr>
<tr class="separator:a29e4c904f59eeaca0d80186f3b36dedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cab358d182aaf444bd1e2e6fa824d15"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a2cab358d182aaf444bd1e2e6fa824d15">IIR</a></td></tr>
<tr class="separator:a2cab358d182aaf444bd1e2e6fa824d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b7d185380f0ca20eea1335ff0f59e6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae6b7d185380f0ca20eea1335ff0f59e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982bb8011be2ffc1dd0d4379012b816e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a982bb8011be2ffc1dd0d4379012b816e">LCR</a></td></tr>
<tr class="separator:a982bb8011be2ffc1dd0d4379012b816e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="separator:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8387dc0dc9f45c8a81cfc98bfff7ae32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a8387dc0dc9f45c8a81cfc98bfff7ae32">LSR</a></td></tr>
<tr class="separator:a8387dc0dc9f45c8a81cfc98bfff7ae32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc6b26f316e5df5ed4648b0d9eab433"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#abfc6b26f316e5df5ed4648b0d9eab433">MSR</a></td></tr>
<tr class="separator:abfc6b26f316e5df5ed4648b0d9eab433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a95891ad3e904dd5548112539c1c98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a64a95891ad3e904dd5548112539c1c98">SCR</a></td></tr>
<tr class="separator:a64a95891ad3e904dd5548112539c1c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb55206b29a8c16354747c556ab8bea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a9cb55206b29a8c16354747c556ab8bea">ACR</a></td></tr>
<tr class="separator:a9cb55206b29a8c16354747c556ab8bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616cc6e68c464708de180402999a93d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a616cc6e68c464708de180402999a93d6">FDR</a></td></tr>
<tr class="separator:a616cc6e68c464708de180402999a93d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb78312b461e3fc533df44b1cba1e56f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#aeb78312b461e3fc533df44b1cba1e56f">OSR</a></td></tr>
<tr class="separator:aeb78312b461e3fc533df44b1cba1e56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ffb3c6b706b03334f6fe37ef5d8b165"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a8ffb3c6b706b03334f6fe37ef5d8b165">TER</a></td></tr>
<tr class="separator:a8ffb3c6b706b03334f6fe37ef5d8b165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf904f8360a449816588a2cf9c9ad3c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#abf904f8360a449816588a2cf9c9ad3c7">RESERVED0</a> [3]</td></tr>
<tr class="separator:abf904f8360a449816588a2cf9c9ad3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2368f94732ad41da998cb2eb03cd2e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#ad2368f94732ad41da998cb2eb03cd2e0">HDEN</a></td></tr>
<tr class="separator:ad2368f94732ad41da998cb2eb03cd2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fbdbb7ad559315fa9c23de59936655"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a39fbdbb7ad559315fa9c23de59936655">RESERVED1</a></td></tr>
<tr class="separator:a39fbdbb7ad559315fa9c23de59936655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2492017eca871e198d76f9666b1653"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a6c2492017eca871e198d76f9666b1653">SCICTRL</a></td></tr>
<tr class="separator:a6c2492017eca871e198d76f9666b1653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fa050dd8fb88765dfd1d758dc90bf71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a8fa050dd8fb88765dfd1d758dc90bf71">RS485CTRL</a></td></tr>
<tr class="separator:a8fa050dd8fb88765dfd1d758dc90bf71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3474404c184dbae6cdee388d3ae17d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#af3474404c184dbae6cdee388d3ae17d3">RS485ADRMATCH</a></td></tr>
<tr class="separator:af3474404c184dbae6cdee388d3ae17d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bc7d4b838c20506b9951f792a35e463"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a4bc7d4b838c20506b9951f792a35e463">RS485DLY</a></td></tr>
<tr class="separator:a4bc7d4b838c20506b9951f792a35e463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9185268c32e68e69d4cc067e1fb01d37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___type.html#a9185268c32e68e69d4cc067e1fb01d37">SYNCCTRL</a></td></tr>
<tr class="separator:a9185268c32e68e69d4cc067e1fb01d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Product name title=UM10462 Chapter title=LPC11U1x USART Modification date=3/16/2011 Major revision=0 Minor revision=3 (USART) </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00168">168</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ac3b28a77badd15904a571b623cf96503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3b28a77badd15904a571b623cf96503">&#9670;&nbsp;</a></span>@264</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x40008000) USART Structure </p>

</div>
</div>
<a id="a514345f8d4e14dabc4622b07415e0c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a514345f8d4e14dabc4622b07415e0c04">&#9670;&nbsp;</a></span>@266</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6b7d185380f0ca20eea1335ff0f59e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6b7d185380f0ca20eea1335ff0f59e6">&#9670;&nbsp;</a></span>@268</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cb55206b29a8c16354747c556ab8bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cb55206b29a8c16354747c556ab8bea">&#9670;&nbsp;</a></span>ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008020) Auto-baud Control Register. Contains controls for the auto-baud feature. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00190">190</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="ae2249b8b2ab54c7bd62ee83cd78f9bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2249b8b2ab54c7bd62ee83cd78f9bca">&#9670;&nbsp;</a></span>DLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008000) Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. (DLAB=1) </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00171">171</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="abee9a1f3f48fd193f59f8a85a11d0462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abee9a1f3f48fd193f59f8a85a11d0462">&#9670;&nbsp;</a></span>DLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008004) Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. (DLAB=1) </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00178">178</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a29e4c904f59eeaca0d80186f3b36dedf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e4c904f59eeaca0d80186f3b36dedf">&#9670;&nbsp;</a></span>FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t FCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008008) FIFO Control Register. Controls USART FIFO usage and modes. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00182">182</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a616cc6e68c464708de180402999a93d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a616cc6e68c464708de180402999a93d6">&#9670;&nbsp;</a></span>FDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008028) Fractional Divider Register. Generates a clock input for the baud rate divider. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00192">192</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="ad2368f94732ad41da998cb2eb03cd2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2368f94732ad41da998cb2eb03cd2e0">&#9670;&nbsp;</a></span>HDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008040) Half duplex enable register. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00196">196</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&nbsp;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008024) IrDA Control Register. Enables and configures the IrDA (remote control) mode. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00191">191</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008004) Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential USART interrupts. (DLAB=0) </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00177">177</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a2cab358d182aaf444bd1e2e6fa824d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cab358d182aaf444bd1e2e6fa824d15">&#9670;&nbsp;</a></span>IIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008008) Interrupt ID Register. Identifies which interrupt(s) are pending. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00183">183</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a982bb8011be2ffc1dd0d4379012b816e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a982bb8011be2ffc1dd0d4379012b816e">&#9670;&nbsp;</a></span>LCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4000800C) Line Control Register. Contains controls for frame formatting and break generation. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00185">185</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a8387dc0dc9f45c8a81cfc98bfff7ae32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8387dc0dc9f45c8a81cfc98bfff7ae32">&#9670;&nbsp;</a></span>LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008014) Line Status Register. Contains flags for transmit and receive status, including line errors. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00187">187</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a27af4e9f888f0b7b1e8da7e002d98798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27af4e9f888f0b7b1e8da7e002d98798">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008010) Modem Control Register. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00186">186</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="abfc6b26f316e5df5ed4648b0d9eab433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfc6b26f316e5df5ed4648b0d9eab433">&#9670;&nbsp;</a></span>MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008018) Modem Status Register. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00188">188</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="aeb78312b461e3fc533df44b1cba1e56f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb78312b461e3fc533df44b1cba1e56f">&#9670;&nbsp;</a></span>OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4000802C) Oversampling Register. Controls the degree of oversampling during each bit time. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00193">193</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a3e6148ef7c298a3bf4982bb640b55470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e6148ef7c298a3bf4982bb640b55470">&#9670;&nbsp;</a></span>RBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008000) Receiver Buffer Register. Contains the next received character to be read. (DLAB=0) </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00173">173</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="abf904f8360a449816588a2cf9c9ad3c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf904f8360a449816588a2cf9c9ad3c7">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESERVED0[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008034) Reserved </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00195">195</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a39fbdbb7ad559315fa9c23de59936655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39fbdbb7ad559315fa9c23de59936655">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008044) Reserved </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00197">197</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="af3474404c184dbae6cdee388d3ae17d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3474404c184dbae6cdee388d3ae17d3">&#9670;&nbsp;</a></span>RS485ADRMATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RS485ADRMATCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008050) RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00200">200</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a8fa050dd8fb88765dfd1d758dc90bf71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fa050dd8fb88765dfd1d758dc90bf71">&#9670;&nbsp;</a></span>RS485CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RS485CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4000804C) RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00199">199</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a4bc7d4b838c20506b9951f792a35e463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bc7d4b838c20506b9951f792a35e463">&#9670;&nbsp;</a></span>RS485DLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RS485DLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008054) RS-485/EIA-485 direction control delay. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00201">201</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a6c2492017eca871e198d76f9666b1653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2492017eca871e198d76f9666b1653">&#9670;&nbsp;</a></span>SCICTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCICTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008048) Smart Card Interface Control register. Enables and configures the Smart Card Interface feature. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00198">198</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a64a95891ad3e904dd5548112539c1c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a95891ad3e904dd5548112539c1c98">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4000801C) Scratch Pad Register. Eight-bit temporary storage for software. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00189">189</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a9185268c32e68e69d4cc067e1fb01d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9185268c32e68e69d4cc067e1fb01d37">&#9670;&nbsp;</a></span>SYNCCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYNCCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008058) Synchronous mode control </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00202">202</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a8ffb3c6b706b03334f6fe37ef5d8b165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ffb3c6b706b03334f6fe37ef5d8b165">&#9670;&nbsp;</a></span>TER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008030) Transmit Enable Register. Turns off USART transmitter for use with software flow control. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00194">194</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a2f676c9b260c56f817a731fa0d5bd038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f676c9b260c56f817a731fa0d5bd038">&#9670;&nbsp;</a></span>THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t THR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40008000) Transmit Holding Register. The next character to be transmitted is written here. (DLAB=0) </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00172">172</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/lpc11u34/include/<a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:20 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
