## Encoding an Instruction Set

Clearly, the choices mentioned herein will affect how the instructions are encoded into a binary representation for execution by the processor. This representation affects not only the size of the compiled program but also the implementation of the processor, which must decode this representation to quickly find the oper- ation and its operands. The operation is typically specified in one field, called the _opcode_. As we shall see, the important decision is how to encode the addressing modes with the operations.

> 显然，此处提到的选择将影响指令如何编码为处理器执行的二进制表示。该表示不仅影响编译程序的大小，而且会影响处理器的实现，后者必须对此表示形式进行解码以快速找到操作及其操作数。该操作通常在一个字段中指定，称为 *OPCODE*。正如我们将看到的那样，重要的决定是如何用操作编码地址模式。

This decision depends on the range of addressing modes and the degree of independence between opcodes and modes. Some older computers have one to five operands with 10 addressing modes for each operand (see [Figure A.6](#_bookmark401)). For such a large number of combinations, typically a separate _address specifier_ is needed for each operand: the address specifier tells what addres- sing mode is used to access the operand. At the other extreme are load-store computers with only one memory operand and only one or two addressing modes; obviously, in this case, the addressing mode can be encoded as part of the opcode.

> 该决定取决于地址模式的范围以及 Opcodes 和模式之间的独立性程度。一些较旧的计算机有一到五个操作数，每个操作数有 10 个地址模式(请参见[图 A.6](#_bookmark401))。对于如此大量的组合，通常需要每个操作数的单独的 *address 指定器*：地址规范符告诉使用哪种 addres-ing 模式来访问操作数。另一个极端是负载商店的计算机，只有一个内存操作数，只有一个或两个地址模式。显然，在这种情况下，可以将寻址模式编码为 OPCODE 的一部分。

When encoding the instructions, the number of registers and the number of addressing modes both have a significant impact on the size of instructions, as the register field and addressing mode field may appear many times in a single instruction. In fact, for most instructions many more bits are consumed in encoding addressing modes and register fields than in specifying the opcode. The architect must balance several competing forces when encoding the instruction set:

> 编码说明时，寄存器数量和地址模式的数量都对指令的大小都有重大影响，因为单个指令中的寄存器字段和地址模式字段可能会出现多次。实际上，对于大多数说明，与指定 OPCODE 相比，在编码地址模式和寄存器字段中消耗了更多的位。编码指令集时，工程师必须平衡几个竞争力量：

1. The desire to have as many registers and addressing modes as possible.
2. The impact of the size of the register and addressing mode fields on the average instruction size and hence on the average program size.
3. A desire to have instructions encoded into lengths that will be easy to han- dle in a pipelined implementation. (The value of easily decoded instructions is discussed in [Appendix C](#_bookmark481) and [Chapter 3](#_bookmark93).) As a minimum, the architect wants instructions to be in multiples of bytes, rather than an arbitrary bit length. Many desktop and server architects have chosen to use a fixed- length instruction to gain implementation benefits while sacrificing average code size.

> 3.渴望将指令编码成长度，这些指令很容易在管道实施中进行。(在[附录 C](#_bookmark481) 和[第 3 章](#_bookmark93)中讨论了易于解码说明的值。。许多台式机和服务器架构师选择使用固定长度指令来获得实施优势，同时牺牲平均代码大小。

[Figure A.18](#_bookmark417) shows three popular choices for encoding the instruction set. The first we call _variable_, because it allows virtually all addressing modes to be with all operations. This style is best when there are many addressing modes and opera- tions. The second choice we call _fixed_, because it combines the operation and the addressing mode into the opcode. Often fixed encoding will have only a single

> [图 A.18](#_bookmark417) 显示了用于编码指令集的三个流行选择。我们第一个调用 *variable*，因为它几乎允许所有地址模式使用所有操作。当有许多寻址模式和操作时，这种样式是最好的。我们称为 *fixed* 的第二个选择，因为它将操作和地址模式结合到 OPCODE 中。通常固定编码只有一个

1. Hybrid (e.g., RISC V Compressed (RV32IC), IBM 360/370, microMIPS, Arm Thumb2)

> 1.混合动力(例如 RISC V 压缩(RV32IC)，IBM 360/370，Micromips，Arm Thumb2)

Figure A.18 Three basic variations in instruction encoding: variable length, fixed length, and hybrid. The variable format can support any number of operands, with each address specifier determining the addressing mode and the length of the spec- ifier for that operand. It generally enables the smallest code representation, because unused fields need not be included. The fixed format always has the same number of operands, with the addressing modes (if options exist) specified as part of the opcode. It generally results in the largest code size. Although the fields tend not to vary in their location, they will be used for different purposes by different instruc- tions. The hybrid approach has multiple formats specified by the opcode, adding one or two fields to specify the addressing mode and one or two fields to specify the operand address.

> 图 A.18 指令编码的三个基本变化：可变长度，固定长度和混合动力。变量格式可以支持任何数量的操作数，每个地址指定符确定该操作数的地址模式和规格的长度。它通常可以启用最小的代码表示形式，因为不必包括未使用的字段。固定格式始终具有相同数量的操作数，其地址模式(如果存在的话)指定为 OPCODE 的一部分。它通常导致最大的代码大小。尽管这些田地往往不会在其位置变化，但它们将通过不同的指导来用于不同的目的。混合方法的多种格式由 OpCode 指定，添加一个或两个字段来指定地址模式和一个或两个字段以指定操作数地址。

size for all instructions; it works best when there are few addressing modes and operations. The trade-off between variable encoding and fixed encoding is size of programs versus ease of decoding in the processor. Variable tries to use as few bits as possible to represent the program, but individual instructions can vary widely in both size and the amount of work to be performed.

> 所有说明的尺寸；当几乎没有地址模式和操作时，它最有效。可变编码和固定编码之间的权衡是程序的大小与处理器中解码的简化。变量试图使用尽可能少的位来表示该程序，但是各个指令的大小和要执行的工作量都可能差异很大。

The name add means a 32-bit integer add instruction with two operands, and this opcode takes 1 byte. An 80x86 address specifier is 1 or 2 bytes, specifying the source/destination register (EAX) and the addressing mode (displacement in this case) and base register (EBX) for the second operand. This combination takes 1 byte to specify the operands. When in 32-bit mode (see Appendix K), the size of the address field is either 1 byte or 4 bytes. Because1000 is bigger than 2<sup>8</sup>, the total length of the instruction is

> 名称添加表示带有两个操作数的 32 位整数添加指令，此操作数为 1 个字节。80x86 地址规范为 1 或 2 个字节，指定源/目标寄存器(EAX)和地址模式(在这种情况下为位移)和第二操作数的基本寄存器(EBX)。该组合需要 1 个字节来指定操作数。在 32 位模式下(请参阅附录 K)，地址字段的大小为 1 个字节或 4 个字节。因为 1000 大于 2 <sup> 8 </sup>，所以指令的总长度为

The length of 80x86 instructions varies between 1 and 17 bytes. 80x86 programs are generally smaller than the RISC architectures, which use fixed formats (see Appendix K).

> 80x86 指令的长度在 1 到 17 个字节之间变化。80x86 程序通常小于使用固定格式的 RISC 架构(请参阅附录 K)。

Given these two poles of instruction set design of variable and fixed, the third alternative immediately springs to mind: reduce the variability in size and work of the variable architecture but provide multiple instruction lengths to reduce code size. This _hybrid_ approach is the third encoding alternative, and we’ll see examples shortly.

> 考虑到这两根教学杆的可变和固定设置设计，第三个替代方案立即浮出水面：降低可变体系结构的大小和工作的变异性，但提供了多个指令长度以减少代码大小。这种 *HYBRID* 方法是第三种编码替代方案，我们很快就会看到示例。

### Reduced Code Size in RISCs

> ###降低了 RISC 中的代码大小

As RISC computers started being used in embedded applications, the 32-bit fixed format became a liability because cost, and hence smaller code, are important. In response, several manufacturers offered a new hybrid version of their RISC instruc- tion sets, with both 16-bit and 32-bit instructions. The narrow instructions support fewer operations, smaller address and immediate fields, fewer registers, and the two-address format rather than the classic three-address format of RISC computers. RISC-V offers such an extension, called RV32IC, the C standing for compressed. Common instruction occurrences, such as intermediates with small values and com- mon ALU operations with the source and destination register being identical, are encoded in 16-bit formats. Appendix K gives two other examples, the ARM Thumb and microMIPS, which both claim a code size reduction of up to 40%.

> 随着 RISC 计算机开始用于嵌入式应用程序，32 位固定格式成为责任，因为成本及其较小的代码很重要。作为回应，几家制造商提供了新的混合动力车，并提供了 16 位和 32 位指令。狭窄的说明支持较少的操作，较小的地址和直接字段，较少的寄存器以及两次地址格式，而不是经典的 RISC 计算机的经典三提示格式。RISC-V 提供了这样的扩展名，称为 RV32IC，c 站着被压缩。常见的指令发生，例如具有较小值的中间体和与源和目的地寄存器相同的 Common Alu 操作，以 16 位格式编码。附录 K 给出了另外两个示例：手臂拇指和 Micromips，它们均声称代码尺寸减少了 40％。

In contrast to these instruction set extensions, IBM simply compresses its stan- dard instruction set and then adds hardware to decompress instructions as they are fetched from memory on an instruction cache miss. Thus, the instruction cache contains full 32-bit instructions, but compressed code is kept in main memory, ROMs, and the disk. The advantage of a compressed format, such as RV32IC,

> 与这些指令集扩展程序相反，IBM 只是压缩其标准指令集，然后将硬件添加到解压缩说明中，因为它们在指令中从内存中获取了 Cache Miss。因此，指令缓存包含完整的 32 位指令，但压缩代码保存在主内存，ROM 和磁盘中。压缩格式的优点，例如 RV32IC，

microMIPS and Thumb2 is that instruction caches act as if they are about 25% larger, while IBM’s CodePack means that compilers need not be changed to handle different instruction sets and instruction decoding can remain simple.

> Micromips 和 Thumb2 是指示缓存的作用，好像它们大约要大 25％，而 IBM 的 Codepack 表示不需要更改编译器来处理不同的指令集，并且指令解码可以保持简单。

CodePack starts with run-length encoding compression on any PowerPC pro- gram and then loads the resulting compression tables in a 2 KB table on chip. Hence, every program has its own unique encoding. To handle branches, which are no longer to an aligned word boundary, the PowerPC creates a hash table in memory that maps between compressed and uncompressed addresses. Like a TLB (see [Chapter 2](#_bookmark46)), it caches the most recently used address maps to reduce the number of memory accesses. IBM claims an overall performance cost of 10%, resulting in a code size reduction of 35%–40%.

> CodePack 从任何 PowerPC 程序上的运行长度编码压缩开始，然后将结果压缩表加载在芯片上的 2 kb 表中。因此，每个程序都有自己独特的编码。为了处理不再是对齐单词边界的分支，PowerPC 在内存中创建了一个哈希表，该表在压缩和未压缩地址之间映射。像 TLB(请参阅[第 2 章](#_bookmark46))一样，它缓存了最近使用的地址映射以减少内存访问的数量。IBM 声称总体绩效成本为 10％，导致代码尺寸减少了 35％–40％。

### Summary: Encoding an Instruction Set

Decisions made in the components of instruction set design discussed in previous sections determine whether the architect has the choice between variable and fixed instruction encodings. Given the choice, the architect more interested in code size than performance will pick variable encoding, and the one more interested in per- formance than code size will pick fixed encoding. RISC-V, MIPS, and ARM all have an instruction set extension that uses 16-bit instruction, as well as 32-bit; applications with serious code size constraints can opt to use the 16-bit variant to decrease code size. Appendix E gives 13 examples of the results of architects’ choices. In [Appendix C](#_bookmark481) and [Chapter 3](#_bookmark93), the impact of variability on performance of the processor will be discussed further.

> 在先前部分中讨论的指令集设计组成部分中做出的决策决定了工程师是否在变量和固定指令编码之间有选择。鉴于选择，对代码大小比性能更感兴趣的架构师会选择变量编码，而对 performance 的构建机构比代码大小更感兴趣的是固定的编码。RISC-V，MIPS 和 ARM 都具有使用 16 位指令以及 32 位的指令集扩展名；具有严重代码大小约束的应用程序可以选择使用 16 位变体来减少代码尺寸。附录 E 给出了 13 个示例工程师选择结果。在[附录 C](#_bookmark481) 和[第 3 章](#_bookmark93)中，将进一步讨论变异性对处理器性能的影响。

We have almost finished laying the groundwork for the RISC-V instruction set architecture that will be introduced in [Section A.9](#putting-it-all-together-the-risc-v-architecture). Before we do that, however, it will be helpful to take a brief look at compiler technology and its effect on program properties.

> 我们几乎完成了将在 [A.9](%EF%BC%83putting-it-it-all-Togeth-the-the-risc-V-Architecte) 中引入的 RISC-V 指令集架构的基础。但是，在我们这样做之前，简要介绍编译器技术及其对程序属性的影响将很有帮助。
