-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_conv_d94x94_k3x3 is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    inStream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    inStream_TVALID : IN STD_LOGIC;
    inStream_TREADY : OUT STD_LOGIC;
    inStream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    inStream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    inStream_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    inStream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    inStream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    inStream_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    outStream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    outStream_TVALID : OUT STD_LOGIC;
    outStream_TREADY : IN STD_LOGIC;
    outStream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    outStream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    outStream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    outStream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    outStream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    outStream_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of cnn_conv_d94x94_k3x3 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cnn_conv_d94x94_k3x3,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.045500,HLS_SYN_LAT=8953,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=36,HLS_SYN_FF=2697,HLS_SYN_LUT=4440}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv7_5C : STD_LOGIC_VECTOR (6 downto 0) := "1011100";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_5E : STD_LOGIC_VECTOR (6 downto 0) := "1011110";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv7_5B : STD_LOGIC_VECTOR (6 downto 0) := "1011011";
    constant ap_const_lv14_2284 : STD_LOGIC_VECTOR (13 downto 0) := "10001010000100";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv32_2284 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010001010000100";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_2110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010000100010000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal inStream_V_data_V_0_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_V_data_V_0_vld_in : STD_LOGIC;
    signal inStream_V_data_V_0_vld_out : STD_LOGIC;
    signal inStream_V_data_V_0_ack_in : STD_LOGIC;
    signal inStream_V_data_V_0_ack_out : STD_LOGIC;
    signal inStream_V_data_V_0_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_V_data_V_0_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_V_data_V_0_sel_rd : STD_LOGIC := '0';
    signal inStream_V_data_V_0_sel_wr : STD_LOGIC := '0';
    signal inStream_V_data_V_0_sel : STD_LOGIC;
    signal inStream_V_data_V_0_load_A : STD_LOGIC;
    signal inStream_V_data_V_0_load_B : STD_LOGIC;
    signal inStream_V_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal inStream_V_data_V_0_state_cmp_full : STD_LOGIC;
    signal inStream_V_dest_V_0_vld_in : STD_LOGIC;
    signal inStream_V_dest_V_0_ack_out : STD_LOGIC;
    signal inStream_V_dest_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_data_V_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal outStream_V_data_V_1_vld_in : STD_LOGIC;
    signal outStream_V_data_V_1_vld_out : STD_LOGIC;
    signal outStream_V_data_V_1_ack_in : STD_LOGIC;
    signal outStream_V_data_V_1_ack_out : STD_LOGIC;
    signal outStream_V_data_V_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal outStream_V_data_V_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal outStream_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal outStream_V_data_V_1_sel : STD_LOGIC;
    signal outStream_V_data_V_1_load_A : STD_LOGIC;
    signal outStream_V_data_V_1_load_B : STD_LOGIC;
    signal outStream_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal outStream_V_keep_V_1_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal outStream_V_keep_V_1_vld_in : STD_LOGIC;
    signal outStream_V_keep_V_1_vld_out : STD_LOGIC;
    signal outStream_V_keep_V_1_ack_in : STD_LOGIC;
    signal outStream_V_keep_V_1_ack_out : STD_LOGIC;
    signal outStream_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_keep_V_1_sel : STD_LOGIC;
    signal outStream_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_strb_V_1_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal outStream_V_strb_V_1_vld_in : STD_LOGIC;
    signal outStream_V_strb_V_1_vld_out : STD_LOGIC;
    signal outStream_V_strb_V_1_ack_in : STD_LOGIC;
    signal outStream_V_strb_V_1_ack_out : STD_LOGIC;
    signal outStream_V_strb_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_strb_V_1_sel : STD_LOGIC;
    signal outStream_V_strb_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_user_V_1_data_out : STD_LOGIC_VECTOR (1 downto 0);
    signal outStream_V_user_V_1_vld_in : STD_LOGIC;
    signal outStream_V_user_V_1_vld_out : STD_LOGIC;
    signal outStream_V_user_V_1_ack_in : STD_LOGIC;
    signal outStream_V_user_V_1_ack_out : STD_LOGIC;
    signal outStream_V_user_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_user_V_1_sel : STD_LOGIC;
    signal outStream_V_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_V_last_V_1_vld_in : STD_LOGIC;
    signal outStream_V_last_V_1_vld_out : STD_LOGIC;
    signal outStream_V_last_V_1_ack_in : STD_LOGIC;
    signal outStream_V_last_V_1_ack_out : STD_LOGIC;
    signal outStream_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal outStream_V_last_V_1_sel : STD_LOGIC;
    signal outStream_V_last_V_1_load_A : STD_LOGIC;
    signal outStream_V_last_V_1_load_B : STD_LOGIC;
    signal outStream_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal outStream_V_id_V_1_data_out : STD_LOGIC_VECTOR (4 downto 0);
    signal outStream_V_id_V_1_vld_in : STD_LOGIC;
    signal outStream_V_id_V_1_vld_out : STD_LOGIC;
    signal outStream_V_id_V_1_ack_in : STD_LOGIC;
    signal outStream_V_id_V_1_ack_out : STD_LOGIC;
    signal outStream_V_id_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_id_V_1_sel : STD_LOGIC;
    signal outStream_V_id_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_dest_V_1_data_out : STD_LOGIC_VECTOR (5 downto 0);
    signal outStream_V_dest_V_1_vld_in : STD_LOGIC;
    signal outStream_V_dest_V_1_vld_out : STD_LOGIC;
    signal outStream_V_dest_V_1_ack_in : STD_LOGIC;
    signal outStream_V_dest_V_1_ack_out : STD_LOGIC;
    signal outStream_V_dest_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_dest_V_1_sel : STD_LOGIC;
    signal outStream_V_dest_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ctrl : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal exitcond1_reg_1186 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal exitcond4_reg_1195 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal exitcond_flatten8_reg_1333 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1363 : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp3_iter9 : STD_LOGIC := '0';
    signal p_i_reg_1347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter8_p_i_reg_1347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp3_iter10 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp3_iter9_p_i_reg_1347 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_reg_365 : STD_LOGIC_VECTOR (6 downto 0);
    signal x1_reg_377 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_reg_389 : STD_LOGIC_VECTOR (2 downto 0);
    signal y3_reg_400 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_1_1_reg_411 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_2_1_reg_423 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_1_1_reg_435 : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_reg_447 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten6_reg_458 : STD_LOGIC_VECTOR (13 downto 0);
    signal y_assign_reg_469 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_assign_reg_480 : STD_LOGIC_VECTOR (6 downto 0);
    signal window_2_0_reg_491 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_965 : BOOLEAN;
    signal window_1_1_reg_502 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_reg_513 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctrl_read_reg_1181 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond1_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_1_fu_606_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_1_reg_1190 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond4_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_2_fu_623_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_2_reg_1199 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1210 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal indvar_flatten_next_fu_640_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal tmp_2_mid2_v_fu_666_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_mid2_v_reg_1219 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_674_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1224 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_mid2_fu_690_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_mid2_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond1_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond1_reg_1247 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_3_fu_720_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_2_7_fu_768_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal window_2_2_8_fu_775_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_9_fu_782_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_794_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_1328 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal exitcond_flatten8_fu_812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1333 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next7_fu_818_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal y_assign_mid2_fu_884_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_i_fu_922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_p_i_reg_1347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_p_i_reg_1347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter3_p_i_reg_1347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter4_p_i_reg_1347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter5_p_i_reg_1347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter6_p_i_reg_1347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter7_p_i_reg_1347 : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_0_addr_2_reg_1351 : STD_LOGIC_VECTOR (6 downto 0);
    signal lineBuffer_1_addr_2_reg_1357 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1357 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_5_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_4_fu_948_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal window_2_1_2_reg_1372 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal windowRightCol_1_reg_1378 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp5_fu_1051_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp5_reg_1383 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp6_fu_1065_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp6_reg_1388 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp8_fu_1093_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp8_reg_1393 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_data_V_2_fu_1161_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_last_V_fu_1169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter8 : STD_LOGIC := '0';
    signal lineBuffer_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal lineBuffer_0_ce0 : STD_LOGIC;
    signal lineBuffer_0_we0 : STD_LOGIC;
    signal lineBuffer_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_ce1 : STD_LOGIC;
    signal lineBuffer_0_we1 : STD_LOGIC;
    signal lineBuffer_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal lineBuffer_1_ce0 : STD_LOGIC;
    signal lineBuffer_1_we0 : STD_LOGIC;
    signal lineBuffer_1_ce1 : STD_LOGIC;
    signal lineBuffer_1_we1 : STD_LOGIC;
    signal grp_fixed_point_mul_fu_525_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_525_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_532_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_532_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_539_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_539_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_546_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_546_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_553_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_553_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_561_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_561_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_569_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_569_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_576_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_576_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_584_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_584_ap_ce : STD_LOGIC;
    signal x_phi_fu_369_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal x1_phi_fu_381_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal y3_phi_fu_404_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_0_phi_fu_494_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_1_phi_fu_505_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_phi_fu_516_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_cast_fu_612_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_cast_fu_629_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_fu_708_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_cast_fu_892_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_fu_164 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_6_fu_761_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_0_read_as_fu_168 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_0_fu_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_1_fu_176 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_read_as_fu_180 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_0_read_as_fu_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_1_fu_188 : STD_LOGIC_VECTOR (31 downto 0);
    signal writeCount_1_fu_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal writeCount_fu_1102_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal readCount_1_fu_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal readCount_fu_937_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y9_fu_660_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal cond_mid1_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x4_mid2_fu_652_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal x4_cast_fu_698_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_fu_702_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal window_1_1_2_fu_726_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_4_fu_747_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_5_fu_754_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_1_fu_733_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_2_fu_740_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond2_fu_824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_s_fu_838_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_i_mid1_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_mid1_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_assign_mid2_fu_830_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_i_15_fu_898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_mid2_fu_856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_mid2_fu_876_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_trunc25_ext_ca_fu_1019_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp11_trunc_ext_cast_fu_1015_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp1_fu_1023_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp12_trunc_ext_cast_fu_1033_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp12_trunc24_ext_ca_fu_1037_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp4_fu_1041_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp11_cast_fu_1029_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp12_cast_fu_1047_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp14_trunc23_ext_ca_fu_1061_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp14_trunc_ext_cast_fu_1057_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp16_trunc26_ext_ca_fu_1075_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp16_trunc_ext_cast_fu_1071_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp7_fu_1079_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp15_trunc_ext_cast_fu_1089_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp16_cast_fu_1085_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp14_cast_fu_1111_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp15_cast_fu_1114_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp9_fu_1117_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp10_cast_fu_1108_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp13_cast_fu_1123_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal result_4_2_2_i_fu_1127_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_10_fu_1137_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_fu_1145_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal result_cast1_fu_1153_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal result_cast_fu_1157_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_4_2_2_i_cast1_fu_1133_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_condition_1736 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_condition_976 : BOOLEAN;

    component fixed_point_mul IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        a : IN STD_LOGIC_VECTOR (31 downto 0);
        b : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (22 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component cnn_conv_d94x94_kcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_conv_d94x94_k3x3_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ctrl : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_8 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    cnn_conv_d94x94_k3x3_CTRL_s_axi_U : component cnn_conv_d94x94_k3x3_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ctrl => ctrl,
        kernel_0 => kernel_0,
        kernel_1 => kernel_1,
        kernel_2 => kernel_2,
        kernel_3 => kernel_3,
        kernel_4 => kernel_4,
        kernel_5 => kernel_5,
        kernel_6 => kernel_6,
        kernel_7 => kernel_7,
        kernel_8 => kernel_8);

    lineBuffer_0_U : component cnn_conv_d94x94_kcud
    generic map (
        DataWidth => 32,
        AddressRange => 94,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lineBuffer_0_address0,
        ce0 => lineBuffer_0_ce0,
        we0 => lineBuffer_0_we0,
        d0 => inStream_V_data_V_0_data_out,
        q0 => lineBuffer_0_q0,
        address1 => lineBuffer_0_addr_2_reg_1351,
        ce1 => lineBuffer_0_ce1,
        we1 => lineBuffer_0_we1,
        d1 => lineBuffer_1_q0);

    lineBuffer_1_U : component cnn_conv_d94x94_kcud
    generic map (
        DataWidth => 32,
        AddressRange => 94,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lineBuffer_1_address0,
        ce0 => lineBuffer_1_ce0,
        we0 => lineBuffer_1_we0,
        d0 => inStream_V_data_V_0_data_out,
        q0 => lineBuffer_1_q0,
        address1 => ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1357,
        ce1 => lineBuffer_1_ce1,
        we1 => lineBuffer_1_we1,
        d1 => window_2_1_fu_188);

    grp_fixed_point_mul_fu_525 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_0_0_read_as_fu_168,
        b => kernel_0,
        ap_return => grp_fixed_point_mul_fu_525_ap_return,
        ap_ce => grp_fixed_point_mul_fu_525_ap_ce);

    grp_fixed_point_mul_fu_532 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_0_0_fu_172,
        b => kernel_1,
        ap_return => grp_fixed_point_mul_fu_532_ap_return,
        ap_ce => grp_fixed_point_mul_fu_532_ap_ce);

    grp_fixed_point_mul_fu_539 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_0_1_fu_176,
        b => kernel_2,
        ap_return => grp_fixed_point_mul_fu_539_ap_return,
        ap_ce => grp_fixed_point_mul_fu_539_ap_ce);

    grp_fixed_point_mul_fu_546 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_1_0_read_as_fu_180,
        b => kernel_3,
        ap_return => grp_fixed_point_mul_fu_546_ap_return,
        ap_ce => grp_fixed_point_mul_fu_546_ap_ce);

    grp_fixed_point_mul_fu_553 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_1_0_phi_fu_516_p4,
        b => kernel_4,
        ap_return => grp_fixed_point_mul_fu_553_ap_return,
        ap_ce => grp_fixed_point_mul_fu_553_ap_ce);

    grp_fixed_point_mul_fu_561 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_1_1_phi_fu_505_p4,
        b => kernel_5,
        ap_return => grp_fixed_point_mul_fu_561_ap_return,
        ap_ce => grp_fixed_point_mul_fu_561_ap_ce);

    grp_fixed_point_mul_fu_569 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_2_0_read_as_fu_184,
        b => kernel_6,
        ap_return => grp_fixed_point_mul_fu_569_ap_return,
        ap_ce => grp_fixed_point_mul_fu_569_ap_ce);

    grp_fixed_point_mul_fu_576 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_2_0_phi_fu_494_p4,
        b => kernel_7,
        ap_return => grp_fixed_point_mul_fu_576_ap_return,
        ap_ce => grp_fixed_point_mul_fu_576_ap_ce);

    grp_fixed_point_mul_fu_584 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_2_1_fu_188,
        b => kernel_8,
        ap_return => grp_fixed_point_mul_fu_584_ap_return,
        ap_ce => grp_fixed_point_mul_fu_584_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond1_fu_600_p2)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond1_fu_600_p2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond1_fu_600_p2))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond4_fu_617_p2)))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond4_fu_617_p2))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond4_fu_617_p2))))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and not((ap_const_lv1_0 = exitcond_flatten_fu_634_p2)))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_lv1_0 = exitcond_flatten_fu_634_p2))) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state7)) or ((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and not((ap_const_lv1_0 = exitcond_flatten_fu_634_p2))))) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_lv1_0 = exitcond_flatten8_fu_812_p2)))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter10 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter10 <= ap_enable_reg_pp3_iter9;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                    ap_enable_reg_pp3_iter10 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if ((ap_condition_976 = ap_const_boolean_1)) then
                    if (not((ap_const_logic_1 = ap_enable_reg_pp3_iter0))) then 
                        ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_enable_reg_pp3_iter0)) then 
                        ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter7 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter8 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter9 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
                end if; 
            end if;
        end if;
    end process;


    inStream_V_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = inStream_V_data_V_0_ack_out) and (ap_const_logic_1 = inStream_V_data_V_0_vld_out))) then 
                                        inStream_V_data_V_0_sel_rd <= not(inStream_V_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    inStream_V_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (ap_const_logic_1 = inStream_V_data_V_0_ack_in))) then 
                                        inStream_V_data_V_0_sel_wr <= not(inStream_V_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    inStream_V_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = inStream_V_data_V_0_vld_in) and (ap_const_logic_1 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = inStream_V_data_V_0_vld_in) and (inStream_V_data_V_0_state = ap_const_lv2_2)))) then 
                    inStream_V_data_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (ap_const_logic_0 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_1)))) then 
                    inStream_V_data_V_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (inStream_V_data_V_0_state = ap_const_lv2_2)) or ((ap_const_logic_1 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_1)) or ((inStream_V_data_V_0_state = ap_const_lv2_3) and not(((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (ap_const_logic_0 = inStream_V_data_V_0_ack_out))) and not(((ap_const_logic_0 = inStream_V_data_V_0_vld_in) and (ap_const_logic_1 = inStream_V_data_V_0_ack_out)))))) then 
                    inStream_V_data_V_0_state <= ap_const_lv2_3;
                else 
                    inStream_V_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    inStream_V_dest_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_dest_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_1 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_3 = inStream_V_dest_V_0_state)) or ((ap_const_logic_0 = inStream_V_dest_V_0_vld_in) and (ap_const_lv2_2 = inStream_V_dest_V_0_state)))) then 
                    inStream_V_dest_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_0 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_3 = inStream_V_dest_V_0_state)) or ((ap_const_logic_0 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_1 = inStream_V_dest_V_0_state)))) then 
                    inStream_V_dest_V_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = inStream_V_dest_V_0_vld_in) and (ap_const_lv2_2 = inStream_V_dest_V_0_state)) or ((ap_const_logic_1 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_1 = inStream_V_dest_V_0_state)) or ((ap_const_lv2_3 = inStream_V_dest_V_0_state) and not(((ap_const_logic_1 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_0 = inStream_V_dest_V_0_ack_out))) and not(((ap_const_logic_0 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_1 = inStream_V_dest_V_0_ack_out)))))) then 
                    inStream_V_dest_V_0_state <= ap_const_lv2_3;
                else 
                    inStream_V_dest_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_data_V_1_ack_out) and (ap_const_logic_1 = outStream_V_data_V_1_vld_out))) then 
                                        outStream_V_data_V_1_sel_rd <= not(outStream_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_logic_1 = outStream_V_data_V_1_ack_in))) then 
                                        outStream_V_data_V_1_sel_wr <= not(outStream_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_data_V_1_vld_in) and (ap_const_logic_1 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_data_V_1_state)) or ((ap_const_logic_0 = outStream_V_data_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_data_V_1_state)))) then 
                    outStream_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_logic_0 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_data_V_1_state)) or ((ap_const_logic_0 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_data_V_1_state)))) then 
                    outStream_V_data_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_data_V_1_state)) or ((ap_const_logic_1 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_data_V_1_state)) or ((ap_const_lv2_3 = outStream_V_data_V_1_state) and not(((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_logic_0 = outStream_V_data_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_data_V_1_vld_in) and (ap_const_logic_1 = outStream_V_data_V_1_ack_out)))))) then 
                    outStream_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_dest_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_dest_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_dest_V_1_ack_out) and (ap_const_logic_1 = outStream_V_dest_V_1_vld_out))) then 
                                        outStream_V_dest_V_1_sel_rd <= not(outStream_V_dest_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_dest_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_dest_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_1 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_dest_V_1_state)) or ((ap_const_logic_0 = outStream_V_dest_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_dest_V_1_state)))) then 
                    outStream_V_dest_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_0 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_dest_V_1_state)) or ((ap_const_logic_0 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_dest_V_1_state)))) then 
                    outStream_V_dest_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_dest_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_dest_V_1_state)) or ((ap_const_logic_1 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_dest_V_1_state)) or ((ap_const_lv2_3 = outStream_V_dest_V_1_state) and not(((ap_const_logic_1 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_0 = outStream_V_dest_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_1 = outStream_V_dest_V_1_ack_out)))))) then 
                    outStream_V_dest_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_dest_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_id_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_id_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_id_V_1_ack_out) and (ap_const_logic_1 = outStream_V_id_V_1_vld_out))) then 
                                        outStream_V_id_V_1_sel_rd <= not(outStream_V_id_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_id_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_id_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_id_V_1_vld_in) and (ap_const_logic_1 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_id_V_1_state)) or ((ap_const_logic_0 = outStream_V_id_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_id_V_1_state)))) then 
                    outStream_V_id_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_id_V_1_vld_in) and (ap_const_logic_0 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_id_V_1_state)) or ((ap_const_logic_0 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_id_V_1_state)))) then 
                    outStream_V_id_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_id_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_id_V_1_state)) or ((ap_const_logic_1 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_id_V_1_state)) or ((ap_const_lv2_3 = outStream_V_id_V_1_state) and not(((ap_const_logic_1 = outStream_V_id_V_1_vld_in) and (ap_const_logic_0 = outStream_V_id_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_id_V_1_vld_in) and (ap_const_logic_1 = outStream_V_id_V_1_ack_out)))))) then 
                    outStream_V_id_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_id_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_keep_V_1_ack_out) and (ap_const_logic_1 = outStream_V_keep_V_1_vld_out))) then 
                                        outStream_V_keep_V_1_sel_rd <= not(outStream_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_1 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_keep_V_1_state)) or ((ap_const_logic_0 = outStream_V_keep_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_keep_V_1_state)))) then 
                    outStream_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_0 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_keep_V_1_state)) or ((ap_const_logic_0 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_keep_V_1_state)))) then 
                    outStream_V_keep_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_keep_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_keep_V_1_state)) or ((ap_const_logic_1 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_keep_V_1_state)) or ((ap_const_lv2_3 = outStream_V_keep_V_1_state) and not(((ap_const_logic_1 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_0 = outStream_V_keep_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_1 = outStream_V_keep_V_1_ack_out)))))) then 
                    outStream_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_last_V_1_ack_out) and (ap_const_logic_1 = outStream_V_last_V_1_vld_out))) then 
                                        outStream_V_last_V_1_sel_rd <= not(outStream_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_logic_1 = outStream_V_last_V_1_ack_in))) then 
                                        outStream_V_last_V_1_sel_wr <= not(outStream_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_last_V_1_vld_in) and (ap_const_logic_1 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_last_V_1_state)) or ((ap_const_logic_0 = outStream_V_last_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_last_V_1_state)))) then 
                    outStream_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_logic_0 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_last_V_1_state)) or ((ap_const_logic_0 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_last_V_1_state)))) then 
                    outStream_V_last_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_last_V_1_state)) or ((ap_const_logic_1 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_last_V_1_state)) or ((ap_const_lv2_3 = outStream_V_last_V_1_state) and not(((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_logic_0 = outStream_V_last_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_last_V_1_vld_in) and (ap_const_logic_1 = outStream_V_last_V_1_ack_out)))))) then 
                    outStream_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_strb_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_strb_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_strb_V_1_ack_out) and (ap_const_logic_1 = outStream_V_strb_V_1_vld_out))) then 
                                        outStream_V_strb_V_1_sel_rd <= not(outStream_V_strb_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_strb_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_strb_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_1 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_strb_V_1_state)) or ((ap_const_logic_0 = outStream_V_strb_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_strb_V_1_state)))) then 
                    outStream_V_strb_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_0 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_strb_V_1_state)) or ((ap_const_logic_0 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_strb_V_1_state)))) then 
                    outStream_V_strb_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_strb_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_strb_V_1_state)) or ((ap_const_logic_1 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_strb_V_1_state)) or ((ap_const_lv2_3 = outStream_V_strb_V_1_state) and not(((ap_const_logic_1 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_0 = outStream_V_strb_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_1 = outStream_V_strb_V_1_ack_out)))))) then 
                    outStream_V_strb_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_strb_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_user_V_1_ack_out) and (ap_const_logic_1 = outStream_V_user_V_1_vld_out))) then 
                                        outStream_V_user_V_1_sel_rd <= not(outStream_V_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_user_V_1_vld_in) and (ap_const_logic_1 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_user_V_1_state)) or ((ap_const_logic_0 = outStream_V_user_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_user_V_1_state)))) then 
                    outStream_V_user_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_user_V_1_vld_in) and (ap_const_logic_0 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_user_V_1_state)) or ((ap_const_logic_0 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_user_V_1_state)))) then 
                    outStream_V_user_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_user_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_user_V_1_state)) or ((ap_const_logic_1 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_user_V_1_state)) or ((ap_const_lv2_3 = outStream_V_user_V_1_state) and not(((ap_const_logic_1 = outStream_V_user_V_1_vld_in) and (ap_const_logic_0 = outStream_V_user_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_user_V_1_vld_in) and (ap_const_logic_1 = outStream_V_user_V_1_ack_out)))))) then 
                    outStream_V_user_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten6_reg_458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_812_p2))) then 
                indvar_flatten6_reg_458 <= indvar_flatten_next7_fu_818_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                indvar_flatten6_reg_458 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_389_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                indvar_flatten_reg_389 <= ap_const_lv3_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0) and (ap_const_lv1_0 = exitcond_flatten_fu_634_p2))) then 
                indvar_flatten_reg_389 <= indvar_flatten_next_fu_640_p2;
            end if; 
        end if;
    end process;

    readCount_1_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_812_p2) and not((ap_const_lv1_0 = tmp_5_fu_931_p2)))) then 
                readCount_1_fu_196 <= readCount_fu_937_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                readCount_1_fu_196 <= ap_const_lv32_60;
            end if; 
        end if;
    end process;

    window_1_0_reg_513_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1333))) then 
                window_1_0_reg_513 <= window_1_1_reg_502;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                window_1_0_reg_513 <= window_1_1_1_reg_435;
            end if; 
        end if;
    end process;

    window_1_1_reg_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1333))) then 
                window_1_1_reg_502 <= windowRightCol_1_reg_1378;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                window_1_1_reg_502 <= window_1_2_1_reg_423;
            end if; 
        end if;
    end process;

    window_2_0_reg_491_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1333))) then 
                window_2_0_reg_491 <= window_2_1_2_reg_1372;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                window_2_0_reg_491 <= window_2_1_1_reg_411;
            end if; 
        end if;
    end process;

    window_2_1_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1333) and not((ap_const_lv1_0 = tmp_5_reg_1363)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                window_2_1_fu_188 <= inStream_V_data_V_0_data_out;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                window_2_1_fu_188 <= window_2_2_fu_164;
            end if; 
        end if;
    end process;

    writeCount_1_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                writeCount_1_fu_192 <= writeCount_fu_1102_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                writeCount_1_fu_192 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    x1_reg_377_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                x1_reg_377 <= ap_const_lv7_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then 
                x1_reg_377 <= x_2_reg_1199;
            end if; 
        end if;
    end process;

    x4_reg_447_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                x4_reg_447 <= ap_const_lv2_1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0) and (ap_const_lv1_0 = exitcond_flatten_fu_634_p2))) then 
                x4_reg_447 <= x_3_fu_720_p2;
            end if; 
        end if;
    end process;

    x_assign_reg_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_812_p2))) then 
                x_assign_reg_480 <= x_4_fu_948_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                x_assign_reg_480 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    x_reg_365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then 
                x_reg_365 <= x_1_reg_1190;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                x_reg_365 <= ap_const_lv7_5C;
            end if; 
        end if;
    end process;

    y3_reg_400_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                y3_reg_400 <= ap_const_lv2_1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (ap_const_lv1_0 = exitcond_flatten_reg_1210))) then 
                y3_reg_400 <= tmp_2_mid2_v_reg_1219;
            end if; 
        end if;
    end process;

    y_assign_reg_469_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_812_p2))) then 
                y_assign_reg_469 <= y_assign_mid2_fu_884_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                y_assign_reg_469 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then
                ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1333 <= exitcond_flatten8_reg_1333;
                ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1357 <= lineBuffer_1_addr_2_reg_1357;
                ap_pipeline_reg_pp3_iter1_p_i_reg_1347 <= p_i_reg_1347;
                exitcond_flatten8_reg_1333 <= exitcond_flatten8_fu_812_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then
                ap_pipeline_reg_pp3_iter2_p_i_reg_1347 <= ap_pipeline_reg_pp3_iter1_p_i_reg_1347;
                ap_pipeline_reg_pp3_iter3_p_i_reg_1347 <= ap_pipeline_reg_pp3_iter2_p_i_reg_1347;
                ap_pipeline_reg_pp3_iter4_p_i_reg_1347 <= ap_pipeline_reg_pp3_iter3_p_i_reg_1347;
                ap_pipeline_reg_pp3_iter5_p_i_reg_1347 <= ap_pipeline_reg_pp3_iter4_p_i_reg_1347;
                ap_pipeline_reg_pp3_iter6_p_i_reg_1347 <= ap_pipeline_reg_pp3_iter5_p_i_reg_1347;
                ap_pipeline_reg_pp3_iter7_p_i_reg_1347 <= ap_pipeline_reg_pp3_iter6_p_i_reg_1347;
                ap_pipeline_reg_pp3_iter8_p_i_reg_1347 <= ap_pipeline_reg_pp3_iter7_p_i_reg_1347;
                ap_pipeline_reg_pp3_iter9_p_i_reg_1347 <= ap_pipeline_reg_pp3_iter8_p_i_reg_1347;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_lv1_0 = exitcond_flatten_fu_634_p2))) then
                cond1_reg_1247 <= cond1_fu_714_p2;
                cond_mid2_reg_1229 <= cond_mid2_fu_690_p3;
                tmp_9_reg_1224 <= tmp_9_fu_674_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then
                ctrl_read_reg_1181 <= ctrl;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                exitcond1_reg_1186 <= exitcond1_fu_600_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                exitcond4_reg_1195 <= exitcond4_fu_617_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0))) then
                exitcond_flatten_reg_1210 <= exitcond_flatten_fu_634_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = inStream_V_data_V_0_load_A)) then
                inStream_V_data_V_0_payload_A <= inStream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = inStream_V_data_V_0_load_B)) then
                inStream_V_data_V_0_payload_B <= inStream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = exitcond_flatten8_fu_812_p2))) then
                lineBuffer_0_addr_2_reg_1351 <= x_assign_cast_fu_892_p1(7 - 1 downto 0);
                lineBuffer_1_addr_2_reg_1357 <= x_assign_cast_fu_892_p1(7 - 1 downto 0);
                p_i_reg_1347 <= p_i_fu_922_p2;
                tmp_5_reg_1363 <= tmp_5_fu_931_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_data_V_1_load_A)) then
                outStream_V_data_V_1_payload_A <= tmp_data_V_2_fu_1161_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_data_V_1_load_B)) then
                outStream_V_data_V_1_payload_B <= tmp_data_V_2_fu_1161_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_last_V_1_load_A)) then
                outStream_V_last_V_1_payload_A <= tmp_last_V_fu_1169_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_last_V_1_load_B)) then
                outStream_V_last_V_1_payload_B <= tmp_last_V_fu_1169_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1347))) then
                tmp5_reg_1383 <= tmp5_fu_1051_p2;
                tmp6_reg_1388 <= tmp6_fu_1065_p2;
                tmp8_reg_1393 <= tmp8_fu_1093_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0) and (ap_const_lv1_0 = exitcond_flatten_fu_634_p2))) then
                tmp_2_mid2_v_reg_1219 <= tmp_2_mid2_v_fu_666_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state10))) then
                tmp_8_reg_1328 <= tmp_8_fu_794_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1333) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then
                windowRightCol_1_reg_1378 <= lineBuffer_1_q0;
                window_0_1_fu_176 <= lineBuffer_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then
                window_0_0_fu_172 <= window_0_1_fu_176;
                window_0_0_read_as_fu_168 <= window_0_0_fu_172;
                window_1_0_read_as_fu_180 <= window_1_0_phi_fu_516_p4;
                window_2_0_read_as_fu_184 <= window_2_0_phi_fu_494_p4;
                window_2_1_2_reg_1372 <= window_2_1_fu_188;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (ap_const_lv1_0 = exitcond_flatten_reg_1210))) then
                window_1_1_1_reg_435 <= window_2_2_9_fu_782_p3;
                window_1_2_1_reg_423 <= window_2_2_8_fu_775_p3;
                window_2_1_1_reg_411 <= window_2_2_7_fu_768_p3;
                window_2_2_fu_164 <= window_2_2_6_fu_761_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_fu_600_p2))) then
                x_1_reg_1190 <= x_1_fu_606_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0))) then
                x_2_reg_1199 <= x_2_fu_623_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_enable_reg_pp0_iter1, exitcond1_reg_1186, ap_enable_reg_pp1_iter1, exitcond4_reg_1195, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965, exitcond1_fu_600_p2, ap_enable_reg_pp0_iter0, exitcond4_fu_617_p2, ap_enable_reg_pp1_iter0, exitcond_flatten_fu_634_p2, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter2, ap_condition_1736)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond1_fu_600_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond1_fu_600_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not((not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and not((ap_const_lv1_0 = exitcond4_fu_617_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and not((ap_const_lv1_0 = exitcond4_fu_617_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp2_iter0) and not((ap_const_lv1_0 = exitcond_flatten_fu_634_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter9)))) and not(((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter0)) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter2)))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter9))) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter0)) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state22 => 
                if (not((ap_condition_1736 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(7 downto 7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state10 <= ap_CS_fsm(6 downto 6);
    ap_CS_fsm_state22 <= ap_CS_fsm(8 downto 8);
    ap_CS_fsm_state4 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4 downto 4);

    ap_condition_1736_assign_proc : process(outStream_V_data_V_1_ack_in, outStream_V_keep_V_1_ack_in, outStream_V_strb_V_1_ack_in, outStream_V_user_V_1_ack_in, outStream_V_last_V_1_ack_in, outStream_V_id_V_1_ack_in, outStream_V_dest_V_1_ack_in)
    begin
                ap_condition_1736 <= ((outStream_V_data_V_1_ack_in = ap_const_logic_0) or (outStream_V_keep_V_1_ack_in = ap_const_logic_0) or (outStream_V_strb_V_1_ack_in = ap_const_logic_0) or (outStream_V_user_V_1_ack_in = ap_const_logic_0) or (outStream_V_last_V_1_ack_in = ap_const_logic_0) or (outStream_V_id_V_1_ack_in = ap_const_logic_0) or (outStream_V_dest_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_condition_965_assign_proc : process(inStream_V_data_V_0_vld_out, exitcond_flatten8_reg_1333, tmp_5_reg_1363)
    begin
                ap_condition_965 <= ((ap_const_lv1_0 = exitcond_flatten8_reg_1333) and not((ap_const_lv1_0 = tmp_5_reg_1363)) and (inStream_V_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_condition_976_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
                ap_condition_976 <= not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state22, ap_condition_1736)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state22) and not((ap_condition_1736 = ap_const_boolean_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state22, ap_condition_1736)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state22) and not((ap_condition_1736 = ap_const_boolean_1)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    cond1_fu_714_p2 <= "1" when (x4_mid2_fu_652_p3 = ap_const_lv2_1) else "0";
    cond_fu_684_p2 <= "1" when (y3_phi_fu_404_p4 = ap_const_lv2_1) else "0";
    cond_mid1_fu_678_p2 <= "1" when (y3_phi_fu_404_p4 = ap_const_lv2_0) else "0";
    cond_mid2_fu_690_p3 <= 
        cond_mid1_fu_678_p2 when (exitcond_fu_646_p2(0) = '1') else 
        cond_fu_684_p2;
    exitcond1_fu_600_p2 <= "1" when (x_phi_fu_369_p4 = ap_const_lv7_5E) else "0";
    exitcond2_fu_824_p2 <= "1" when (x_assign_reg_480 = ap_const_lv7_5E) else "0";
    exitcond4_fu_617_p2 <= "1" when (x1_phi_fu_381_p4 = ap_const_lv7_5E) else "0";
    exitcond_flatten8_fu_812_p2 <= "1" when (indvar_flatten6_reg_458 = ap_const_lv14_2284) else "0";
    exitcond_flatten_fu_634_p2 <= "1" when (indvar_flatten_reg_389 = ap_const_lv3_4) else "0";
    exitcond_fu_646_p2 <= "1" when (x4_reg_447 = ap_const_lv2_3) else "0";

    grp_fixed_point_mul_fu_525_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_525_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_525_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_532_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_532_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_532_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_539_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_539_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_539_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_546_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_546_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_546_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_553_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_553_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_553_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_561_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_561_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_561_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_569_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_569_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_569_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_576_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_576_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_576_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_584_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_584_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_584_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    inStream_TDATA_blk_n_assign_proc : process(inStream_V_data_V_0_state, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1186, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1195, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1333, tmp_5_reg_1363)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195)) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1333) and not((ap_const_lv1_0 = tmp_5_reg_1363))))) then 
            inStream_TDATA_blk_n <= inStream_V_data_V_0_state(0);
        else 
            inStream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    inStream_TREADY <= inStream_V_dest_V_0_state(1);
    inStream_V_data_V_0_ack_in <= inStream_V_data_V_0_state(1);

    inStream_V_data_V_0_ack_out_assign_proc : process(inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1186, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1195, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1333, tmp_5_reg_1363, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1333) and not((ap_const_lv1_0 = tmp_5_reg_1363)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))))) then 
            inStream_V_data_V_0_ack_out <= ap_const_logic_1;
        else 
            inStream_V_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    inStream_V_data_V_0_data_out_assign_proc : process(inStream_V_data_V_0_payload_A, inStream_V_data_V_0_payload_B, inStream_V_data_V_0_sel)
    begin
        if ((ap_const_logic_1 = inStream_V_data_V_0_sel)) then 
            inStream_V_data_V_0_data_out <= inStream_V_data_V_0_payload_B;
        else 
            inStream_V_data_V_0_data_out <= inStream_V_data_V_0_payload_A;
        end if; 
    end process;

    inStream_V_data_V_0_load_A <= (inStream_V_data_V_0_state_cmp_full and not(inStream_V_data_V_0_sel_wr));
    inStream_V_data_V_0_load_B <= (inStream_V_data_V_0_sel_wr and inStream_V_data_V_0_state_cmp_full);
    inStream_V_data_V_0_sel <= inStream_V_data_V_0_sel_rd;
    inStream_V_data_V_0_state_cmp_full <= '0' when (inStream_V_data_V_0_state = ap_const_lv2_1) else '1';
    inStream_V_data_V_0_vld_in <= inStream_TVALID;
    inStream_V_data_V_0_vld_out <= inStream_V_data_V_0_state(0);

    inStream_V_dest_V_0_ack_out_assign_proc : process(inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1186, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1195, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1333, tmp_5_reg_1363, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1333) and not((ap_const_lv1_0 = tmp_5_reg_1363)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))))) then 
            inStream_V_dest_V_0_ack_out <= ap_const_logic_1;
        else 
            inStream_V_dest_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    inStream_V_dest_V_0_vld_in <= inStream_TVALID;
    indvar_flatten_next7_fu_818_p2 <= std_logic_vector(unsigned(indvar_flatten6_reg_458) + unsigned(ap_const_lv14_1));
    indvar_flatten_next_fu_640_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_389) + unsigned(ap_const_lv3_1));

    lineBuffer_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp3_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0, x_cast_fu_612_p1, tmp_cast_fu_708_p1, x_assign_cast_fu_892_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0))) then 
            lineBuffer_0_address0 <= x_assign_cast_fu_892_p1(7 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0))) then 
            lineBuffer_0_address0 <= tmp_cast_fu_708_p1(7 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            lineBuffer_0_address0 <= x_cast_fu_612_p1(7 - 1 downto 0);
        else 
            lineBuffer_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    lineBuffer_0_ce0_assign_proc : process(inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1186, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))))) then 
            lineBuffer_0_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_0_ce1_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            lineBuffer_0_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_0_we0_assign_proc : process(inStream_V_data_V_0_vld_out, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1186)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))))) then 
            lineBuffer_0_we0 <= ap_const_logic_1;
        else 
            lineBuffer_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_0_we1_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1333, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1333) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))))) then 
            lineBuffer_0_we1 <= ap_const_logic_1;
        else 
            lineBuffer_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0, x1_cast_fu_629_p1, tmp_cast_fu_708_p1, x_assign_cast_fu_892_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0))) then 
            lineBuffer_1_address0 <= x_assign_cast_fu_892_p1(7 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0))) then 
            lineBuffer_1_address0 <= tmp_cast_fu_708_p1(7 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1))) then 
            lineBuffer_1_address0 <= x1_cast_fu_629_p1(7 - 1 downto 0);
        else 
            lineBuffer_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    lineBuffer_1_ce0_assign_proc : process(inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1195, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))))) then 
            lineBuffer_1_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_ce1_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965, ap_enable_reg_pp3_iter2)
    begin
        if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
            lineBuffer_1_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_we0_assign_proc : process(inStream_V_data_V_0_vld_out, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1195)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))))) then 
            lineBuffer_1_we0 <= ap_const_logic_1;
        else 
            lineBuffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_we1_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965, ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1333, ap_enable_reg_pp3_iter2)
    begin
        if (((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1333)))) then 
            lineBuffer_1_we1 <= ap_const_logic_1;
        else 
            lineBuffer_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    outStream_TDATA <= outStream_V_data_V_1_data_out;

    outStream_TDATA_blk_n_assign_proc : process(outStream_V_data_V_1_state, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347)))) then 
            outStream_TDATA_blk_n <= outStream_V_data_V_1_state(1);
        else 
            outStream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outStream_TDEST <= outStream_V_dest_V_1_data_out;
    outStream_TID <= outStream_V_id_V_1_data_out;
    outStream_TKEEP <= outStream_V_keep_V_1_data_out;
    outStream_TLAST <= outStream_V_last_V_1_data_out;
    outStream_TSTRB <= outStream_V_strb_V_1_data_out;
    outStream_TUSER <= outStream_V_user_V_1_data_out;
    outStream_TVALID <= outStream_V_dest_V_1_state(0);
    outStream_V_data_V_1_ack_in <= outStream_V_data_V_1_state(1);
    outStream_V_data_V_1_ack_out <= outStream_TREADY;

    outStream_V_data_V_1_data_out_assign_proc : process(outStream_V_data_V_1_payload_A, outStream_V_data_V_1_payload_B, outStream_V_data_V_1_sel)
    begin
        if ((ap_const_logic_1 = outStream_V_data_V_1_sel)) then 
            outStream_V_data_V_1_data_out <= outStream_V_data_V_1_payload_B;
        else 
            outStream_V_data_V_1_data_out <= outStream_V_data_V_1_payload_A;
        end if; 
    end process;

    outStream_V_data_V_1_load_A <= (outStream_V_data_V_1_state_cmp_full and not(outStream_V_data_V_1_sel_wr));
    outStream_V_data_V_1_load_B <= (outStream_V_data_V_1_sel_wr and outStream_V_data_V_1_state_cmp_full);
    outStream_V_data_V_1_sel <= outStream_V_data_V_1_sel_rd;
    outStream_V_data_V_1_state_cmp_full <= '0' when (outStream_V_data_V_1_state = ap_const_lv2_1) else '1';

    outStream_V_data_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_data_V_1_vld_out <= outStream_V_data_V_1_state(0);
    outStream_V_dest_V_1_ack_in <= outStream_V_dest_V_1_state(1);
    outStream_V_dest_V_1_ack_out <= outStream_TREADY;
    outStream_V_dest_V_1_data_out <= ap_const_lv6_0;
    outStream_V_dest_V_1_sel <= outStream_V_dest_V_1_sel_rd;

    outStream_V_dest_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_dest_V_1_vld_out <= outStream_V_dest_V_1_state(0);
    outStream_V_id_V_1_ack_in <= outStream_V_id_V_1_state(1);
    outStream_V_id_V_1_ack_out <= outStream_TREADY;
    outStream_V_id_V_1_data_out <= ap_const_lv5_0;
    outStream_V_id_V_1_sel <= outStream_V_id_V_1_sel_rd;

    outStream_V_id_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_id_V_1_vld_out <= outStream_V_id_V_1_state(0);
    outStream_V_keep_V_1_ack_in <= outStream_V_keep_V_1_state(1);
    outStream_V_keep_V_1_ack_out <= outStream_TREADY;
    outStream_V_keep_V_1_data_out <= ap_const_lv4_F;
    outStream_V_keep_V_1_sel <= outStream_V_keep_V_1_sel_rd;

    outStream_V_keep_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_keep_V_1_vld_out <= outStream_V_keep_V_1_state(0);
    outStream_V_last_V_1_ack_in <= outStream_V_last_V_1_state(1);
    outStream_V_last_V_1_ack_out <= outStream_TREADY;

    outStream_V_last_V_1_data_out_assign_proc : process(outStream_V_last_V_1_payload_A, outStream_V_last_V_1_payload_B, outStream_V_last_V_1_sel)
    begin
        if ((ap_const_logic_1 = outStream_V_last_V_1_sel)) then 
            outStream_V_last_V_1_data_out <= outStream_V_last_V_1_payload_B;
        else 
            outStream_V_last_V_1_data_out <= outStream_V_last_V_1_payload_A;
        end if; 
    end process;

    outStream_V_last_V_1_load_A <= (outStream_V_last_V_1_state_cmp_full and not(outStream_V_last_V_1_sel_wr));
    outStream_V_last_V_1_load_B <= (outStream_V_last_V_1_sel_wr and outStream_V_last_V_1_state_cmp_full);
    outStream_V_last_V_1_sel <= outStream_V_last_V_1_sel_rd;
    outStream_V_last_V_1_state_cmp_full <= '0' when (outStream_V_last_V_1_state = ap_const_lv2_1) else '1';

    outStream_V_last_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_last_V_1_vld_out <= outStream_V_last_V_1_state(0);
    outStream_V_strb_V_1_ack_in <= outStream_V_strb_V_1_state(1);
    outStream_V_strb_V_1_ack_out <= outStream_TREADY;
    outStream_V_strb_V_1_data_out <= ap_const_lv4_0;
    outStream_V_strb_V_1_sel <= outStream_V_strb_V_1_sel_rd;

    outStream_V_strb_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_strb_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_strb_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_strb_V_1_vld_out <= outStream_V_strb_V_1_state(0);
    outStream_V_user_V_1_ack_in <= outStream_V_user_V_1_state(1);
    outStream_V_user_V_1_ack_out <= outStream_TREADY;
    outStream_V_user_V_1_data_out <= ap_const_lv2_0;
    outStream_V_user_V_1_sel <= outStream_V_user_V_1_sel_rd;

    outStream_V_user_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1347, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1347, ap_condition_965)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1347) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_user_V_1_vld_out <= outStream_V_user_V_1_state(0);
    p_i_fu_922_p2 <= (tmp3_fu_916_p2 or tmp2_fu_910_p2);
    readCount_fu_937_p2 <= std_logic_vector(unsigned(readCount_1_fu_196) + unsigned(ap_const_lv32_1));
        result_4_2_2_i_cast1_fu_1133_p1 <= std_logic_vector(resize(signed(result_4_2_2_i_fu_1127_p2),32));

    result_4_2_2_i_fu_1127_p2 <= std_logic_vector(signed(tmp10_cast_fu_1108_p1) + signed(tmp13_cast_fu_1123_p1));
        result_cast1_fu_1153_p1 <= std_logic_vector(resize(signed(result_fu_1145_p3),31));

    result_cast_fu_1157_p1 <= std_logic_vector(resize(unsigned(result_cast1_fu_1153_p1),32));
    result_fu_1145_p3 <= 
        ap_const_lv27_0 when (tmp_10_fu_1137_p3(0) = '1') else 
        result_4_2_2_i_fu_1127_p2;
        tmp10_cast_fu_1108_p1 <= std_logic_vector(resize(signed(tmp5_reg_1383),27));

        tmp11_cast_fu_1029_p1 <= std_logic_vector(resize(signed(tmp1_fu_1023_p2),25));

        tmp11_trunc25_ext_ca_fu_1019_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_576_ap_return),24));

        tmp11_trunc_ext_cast_fu_1015_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_569_ap_return),24));

        tmp12_cast_fu_1047_p1 <= std_logic_vector(resize(signed(tmp4_fu_1041_p2),25));

        tmp12_trunc24_ext_ca_fu_1037_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_561_ap_return),24));

        tmp12_trunc_ext_cast_fu_1033_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_553_ap_return),24));

        tmp13_cast_fu_1123_p1 <= std_logic_vector(resize(signed(tmp9_fu_1117_p2),27));

        tmp14_cast_fu_1111_p1 <= std_logic_vector(resize(signed(tmp6_reg_1388),26));

        tmp14_trunc23_ext_ca_fu_1061_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_532_ap_return),24));

        tmp14_trunc_ext_cast_fu_1057_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_525_ap_return),24));

        tmp15_cast_fu_1114_p1 <= std_logic_vector(resize(signed(tmp8_reg_1393),26));

        tmp15_trunc_ext_cast_fu_1089_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_546_ap_return),25));

        tmp16_cast_fu_1085_p1 <= std_logic_vector(resize(signed(tmp7_fu_1079_p2),25));

        tmp16_trunc26_ext_ca_fu_1075_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_584_ap_return),24));

        tmp16_trunc_ext_cast_fu_1071_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_539_ap_return),24));

    tmp1_fu_1023_p2 <= std_logic_vector(signed(tmp11_trunc25_ext_ca_fu_1019_p1) + signed(tmp11_trunc_ext_cast_fu_1015_p1));
    tmp2_fu_910_p2 <= (tmp_i_15_fu_898_p2 or tmp_i_mid2_fu_856_p3);
    tmp3_fu_916_p2 <= (tmp_1_i_fu_904_p2 or tmp_2_i_mid2_fu_876_p3);
    tmp4_fu_1041_p2 <= std_logic_vector(signed(tmp12_trunc_ext_cast_fu_1033_p1) + signed(tmp12_trunc24_ext_ca_fu_1037_p1));
    tmp5_fu_1051_p2 <= std_logic_vector(signed(tmp11_cast_fu_1029_p1) + signed(tmp12_cast_fu_1047_p1));
    tmp6_fu_1065_p2 <= std_logic_vector(signed(tmp14_trunc23_ext_ca_fu_1061_p1) + signed(tmp14_trunc_ext_cast_fu_1057_p1));
    tmp7_fu_1079_p2 <= std_logic_vector(signed(tmp16_trunc26_ext_ca_fu_1075_p1) + signed(tmp16_trunc_ext_cast_fu_1071_p1));
    tmp8_fu_1093_p2 <= std_logic_vector(signed(tmp15_trunc_ext_cast_fu_1089_p1) + signed(tmp16_cast_fu_1085_p1));
    tmp9_fu_1117_p2 <= std_logic_vector(signed(tmp14_cast_fu_1111_p1) + signed(tmp15_cast_fu_1114_p1));
    tmp_10_fu_1137_p3 <= result_4_2_2_i_fu_1127_p2(26 downto 26);
    tmp_1_i_fu_904_p2 <= "1" when (unsigned(x_assign_mid2_fu_830_p3) > unsigned(ap_const_lv7_5C)) else "0";
    tmp_2_i_fu_870_p2 <= "1" when (unsigned(y_assign_reg_469) > unsigned(ap_const_lv7_5C)) else "0";
    tmp_2_i_mid1_fu_864_p2 <= "1" when (unsigned(y_s_fu_838_p2) > unsigned(ap_const_lv7_5C)) else "0";
    tmp_2_i_mid2_fu_876_p3 <= 
        tmp_2_i_mid1_fu_864_p2 when (exitcond2_fu_824_p2(0) = '1') else 
        tmp_2_i_fu_870_p2;
    tmp_2_mid2_v_fu_666_p3 <= 
        y9_fu_660_p2 when (exitcond_fu_646_p2(0) = '1') else 
        y3_phi_fu_404_p4;
    tmp_5_fu_931_p2 <= "1" when (signed(readCount_1_fu_196) < signed(ap_const_lv32_2284)) else "0";
    tmp_8_fu_794_p1 <= ctrl_read_reg_1181(1 - 1 downto 0);
    tmp_9_fu_674_p1 <= tmp_2_mid2_v_fu_666_p3(1 - 1 downto 0);
    tmp_cast_fu_708_p1 <= std_logic_vector(resize(unsigned(tmp_s_fu_702_p2),32));
    tmp_data_V_2_fu_1161_p3 <= 
        result_cast_fu_1157_p1 when (tmp_8_reg_1328(0) = '1') else 
        result_4_2_2_i_cast1_fu_1133_p1;
    tmp_i_15_fu_898_p2 <= "1" when (x_assign_mid2_fu_830_p3 = ap_const_lv7_0) else "0";
    tmp_i_fu_850_p2 <= "1" when (y_assign_reg_469 = ap_const_lv7_0) else "0";
    tmp_i_mid1_fu_844_p2 <= "1" when (y_s_fu_838_p2 = ap_const_lv7_0) else "0";
    tmp_i_mid2_fu_856_p3 <= 
        tmp_i_mid1_fu_844_p2 when (exitcond2_fu_824_p2(0) = '1') else 
        tmp_i_fu_850_p2;
    tmp_last_V_fu_1169_p2 <= "1" when (writeCount_fu_1102_p2 = ap_const_lv32_2110) else "0";
    tmp_s_fu_702_p2 <= std_logic_vector(signed(ap_const_lv7_5B) + signed(x4_cast_fu_698_p1));

    window_1_0_phi_fu_516_p4_assign_proc : process(window_1_1_reg_502, window_1_0_reg_513, ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1333, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1333))) then 
            window_1_0_phi_fu_516_p4 <= window_1_1_reg_502;
        else 
            window_1_0_phi_fu_516_p4 <= window_1_0_reg_513;
        end if; 
    end process;

    window_1_1_2_fu_726_p3 <= 
        lineBuffer_0_q0 when (tmp_9_reg_1224(0) = '1') else 
        lineBuffer_1_q0;

    window_1_1_phi_fu_505_p4_assign_proc : process(window_1_1_reg_502, ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1333, windowRightCol_1_reg_1378, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1333))) then 
            window_1_1_phi_fu_505_p4 <= windowRightCol_1_reg_1378;
        else 
            window_1_1_phi_fu_505_p4 <= window_1_1_reg_502;
        end if; 
    end process;


    window_2_0_phi_fu_494_p4_assign_proc : process(window_2_0_reg_491, ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1333, window_2_1_2_reg_1372, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1333))) then 
            window_2_0_phi_fu_494_p4 <= window_2_1_2_reg_1372;
        else 
            window_2_0_phi_fu_494_p4 <= window_2_0_reg_491;
        end if; 
    end process;

    window_2_2_1_fu_733_p3 <= 
        window_1_2_1_reg_423 when (cond1_reg_1247(0) = '1') else 
        window_1_1_2_fu_726_p3;
    window_2_2_2_fu_740_p3 <= 
        window_1_1_2_fu_726_p3 when (cond1_reg_1247(0) = '1') else 
        window_1_1_1_reg_435;
    window_2_2_4_fu_747_p3 <= 
        window_2_2_fu_164 when (cond1_reg_1247(0) = '1') else 
        window_1_1_2_fu_726_p3;
    window_2_2_5_fu_754_p3 <= 
        window_1_1_2_fu_726_p3 when (cond1_reg_1247(0) = '1') else 
        window_2_1_1_reg_411;
    window_2_2_6_fu_761_p3 <= 
        window_2_2_fu_164 when (cond_mid2_reg_1229(0) = '1') else 
        window_2_2_4_fu_747_p3;
    window_2_2_7_fu_768_p3 <= 
        window_2_1_1_reg_411 when (cond_mid2_reg_1229(0) = '1') else 
        window_2_2_5_fu_754_p3;
    window_2_2_8_fu_775_p3 <= 
        window_2_2_1_fu_733_p3 when (cond_mid2_reg_1229(0) = '1') else 
        window_1_2_1_reg_423;
    window_2_2_9_fu_782_p3 <= 
        window_2_2_2_fu_740_p3 when (cond_mid2_reg_1229(0) = '1') else 
        window_1_1_1_reg_435;
    writeCount_fu_1102_p2 <= std_logic_vector(unsigned(writeCount_1_fu_192) + unsigned(ap_const_lv32_1));
    x1_cast_fu_629_p1 <= std_logic_vector(resize(unsigned(x1_reg_377),32));

    x1_phi_fu_381_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1195, x1_reg_377, x_2_reg_1199)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1195))) then 
            x1_phi_fu_381_p4 <= x_2_reg_1199;
        else 
            x1_phi_fu_381_p4 <= x1_reg_377;
        end if; 
    end process;

    x4_cast_fu_698_p1 <= std_logic_vector(resize(unsigned(x4_mid2_fu_652_p3),7));
    x4_mid2_fu_652_p3 <= 
        ap_const_lv2_1 when (exitcond_fu_646_p2(0) = '1') else 
        x4_reg_447;
    x_1_fu_606_p2 <= std_logic_vector(unsigned(x_phi_fu_369_p4) + unsigned(ap_const_lv7_1));
    x_2_fu_623_p2 <= std_logic_vector(unsigned(x1_phi_fu_381_p4) + unsigned(ap_const_lv7_1));
    x_3_fu_720_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(x4_mid2_fu_652_p3));
    x_4_fu_948_p2 <= std_logic_vector(unsigned(x_assign_mid2_fu_830_p3) + unsigned(ap_const_lv7_1));
    x_assign_cast_fu_892_p1 <= std_logic_vector(resize(unsigned(x_assign_mid2_fu_830_p3),32));
    x_assign_mid2_fu_830_p3 <= 
        ap_const_lv7_0 when (exitcond2_fu_824_p2(0) = '1') else 
        x_assign_reg_480;
    x_cast_fu_612_p1 <= std_logic_vector(resize(unsigned(x_reg_365),32));

    x_phi_fu_369_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1186, x_reg_365, x_1_reg_1190)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1186))) then 
            x_phi_fu_369_p4 <= x_1_reg_1190;
        else 
            x_phi_fu_369_p4 <= x_reg_365;
        end if; 
    end process;


    y3_phi_fu_404_p4_assign_proc : process(y3_reg_400, exitcond_flatten_reg_1210, ap_CS_fsm_pp2_stage0, tmp_2_mid2_v_reg_1219, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (ap_const_lv1_0 = exitcond_flatten_reg_1210))) then 
            y3_phi_fu_404_p4 <= tmp_2_mid2_v_reg_1219;
        else 
            y3_phi_fu_404_p4 <= y3_reg_400;
        end if; 
    end process;

    y9_fu_660_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(y3_phi_fu_404_p4));
    y_assign_mid2_fu_884_p3 <= 
        y_s_fu_838_p2 when (exitcond2_fu_824_p2(0) = '1') else 
        y_assign_reg_469;
    y_s_fu_838_p2 <= std_logic_vector(unsigned(y_assign_reg_469) + unsigned(ap_const_lv7_1));
end behav;
