Z. Alkhalifa , V. S. S. Nair , N. Krishnamurthy , J. A. Abraham, Design and Evaluation of System-Level Checks for On-Line Control Flow Error Detection, IEEE Transactions on Parallel and Distributed Systems, v.10 n.6, p.627-641, June 1999[doi>10.1109/71.774911]
Saurabh Bagchi , Y Liu , Keith Whisnant , Zbigniew Kalbarczyk , Ravishankar K. Iyer , Y. Levendel , Larry Votta, A Framework for Database Audit and Control Flow Checking for a Wireless Telephone Network Controller, Proceedings of the 2001 International Conference on Dependable Systems and Networks (formerly: FTCS), p.225-234, July 01-04, 2001
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Delord, X. and Saucier, G. 1990. Control flow checking in pipelined RISC microprocessors: The Motorola MC88100 case study. In Proceedings of the Euro-Micro Workshop on Real-Time. IEEE, Los Alamitos, CA, 162--169.
Delord, X. and Saucier, G. 1991. Formalizing signature analysis for control flow checking of pipelined RISC microprocessors. In Proceedings of International Test Conference. IEEE, Los Alamitos, CA, 936--945.
Eschermann, B. 1992. On combining offline BIST and online control flow checking. In Proceedings of the 22nd International Symposium on Fault-Tolerant Computing. IEEE, Los Alamitos, CA, 298--305.
Joseph A. Fisher, Customized instruction-sets for embedded processors, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.253-257, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309923]
Gaisler, J. 1994. Concurrent error-detection and modular fault-tolerance in a 32-bit processing core for embedded space flight applications. In Proceedings of the 24th Annual International Symposium on Fault-Tolerant Computing. IEEE, Los Alamitos, CA, 128--130.
Goloubeva, O., Rebaudengo, M., Reorda, M., and Violante, M. 2005. Improved software-based processor control-flow errors detection technique. In Proceedings of the Annual Reliability and Maintainability Symposium. IEEE, Los Alamitos, CA, 583--589.
O. Goloubeva , M. Rebaudengo , M. Sonza Reorda , M. Violante, Soft-Error Detection Using Control Flow Assertions, Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.581, November 03-05, 2003
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
G. A. Kanawati , V. S. S. Nair , N. Krishnamurthy , J. A. Abraham, Evaluation of integrated system-level checks for on-line error detection, Proceedings of the 2nd International Computer Performance and Dependability Symposium (IPDS '96), p.292, September 04-06, 1996
Leveugle, R., Michel, T., and Saucier, G. 1990. Design of microprocessors with built-in online test. In Proceedings of the 20th International Symposium on Fault-Tolerant Computing. IEEE, Los Alamitos, CA, 450--456.
Lu, D. J. 1982. Watchdog processors and structural integrity checking. IEEE Trans. Comput. 31, 7, 681--685.
Michael R. Lyu, Software Fault Tolerance, John Wiley & Sons, Inc., New York, NY, 1995
Madeira, H. and Silva, J. 1991. Online signature learning and checking: Experimental evaluation. In Proceedings of 5th Annual European Computer Conference on Advanced Computer Technology, Reliable Systems and Applications. IEEE, Los Alamitos, CA, 642--643.
Mahmood, A. and McCluskey, E. J. 1988. Concurrent error detection using watchdog processors: A survey. IEEE Trans. Comput. 37, 2, 160--174.
McFearin L. and Nair V.S.S. 1995. Control-flow checking using assertions. In Proceedings of the 5th International Working Conference on Dependable Computing for Critical Applications. IEEE, Los Alamitos, CA, 103--112.
Michel, T., Leveugle, R., Gaume, F., and Roane, R. 1992. An application specific microprocessor with two-level built-in control flow checking capabilities. In Proceedings of the European Conference on Application Specific Integrated Circuits. IEEE, Los Alamitos, CA, 310--313.
Michel, T., Leveugle, R., and Saucier, G. 1991. A new approach to control flow checking without program modification. In Proceedings of the 21st International Symposium on Fault-Tolerant Computing. IEEE, Los Alamitos, CA, 334--341.
Milena Milenkovic , Emil Jovanov, Architectures for run-time verification of code integrity, University of Alabama in Huntsville, Huntsville, AL, 2005
Miremadi, G., Harlsson, J., Gunneflo, U., and Torin, J. 1992. Two software techniques for online error detection. In Proceedings of the 22nd International Symposium on Fault-Tolerant Computing. IEEE, Los Alamitos, CA, 328--335.
Miremadi, G., Ohlsson, J., Rimn, M., and Karlsson, J. 1995. Use of time and address signatures for control flow checking. In Proceedings of the 5th International Working Conference on Dependable Computing for Critical Applications. IEEE, Los Alamitos, CA, 201--221.
Nair V. S. S., Kim H., Krishnamurthy N., and Abraham J. A. 1996. Design and evaluation of automated high-level checks for signal processing applications. In Proceedings of the Advanced Algorithms and Architectures for Signal Processing Conference. IEEE, Los Alamitos, CA, 292--301.
Namjoo, M. 1982. Techniques for concurrent testing of VLSI processor operation. In Proceedings of the International Test Conference. IEEE, Los Alamitos, CA, 461--468.
G. Noubir , B. Y. Choueiry, Algebraic techniques for the optimization of control flow checking, Proceedings of the The Twenty-Sixth Annual International Symposium on Fault-Tolerant Computing (FTCS '96), p.128, June 25-27, 1996
J. Ohlsson , M. Rimen, Implicit Signature Checking, Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing, p.218, June 27-30, 1995
Ohlsson, J., Rimen, M., and Gunneflo, U. 1992. A study of the effects of transient fault injection into a 32-bit RISC with built-in watchdog. In Proceedings of the 22nd International Symposium on Fault-Tolerant Computing. IEEE, Los Alamitos, CA, 316--325.
Jorgen Peddersen , Seng Lin Shee , Andhi Janapsatya , Sri Parameswaran, Rapid Embedded Hardware/Software System Generation, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, p.111-116, January 03-07, 2005[doi>10.1109/ICVD.2005.145]
Ramamurthy, B. and Upadhyaya, S. 1995. Watchdog processor-assisted fast recovery in distributed systems. In Proceedings of the 5th International Working Conference on Dependable Computing for Critical Applications. IEEE, Los Alamitos, CA, 125--134.
Rao, T. 1974. Error Coding for Arithmetic Processors. Academic Press, Orlando, FL.
Saxena, N. and McCluskey, E. 1990. Control-flow checking using watchdog assists and extended-precision checksums. IEEE Trans. Comput. 39, 4, 554--558.
Schuette, M. A. and Shen, J. P. 1987. Processor control flow monitoring using signature instruction streams. IEEE Trans. Comput. 36, 3, 264--276.
Schuette, M. A., Shen, J. P., Siewiorek, D. P., and Zhu, Y. X. 1986. Experimental evaluation of two concurrent error detection schemes. In Digestions of Papers of the 16th Annual International Symposium of Fault-Tolerant Computing. IEEE, Los Alamitos, CA, 138--143.
Sosnowski, J. 1988. Detection of control-flow errors using signature and checking instructions. In Proceedings of the International Test Conference. IEEE, Los Alamitos, CA, 81--88.
Bjorn De Sutter , Bruno De Bus , Koen De Bosschere, Link-time binary rewriting techniques for program compaction, ACM Transactions on Programming Languages and Systems (TOPLAS), v.27 n.5, p.882-945, September 2005[doi>10.1145/1086642.1086645]
The PEAS Team. 2002. ASIP Meister, Available at http://www.eda-meister.org/asip-meister/.
Upadhyaya, S. and Ramamurthy, B. 1994. Concurrent process monitoring with no reference signatures. IEEE Trans. Comput. 43, 475--480.
Wilken, K. and Shen, J. 1990. Continuous signature monitoring: Low-cost concurrent detection of processor control errors. IEEE Trans. Comput. Aid. Des. Integr. Circuits Syst. 9, 6, 629--641.
Yau, S. S. and Chen, F.-C. 1980. An approach to concurrent control flow checking. IEEE Trans. Softw. Engin. 6, 2, 126--137.
