# Device info: $Id: PIC16F883.dev,v 1.22 2006/10/25 16:41:57 hammersf Exp $
# Macro file info: $Id: 16macro.dev,v 1.4 2006/08/04 20:16:11 nairnj Exp $

format=0.1

#device=PIC16F883
# DOS: DOS-00723
# PS:
# DS:

vpp (range=10.000-12.000  dflt=11.000)
vdd (range=2.000-5.500  dfltrange=4.500-5.500  nominal=5.000)

pgming (memtech=ee tries=1 boundary=4 lvpthresh=4.500)
	wait (pgm=2500 lvpgm=2500 eedata=8000 cfg=2500 userid=2500 erase=6000)
	latches(pgm=4 eedata=1 userid=1 cfg=1 rowerase=16)

pgmmem (region=0x00-0xFFF)
cfgmem (region=0x2007-0x2008)
testmem (region=0x2000-0x20FF)
userid (region=0x2000-0x2003)
eedata (region=0x0-0xff)
devid (region=0x2006-0x2006 idmask=0x3FE0 id=0x2020)
bkbgvectmem (region=0x2004-0x2004)

NumBanks=4
MirrorRegs (0x0-0x0  0x80-0x80  0x100-0x100  0x180-0x180)
MirrorRegs (0x1-0x1  0x101-0x101)
MirrorRegs (0x81-0x81  0x181-0x181)
MirrorRegs (0x2-0x4  0x82-0x84  0x102-0x104  0x182-0x184)
MirrorRegs (0x6-0x6  0x106-0x106)
MirrorRegs (0x86-0x86  0x186-0x186)
MirrorRegs (0xA-0xB  0x8A-0x8B  0x10A-0x10B  0x18A-0x18B)
MirrorRegs (0x70-0x7F  0xF0-0xFF  0x170-0x17F  0x1F0-0x1FF)
UnusedRegs (0x8-0x8)
UnusedRegs (0x88-0x88)
UnusedRegs (0x110-0x11f)
UnusedRegs (0x18e-0x1ef)


sfr (key=INDF addr=0x0 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF' width='8')
sfr (key=TMR0 addr=0x1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=w)
sfr (key=PCL addr=0x2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCL' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=STATUS addr=0x3 size=1 access='rw rw rw r r rw rw rw')
    reset (por='00011xxx' mclr='000qquuu')
    bit (names='IRP RP nTO nPD Z DC C' width='1 2 1 1 1 1 1')
sfr (key=FSR addr=0x4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=rw)
sfr (key=PORTA addr=0x5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0')
    bit (tag=scl names='RA' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=PORTB addr=0x6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0')
    bit (tag=scl names='RB' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=PORTC addr=0x7 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0')
    bit (tag=scl names='RC' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=PORTE addr=0x9 size=1 access='u u u u r u u u')
    reset (por='----x---' mclr='----u---')
    bit (names='- - - - RE3 - - -')
    bit (tag=scl names='RE' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=PCLATH addr=0xA size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - PCLATH' width='1 1 1 5')
    stimulus (scl=rwb type=int regfiles=w pcfiles=rw)
sfr (key=INTCON addr=0xB size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='0000000x' mclr='0000000u')
    bit (names='GIE PEIE TMR0IE INTE RBIE TMR0IF INTF RBIF')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PIR1 addr=0xC size=1 access='u rw r r rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF')
    bit (tag=scl names='PSPIF ADIF - - SSPIF CCP1IF TMR2IF TMR1IF')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PIR2 addr=0xD size=1 access='rw rw rw rw rw rw u rw')
    reset (por='00000000' mclr='00000000')
    bit (names='OSFIF C2IF C1IF EEIF BCLIF ULPWUIF - CCP2IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=TMR1 addr=0xE size=2 flags=j)
# The j flag means all these registers together form one larger register
    bit (names='TMR1' width='16')
    stimulus (scl=rwb type=int regfiles=w)
sfr (key=TMR1L addr=0xE size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1L' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=w)
sfr (key=TMR1H addr=0xF size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1H' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=w)
sfr (key=T1CON addr=0x10 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='uuuuuuuu')
    bit (names='T1GINV TMR1GE T1CKPS T1OSCEN nT1SYNC TMR1CS TMR1ON' width='1 1 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TMR2 addr=0x11 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TMR2' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=w)
sfr (key=T2CON addr=0x12 size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- TOUTPS TMR2ON T2CKPS' width='1 4 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=SSPBUF addr=0x13 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='SSPBUF' width='8')
    stimulus (scl=rwb type=int regfiles=rw pcfiles=rw)
sfr (key=SSPCON addr=0x14 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='WCOL SSPOV SSPEN CKP SSPM' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=CCPR1 addr=0x15 size=2 flags=j)
# The j flag means all these registers together form one larger register
    bit (names='CCPR1' width='16')
    stimulus (scl=rwb type=int regfiles=w)
sfr (key=CCPR1L addr=0x15 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR1L' width='8')
    stimulus (scl=rwb type=int regfiles=w)
sfr (key=CCPR1H addr=0x16 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR1H' width='8')
    stimulus (scl=rwb type=int regfiles=w)
sfr (key=CCP1CON addr=0x17 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='P1M DC1B CCP1M' width='2 2 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=RCSTA addr=0x18 size=1 access='rw rw rw rw rw r r r')
    reset (por='0000000x' mclr='0000000x')
    bit (names='SPEN RX9 SREN CREN ADDEN FERR OERR RX9D')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXREG addr=0x19 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TXREG' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=RCREG addr=0x1A size=1 access='r r r r r r r r')
    reset (por='00000000' mclr='00000000')
    bit (names='RCREG' width='8')
    stimulus (scl=rb regfiles=rp)
sfr (key=CCPR2 addr=0x1B size=2 flags=j)
# The j flag means all these registers together form one larger register
    bit (names='CCPR2' width='16')
    stimulus (scl=rwb type=int regfiles=w)
sfr (key=CCPR2L addr=0x1B size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR2L' width='8')
    stimulus (scl=rwb type=int regfiles=w)
sfr (key=CCPR2H addr=0x1C size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR2H' width='8')
    stimulus (scl=rwb type=int regfiles=w)
sfr (key=CCP2CON addr=0x1D size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - DC2B1 Dc2B0 CCP2M' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=ADRESH addr=0x1E size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='ADRESH' width='8')
    stimulus (scl=rwb type=int)
sfr (key=ADCON0 addr=0x1F size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='ADCS CHS GO/nDONE ADON' width='2 4 1 1')
    bit (tag=scl names='ADCS CHS GO_nDONE ADON' width='2 4 1 1')
    stimulus (scl=rwb regfiles=w)

sfr (key=OPTION_REG addr=0x81 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='nRBPU INTEDG T0CS T0SE PSA PS' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)

sfr (key=TRISA addr=0x85 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0')
    bit (tag=scl names='TRISA' width='8')
    stimulus (scl=rwb regfiles=w)    
sfr (key=TRISB addr=0x86 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0')
    bit (tag=scl names='TRISB' width='8')
    stimulus (scl=rwb regfiles=w)    
sfr (key=TRISC addr=0x87 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISC7 TRISC6 TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0')
    bit (tag=scl names='TRISC' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISE addr=0x89 size=1 access='u u u u r u u u')
    reset (por='----1---' mclr='----1---')
    bit (names='- - - - TRISE3 - - -')
    bit (tag=scl names='TRISE' width='8')
    stimulus (scl=rwb regfiles=w)

sfr (key=PIE1 addr=0x8C size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PIE2 addr=0x8D size=1 access='rw rw rw rw rw rw u rw')
    reset (por='00000000' mclr='00000000')
    bit (names='OSFIE C2IE C1IE EEIE BCLIE ULPWUIE - CCP2IE' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PCON addr=0x8E size=1 access='u u r rw u u rw rw')
    reset (por='--01--qq' mclr='--01--uu')
    bit (names='- - ULPWU SBOREN - - nPOR nBOR')
    stimulus (scl=rwb regfiles=w)
sfr (key=OSCCON addr=0x8F size=1 access='u rw rw rw r r r rw')
    reset (por='-110x000' mclr='-110x000')
    bit (names='- IRFC OSTS HTS LTS SCS' width='1 3 1 1 1 1')
sfr (key=OSCTUNE addr=0x90 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---uuuuu')
    bit (names='- - - TUN' width='1 1 1 5')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=SSPCON2 addr=0x91 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PR2 addr=0x92 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='PR2' width='8')
    stimulus (scl=rwb type=int regfiles=w)
sfr (key=SSPADD addr=0x93 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SSPADD' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=rw)
# Bits are rw so they can be simulated
# sfr (key=SSPSTAT addr=0x94 size=1 access='rw rw r r r r r r')
sfr (key=SSPSTAT addr=0x94 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SMP CKE D/nA P S R/nW UA BF')
# Q: I need access flags on all of these regs:
sfr (key=WPUB addr=0x95 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='WPUB' width='8')
sfr (key=IOCB addr=0x96 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='IOCB' width='8')
sfr (key=VRCON addr=0x97 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='VREN VROE VRR VRSS VR' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXSTA addr=0x98 size=1 access='rw rw rw rw u rw r rw')
    reset (por='0000-010' mclr='0000-010')
    bit (names='CSRC TX9 TXEN SYNC - BRGH TRMT TX9D')
    stimulus (scl=rwb regfiles=w)
sfr (key=SPBRG addr=0x99 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SPBRG' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=SPBRGH addr=0x9A size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SPBRGH' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=PWM1CON addr=0x9B size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PRSEN PDC' width='1 7')
sfr (key=ECCPAS addr=0x9C size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='ECCPASE ECCPAS PSSAC PSSBD' width='1 3 2 2')
    stimulus (scl=rwb)
sfr (key=PSTRCON addr=0x9D size=1 access='u u u rw rw rw rw rw')
    reset (por='---00001' mclr='---00001')
    bit (names='- - - STRSYNC STRD STRC STRB STRA')
sfr (key=ADRESL addr=0x9E size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='ADRESL' width='8')
    stimulus (scl=rwb type=int regfiles=r)
sfr (key=ADCON1 addr=0x9F size=1 access='rw u rw rw u u u u')
    reset (por='00000000' mclr='00000000')
    bit (names='ADFM - VCFG1 VCFG0 - - - -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)


sfr (key=WDTCON addr=0x105 size=1 access='u u u rw rw rw rw rw')
    reset (por='---01000' mclr='---01000')
    bit (names='- - - WDTPS SWDTEN' width='1 1 1 4 1')

sfr (key=CM1CON0 addr=0x107 size=1 access='rw r rw rw rw u rw rw')
    reset (por='0000-000' mclr='0000-000')
    bit (names='C1ON C1OUT C1OE C1POL - C1R C1CH' width='1 1 1 1 1 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=CM2CON0 addr=0x108 size=1 access='rw r rw rw rw u rw rw')
    reset (por='0000-000' mclr='0000-000')
    bit (names='C2ON C2OUT C2OE C2POL - C2R C2CH' width='1 1 1 1 1 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=CM2CON1 addr=0x109 size=1 access='r r rw rw u u rw rw')
    reset (por='00000010' mclr='00000010')
    bit (names='MC1OUT MC2OUT C1RSEL C2RSEL - - T1GSS C2SYNC' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)


sfr (key=EEDATA addr=0x10C size=1 access='rw rw rw rw rw rw rw rw')
# Reset values may be wrong because of discrepancies in the Data Sheet
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='EEDATA' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=EEADR addr=0x10D size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='EEADR' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=EEDATH addr=0x10E size=1 access='u u rw rw rw rw rw rw')
# Reset values may be wrong because of discrepancies in the Data Sheet
    reset (por='--xxxxxx' mclr='--uuuuuu')
    bit (names='- - EEDATH' width='1 1 6')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=EEADRH addr=0x10F size=1 access='u u u rw rw rw rw rw')
    reset (por='---xxxxx' mclr='---uuuuu')
    bit (names='- - - EEADRH' width='1 1 1 5')
    stimulus (scl=rwb regfiles=w pcfiles=rw)


sfr (key=SRCON addr=0x185 size=1 access='rw rw rw rw rw rw u rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SR1 SR0 C1SEN C2REN PULSS PULSR - FVREN' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb)
sfr (key=BAUDCTL addr=0x187 size=1 access='w r u rw rw u rw rw')
    reset (por='01-00-00' mclr='01-00-00')
    bit (names='ABDOVF RCIDL - SCKP BRG16 - WUE ABDEN')
    stimulus (scl=rwb regfiles=w)
sfr (key=ANSEL addr=0x188 size=1 access='u u u rw rw rw rw rw')
    reset (por='---11111' mclr='---11111')
    bit (names='- - - ANS4 ANS3 ANS2 ANS1 ANS0')
    stimulus (scl=rwb regfiles=r)
sfr (key=ANSELH addr=0x189 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--111111' mclr='--111111')
    bit (names='- - ANS13 ANS12 ANS11 ANS10 ANS9 ANS8')
    stimulus (scl=rwb regfiles=r)

sfr (key=EECON1 addr=0x18C size=1 access='rw u u u rw rw rs rs')
    reset (por='x---x000' mclr='u---u000')
    bit (names='EEPGD - - - WRERR WREN WR RD')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=EECON2 addr=0x18D size=1 flags=w access='w w w w w w w w')
    reset (por='--------' mclr='--------')
    bit (names='EECON2' width='8')


                               # -------------------#
#------------------------------# Configuration Bits #------------------------------------#
                               # -------------------#

cfgbits (key=CONFIG addr=0x2007 unused=0x3000)
    illegal (mask=0x48 value=0x48 msg="Current settings of PWRT and BOD are in conflict")
    field (key=OSC mask=0x7 desc="Oscillator")
        setting (req=0x7 value=0x7 desc="External RC Clockout")
        setting (req=0x7 value=0x6 desc="External RC No Clock")
        setting (req=0x7 value=0x5 desc="Internal RC Clockout")
        setting (req=0x7 value=0x4 desc="Internal RC No Clock")
        setting (req=0x7 value=0x3 desc="EC")
        setting (req=0x7 value=0x2 desc="HS")
        setting (req=0x7 value=0x1 desc="XT")
        setting (req=0x7 value=0x0 desc="LP")
    field (key=WDT mask=0x8 desc="Watchdog Timer" min=1)
        setting (req=0x8 value=0x8 desc="On")
        setting (req=0x8 value=0x0 desc="Off")
    field (key=PUT mask=0x10 desc="Power Up Timer")
        setting (req=0x10 value=0x10 desc="Off")
        setting (req=0x10 value=0x0 desc="On")
    field (key=MCLRE mask=0x20 desc="Master Clear Enable")
        setting (req=0x20 value=0x00 desc="RE3 is digital input")
        setting (req=0x20 value=0x20 desc="/MCLR is external")
    field (key=CP mask=0x40 desc="Code Protect")
        setting (req=0x40 value=0x40 desc="Off")
            checksum (type=0x0 protregion=0x00-0x00)
        setting (req=0x40 value=0x00 desc="On")
            checksum (type=0x20 protregion=0x000-0xFFF)
    field (key=CPD mask=0x80 desc="Data EE Read Protect")
        setting (req=0x80 value=0x80 desc="Off")
        setting (req=0x80 value=0x0 desc="On")
   field (key=BODEN mask=0x300 desc="Brown Out Detect")
        setting (req=0x300 value=0x000 desc="BOD and SBOREN disabled")
        setting (req=0x300 value=0x100 desc="SBOREN controls BOR function")
        setting (req=0x300 value=0x200 desc="BOD enabled in run, disabled in sleep, SBOREN disabled")
        setting (req=0x300 value=0x300 desc="BOD Enabled, SBOREN Disabled")
    field (key=IESO mask=0x400 desc="Internal External Switch Over Mode")
        setting (req=0x400 value=0x400 desc="Enabled")
        setting (req=0x400 value=0x0 desc="Disabled")
   field (key=FCMEN mask=0x800 desc="Monitor Clock Fail-safe")
        setting (req=0x800 value=0x800 desc="Enabled")
        setting (req=0x800 value=0x0 desc="Disabled")
    field (key=LVP mask=0x1000 desc="Low Voltage Program")
        setting (req=0x1000 value=0x1000 desc="Enabled")
        setting (req=0x1000 value=0x0 desc="Disabled")
    field (key=BKBUG mask=0x2000 desc="Background Debug" flags=h)
        setting (req=0x800 value=0x2000 desc="Disabled")
        setting (req=0x800 value=0x0 desc="Enabled")

cfgbits (key=CONFIG2 addr=0x2008 unused=0x38FF)
    field (key=WRT mask=0x0600 desc="Self Write Enable")
        setting (req=0x0600 value=0x0000 desc="0000-07ff prot")
        setting (req=0x0600 value=0x0200 desc="0000-03ff prot")
        setting (req=0x0600 value=0x0400 desc="0000-00ff prot")
        setting (req=0x0600 value=0x0600 desc="No protection")
    field (key=BOR4V mask=0x0100 desc="Brown Out Reset Sel Bit")
        setting (req=0x0100 value=0x0000 desc="Brown out at 2.1V")
        setting (req=0x0100 value=0x0100 desc="Brown out at 4.0V")

                               #-------------#
#------------------------------# Peripherals #------------------------------------#
                               #-------------#
#--------------------------------------------------------------------------------
# 				PORTA
#--------------------------------------------------------------------------------
peripheral (key=PORTA sfrs='TRISA PORTA' type=port)
    iopin (key=RA0 dir=inout)
        cnpin (key=C1INN0 notify=CMMUL)
        cnpin (key=C2INN0 notify=CMMUL)
    iopin (key=RA1 dir=inout)
        cnpin (key=C1INN1 notify=CMMUL)
        cnpin (key=C2INN1 notify=CMMUL)
    iopin (key=RA2 dir=inout)
        cnpin (key=C2INP notify=CMMUL)
    iopin (key=RA3 dir=inout)
        cnpin (key=C1INP notify=CMMUL)
    iopin (key=RA4 dir=inout)
    iopin (key=RA5 dir=inout)
    iopin (key=RA6 dir=inout)
    iopin (key=RA7 dir=inout)

#--------------------------------------------------------------------------------
# 				PORTB
#--------------------------------------------------------------------------------
peripheral (key=PORTB sfrs='TRISB PORTB IOCB' type=port)
    iopin (key=RB0 dir=inout)
        extint (key=INT0 enreg=INTCON enmask=0x10 flgreg=INTCON flgmask=0x02 prireg=NONE primask=0x00)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x00 cnkey=PORTIOC0)
    iopin (key=RB1 dir=inout)
        cnpin (key=C1INN3 notify=CMMUL)
        cnpin (key=C2INN3 notify=CMMUL)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x00 cnkey=PORTIOC0)
    iopin (key=RB2 dir=inout)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x00 cnkey=PORTIOC0)
    iopin (key=RB3 dir=inout)
        cnpin (key=C1INN2 notify=CMMUL)
        cnpin (key=C2INN2 notify=CMMUL)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x00 cnkey=PORTIOC0)
    iopin (key=RB4 dir=inout)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x00 cnkey=PORTIOC0)
    iopin (key=RB5 dir=inout)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x00 cnkey=PORTIOC0)
        cnpin (key=T1G notify=TMR1)        
    iopin (key=RB6 dir=inout)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x00 cnkey=PORTIOC0)
    iopin (key=RB7 dir=inout)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x00 cnkey=PORTIOC0)


#--------------------------------------------------------------------------------
# 				PORTC
#--------------------------------------------------------------------------------

peripheral (key=PORTC sfrs='TRISC PORTC' type=port)
    iopin (key=RC0 dir=inout)
    iopin (key=RC1 dir=inout)
        cnpin (key=CCP2CN notify=CCP2)
    iopin (key=RC2 dir=inout)
        cnpin (key=ECCP1CN notify=ECCP1)
    iopin (key=RC3 dir=inout)
    iopin (key=RC4 dir=inout)
    iopin (key=RC5 dir=inout)
    iopin (key=RC6 dir=inout)
    iopin (key=RC7 dir=inout)


#--------------------------------------------------------------------------------
# 				PORTE
#--------------------------------------------------------------------------------

peripheral (key=PORTE sfrs='TRISE PORTE' type=port)
    iopin (key=RE3 dir=in)

#--------------------------------------------------------------------------------
# 				ADC
#--------------------------------------------------------------------------------

peripheral (key=ADC10 sfrs='ADCON0 ADCON1 ANSEL ANSELH ADRESL ADRESH')
    pinfunc (key=AN0 port=RA0 dir=in)
        nextp (nextperiph=CMMUL nextpin=C1INN0)
        nextp (nextperiph=CMMUL nextpin=C2INN0)
    pinfunc (key=AN1 port=RA1 dir=in)
        nextp (nextperiph=CMMUL nextpin=C1INN1)
        nextp (nextperiph=CMMUL nextpin=C2INN1)
    pinfunc (key=AN2 port=RA2 dir=in)
        nextp (nextperiph=TMR0 nextpin=T0CKI)
        nextp (nextperiph=CMMUL nextpin=C2INP)
    pinfunc (key=AN3 port=RA3 dir=in)
        nextp (nextperiph=CMMUL nextpin=C1INP)
    pinfunc (key=AN4 port=RA5 dir=in)
    pinfunc (key=AN8 port=RB2 dir=in)
        nextp (nextperiph=ECCP1 nextpin=ECCPB)
    pinfunc (key=AN9 port=RB3 dir=in)
        nextp (nextperiph=CMMUL nextpin=C1INN2)
        nextp (nextperiph=CMMUL nextpin=C2INN2)
    pinfunc (key=AN10 port=RB1 dir=in)
        nextp (nextperiph=CMMUL nextpin=C1INN3)
        nextp (nextperiph=CMMUL nextpin=C2INN3)
        nextp (nextperiph=ECCP1 nextpin=ECCPC)
    pinfunc (key=AN11 port=RB4 dir=in)
        nextp (nextperiph=ECCP1 nextpin=ECCPD)
    access (key=ADCON0 mode=AD_ADCON0_NO_ADCS)
    access (key=ADCON1 mode=AD_ADCS_ONLY)
    adgodone (key=ADCON0 mask=0x02)
    interrupt (name=ADC enreg=PIE1 enmask=0x40 flgreg=PIR1 flgmask=0x40 prireg=NONE primask=0x00)
    pinfunc (key=AN12 port=RB0 dir=in)
    pinfunc (key=AN13 port=RB5 dir=in)

#--------------------------------------------------------------------------------
# 				UARTs
#--------------------------------------------------------------------------------

peripheral (key=UART1 sfrs='SPBRG RCREG TXREG TXSTA RCSTA SPBRGH BAUDCTL')
    pinfunc (key=U1RX port=RC7 dir=in)
    pinfunc (key=U1TX port=RC6 dir=out)
    interrupt (name=RXINT1 enreg=PIE1 enmask=0x20 flgreg=PIR1 flgmask=0x20 prireg=NONE primask=0x00)
    interrupt (name=TXINT1 enreg=PIE1 enmask=0x10 flgreg=PIR1 flgmask=0x10 prireg=NONE primask=0x00)

#--------------------------------------------------------------------------------
# 				TIMERs
#--------------------------------------------------------------------------------
peripheral (key=TMR0 sfrs='TMR0')
    pinfunc (key=T0CKI port=RA4 dir=in)
    interrupt (name=TMR0INT enreg=INTCON enmask=0x20 flgreg=INTCON flgmask=0x04 prireg=NONE primask=0x00)

peripheral (key=TMR1 sfrs='TMR1H TMR1L T1CON')
    pinfunc (key=T1CKI port=RC0 dir=in)
    pinfunc (key=T1G port=RB5 dir=in)
    interrupt (name=TMR1INT enreg=PIE1 enmask=0x01 flgreg=PIR1 flgmask=0x01 prireg=NONE primask=0x00)

peripheral (key=TMR2 sfrs='TMR2 PR2 T2CON')
    interrupt (name=TMR2INT enreg=PIE1 enmask=0x02 flgreg=PIR1 flgmask=0x02 prireg=NONE primask=0x00)
 
#--------------------------------------------------------------------------------
# 				CCP
#--------------------------------------------------------------------------------

peripheral (key=ECCP1 sfrs='CCP1CON CCPR1L CCPR1H ECCPAS PWM1CON')
    pinfunc (key=ECCPA port=RC2 dir=inout)
    pinfunc (key=ECCPB port=RB2 dir=out)
    pinfunc (key=ECCPC port=RB1 dir=out)
    pinfunc (key=ECCPD port=RB4 dir=out)
    interrupt (name=ECCP1INT enreg=PIE1 enmask=0x04 flgreg=PIR1 flgmask=0x04 prireg=IPR1 primask=0x04)
    timers (addr=0x00 mask=0x00)
        setting (val=0x00 cc=TMR1 pwm=TMR2)
        setting (val=0x00 cc=TMR1 pwm=TMR2)
        setting (val=0x00 cc=TMR1 pwm=TMR2)
        setting (val=0x00 cc=TMR1 pwm=TMR2)    
    

peripheral (key=CCP2 sfrs='CCP2CON CCPR2L CCPR2H')
    pinfunc (key=CCP2 port=RC1 dir=inout)
    interrupt (name=CCP2INT enreg=PIE2 enmask=0x01 flgreg=PIR2 flgmask=0x01 prireg=NONE primask=0x00)
    specialevent (key=ADC10)
    timers (addr=0x0 mask=0x00)
        setting (val=0x00 cc=TMR1 pwm=TMR2)
        setting (val=0x00 cc=TMR1 pwm=TMR2)
        setting (val=0x00 cc=TMR1 pwm=TMR2)
        setting (val=0x00 cc=TMR1 pwm=TMR2)

#--------------------------------------------------------------------------------
# 				OSC
#--------------------------------------------------------------------------------

peripheral (key=OSC sfrs='OSCCON')
    pinfunc (key=OSC2 port=RA6 dir=out)
    pinfunc (key=OSC1 port=RA7 dir=in)


peripheral (key=I2C)

#--------------------------------------------------------------------------------
# 				CORE
#--------------------------------------------------------------------------------

peripheral (key=CORE sfrs='EEDATA EEDATH EEADR EEADRH EECON1 EECON2 PCON WDTCON')
    interrupt (name=EEINT enreg=PIE2 enmask=0x10 flgreg=PIR2 flgmask=0x10 prireg=NONE primask=0x00)

peripheral (key=CMMUL sfrs='CM1CON0 CM2CON0 CM2CON1 VRCON')
    pinfunc (key=C1OUT port=RA4 dir=out)
    pinfunc (key=C1INP port=RA3 dir=in)
    pinfunc (key=C1INN port=multi dir=in)
        portpins (muxaddr=0x107 muxmask=0x03)
            setting (muxval=0x0 port=RA0 dir=in)
            setting (muxval=0x1 port=RA1 dir=in)
            setting (muxval=0x2 port=RB3 dir=in)
            setting (muxval=0x3 port=RB1 dir=in)
    pinfunc (key=C2OUT port=RA5 dir=out)
    pinfunc (key=C2INP port=RA2 dir=in)
    pinfunc (key=C2INN port=multi dir=in)
        portpins (muxaddr=0x108 muxmask=0x03)
            setting (muxval=0x0 port=RA0 dir=in)
            setting (muxval=0x1 port=RA1 dir=in)
            setting (muxval=0x2 port=RB3 dir=in)
            setting (muxval=0x3 port=RB1 dir=in)
    interrupt (name=CMINT enreg=PIE2 enmask=0x20 flgreg=PIR2 flgmask=0x20 prireg=NONE primask=0x00)
    interrupt (name=CM2INT enreg=PIE2 enmask=0x40 flgreg=PIR2 flgmask=0x40 prireg=NONE primask=0x00)

#--------------------------------------------------------------------------------
# 				MCLR
#--------------------------------------------------------------------------------
peripheral (key=MCLR)
    pinfunc (key=MCLR port=RE3 dir=in)

