Fitter report for top
Wed Apr 17 19:44:12 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Wed Apr 17 19:44:12 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; top                                            ;
; Top-level Entity Name              ; altera_max_10                                  ;
; Family                             ; MAX 10                                         ;
; Device                             ; 10M50DAF484C6GES                               ;
; Timing Models                      ; Preliminary                                    ;
; Total logic elements               ; 5,552 / 49,760 ( 11 % )                        ;
;     Total combinational functions  ; 3,836 / 49,760 ( 8 % )                         ;
;     Dedicated logic registers      ; 3,916 / 49,760 ( 8 % )                         ;
; Total registers                    ; 3916                                           ;
; Total pins                         ; 57 / 360 ( 16 % )                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 1,395,712 / 1,677,312 ( 83 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                  ;
; ADC blocks                         ; 0 / 2 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C6GES                      ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 2.5 V                                 ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.7%      ;
;     Processor 3            ;  13.4%      ;
;     Processor 4            ;  13.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                              ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                       ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nios_setup:nios|nios_setup_uart:uart|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; nios_setup:nios|nios_setup_uart:uart|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; nios_setup:nios|nios_setup_uart:uart|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; nios_setup:nios|nios_setup_uart:uart|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; nios_setup:nios|nios_setup_uart:uart|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; nios_setup:nios|nios_setup_uart:uart|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; nios_setup:nios|nios_setup_uart:uart|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; nios_setup:nios|nios_setup_uart:uart|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                            ;
+--------------------+----------------+--------------+------------------------------------------------------------------------+---------------------------------+----------------+
; Name               ; Ignored Entity ; Ignored From ; Ignored To                                                             ; Ignored Value                   ; Ignored Source ;
+--------------------+----------------+--------------+------------------------------------------------------------------------+---------------------------------+----------------+
; Location           ;                ;              ; ADC1IN[1]                                                              ; PIN_F5                          ; QSF Assignment ;
; Location           ;                ;              ; ADC1IN[2]                                                              ; PIN_F4                          ; QSF Assignment ;
; Location           ;                ;              ; ADC1IN[3]                                                              ; PIN_J8                          ; QSF Assignment ;
; Location           ;                ;              ; ADC1IN[4]                                                              ; PIN_J9                          ; QSF Assignment ;
; Location           ;                ;              ; ADC1IN[5]                                                              ; PIN_J4                          ; QSF Assignment ;
; Location           ;                ;              ; ADC1IN[6]                                                              ; PIN_H3                          ; QSF Assignment ;
; Location           ;                ;              ; ADC1IN[7]                                                              ; PIN_K5                          ; QSF Assignment ;
; Location           ;                ;              ; ADC1IN[8]                                                              ; PIN_K6                          ; QSF Assignment ;
; Location           ;                ;              ; ADC2IN[1]                                                              ; PIN_E4                          ; QSF Assignment ;
; Location           ;                ;              ; ADC2IN[2]                                                              ; PIN_J3                          ; QSF Assignment ;
; Location           ;                ;              ; ADC2IN[3]                                                              ; PIN_G4                          ; QSF Assignment ;
; Location           ;                ;              ; ADC2IN[4]                                                              ; PIN_F3                          ; QSF Assignment ;
; Location           ;                ;              ; ADC2IN[5]                                                              ; PIN_H4                          ; QSF Assignment ;
; Location           ;                ;              ; ADC2IN[6]                                                              ; PIN_G3                          ; QSF Assignment ;
; Location           ;                ;              ; ADC2IN[7]                                                              ; PIN_K4                          ; QSF Assignment ;
; Location           ;                ;              ; ADC2IN[8]                                                              ; PIN_E3                          ; QSF Assignment ;
; Location           ;                ;              ; CLK_DDR3_100_n                                                         ; PIN_N15                         ; QSF Assignment ;
; Location           ;                ;              ; CLK_DDR3_100_p                                                         ; PIN_N14                         ; QSF Assignment ;
; Location           ;                ;              ; CLK_LVDS_125_n                                                         ; PIN_R11                         ; QSF Assignment ;
; Location           ;                ;              ; DAC_DIN                                                                ; PIN_A8                          ; QSF Assignment ;
; Location           ;                ;              ; DAC_SCLK                                                               ; PIN_A7                          ; QSF Assignment ;
; Location           ;                ;              ; DAC_SYNC                                                               ; PIN_B10                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[0]                                                              ; PIN_V20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[10]                                                             ; PIN_Y20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[11]                                                             ; PIN_E20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[12]                                                             ; PIN_J14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[13]                                                             ; PIN_C22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[1]                                                              ; PIN_D19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[2]                                                              ; PIN_A21                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[3]                                                              ; PIN_U20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[4]                                                              ; PIN_C20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[5]                                                              ; PIN_F19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[6]                                                              ; PIN_E21                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[7]                                                              ; PIN_B20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[8]                                                              ; PIN_D22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[9]                                                              ; PIN_E22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_BA[0]                                                             ; PIN_V22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_BA[1]                                                             ; PIN_N18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_BA[2]                                                             ; PIN_W22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_CASN[0]                                                           ; PIN_U19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_CKE[0]                                                            ; PIN_W20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_CLK_n[0]                                                          ; PIN_E18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_CLK_p[0]                                                          ; PIN_D18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_CSN[0]                                                            ; PIN_Y22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DM[0]                                                             ; PIN_J15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DM[1]                                                             ; PIN_N19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DM[2]                                                             ; PIN_T18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_n[0]                                                          ; PIN_K15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_n[1]                                                          ; PIN_L15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_n[2]                                                          ; PIN_P18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_p[0]                                                          ; PIN_K14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_p[1]                                                          ; PIN_L14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_p[2]                                                          ; PIN_R18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[0]                                                             ; PIN_J18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[10]                                                            ; PIN_M20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[11]                                                            ; PIN_M14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[12]                                                            ; PIN_L18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[13]                                                            ; PIN_M15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[14]                                                            ; PIN_L19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[15]                                                            ; PIN_N20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[16]                                                            ; PIN_R14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[17]                                                            ; PIN_P19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[18]                                                            ; PIN_P14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[19]                                                            ; PIN_R20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[1]                                                             ; PIN_K20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[20]                                                            ; PIN_R15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[21]                                                            ; PIN_T19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[22]                                                            ; PIN_P15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[23]                                                            ; PIN_P20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[2]                                                             ; PIN_H18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[3]                                                             ; PIN_K18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[4]                                                             ; PIN_H19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[5]                                                             ; PIN_J20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[6]                                                             ; PIN_H20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[7]                                                             ; PIN_K19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[8]                                                             ; PIN_L20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[9]                                                             ; PIN_M18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_ODT[0]                                                            ; PIN_W19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_RASN[0]                                                           ; PIN_V18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_RESETn                                                            ; PIN_B22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_WEN[0]                                                            ; PIN_Y21                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_SCL                                                               ; PIN_A10                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_SDA                                                               ; PIN_B15                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_CLK                                                            ; PIN_D6                          ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_DE                                                             ; PIN_C10                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[0]                                                           ; PIN_A17                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[10]                                                          ; PIN_C11                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[11]                                                          ; PIN_A11                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[12]                                                          ; PIN_A20                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[13]                                                          ; PIN_H13                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[14]                                                          ; PIN_E14                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[15]                                                          ; PIN_D12                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[16]                                                          ; PIN_C12                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[17]                                                          ; PIN_C19                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[18]                                                          ; PIN_C18                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[19]                                                          ; PIN_B19                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[1]                                                           ; PIN_A18                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[20]                                                          ; PIN_B17                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[21]                                                          ; PIN_B16                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[22]                                                          ; PIN_C16                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[23]                                                          ; PIN_A15                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[2]                                                           ; PIN_A12                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[3]                                                           ; PIN_F16                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[4]                                                           ; PIN_A16                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[5]                                                           ; PIN_B12                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[6]                                                           ; PIN_F15                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[7]                                                           ; PIN_B11                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[8]                                                           ; PIN_A13                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[9]                                                           ; PIN_C15                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_HS                                                             ; PIN_A19                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_INT                                                            ; PIN_D15                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_VS                                                             ; PIN_J12                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_IN0                                                           ; PIN_N4                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_IN_n[1]                                                       ; PIN_AB21                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_IN_n[2]                                                       ; PIN_V9                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_IN_p[1]                                                       ; PIN_AA20                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_IN_p[2]                                                       ; PIN_V10                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_OUT0                                                          ; PIN_AA13                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_OUT_n[1]                                                      ; PIN_R13                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_OUT_n[2]                                                      ; PIN_V14                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_OUT_p[1]                                                      ; PIN_P13                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_OUT_p[2]                                                      ; PIN_W15                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_D[0]                                                              ; PIN_Y7                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_D[1]                                                              ; PIN_Y8                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_D[2]                                                              ; PIN_AB2                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_D[3]                                                              ; PIN_AB3                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_PRSNTn                                                            ; PIN_AB14                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[0]                                                         ; PIN_V4                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[10]                                                        ; PIN_AA15                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[11]                                                        ; PIN_AB16                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[12]                                                        ; PIN_AB17                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[13]                                                        ; PIN_W11                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[14]                                                        ; PIN_AB10                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[15]                                                        ; PIN_AB12                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[16]                                                        ; PIN_AB19                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[2]                                                         ; PIN_AA1                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[3]                                                         ; PIN_AA8                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[4]                                                         ; PIN_AA9                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[5]                                                         ; PIN_AB6                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[6]                                                         ; PIN_Y3                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[7]                                                         ; PIN_AA5                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[8]                                                         ; PIN_W12                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[9]                                                         ; PIN_AA14                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[0]                                                         ; PIN_V5                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[10]                                                        ; PIN_Y16                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[11]                                                        ; PIN_AA16                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[12]                                                        ; PIN_AB18                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[13]                                                        ; PIN_Y11                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[14]                                                        ; PIN_AB11                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[15]                                                        ; PIN_AB13                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[16]                                                        ; PIN_AB20                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[1]                                                         ; PIN_Y2                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[2]                                                         ; PIN_AA2                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[3]                                                         ; PIN_AB8                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[4]                                                         ; PIN_AB9                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[5]                                                         ; PIN_AB7                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[6]                                                         ; PIN_Y4                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[7]                                                         ; PIN_AB5                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[8]                                                         ; PIN_W13                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_p[9]                                                         ; PIN_AB15                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_SCL                                                               ; PIN_Y18                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_SDA                                                               ; PIN_AA19                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[0]                                                         ; PIN_W4                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[10]                                                        ; PIN_U15                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[11]                                                        ; PIN_V15                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[12]                                                        ; PIN_W17                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[13]                                                        ; PIN_V11                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[14]                                                        ; PIN_R12                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[15]                                                        ; PIN_AA11                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[16]                                                        ; PIN_AA17                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[1]                                                         ; PIN_U6                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[2]                                                         ; PIN_W5                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[3]                                                         ; PIN_W7                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[4]                                                         ; PIN_Y10                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[5]                                                         ; PIN_AA6                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[6]                                                         ; PIN_R10                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[7]                                                         ; PIN_W9                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[8]                                                         ; PIN_V13                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[9]                                                         ; PIN_Y13                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[0]                                                         ; PIN_W3                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[10]                                                        ; PIN_V16                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[11]                                                        ; PIN_W16                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[12]                                                        ; PIN_V17                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[13]                                                        ; PIN_V12                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[14]                                                        ; PIN_P12                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[15]                                                        ; PIN_AA12                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[16]                                                        ; PIN_Y17                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[1]                                                         ; PIN_U7                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[2]                                                         ; PIN_W6                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[3]                                                         ; PIN_W8                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[4]                                                         ; PIN_AA10                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[5]                                                         ; PIN_AA7                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[6]                                                         ; PIN_P10                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[7]                                                         ; PIN_W10                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[8]                                                         ; PIN_W14                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_p[9]                                                         ; PIN_Y14                         ; QSF Assignment ;
; Location           ;                ;              ; IP_SEQURITY                                                            ; PIN_E6                          ; QSF Assignment ;
; Location           ;                ;              ; JTAG_SAFE                                                              ; PIN_D7                          ; QSF Assignment ;
; Location           ;                ;              ; PMODA_IO[0]                                                            ; PIN_C7                          ; QSF Assignment ;
; Location           ;                ;              ; PMODA_IO[1]                                                            ; PIN_C8                          ; QSF Assignment ;
; Location           ;                ;              ; PMODA_IO[2]                                                            ; PIN_A6                          ; QSF Assignment ;
; Location           ;                ;              ; PMODA_IO[3]                                                            ; PIN_B7                          ; QSF Assignment ;
; Location           ;                ;              ; PMODA_IO[4]                                                            ; PIN_D8                          ; QSF Assignment ;
; Location           ;                ;              ; PMODA_IO[5]                                                            ; PIN_A4                          ; QSF Assignment ;
; Location           ;                ;              ; PMODA_IO[6]                                                            ; PIN_A5                          ; QSF Assignment ;
; Location           ;                ;              ; PMODA_IO[7]                                                            ; PIN_E9                          ; QSF Assignment ;
; Location           ;                ;              ; PMODB_IO[0]                                                            ; PIN_E8                          ; QSF Assignment ;
; Location           ;                ;              ; PMODB_IO[1]                                                            ; PIN_D5                          ; QSF Assignment ;
; Location           ;                ;              ; PMODB_IO[2]                                                            ; PIN_B5                          ; QSF Assignment ;
; Location           ;                ;              ; PMODB_IO[3]                                                            ; PIN_C4                          ; QSF Assignment ;
; Location           ;                ;              ; PMODB_IO[4]                                                            ; PIN_A2                          ; QSF Assignment ;
; Location           ;                ;              ; PMODB_IO[5]                                                            ; PIN_A3                          ; QSF Assignment ;
; Location           ;                ;              ; PMODB_IO[6]                                                            ; PIN_B4                          ; QSF Assignment ;
; Location           ;                ;              ; PMODB_IO[7]                                                            ; PIN_B3                          ; QSF Assignment ;
; Location           ;                ;              ; QSPI_CLK                                                               ; PIN_B2                          ; QSF Assignment ;
; Location           ;                ;              ; QSPI_CSn                                                               ; PIN_C2                          ; QSF Assignment ;
; Location           ;                ;              ; QSPI_IO[0]                                                             ; PIN_C6                          ; QSF Assignment ;
; Location           ;                ;              ; QSPI_IO[1]                                                             ; PIN_C3                          ; QSF Assignment ;
; Location           ;                ;              ; QSPI_IO[2]                                                             ; PIN_C5                          ; QSF Assignment ;
; Location           ;                ;              ; QSPI_IO[3]                                                             ; PIN_B1                          ; QSF Assignment ;
; Location           ;                ;              ; UART_RX                                                                ; PIN_Y19                         ; QSF Assignment ;
; Location           ;                ;              ; UART_TX                                                                ; PIN_W18                         ; QSF Assignment ;
; Location           ;                ;              ; USB_ADDR[0]                                                            ; PIN_D17                         ; QSF Assignment ;
; Location           ;                ;              ; USB_ADDR[1]                                                            ; PIN_E13                         ; QSF Assignment ;
; Location           ;                ;              ; USB_CLK                                                                ; PIN_H11                         ; QSF Assignment ;
; Location           ;                ;              ; USB_DATA[0]                                                            ; PIN_B14                         ; QSF Assignment ;
; Location           ;                ;              ; USB_DATA[1]                                                            ; PIN_E15                         ; QSF Assignment ;
; Location           ;                ;              ; USB_DATA[2]                                                            ; PIN_E16                         ; QSF Assignment ;
; Location           ;                ;              ; USB_DATA[3]                                                            ; PIN_H14                         ; QSF Assignment ;
; Location           ;                ;              ; USB_DATA[4]                                                            ; PIN_J13                         ; QSF Assignment ;
; Location           ;                ;              ; USB_DATA[5]                                                            ; PIN_C13                         ; QSF Assignment ;
; Location           ;                ;              ; USB_DATA[6]                                                            ; PIN_C14                         ; QSF Assignment ;
; Location           ;                ;              ; USB_DATA[7]                                                            ; PIN_A14                         ; QSF Assignment ;
; Location           ;                ;              ; USB_EMPTY                                                              ; PIN_C17                         ; QSF Assignment ;
; Location           ;                ;              ; USB_FULL                                                               ; PIN_H12                         ; QSF Assignment ;
; Location           ;                ;              ; USB_OEn                                                                ; PIN_A9                          ; QSF Assignment ;
; Location           ;                ;              ; USB_RDn                                                                ; PIN_D13                         ; QSF Assignment ;
; Location           ;                ;              ; USB_RESETn                                                             ; PIN_B8                          ; QSF Assignment ;
; Location           ;                ;              ; USB_SCL                                                                ; PIN_J11                         ; QSF Assignment ;
; Location           ;                ;              ; USB_SDA                                                                ; PIN_E12                         ; QSF Assignment ;
; Location           ;                ;              ; USB_WRn                                                                ; PIN_D14                         ; QSF Assignment ;
; Location           ;                ;              ; USER_DIPSW[0]                                                          ; PIN_H21                         ; QSF Assignment ;
; Location           ;                ;              ; USER_DIPSW[1]                                                          ; PIN_H22                         ; QSF Assignment ;
; Location           ;                ;              ; USER_DIPSW[2]                                                          ; PIN_J21                         ; QSF Assignment ;
; Location           ;                ;              ; USER_DIPSW[3]                                                          ; PIN_J22                         ; QSF Assignment ;
; Location           ;                ;              ; USER_DIPSW[4]                                                          ; PIN_G19                         ; QSF Assignment ;
; Location           ;                ;              ; hSMC_RX_D_n[1]                                                         ; PIN_Y1                          ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC1IN[1]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC1IN[2]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC1IN[3]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC1IN[4]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC1IN[5]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC1IN[6]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC1IN[7]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC1IN[8]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC2IN[1]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC2IN[2]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC2IN[3]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC2IN[4]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC2IN[5]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC2IN[6]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC2IN[7]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; ADC2IN[8]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DAC_DIN                                                                ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DAC_SCLK                                                               ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DAC_SYNC                                                               ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_A[0]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_A[10]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_A[11]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_A[12]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_A[13]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_A[1]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_A[2]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_A[3]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_A[4]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_A[5]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_A[6]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_A[8]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_A[9]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_BA[0]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_BA[1]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_BA[2]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_CKE[0]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_CLK_n[0]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_CLK_p[0]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DM[0]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DM[1]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DM[2]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQS_n[0]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQS_n[1]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQS_n[2]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQS_p[0]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQS_p[1]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQS_p[2]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[0]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[10]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[11]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[12]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[13]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[14]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[15]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[16]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[17]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[18]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[19]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[1]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[20]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[21]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[22]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[23]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[2]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[3]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[4]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[5]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[6]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[7]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[8]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_DQ[9]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_ODT[0]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; DDR3_RESETn                                                            ; 1.5V                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_SCL                                                               ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_SDA                                                               ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_CLK                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_DE                                                             ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[0]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[10]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[11]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[12]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[13]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[14]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[15]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[16]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[17]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[18]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[19]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[1]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[20]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[21]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[22]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[23]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[2]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[3]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[4]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[5]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[6]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[7]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[8]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_D[9]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_HS                                                             ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_INT                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HDMI_TX_VS                                                             ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_CLK_IN0                                                           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_CLK_IN_p[1]                                                       ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_CLK_IN_p[2]                                                       ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_CLK_OUT0                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_CLK_OUT_p[1]                                                      ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_CLK_OUT_p[2]                                                      ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_D[0]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_D[1]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_D[2]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_D[3]                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_PRSNTn                                                            ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_n[0]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_n[2]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_n[3]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_n[4]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_n[5]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_n[6]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[0]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[10]                                                        ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[11]                                                        ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[12]                                                        ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[13]                                                        ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[14]                                                        ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[15]                                                        ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[16]                                                        ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[1]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[2]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[3]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[4]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[5]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[6]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[7]                                                         ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[8]                                                         ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_RX_D_p[9]                                                         ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_SCL                                                               ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_SDA                                                               ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_n[0]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_n[1]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_n[2]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_n[3]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_n[4]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_n[5]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_n[6]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[0]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[10]                                                        ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[11]                                                        ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[12]                                                        ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[13]                                                        ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[14]                                                        ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[15]                                                        ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[16]                                                        ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[1]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[2]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[3]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[4]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[5]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[6]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[7]                                                         ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[8]                                                         ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; HSMC_TX_D_p[9]                                                         ; LVDS                            ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; IP_SEQURITY                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; JTAG_SAFE                                                              ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODA_IO[0]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODA_IO[1]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODA_IO[2]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODA_IO[3]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODA_IO[4]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODA_IO[5]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODA_IO[6]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODA_IO[7]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODB_IO[0]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODB_IO[1]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODB_IO[2]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODB_IO[3]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODB_IO[4]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODB_IO[5]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODB_IO[6]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; PMODB_IO[7]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; QSPI_CLK                                                               ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; QSPI_CSn                                                               ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; QSPI_IO[0]                                                             ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; QSPI_IO[1]                                                             ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; QSPI_IO[2]                                                             ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; QSPI_IO[3]                                                             ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; UART_RX                                                                ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; UART_TX                                                                ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_ADDR[0]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_ADDR[1]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_CLK                                                                ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_DATA[0]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_DATA[1]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_DATA[2]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_DATA[3]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_DATA[4]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_DATA[5]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_DATA[6]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_DATA[7]                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_EMPTY                                                              ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_FULL                                                               ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_OEn                                                                ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_RDn                                                                ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_RESETn                                                             ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_SCL                                                                ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_SDA                                                                ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USB_WRn                                                                ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USER_DIPSW[0]                                                          ; 1.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USER_DIPSW[1]                                                          ; 1.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USER_DIPSW[2]                                                          ; 1.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USER_DIPSW[3]                                                          ; 1.5 V                           ; QSF Assignment ;
; I/O Standard       ; altera_max_10  ;              ; USER_DIPSW[4]                                                          ; 1.5 V                           ; QSF Assignment ;
; Global Signal      ; altera_max_10  ;              ; ddr3_example_i|if0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] ; OFF                             ; QSF Assignment ;
; Global Signal      ; altera_max_10  ;              ; ddr3_example_i|if0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] ; OFF                             ; QSF Assignment ;
; Global Signal      ; altera_max_10  ;              ; ddr3_example_i|if0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] ; OFF                             ; QSF Assignment ;
; Global Signal      ; altera_max_10  ;              ; ddr3_example_i|if0|p0|umemphy|ureset|phy_reset_n                       ; OFF                             ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_A[0]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_A[10]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_A[11]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_A[12]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_A[13]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_A[1]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_A[2]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_A[3]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_A[4]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_A[5]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_A[6]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_A[8]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_A[9]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_BA[0]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_BA[1]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_BA[2]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_CKE[0]                                                            ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_ODT[0]                                                            ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; altera_max_10  ;              ; DDR3_RESETn                                                            ; MAXIMUM CURRENT                 ; QSF Assignment ;
; DM Pin             ; altera_max_10  ;              ; DDR3_DM[0]                                                             ; ON                              ; QSF Assignment ;
; DM Pin             ; altera_max_10  ;              ; DDR3_DM[1]                                                             ; ON                              ; QSF Assignment ;
; DM Pin             ; altera_max_10  ;              ; DDR3_DM[2]                                                             ; ON                              ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_CLK_n[0]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_CLK_p[0]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DM[0]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DM[1]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DM[2]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQS_n[0]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQS_n[1]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQS_n[2]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQS_p[0]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQS_p[1]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQS_p[2]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[0]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[10]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[11]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[12]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[13]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[14]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[15]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[16]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[17]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[18]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[19]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[1]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[20]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[21]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[22]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[23]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[2]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[3]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[4]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[5]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[6]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[7]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[8]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; altera_max_10  ;              ; DDR3_DQ[9]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
+--------------------+----------------+--------------+------------------------------------------------------------------------+---------------------------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8191 ) ; 0.00 % ( 0 / 8191 )        ; 0.00 % ( 0 / 8191 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8191 ) ; 0.00 % ( 0 / 8191 )        ; 0.00 % ( 0 / 8191 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4613 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 299 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 3271 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/output_files/top.pin.


+------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Total logic elements                        ; 5,552 / 49,760 ( 11 % )        ;
;     -- Combinational with no register       ; 1636                           ;
;     -- Register only                        ; 1716                           ;
;     -- Combinational with a register        ; 2200                           ;
;                                             ;                                ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 2376                           ;
;     -- 3 input functions                    ; 788                            ;
;     -- <=2 input functions                  ; 672                            ;
;     -- Register only                        ; 1716                           ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 3485                           ;
;     -- arithmetic mode                      ; 351                            ;
;                                             ;                                ;
; Total registers*                            ; 3,916 / 51,509 ( 8 % )         ;
;     -- Dedicated logic registers            ; 3,916 / 49,760 ( 8 % )         ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )              ;
;                                             ;                                ;
; Total LABs:  partially or completely used   ; 523 / 3,110 ( 17 % )           ;
; Virtual pins                                ; 0                              ;
; I/O pins                                    ; 57 / 360 ( 16 % )              ;
;     -- Clock pins                           ; 4 / 8 ( 50 % )                 ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )                ;
;                                             ;                                ;
; M9Ks                                        ; 174 / 182 ( 96 % )             ;
; UFM blocks                                  ; 0 / 1 ( 0 % )                  ;
; ADC blocks                                  ; 0 / 2 ( 0 % )                  ;
; Total block memory bits                     ; 1,395,712 / 1,677,312 ( 83 % ) ;
; Total block memory implementation bits      ; 1,603,584 / 1,677,312 ( 96 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )                ;
; PLLs                                        ; 0 / 4 ( 0 % )                  ;
; Global signals                              ; 7                              ;
;     -- Global clocks                        ; 7 / 20 ( 35 % )                ;
; JTAGs                                       ; 1 / 1 ( 100 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                  ;
; Remote update blocks                        ; 0 / 1 ( 0 % )                  ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                  ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )                  ;
; Average interconnect usage (total/H/V)      ; 4.8% / 4.5% / 5.2%             ;
; Peak interconnect usage (total/H/V)         ; 15.1% / 15.6% / 17.3%          ;
; Maximum fan-out                             ; 1548                           ;
; Highest non-global fan-out                  ; 486                            ;
; Total fan-out                               ; 31364                          ;
; Average fan-out                             ; 3.21                           ;
+---------------------------------------------+--------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                            ; Low                            ;
;                                             ;                      ;                       ;                                ;                                ;
; Total logic elements                        ; 2954 / 49760 ( 6 % ) ; 207 / 49760 ( < 1 % ) ; 2391 / 49760 ( 5 % )           ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 1374                 ; 97                    ; 165                            ; 0                              ;
;     -- Register only                        ; 200                  ; 18                    ; 1498                           ; 0                              ;
;     -- Combinational with a register        ; 1380                 ; 92                    ; 728                            ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 1812                 ; 85                    ; 479                            ; 0                              ;
;     -- 3 input functions                    ; 456                  ; 60                    ; 272                            ; 0                              ;
;     -- <=2 input functions                  ; 486                  ; 44                    ; 142                            ; 0                              ;
;     -- Register only                        ; 200                  ; 18                    ; 1498                           ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Logic elements by mode                      ;                      ;                       ;                                ;                                ;
;     -- normal mode                          ; 2506                 ; 180                   ; 799                            ; 0                              ;
;     -- arithmetic mode                      ; 248                  ; 9                     ; 94                             ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Total registers                             ; 1580                 ; 110                   ; 2226                           ; 0                              ;
;     -- Dedicated logic registers            ; 1580 / 49760 ( 3 % ) ; 110 / 49760 ( < 1 % ) ; 2226 / 49760 ( 4 % )           ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                     ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 225 / 3110 ( 7 % )   ; 18 / 3110 ( < 1 % )   ; 290 / 3110 ( 9 % )             ; 0 / 3110 ( 0 % )               ;
;                                             ;                      ;                       ;                                ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 57                   ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )      ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 142336               ; 0                     ; 1253376                        ; 0                              ;
; Total RAM block bits                        ; 193536               ; 0                     ; 1410048                        ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 21 / 182 ( 11 % )    ; 0 / 182 ( 0 % )       ; 153 / 182 ( 84 % )             ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 6 / 24 ( 25 % )      ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
;                                             ;                      ;                       ;                                ;                                ;
; Connections                                 ;                      ;                       ;                                ;                                ;
;     -- Input Connections                    ; 274                  ; 168                   ; 3171                           ; 0                              ;
;     -- Registered Input Connections         ; 131                  ; 118                   ; 2262                           ; 0                              ;
;     -- Output Connections                   ; 3098                 ; 481                   ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 246                  ; 481                   ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Internal Connections                        ;                      ;                       ;                                ;                                ;
;     -- Total Connections                    ; 18059                ; 1472                  ; 15504                          ; 4                              ;
;     -- Registered Connections               ; 6137                 ; 1098                  ; 10009                          ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; External Connections                        ;                      ;                       ;                                ;                                ;
;     -- Top                                  ; 202                  ; 326                   ; 2844                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 326                  ; 26                    ; 297                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 2844                 ; 297                   ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                     ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Partition Interface                         ;                      ;                       ;                                ;                                ;
;     -- Input Ports                          ; 70                   ; 111                   ; 528                            ; 0                              ;
;     -- Output Ports                         ; 162                  ; 128                   ; 321                            ; 0                              ;
;     -- Bidir Ports                          ; 1                    ; 0                     ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Registered Ports                            ;                      ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                     ; 7                              ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 68                    ; 307                            ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Port Connectivity                           ;                      ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 2                     ; 73                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 45                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 21                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 84                    ; 157                            ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 89                    ; 171                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 75                    ; 309                            ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK_10_ADC        ; N5    ; 2        ; 0            ; 23           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; CLK_25_MAX10      ; M8    ; 2        ; 0            ; 18           ; 14           ; 1548                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; CLK_50_MAX10      ; M9    ; 2        ; 0            ; 18           ; 21           ; 783                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; CLK_LVDS_125_p    ; P11   ; 3        ; 34           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; CLK_LVDS_125_p(n) ; R11   ; 3        ; 31           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; CPU_RESETn        ; D9    ; 8        ; 31           ; 39           ; 7            ; 77                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; ENETA_INTn        ; V7    ; 3        ; 20           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RESETn      ; V8    ; 3        ; 20           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_CLK      ; P3    ; 2        ; 0            ; 16           ; 14           ; 130                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_COL      ; P1    ; 2        ; 0            ; 13           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_CRS      ; N8    ; 2        ; 0            ; 13           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_DV       ; T2    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_D[0]     ; N9    ; 2        ; 0            ; 13           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_D[1]     ; T1    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_D[2]     ; N1    ; 2        ; 0            ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_D[3]     ; T3    ; 2        ; 0            ; 12           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_RX_ER       ; U2    ; 2        ; 0            ; 12           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETA_TX_CLK      ; E10   ; 8        ; 36           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; ENETB_INTn        ; AA3   ; 3        ; 26           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RESETn      ; AB4   ; 3        ; 26           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_CLK      ; R3    ; 2        ; 0            ; 16           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_COL      ; N2    ; 2        ; 0            ; 18           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_CRS      ; N3    ; 2        ; 0            ; 18           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_DV       ; R1    ; 2        ; 0            ; 3            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_D[0]     ; P8    ; 2        ; 0            ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_D[1]     ; M1    ; 2        ; 0            ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_D[2]     ; M2    ; 2        ; 0            ; 16           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_D[3]     ; R7    ; 2        ; 0            ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_RX_ER       ; R2    ; 2        ; 0            ; 3            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ENETB_TX_CLK      ; E11   ; 8        ; 36           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; USER_PB[0]        ; L22   ; 5        ; 78           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; USER_PB[1]        ; M21   ; 5        ; 78           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; USER_PB[2]        ; M22   ; 5        ; 78           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; USER_PB[3]        ; N21   ; 5        ; 78           ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ENETA_GTX_CLK     ; T5    ; 2        ; 0            ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETA_LED_LINK100 ; R9    ; 3        ; 22           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETA_TX_D[0]     ; R5    ; 2        ; 0            ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETA_TX_D[1]     ; P5    ; 2        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETA_TX_D[2]     ; W1    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETA_TX_D[3]     ; W2    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETA_TX_EN       ; R4    ; 2        ; 0            ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETA_TX_ER       ; P4    ; 2        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_GTX_CLK     ; T6    ; 2        ; 0            ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_LED_LINK100 ; P9    ; 3        ; 22           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_TX_D[0]     ; U1    ; 2        ; 0            ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_TX_D[1]     ; V1    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_TX_D[2]     ; U3    ; 2        ; 0            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_TX_D[3]     ; U4    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_TX_EN       ; V3    ; 2        ; 0            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENETB_TX_ER       ; U5    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET_MDC          ; Y6    ; 3        ; 20           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[0]       ; T20   ; 5        ; 78           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[1]       ; U22   ; 5        ; 78           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[2]       ; U21   ; 5        ; 78           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[3]       ; AA21  ; 5        ; 78           ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[4]       ; AA22  ; 5        ; 78           ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------+
; ENET_MDIO ; Y5    ; 3        ; 18           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; write_enet_mdio (inverted) ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; D9       ; DIFFIO_RX_T42n, DIFFOUT_T42n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; CPU_RESETn          ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 2        ; 35 / 36 ( 97 % ) ; 2.5V          ; --           ;
; 3        ; 10 / 48 ( 21 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 9 / 40 ( 23 % )  ; 1.5V          ; --           ;
; 6        ; 0 / 60 ( 0 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 52 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 7 / 36 ( 19 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; ENETB_INTn                           ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; USER_LED[3]                          ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA22     ; 247        ; 5        ; USER_LED[4]                          ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; ENETB_RESETn                         ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; CPU_RESETn                           ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; ENETA_TX_CLK                         ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 464        ; 8        ; ENETB_TX_CLK                         ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 321        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 325        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; USER_PB[0]                           ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 79         ; 2        ; ENETB_RX_D[1]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 77         ; 2        ; ENETB_RX_D[2]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; CLK_25_MAX10                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M9       ; 74         ; 2        ; CLK_50_MAX10                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; USER_PB[1]                           ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 315        ; 5        ; USER_PB[2]                           ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 87         ; 2        ; ENETA_RX_D[2]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 75         ; 2        ; ENETB_RX_COL                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 73         ; 2        ; ENETB_RX_CRS                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; CLK_10_ADC                           ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; ENETA_RX_CRS                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N9       ; 86         ; 2        ; ENETA_RX_D[0]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; USER_PB[3]                           ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; ENETA_RX_COL                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; ENETA_RX_CLK                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P4       ; 57         ; 2        ; ENETA_TX_ER                          ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P5       ; 59         ; 2        ; ENETA_TX_D[1]                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; ENETB_RX_D[0]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P9       ; 142        ; 3        ; ENETB_LED_LINK100                    ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; CLK_LVDS_125_p                       ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; ENETB_RX_DV                          ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 123        ; 2        ; ENETB_RX_ER                          ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 78         ; 2        ; ENETB_RX_CLK                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 80         ; 2        ; ENETA_TX_EN                          ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R5       ; 82         ; 2        ; ENETA_TX_D[0]                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; ENETB_RX_D[3]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; ENETA_LED_LINK100                    ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; CLK_LVDS_125_p(n)                    ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; ENETA_RX_D[1]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 83         ; 2        ; ENETA_RX_DV                          ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 88         ; 2        ; ENETA_RX_D[3]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; ENETA_GTX_CLK                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T6       ; 122        ; 2        ; ENETB_GTX_CLK                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; USER_LED[0]                          ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; ENETB_TX_D[0]                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 90         ; 2        ; ENETA_RX_ER                          ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 93         ; 2        ; ENETB_TX_D[2]                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 92         ; 2        ; ENETB_TX_D[3]                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 94         ; 2        ; ENETB_TX_ER                          ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; USER_LED[2]                          ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 302        ; 5        ; USER_LED[1]                          ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 91         ; 2        ; ENETB_TX_D[1]                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; ENETB_TX_EN                          ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; ENETA_INTn                           ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 138        ; 3        ; ENETA_RESETn                         ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; ENETA_TX_D[2]                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 99         ; 2        ; ENETA_TX_D[3]                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; ENET_MDIO                            ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y6       ; 139        ; 3        ; ENET_MDC                             ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; USER_LED[0]       ; Missing drive strength and slew rate ;
; USER_LED[1]       ; Missing drive strength and slew rate ;
; USER_LED[2]       ; Missing drive strength and slew rate ;
; USER_LED[3]       ; Missing drive strength and slew rate ;
; USER_LED[4]       ; Missing drive strength and slew rate ;
; ENETA_GTX_CLK     ; Missing drive strength and slew rate ;
; ENETA_TX_D[0]     ; Missing drive strength and slew rate ;
; ENETA_TX_D[1]     ; Missing drive strength and slew rate ;
; ENETA_TX_D[2]     ; Missing drive strength and slew rate ;
; ENETA_TX_D[3]     ; Missing drive strength and slew rate ;
; ENETA_TX_EN       ; Missing drive strength and slew rate ;
; ENETA_TX_ER       ; Missing drive strength and slew rate ;
; ENETA_LED_LINK100 ; Missing drive strength and slew rate ;
; ENET_MDC          ; Missing drive strength and slew rate ;
; ENETB_GTX_CLK     ; Missing drive strength and slew rate ;
; ENETB_TX_D[0]     ; Missing drive strength and slew rate ;
; ENETB_TX_D[1]     ; Missing drive strength and slew rate ;
; ENETB_TX_D[2]     ; Missing drive strength and slew rate ;
; ENETB_TX_D[3]     ; Missing drive strength and slew rate ;
; ENETB_TX_EN       ; Missing drive strength and slew rate ;
; ENETB_TX_ER       ; Missing drive strength and slew rate ;
; ENETB_LED_LINK100 ; Missing drive strength and slew rate ;
; ENET_MDIO         ; Missing drive strength and slew rate ;
+-------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; |altera_max_10                                                                                                                          ; 5552 (1436) ; 3916 (749)                ; 0 (0)         ; 1395712     ; 174  ; 1          ; 0            ; 0       ; 0         ; 57   ; 0            ; 1636 (687)   ; 1716 (89)         ; 2200 (660)       ; 0          ; |altera_max_10                                                                                                                                                                                                                                                                                                                                                                           ; altera_max_10                                ; work         ;
;    |nios_setup:nios|                                                                                                                    ; 1518 (0)    ; 831 (0)                   ; 0 (0)         ; 142336      ; 21   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 687 (0)      ; 111 (0)           ; 720 (0)          ; 0          ; |altera_max_10|nios_setup:nios                                                                                                                                                                                                                                                                                                                                                           ; nios_setup                                   ; nios_setup   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 12 (6)      ; 12 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (4)             ; 4 (2)            ; 0          ; |altera_max_10|nios_setup:nios|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                ; altera_reset_controller                      ; nios_setup   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |altera_max_10|nios_setup:nios|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                    ; nios_setup   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |altera_max_10|nios_setup:nios|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                    ; nios_setup   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |altera_max_10|nios_setup:nios|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                      ; nios_setup   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |altera_max_10|nios_setup:nios|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                    ; nios_setup   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |altera_max_10|nios_setup:nios|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                    ; nios_setup   ;
;       |nios_setup_led:led|                                                                                                              ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 6 (6)             ; 10 (10)          ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_led:led                                                                                                                                                                                                                                                                                                                                        ; nios_setup_led                               ; nios_setup   ;
;       |nios_setup_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 285 (0)     ; 104 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (0)      ; 3 (0)             ; 151 (0)          ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                            ; nios_setup_mm_interconnect_0                 ; nios_setup   ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; nios_setup   ;
;          |altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|                                                                  ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; nios_setup   ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                        ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 5 (5)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                        ; nios_setup   ;
;          |altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                        ; nios_setup   ;
;          |altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|                                                                  ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; nios_setup   ;
;          |altera_merlin_master_agent:nios2e_data_master_agent|                                                                          ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                   ; nios_setup   ;
;          |altera_merlin_master_agent:nios2e_instruction_master_agent|                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                   ; nios_setup   ;
;          |altera_merlin_master_translator:nios2e_data_master_translator|                                                                ; 9 (9)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator                                                                                                                                                                                                                                              ; altera_merlin_master_translator              ; nios_setup   ;
;          |altera_merlin_master_translator:nios2e_instruction_master_translator|                                                         ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator                                                                                                                                                                                                                                       ; altera_merlin_master_translator              ; nios_setup   ;
;          |altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                    ; nios_setup   ;
;          |altera_merlin_slave_agent:switch_s1_agent|                                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                    ; nios_setup   ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 14 (14)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 11 (11)          ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; nios_setup   ;
;          |altera_merlin_slave_translator:nios2e_debug_mem_slave_translator|                                                             ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; nios_setup   ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator               ; nios_setup   ;
;          |altera_merlin_slave_translator:switch_s1_translator|                                                                          ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator               ; nios_setup   ;
;          |altera_merlin_slave_translator:uart_avalon_jtag_slave_translator|                                                             ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; nios_setup   ;
;          |nios_setup_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                           ; nios_setup_mm_interconnect_0_cmd_demux       ; nios_setup   ;
;          |nios_setup_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                   ; nios_setup_mm_interconnect_0_cmd_demux_001   ; nios_setup   ;
;          |nios_setup_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                   ; nios_setup_mm_interconnect_0_cmd_demux_001   ; nios_setup   ;
;          |nios_setup_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                   ; nios_setup_mm_interconnect_0_cmd_demux_001   ; nios_setup   ;
;          |nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                         ; 54 (51)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 51 (48)          ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                       ; nios_setup_mm_interconnect_0_cmd_mux_001     ; nios_setup   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                     ; nios_setup   ;
;          |nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                         ; 57 (55)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 8 (4)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                       ; nios_setup_mm_interconnect_0_cmd_mux_001     ; nios_setup   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                     ; nios_setup   ;
;          |nios_setup_mm_interconnect_0_router:router|                                                                                   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                 ; nios_setup_mm_interconnect_0_router          ; nios_setup   ;
;          |nios_setup_mm_interconnect_0_router_001:router_001|                                                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                         ; nios_setup_mm_interconnect_0_router_001      ; nios_setup   ;
;          |nios_setup_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 20 (20)          ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                               ; nios_setup_mm_interconnect_0_rsp_mux         ; nios_setup   ;
;          |nios_setup_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                       ; nios_setup_mm_interconnect_0_rsp_mux_001     ; nios_setup   ;
;       |nios_setup_nios2e:nios2e|                                                                                                        ; 1108 (0)    ; 587 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 501 (0)      ; 63 (0)            ; 544 (0)          ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e                                                                                                                                                                                                                                                                                                                                  ; nios_setup_nios2e                            ; nios_setup   ;
;          |nios_setup_nios2e_cpu:cpu|                                                                                                    ; 1108 (686)  ; 587 (304)                 ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 501 (364)    ; 63 (9)            ; 544 (313)        ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu                                                                                                                                                                                                                                                                                                        ; nios_setup_nios2e_cpu                        ; nios_setup   ;
;             |nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|                                                       ; 422 (84)    ; 283 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 137 (4)      ; 54 (4)            ; 231 (76)         ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci                                                                                                                                                                                                                                    ; nios_setup_nios2e_cpu_nios2_oci              ; nios_setup   ;
;                |nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|                                ; 160 (0)     ; 98 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 43 (0)            ; 56 (0)           ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper                                                                                                                                            ; nios_setup_nios2e_cpu_debug_slave_wrapper    ; nios_setup   ;
;                   |nios_setup_nios2e_cpu_debug_slave_sysclk:the_nios_setup_nios2e_cpu_debug_slave_sysclk|                               ; 52 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 37 (33)           ; 12 (12)          ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|nios_setup_nios2e_cpu_debug_slave_sysclk:the_nios_setup_nios2e_cpu_debug_slave_sysclk                                                      ; nios_setup_nios2e_cpu_debug_slave_sysclk     ; nios_setup   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|nios_setup_nios2e_cpu_debug_slave_sysclk:the_nios_setup_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer5|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|nios_setup_nios2e_cpu_debug_slave_sysclk:the_nios_setup_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ; altera_std_synchronizer                      ; work         ;
;                   |nios_setup_nios2e_cpu_debug_slave_tck:the_nios_setup_nios2e_cpu_debug_slave_tck|                                     ; 110 (106)   ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 6 (2)             ; 48 (48)          ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|nios_setup_nios2e_cpu_debug_slave_tck:the_nios_setup_nios2e_cpu_debug_slave_tck                                                            ; nios_setup_nios2e_cpu_debug_slave_tck        ; nios_setup   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|nios_setup_nios2e_cpu_debug_slave_tck:the_nios_setup_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|nios_setup_nios2e_cpu_debug_slave_tck:the_nios_setup_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3       ; altera_std_synchronizer                      ; work         ;
;                   |sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy|                                                        ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy                                                                               ; sld_virtual_jtag_basic                       ; work         ;
;                |nios_setup_nios2e_cpu_nios2_avalon_reg:the_nios_setup_nios2e_cpu_nios2_avalon_reg|                                      ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_avalon_reg:the_nios_setup_nios2e_cpu_nios2_avalon_reg                                                                                                                                                  ; nios_setup_nios2e_cpu_nios2_avalon_reg       ; nios_setup   ;
;                |nios_setup_nios2e_cpu_nios2_oci_break:the_nios_setup_nios2e_cpu_nios2_oci_break|                                        ; 36 (36)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 33 (33)          ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_oci_break:the_nios_setup_nios2e_cpu_nios2_oci_break                                                                                                                                                    ; nios_setup_nios2e_cpu_nios2_oci_break        ; nios_setup   ;
;                |nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug|                                        ; 13 (9)      ; 10 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 5 (1)             ; 6 (6)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug                                                                                                                                                    ; nios_setup_nios2e_cpu_nios2_oci_debug        ; nios_setup   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                               ; altera_std_synchronizer                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                ; altera_std_synchronizer                      ; work         ;
;                |nios_setup_nios2e_cpu_nios2_oci_im:the_nios_setup_nios2e_cpu_nios2_oci_im|                                              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_oci_im:the_nios_setup_nios2e_cpu_nios2_oci_im                                                                                                                                                          ; nios_setup_nios2e_cpu_nios2_oci_im           ; nios_setup   ;
;                |nios_setup_nios2e_cpu_nios2_oci_itrace:the_nios_setup_nios2e_cpu_nios2_oci_itrace|                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_oci_itrace:the_nios_setup_nios2e_cpu_nios2_oci_itrace                                                                                                                                                  ; nios_setup_nios2e_cpu_nios2_oci_itrace       ; nios_setup   ;
;                |nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem|                                              ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 0 (0)             ; 55 (55)          ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem                                                                                                                                                          ; nios_setup_nios2e_cpu_nios2_ocimem           ; nios_setup   ;
;                   |nios_setup_nios2e_cpu_ociram_sp_ram_module:nios_setup_nios2e_cpu_ociram_sp_ram|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem|nios_setup_nios2e_cpu_ociram_sp_ram_module:nios_setup_nios2e_cpu_ociram_sp_ram                                                                           ; nios_setup_nios2e_cpu_ociram_sp_ram_module   ; nios_setup   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem|nios_setup_nios2e_cpu_ociram_sp_ram_module:nios_setup_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                   ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem|nios_setup_nios2e_cpu_ociram_sp_ram_module:nios_setup_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                              ; work         ;
;             |nios_setup_nios2e_cpu_register_bank_a_module:nios_setup_nios2e_cpu_register_bank_a|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_register_bank_a_module:nios_setup_nios2e_cpu_register_bank_a                                                                                                                                                                                                                     ; nios_setup_nios2e_cpu_register_bank_a_module ; nios_setup   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_register_bank_a_module:nios_setup_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_register_bank_a_module:nios_setup_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                            ; altsyncram_s0c1                              ; work         ;
;             |nios_setup_nios2e_cpu_register_bank_b_module:nios_setup_nios2e_cpu_register_bank_b|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_register_bank_b_module:nios_setup_nios2e_cpu_register_bank_b                                                                                                                                                                                                                     ; nios_setup_nios2e_cpu_register_bank_b_module ; nios_setup   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_register_bank_b_module:nios_setup_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_register_bank_b_module:nios_setup_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                            ; altsyncram_s0c1                              ; work         ;
;       |nios_setup_onchip_memory:onchip_memory|                                                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                                    ; nios_setup_onchip_memory                     ; nios_setup   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                          ; altsyncram                                   ; work         ;
;             |altsyncram_vvu1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_vvu1:auto_generated                                                                                                                                                                                                                                                           ; altsyncram_vvu1                              ; work         ;
;       |nios_setup_uart:uart|                                                                                                            ; 163 (41)    ; 104 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (18)      ; 22 (4)            ; 92 (19)          ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart                                                                                                                                                                                                                                                                                                                                      ; nios_setup_uart                              ; nios_setup   ;
;          |alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic|                                                                          ; 71 (71)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 18 (18)           ; 33 (33)          ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                  ; alt_jtag_atlantic                            ; work         ;
;          |nios_setup_uart_scfifo_r:the_nios_setup_uart_scfifo_r|                                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_r:the_nios_setup_uart_scfifo_r                                                                                                                                                                                                                                                                                ; nios_setup_uart_scfifo_r                     ; nios_setup   ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_r:the_nios_setup_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                   ; scfifo                                       ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_r:the_nios_setup_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                        ; scfifo_9621                                  ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_r:the_nios_setup_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                   ; a_dpfifo_bb01                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_r:the_nios_setup_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                           ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_r:the_nios_setup_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                      ; cntr_337                                     ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_r:the_nios_setup_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                           ; altsyncram_dtn1                              ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_r:the_nios_setup_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                             ; cntr_n2b                                     ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_r:the_nios_setup_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                   ; cntr_n2b                                     ; work         ;
;          |nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|                                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w                                                                                                                                                                                                                                                                                ; nios_setup_uart_scfifo_w                     ; nios_setup   ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                   ; scfifo                                       ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                        ; scfifo_9621                                  ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                   ; a_dpfifo_bb01                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                           ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                      ; cntr_337                                     ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                           ; altsyncram_dtn1                              ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                             ; cntr_n2b                                     ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |altera_max_10|nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                   ; cntr_n2b                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 207 (1)     ; 110 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (1)       ; 18 (0)            ; 92 (0)           ; 0          ; |altera_max_10|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                      ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 206 (0)     ; 110 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (0)       ; 18 (0)            ; 92 (0)           ; 0          ; |altera_max_10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                  ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 206 (0)     ; 110 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (0)       ; 18 (0)            ; 92 (0)           ; 0          ; |altera_max_10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                       ; alt_sld_fab                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 206 (8)     ; 110 (7)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (1)       ; 18 (4)            ; 92 (0)           ; 0          ; |altera_max_10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                      ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 201 (0)     ; 103 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (0)       ; 14 (0)            ; 92 (0)           ; 0          ; |altera_max_10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 201 (155)   ; 103 (74)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (78)      ; 14 (12)           ; 92 (66)          ; 0          ; |altera_max_10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                          ; sld_jtag_hub                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 10 (10)          ; 0          ; |altera_max_10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                  ; sld_rom_sr                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; 0          ; |altera_max_10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                ; sld_shadow_jsm                               ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 2391 (307)  ; 2226 (306)                ; 0 (0)         ; 1253376     ; 153  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 165 (2)      ; 1498 (304)        ; 728 (0)          ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                            ; sld_signaltap                                ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 2085 (0)    ; 1920 (0)                  ; 0 (0)         ; 1253376     ; 153  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 163 (0)      ; 1194 (0)          ; 728 (0)          ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                      ; sld_signaltap_impl                           ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 2085 (731)  ; 1920 (698)                ; 0 (0)         ; 1253376     ; 153  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 163 (34)     ; 1194 (640)        ; 728 (55)         ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                               ; sld_signaltap_implb                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 84 (82)     ; 82 (82)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 55 (55)           ; 29 (0)           ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                ; altdpram                                     ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                            ; lpm_decode                                   ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                                                  ; decode_3af                                   ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                    ; lpm_mux                                      ; work         ;
;                   |mux_l7c:auto_generated|                                                                                              ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_l7c:auto_generated                                                                                                                                                             ; mux_l7c                                      ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1253376     ; 153  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                               ; altsyncram                                   ; work         ;
;                |altsyncram_ap14:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1253376     ; 153  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated                                                                                                                                                                                ; altsyncram_ap14                              ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 0 (0)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                ; lpm_shiftreg                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                  ; lpm_shiftreg                                 ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                       ; serial_crc_16                                ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 117 (117)   ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 14 (14)           ; 64 (64)          ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                    ; sld_buffer_manager                           ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 831 (1)     ; 781 (1)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (0)       ; 472 (0)           ; 309 (1)          ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                   ; sld_ela_control                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                           ; lpm_shiftreg                                 ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 765 (0)     ; 765 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 458 (0)           ; 307 (0)          ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                            ; sld_ela_basic_multi_level_trigger            ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 459 (459)   ; 459 (459)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 448 (448)         ; 11 (11)          ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                 ; lpm_shiftreg                                 ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 316 (0)     ; 306 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 306 (0)          ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                             ; sld_mbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                       ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                     ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                       ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                       ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                       ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                       ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                       ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                       ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                       ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                       ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                      ; sld_sbpmg                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                       ; sld_sbpmg                                    ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 62 (52)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 10 (0)            ; 2 (2)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                     ; sld_ela_trigger_flow_mgr                     ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                             ; lpm_shiftreg                                 ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 251 (11)    ; 234 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (11)      ; 0 (0)             ; 234 (0)          ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                              ; sld_offload_buffer_mgr                       ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 8 (0)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                    ; lpm_counter                                  ; work         ;
;                   |cntr_vsh:auto_generated|                                                                                             ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vsh:auto_generated                                                                                            ; cntr_vsh                                     ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                             ; lpm_counter                                  ; work         ;
;                   |cntr_eki:auto_generated|                                                                                             ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_eki:auto_generated                                                                                                                     ; cntr_eki                                     ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                   ; lpm_counter                                  ; work         ;
;                   |cntr_frh:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_frh:auto_generated                                                                                                           ; cntr_frh                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                      ; lpm_counter                                  ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                                                              ; cntr_odi                                     ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                             ; lpm_shiftreg                                 ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 153 (153)   ; 153 (153)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 153 (153)        ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                              ; lpm_shiftreg                                 ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                           ; lpm_shiftreg                                 ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; 0          ; |altera_max_10|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                         ; sld_rom_sr                                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; CLK_10_ADC        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USER_LED[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USER_LED[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USER_LED[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USER_LED[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USER_LED[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USER_PB[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USER_PB[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USER_PB[2]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USER_PB[3]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_GTX_CLK     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_TX_D[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_TX_D[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_TX_D[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_TX_D[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_TX_EN       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_TX_ER       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_D[0]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_D[1]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_D[2]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_D[3]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_DV       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_ER       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RESETn      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_CRS      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_RX_COL      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_LED_LINK100 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_INTn        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENET_MDC          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_GTX_CLK     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_TX_CLK      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_TX_D[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_TX_D[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_TX_D[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_TX_D[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_TX_EN       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_TX_ER       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_CLK      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_D[0]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_D[1]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_D[2]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_D[3]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_DV       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_ER       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RESETn      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_CRS      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_RX_COL      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_LED_LINK100 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ENETB_INTn        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENETA_TX_CLK      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ENET_MDIO         ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; CPU_RESETn        ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; CLK_LVDS_125_p    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; ENETA_RX_CLK      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLK_50_MAX10      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLK_25_MAX10      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLK_LVDS_125_p(n) ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                  ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLK_10_ADC                                                                                                                                           ;                   ;         ;
; USER_PB[0]                                                                                                                                           ;                   ;         ;
; USER_PB[1]                                                                                                                                           ;                   ;         ;
; USER_PB[2]                                                                                                                                           ;                   ;         ;
; USER_PB[3]                                                                                                                                           ;                   ;         ;
; ENETA_RX_D[0]                                                                                                                                        ;                   ;         ;
; ENETA_RX_D[1]                                                                                                                                        ;                   ;         ;
; ENETA_RX_D[2]                                                                                                                                        ;                   ;         ;
; ENETA_RX_D[3]                                                                                                                                        ;                   ;         ;
; ENETA_RX_DV                                                                                                                                          ;                   ;         ;
; ENETA_RX_ER                                                                                                                                          ;                   ;         ;
; ENETA_RESETn                                                                                                                                         ;                   ;         ;
; ENETA_RX_CRS                                                                                                                                         ;                   ;         ;
; ENETA_RX_COL                                                                                                                                         ;                   ;         ;
; ENETA_INTn                                                                                                                                           ;                   ;         ;
; ENETB_TX_CLK                                                                                                                                         ;                   ;         ;
; ENETB_RX_CLK                                                                                                                                         ;                   ;         ;
; ENETB_RX_D[0]                                                                                                                                        ;                   ;         ;
; ENETB_RX_D[1]                                                                                                                                        ;                   ;         ;
; ENETB_RX_D[2]                                                                                                                                        ;                   ;         ;
; ENETB_RX_D[3]                                                                                                                                        ;                   ;         ;
; ENETB_RX_DV                                                                                                                                          ;                   ;         ;
; ENETB_RX_ER                                                                                                                                          ;                   ;         ;
; ENETB_RESETn                                                                                                                                         ;                   ;         ;
; ENETB_RX_CRS                                                                                                                                         ;                   ;         ;
; ENETB_RX_COL                                                                                                                                         ;                   ;         ;
; ENETB_INTn                                                                                                                                           ;                   ;         ;
; ENETA_TX_CLK                                                                                                                                         ;                   ;         ;
; ENET_MDIO                                                                                                                                            ;                   ;         ;
;      - Selector99~0                                                                                                                                  ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]~feeder                                                                                      ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]~feeder                                                                                   ; 1                 ; 6       ;
; CPU_RESETn                                                                                                                                           ;                   ;         ;
;      - reg_LED0                                                                                                                                      ; 0                 ; 6       ;
;      - phy_reg_write_done                                                                                                                            ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_chipselect                                                                                                                ; 0                 ; 6       ;
;      - add_delimiter                                                                                                                                 ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_writedata[24]                                                                                                             ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_writedata[20]                                                                                                             ; 0                 ; 6       ;
;      - current_state.PHY_PREAMBLE_s                                                                                                                  ; 0                 ; 6       ;
;      - current_state.READ_s                                                                                                                          ; 0                 ; 6       ;
;      - current_state.TURNAROUND_0_s                                                                                                                  ; 0                 ; 6       ;
;      - current_state.WAIT_FOR_RAM_WRITE_s                                                                                                            ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_address[12]                                                                                                               ; 0                 ; 6       ;
;      - clock_count1[26]                                                                                                                              ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_address[11]                                                                                                               ; 0                 ; 6       ;
;      - clock_count1[25]                                                                                                                              ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_address[10]                                                                                                               ; 0                 ; 6       ;
;      - clock_count1[24]                                                                                                                              ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_address[9]                                                                                                                ; 0                 ; 6       ;
;      - clock_count1[23]                                                                                                                              ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_address[8]                                                                                                                ; 0                 ; 6       ;
;      - clock_count1[22]                                                                                                                              ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_address[7]                                                                                                                ; 0                 ; 6       ;
;      - clock_count1[21]                                                                                                                              ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_address[0]                                                                                                                ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_address[1]                                                                                                                ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_address[2]                                                                                                                ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_address[3]                                                                                                                ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_address[4]                                                                                                                ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_address[5]                                                                                                                ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_address[6]                                                                                                                ; 0                 ; 6       ;
;      - clock_count1[20]                                                                                                                              ; 0                 ; 6       ;
;      - clock_count1[19]                                                                                                                              ; 0                 ; 6       ;
;      - clock_count1[18]                                                                                                                              ; 0                 ; 6       ;
;      - clock_count1[17]                                                                                                                              ; 0                 ; 6       ;
;      - clock_count1[16]                                                                                                                              ; 0                 ; 6       ;
;      - clock_count1[15]                                                                                                                              ; 0                 ; 6       ;
;      - clock_count1[14]                                                                                                                              ; 0                 ; 6       ;
;      - clock_count1[13]                                                                                                                              ; 0                 ; 6       ;
;      - clock_count1[12]                                                                                                                              ; 0                 ; 6       ;
;      - clock_count1[11]                                                                                                                              ; 0                 ; 6       ;
;      - clock_count1[10]                                                                                                                              ; 0                 ; 6       ;
;      - clock_count1[9]                                                                                                                               ; 0                 ; 6       ;
;      - clock_count1[8]                                                                                                                               ; 0                 ; 6       ;
;      - clock_count1[7]                                                                                                                               ; 0                 ; 6       ;
;      - clock_count1[6]                                                                                                                               ; 0                 ; 6       ;
;      - clock_count1[5]                                                                                                                               ; 0                 ; 6       ;
;      - clock_count1[4]                                                                                                                               ; 0                 ; 6       ;
;      - clock_count1[3]                                                                                                                               ; 0                 ; 6       ;
;      - clock_count1[2]                                                                                                                               ; 0                 ; 6       ;
;      - clock_count1[1]                                                                                                                               ; 0                 ; 6       ;
;      - clock_count1[0]                                                                                                                               ; 0                 ; 6       ;
;      - current_state~22                                                                                                                              ; 0                 ; 6       ;
;      - current_state.RESET_s~0                                                                                                                       ; 0                 ; 6       ;
;      - current_state~37                                                                                                                              ; 0                 ; 6       ;
;      - current_state~38                                                                                                                              ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_address[1]~41                                                                                                             ; 0                 ; 6       ;
;      - current_state~42                                                                                                                              ; 0                 ; 6       ;
;      - dummy_wait[0]~23                                                                                                                              ; 0                 ; 6       ;
;      - dummy_wait[0]~52                                                                                                                              ; 0                 ; 6       ;
;      - phy_regs_written_to_ram[5]~18                                                                                                                 ; 0                 ; 6       ;
;      - phy_regs_written_to_ram[5]~20                                                                                                                 ; 0                 ; 6       ;
;      - ram_writes_per_phy_addr[2]~9                                                                                                                  ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_writedata[9]~22                                                                                                           ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_writedata~87                                                                                                              ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_writedata~214                                                                                                             ; 0                 ; 6       ;
;      - nios_setup:nios|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_writedata~341                                                                                                             ; 0                 ; 6       ;
;      - nios_setup:nios|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]      ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_writedata~345                                                                                                             ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_writedata~348                                                                                                             ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_writedata~350                                                                                                             ; 0                 ; 6       ;
;      - nios_setup:nios|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]      ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_writedata~352                                                                                                             ; 0                 ; 6       ;
;      - nios_setup:nios|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 0                 ; 6       ;
;      - nios_setup:nios|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 0                 ; 6       ;
;      - nios_setup:nios|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 0                 ; 6       ;
;      - onchip_memory2_0_s1_writedata[16]~353                                                                                                         ; 0                 ; 6       ;
;      - USER_LED[4]~output                                                                                                                            ; 0                 ; 6       ;
; CLK_LVDS_125_p                                                                                                                                       ;                   ;         ;
;      - ENETA_GTX_CLK~output                                                                                                                          ; 1                 ; 6       ;
; ENETA_RX_CLK                                                                                                                                         ;                   ;         ;
; CLK_50_MAX10                                                                                                                                         ;                   ;         ;
; CLK_25_MAX10                                                                                                                                         ;                   ;         ;
; CLK_LVDS_125_p(n)                                                                                                                                    ;                   ;         ;
;      - ENETA_GTX_CLK~output                                                                                                                          ; 1                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLK_25_MAX10                                                                                                                                                                                                                                                                                                                                                ; PIN_M8             ; 1548    ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; CLK_50_MAX10                                                                                                                                                                                                                                                                                                                                                ; PIN_M9             ; 781     ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; CPU_RESETn                                                                                                                                                                                                                                                                                                                                                  ; PIN_D9             ; 77      ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; ENETA_RX_CLK                                                                                                                                                                                                                                                                                                                                                ; PIN_P3             ; 130     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 1187    ; Clock                                 ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; current_state~36                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X36_Y25_N4  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; dummy_wait[0]~23                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X54_Y22_N8  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; enet_mdc_clk                                                                                                                                                                                                                                                                                                                                                ; FF_X20_Y3_N17      ; 614     ; Clock                                 ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; nios_setup:nios|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                      ; FF_X64_Y24_N9      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                          ; FF_X60_Y24_N3      ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                           ; FF_X60_Y24_N1      ; 485     ; Async. clear                          ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; nios_setup:nios|nios_setup_led:led|always0~5                                                                                                                                                                                                                                                                                                                ; LCCOMB_X61_Y32_N30 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                    ; LCCOMB_X64_Y30_N16 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                              ; LCCOMB_X59_Y30_N26 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                      ; LCCOMB_X61_Y30_N8  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                          ; LCCOMB_X62_Y30_N24 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                      ; LCCOMB_X61_Y27_N8  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_mm_interconnect_0:mm_interconnect_0|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~2                                                                                                                                                                                                                          ; LCCOMB_X59_Y30_N8  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                            ; LCCOMB_X64_Y29_N12 ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                  ; FF_X59_Y31_N27     ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                           ; LCCOMB_X63_Y35_N30 ; 63      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                               ; FF_X62_Y32_N29     ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                           ; FF_X62_Y32_N17     ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                ; LCCOMB_X61_Y31_N8  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                          ; FF_X64_Y35_N21     ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                         ; FF_X63_Y35_N9      ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|R_src1~37                                                                                                                                                                                                                                                                                ; LCCOMB_X63_Y35_N22 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                              ; LCCOMB_X62_Y35_N18 ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                ; LCCOMB_X65_Y35_N26 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                  ; FF_X62_Y32_N3      ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|av_ld_byte0_data[6]~0                                                                                                                                                                                                                                                                    ; LCCOMB_X66_Y31_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                    ; LCCOMB_X66_Y31_N30 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                          ; LCCOMB_X66_Y32_N16 ; 26      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|address[8]                                                                                                                                                                                                           ; FF_X62_Y30_N9      ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|nios_setup_nios2e_cpu_debug_slave_sysclk:the_nios_setup_nios2e_cpu_debug_slave_sysclk|jxuir                                  ; FF_X51_Y28_N1      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|nios_setup_nios2e_cpu_debug_slave_sysclk:the_nios_setup_nios2e_cpu_debug_slave_sysclk|take_action_ocimem_a                   ; LCCOMB_X55_Y31_N22 ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|nios_setup_nios2e_cpu_debug_slave_sysclk:the_nios_setup_nios2e_cpu_debug_slave_sysclk|take_action_ocimem_a~0                 ; LCCOMB_X55_Y31_N10 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|nios_setup_nios2e_cpu_debug_slave_sysclk:the_nios_setup_nios2e_cpu_debug_slave_sysclk|take_action_ocimem_a~1                 ; LCCOMB_X55_Y31_N18 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|nios_setup_nios2e_cpu_debug_slave_sysclk:the_nios_setup_nios2e_cpu_debug_slave_sysclk|take_action_ocimem_b                   ; LCCOMB_X55_Y31_N28 ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|nios_setup_nios2e_cpu_debug_slave_sysclk:the_nios_setup_nios2e_cpu_debug_slave_sysclk|update_jdo_strobe                      ; FF_X55_Y31_N31     ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|nios_setup_nios2e_cpu_debug_slave_tck:the_nios_setup_nios2e_cpu_debug_slave_tck|sr[34]~39                                    ; LCCOMB_X51_Y31_N4  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|nios_setup_nios2e_cpu_debug_slave_tck:the_nios_setup_nios2e_cpu_debug_slave_tck|sr[3]~22                                     ; LCCOMB_X50_Y29_N16 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy|virtual_state_sdr~0                                             ; LCCOMB_X50_Y31_N4  ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy|virtual_state_uir~0                                             ; LCCOMB_X50_Y31_N26 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_avalon_reg:the_nios_setup_nios2e_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                    ; LCCOMB_X57_Y31_N14 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_oci_break:the_nios_setup_nios2e_cpu_nios2_oci_break|break_readreg~0                                                                                                                      ; LCCOMB_X54_Y31_N10 ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem|MonDReg[0]~8                                                                                                                               ; LCCOMB_X55_Y29_N0  ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem|ociram_reset_req                                                                                                                           ; LCCOMB_X54_Y27_N24 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                             ; LCCOMB_X55_Y28_N14 ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_onchip_memory:onchip_memory|wren~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X61_Y27_N28 ; 16      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_uart:uart|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                            ; LCCOMB_X56_Y33_N4  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_uart:uart|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                      ; LCCOMB_X50_Y33_N26 ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_uart:uart|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                    ; LCCOMB_X51_Y33_N22 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_uart:uart|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic|write~1                                                                                                                                                                                                                                                            ; LCCOMB_X51_Y33_N2  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_uart:uart|fifo_rd~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X59_Y32_N28 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_uart:uart|fifo_wr                                                                                                                                                                                                                                                                                                                ; FF_X56_Y33_N1      ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_uart:uart|ien_AE~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X59_Y32_N0  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_r:the_nios_setup_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                         ; LCCOMB_X59_Y33_N22 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                         ; LCCOMB_X56_Y33_N12 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_uart:uart|r_val~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X56_Y33_N8  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_uart:uart|read_0                                                                                                                                                                                                                                                                                                                 ; FF_X59_Y32_N27     ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios_setup:nios|nios_setup_uart:uart|wr_rfifo                                                                                                                                                                                                                                                                                                               ; LCCOMB_X59_Y33_N24 ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; onchip_memory2_0_s1_address[1]~41                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X38_Y22_N10 ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; onchip_memory2_0_s1_chipselect                                                                                                                                                                                                                                                                                                                              ; FF_X54_Y22_N1      ; 19      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; phy_regs_written_to_ram[5]~18                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X38_Y22_N22 ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; phy_regs_written_to_ram[5]~20                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X38_Y22_N18 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ram_writes_per_phy_addr[2]~9                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X32_Y22_N20 ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; serial_rd_cmd_to_phy~0                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X35_Y25_N30 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X49_Y31_N31     ; 84      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X49_Y28_N26 ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X49_Y28_N18 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X50_Y29_N20 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X47_Y28_N10 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                            ; LCCOMB_X49_Y29_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                           ; LCCOMB_X49_Y29_N26 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                              ; FF_X45_Y29_N19     ; 160     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                              ; FF_X45_Y29_N1      ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~30                             ; LCCOMB_X46_Y29_N30 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19              ; LCCOMB_X47_Y28_N20 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~20              ; LCCOMB_X50_Y28_N10 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~14                                ; LCCOMB_X50_Y31_N22 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2                     ; LCCOMB_X49_Y29_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~9                     ; LCCOMB_X49_Y29_N14 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~19      ; LCCOMB_X49_Y27_N24 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~18 ; LCCOMB_X50_Y27_N20 ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~23 ; LCCOMB_X49_Y27_N2  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X49_Y31_N17     ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X49_Y31_N3      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X49_Y31_N21     ; 59      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X50_Y29_N19     ; 55      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X49_Y31_N18 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X47_Y31_N9      ; 45      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X47_Y28_N0  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X45_Y25_N30 ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X45_Y25_N26 ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X45_Y25_N21     ; 156     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X43_Y26_N30 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X45_Y30_N22 ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X45_Y30_N8  ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X46_Y26_N9      ; 757     ; Async. clear                          ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]~1                                                                                                                                                                                               ; LCCOMB_X42_Y31_N2  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X42_Y26_N20 ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X43_Y26_N10 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X45_Y28_N20 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X46_Y26_N6  ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vsh:auto_generated|counter_reg_bit[7]~0                                                         ; LCCOMB_X46_Y30_N0  ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_frh:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X45_Y28_N28 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X46_Y26_N12 ; 1       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X46_Y26_N16 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~8                                                                                                                                                                                                              ; LCCOMB_X49_Y26_N22 ; 4       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~9                                                                                                                                                                                                              ; LCCOMB_X49_Y26_N18 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~5                                                                                                                                                                                                         ; LCCOMB_X49_Y26_N26 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X44_Y29_N18 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]~34                                                                                                                                                                                                                          ; LCCOMB_X42_Y31_N24 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X45_Y30_N16 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X45_Y30_N28 ; 486     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; write_enet_mdio                                                                                                                                                                                                                                                                                                                                             ; FF_X37_Y25_N9      ; 4       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK_25_MAX10                                                                                                          ; PIN_M8          ; 1548    ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; CLK_50_MAX10                                                                                                          ; PIN_M9          ; 781     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; ENETA_RX_CLK                                                                                                          ; PIN_P3          ; 130     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X43_Y40_N0 ; 1187    ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; enet_mdc_clk                                                                                                          ; FF_X20_Y3_N17   ; 614     ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; nios_setup:nios|altera_reset_controller:rst_controller|r_sync_rst                                                     ; FF_X60_Y24_N1   ; 485     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X46_Y26_N9   ; 757     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem|nios_setup_nios2e_cpu_ociram_sp_ram_module:nios_setup_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X53_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_register_bank_a_module:nios_setup_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X73_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_register_bank_b_module:nios_setup_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X73_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_setup:nios|nios_setup_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_vvu1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                          ; AUTO ; True Dual Port   ; Dual Clocks  ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 131072  ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 16   ; None ; M9K_X53_Y25_N0, M9K_X73_Y27_N0, M9K_X53_Y22_N0, M9K_X53_Y19_N0, M9K_X53_Y21_N0, M9K_X53_Y23_N0, M9K_X53_Y27_N0, M9K_X53_Y24_N0, M9K_X73_Y21_N0, M9K_X53_Y26_N0, M9K_X73_Y23_N0, M9K_X73_Y22_N0, M9K_X73_Y26_N0, M9K_X73_Y25_N0, M9K_X73_Y24_N0, M9K_X73_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_r:the_nios_setup_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X53_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_setup:nios|nios_setup_uart:uart|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X53_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ap14:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8192         ; 153          ; 8192         ; 153          ; yes                    ; no                      ; yes                    ; no                      ; 1253376 ; 8192                        ; 153                         ; 8192                        ; 153                         ; 1253376             ; 153  ; None ; M9K_X53_Y3_N0, M9K_X33_Y2_N0, M9K_X53_Y9_N0, M9K_X53_Y11_N0, M9K_X33_Y1_N0, M9K_X5_Y9_N0, M9K_X5_Y7_N0, M9K_X5_Y5_N0, M9K_X5_Y4_N0, M9K_X53_Y7_N0, M9K_X53_Y10_N0, M9K_X33_Y9_N0, M9K_X33_Y6_N0, M9K_X33_Y7_N0, M9K_X33_Y3_N0, M9K_X5_Y19_N0, M9K_X73_Y13_N0, M9K_X73_Y35_N0, M9K_X73_Y16_N0, M9K_X73_Y18_N0, M9K_X73_Y45_N0, M9K_X73_Y38_N0, M9K_X73_Y41_N0, M9K_X73_Y39_N0, M9K_X73_Y36_N0, M9K_X73_Y40_N0, M9K_X73_Y46_N0, M9K_X73_Y32_N0, M9K_X73_Y42_N0, M9K_X73_Y37_N0, M9K_X73_Y48_N0, M9K_X53_Y51_N0, M9K_X73_Y11_N0, M9K_X5_Y36_N0, M9K_X33_Y29_N0, M9K_X5_Y32_N0, M9K_X5_Y33_N0, M9K_X5_Y25_N0, M9K_X5_Y26_N0, M9K_X5_Y31_N0, M9K_X5_Y28_N0, M9K_X5_Y3_N0, M9K_X5_Y35_N0, M9K_X5_Y30_N0, M9K_X5_Y2_N0, M9K_X5_Y27_N0, M9K_X5_Y34_N0, M9K_X53_Y49_N0, M9K_X73_Y47_N0, M9K_X53_Y50_N0, M9K_X53_Y32_N0, M9K_X33_Y32_N0, M9K_X53_Y43_N0, M9K_X53_Y36_N0, M9K_X53_Y38_N0, M9K_X53_Y42_N0, M9K_X53_Y6_N0, M9K_X53_Y53_N0, M9K_X33_Y34_N0, M9K_X53_Y47_N0, M9K_X73_Y44_N0, M9K_X33_Y33_N0, M9K_X33_Y28_N0, M9K_X53_Y44_N0, M9K_X33_Y35_N0, M9K_X33_Y38_N0, M9K_X33_Y31_N0, M9K_X73_Y43_N0, M9K_X53_Y39_N0, M9K_X53_Y45_N0, M9K_X33_Y26_N0, M9K_X53_Y46_N0, M9K_X33_Y36_N0, M9K_X33_Y27_N0, M9K_X53_Y48_N0, M9K_X33_Y30_N0, M9K_X73_Y49_N0, M9K_X53_Y37_N0, M9K_X53_Y52_N0, M9K_X33_Y37_N0, M9K_X33_Y24_N0, M9K_X53_Y2_N0, M9K_X33_Y20_N0, M9K_X53_Y28_N0, M9K_X53_Y31_N0, M9K_X53_Y16_N0, M9K_X53_Y40_N0, M9K_X73_Y17_N0, M9K_X53_Y30_N0, M9K_X53_Y15_N0, M9K_X53_Y20_N0, M9K_X53_Y17_N0, M9K_X53_Y33_N0, M9K_X73_Y14_N0, M9K_X53_Y13_N0, M9K_X53_Y12_N0, M9K_X73_Y3_N0, M9K_X33_Y10_N0, M9K_X5_Y12_N0, M9K_X5_Y8_N0, M9K_X33_Y19_N0, M9K_X5_Y16_N0, M9K_X5_Y11_N0, M9K_X33_Y11_N0, M9K_X33_Y17_N0, M9K_X33_Y21_N0, M9K_X33_Y23_N0, M9K_X33_Y22_N0, M9K_X33_Y16_N0, M9K_X33_Y18_N0, M9K_X33_Y25_N0, M9K_X53_Y14_N0, M9K_X5_Y22_N0, M9K_X33_Y8_N0, M9K_X5_Y13_N0, M9K_X5_Y14_N0, M9K_X33_Y13_N0, M9K_X5_Y18_N0, M9K_X5_Y6_N0, M9K_X5_Y17_N0, M9K_X5_Y29_N0, M9K_X5_Y15_N0, M9K_X5_Y20_N0, M9K_X5_Y23_N0, M9K_X33_Y14_N0, M9K_X5_Y21_N0, M9K_X5_Y10_N0, M9K_X5_Y24_N0, M9K_X53_Y8_N0, M9K_X33_Y5_N0, M9K_X73_Y10_N0, M9K_X53_Y41_N0, M9K_X33_Y4_N0, M9K_X73_Y31_N0, M9K_X73_Y1_N0, M9K_X73_Y28_N0, M9K_X53_Y1_N0, M9K_X73_Y4_N0, M9K_X53_Y4_N0, M9K_X73_Y5_N0, M9K_X53_Y5_N0, M9K_X73_Y9_N0, M9K_X73_Y8_N0, M9K_X73_Y6_N0, M9K_X33_Y15_N0, M9K_X33_Y12_N0, M9K_X73_Y12_N0, M9K_X53_Y18_N0, M9K_X73_Y15_N0, M9K_X73_Y30_N0, M9K_X73_Y29_N0, M9K_X73_Y7_N0, M9K_X73_Y19_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 10,617 / 148,641 ( 7 % )  ;
; C16 interconnects     ; 227 / 5,382 ( 4 % )       ;
; C4 interconnects      ; 5,347 / 106,704 ( 5 % )   ;
; Direct links          ; 1,071 / 148,641 ( < 1 % ) ;
; Global clocks         ; 7 / 20 ( 35 % )           ;
; Local interconnects   ; 3,484 / 49,760 ( 7 % )    ;
; NSLEEPs               ; 0 / 500 ( 0 % )           ;
; R24 interconnects     ; 293 / 5,406 ( 5 % )       ;
; R4 interconnects      ; 5,835 / 147,764 ( 4 % )   ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 10.62) ; Number of LABs  (Total = 523) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 82                            ;
; 2                                           ; 18                            ;
; 3                                           ; 9                             ;
; 4                                           ; 21                            ;
; 5                                           ; 12                            ;
; 6                                           ; 9                             ;
; 7                                           ; 8                             ;
; 8                                           ; 16                            ;
; 9                                           ; 19                            ;
; 10                                          ; 14                            ;
; 11                                          ; 17                            ;
; 12                                          ; 13                            ;
; 13                                          ; 26                            ;
; 14                                          ; 37                            ;
; 15                                          ; 37                            ;
; 16                                          ; 185                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.70) ; Number of LABs  (Total = 523) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 183                           ;
; 1 Clock                            ; 410                           ;
; 1 Clock enable                     ; 143                           ;
; 1 Sync. clear                      ; 16                            ;
; 1 Sync. load                       ; 28                            ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 18                            ;
; 2 Clocks                           ; 91                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.09) ; Number of LABs  (Total = 523) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 7                             ;
; 2                                            ; 75                            ;
; 3                                            ; 3                             ;
; 4                                            ; 14                            ;
; 5                                            ; 2                             ;
; 6                                            ; 7                             ;
; 7                                            ; 2                             ;
; 8                                            ; 22                            ;
; 9                                            ; 2                             ;
; 10                                           ; 13                            ;
; 11                                           ; 3                             ;
; 12                                           ; 10                            ;
; 13                                           ; 4                             ;
; 14                                           ; 7                             ;
; 15                                           ; 5                             ;
; 16                                           ; 24                            ;
; 17                                           ; 11                            ;
; 18                                           ; 20                            ;
; 19                                           ; 10                            ;
; 20                                           ; 24                            ;
; 21                                           ; 14                            ;
; 22                                           ; 26                            ;
; 23                                           ; 16                            ;
; 24                                           ; 19                            ;
; 25                                           ; 24                            ;
; 26                                           ; 31                            ;
; 27                                           ; 27                            ;
; 28                                           ; 23                            ;
; 29                                           ; 4                             ;
; 30                                           ; 13                            ;
; 31                                           ; 25                            ;
; 32                                           ; 35                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.10) ; Number of LABs  (Total = 523) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 3                             ;
; 1                                               ; 140                           ;
; 2                                               ; 84                            ;
; 3                                               ; 41                            ;
; 4                                               ; 51                            ;
; 5                                               ; 20                            ;
; 6                                               ; 30                            ;
; 7                                               ; 17                            ;
; 8                                               ; 27                            ;
; 9                                               ; 14                            ;
; 10                                              ; 16                            ;
; 11                                              ; 14                            ;
; 12                                              ; 16                            ;
; 13                                              ; 11                            ;
; 14                                              ; 6                             ;
; 15                                              ; 7                             ;
; 16                                              ; 18                            ;
; 17                                              ; 5                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
; 26                                              ; 1                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 10.32) ; Number of LABs  (Total = 523) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 8                             ;
; 2                                            ; 122                           ;
; 3                                            ; 46                            ;
; 4                                            ; 28                            ;
; 5                                            ; 12                            ;
; 6                                            ; 13                            ;
; 7                                            ; 18                            ;
; 8                                            ; 17                            ;
; 9                                            ; 26                            ;
; 10                                           ; 14                            ;
; 11                                           ; 20                            ;
; 12                                           ; 12                            ;
; 13                                           ; 13                            ;
; 14                                           ; 7                             ;
; 15                                           ; 21                            ;
; 16                                           ; 21                            ;
; 17                                           ; 13                            ;
; 18                                           ; 8                             ;
; 19                                           ; 9                             ;
; 20                                           ; 20                            ;
; 21                                           ; 13                            ;
; 22                                           ; 8                             ;
; 23                                           ; 6                             ;
; 24                                           ; 6                             ;
; 25                                           ; 5                             ;
; 26                                           ; 10                            ;
; 27                                           ; 4                             ;
; 28                                           ; 2                             ;
; 29                                           ; 1                             ;
; 30                                           ; 4                             ;
; 31                                           ; 3                             ;
; 32                                           ; 2                             ;
; 33                                           ; 1                             ;
; 34                                           ; 3                             ;
; 35                                           ; 2                             ;
; 36                                           ; 0                             ;
; 37                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                                             ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 56           ; 0            ; 56           ; 0            ; 0            ; 61        ; 56           ; 0            ; 61        ; 61        ; 0            ; 23           ; 0            ; 0            ; 29           ; 0            ; 23           ; 29           ; 0            ; 0            ; 0            ; 23           ; 0            ; 0            ; 0            ; 0            ; 0            ; 61        ; 26           ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 5            ; 61           ; 5            ; 61           ; 61           ; 0         ; 5            ; 61           ; 0         ; 0         ; 61           ; 38           ; 61           ; 61           ; 32           ; 61           ; 38           ; 32           ; 61           ; 61           ; 61           ; 38           ; 61           ; 61           ; 61           ; 61           ; 61           ; 0         ; 35           ; 61           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CLK_10_ADC          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_LED[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; USER_LED[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; USER_LED[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; USER_LED[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; USER_LED[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; USER_PB[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_PB[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_PB[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_PB[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_GTX_CLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETA_TX_D[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETA_TX_D[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETA_TX_D[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETA_TX_D[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETA_TX_EN         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETA_TX_ER         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETA_RX_D[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RX_D[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RX_D[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RX_D[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RX_DV         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RX_ER         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RESETn        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RX_CRS        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_RX_COL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_LED_LINK100   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETA_INTn          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET_MDC            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETB_GTX_CLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETB_TX_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_TX_D[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETB_TX_D[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETB_TX_D[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETB_TX_D[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETB_TX_EN         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETB_TX_ER         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETB_RX_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_D[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_D[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_D[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_D[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_DV         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_ER         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RESETn        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_CRS        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_RX_COL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETB_LED_LINK100   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETB_INTn          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENETA_TX_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET_MDIO           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; CPU_RESETn          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_LVDS_125_p      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ENETA_RX_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_50_MAX10        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_25_MAX10        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; CLK_LVDS_125_p(n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M50DAF484C6GES for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M16DAF484I6G is compatible
    Info (176445): Device 10M25DAF484I6G is compatible
    Info (176445): Device 10M50DAF484I6G is compatible
    Info (176445): Device 10M40DAF484I6G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176674): Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
    Warning (176118): Pin "CLK_LVDS_125_p" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "CLK_LVDS_125_p(n)" File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v Line: 20
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_setup/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.sdc'
Warning (332060): Node: ENETA_RX_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register reg_LED0 is being clocked by ENETA_RX_CLK
Warning (332060): Node: enet_mdc_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register reg_LED1 is being clocked by enet_mdc_clk
Warning (332060): Node: CLK_25_MAX10 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register enet_mdc_clk is being clocked by CLK_25_MAX10
Warning (332060): Node: CLK_50_MAX10 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug|monitor_ready is being clocked by CLK_50_MAX10
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLK_25_MAX10~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v Line: 19
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node CLK_50_MAX10~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v Line: 18
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node ENETA_RX_CLK~input (placed in PIN P3 (DPCLK0, DIFFIO_RX_L38n, DIFFOUT_L38n, High_Speed)) File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v Line: 32
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node enet_mdc_clk  File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v Line: 686
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node enet_mdc_clk~0 File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v Line: 686
        Info (176357): Destination node ENET_MDC~output File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v Line: 41
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41] File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 407
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|acq_data_in_reg[41] File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 407
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176353): Automatically promoted node nios_setup:nios|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios_setup:nios|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|W_rf_wren File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v Line: 3472
        Info (176357): Destination node nios_setup:nios|nios_setup_nios2e:nios2e|nios_setup_nios2e_cpu:cpu|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC1IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC1IN[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC1IN[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC1IN[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC1IN[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC1IN[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC1IN[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC1IN[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC2IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC2IN[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC2IN[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC2IN[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC2IN[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC2IN[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC2IN[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC2IN[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLK_DDR3_100_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLK_DDR3_100_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLK_LVDS_125_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_SYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CASN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CKE[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CLK_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CLK_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CSN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ODT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RASN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RESETn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_WEN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_DE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_IN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_IN_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_IN_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_IN_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_IN_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_OUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_OUT_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_OUT_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_OUT_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_OUT_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_PRSNTn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_p[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_p[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IP_SEQURITY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "JTAG_SAFE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODA_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODA_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODA_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODA_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODA_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODA_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODA_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODA_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODB_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODB_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODB_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODB_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODB_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODB_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODB_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMODB_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "QSPI_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "QSPI_CSn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "QSPI_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "QSPI_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "QSPI_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "QSPI_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OEn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RDn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESETn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WRn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_DIPSW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_DIPSW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_DIPSW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_DIPSW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_DIPSW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hSMC_RX_D_n[1]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:08
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 1.76 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:09
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin ENETB_TX_CLK uses I/O standard 3.3-V LVCMOS at E11 File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v Line: 45
    Info (169178): Pin ENETA_TX_CLK uses I/O standard 3.3-V LVCMOS at E10 File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v Line: 28
    Info (169178): Pin CPU_RESETn uses I/O standard 3.3-V LVCMOS at D9 File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v Line: 22
Warning (169202): Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs.
Info (144001): Generated suppressed messages file C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 266 warnings
    Info: Peak virtual memory: 5743 megabytes
    Info: Processing ended: Wed Apr 17 19:44:16 2024
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:31


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/output_files/top.fit.smsg.


