{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712031523704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712031523705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  1 22:18:43 2024 " "Processing started: Mon Apr  1 22:18:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712031523705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1712031523705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simd -c simd --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off simd -c simd --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1712031523705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1712031524071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1712031524072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_element_vec.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_element_vec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_element_vec " "Found entity 1: alu_element_vec" {  } { { "alu_element_vec.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_element_vec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_element_vec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_element_vec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_element_vec_tb " "Found entity 1: alu_element_vec_tb" {  } { { "alu_element_vec_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_element_vec_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_scalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_scalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_scalar " "Found entity 1: alu_scalar" {  } { { "alu_scalar.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_scalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_scalar_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_scalar_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_scalar_tb " "Found entity 1: alu_scalar_tb" {  } { { "alu_scalar_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_scalar_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_vec.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_vec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_vec " "Found entity 1: alu_vec" {  } { { "alu_vec.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531814 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 alu_vec_tb.sv(31) " "Verilog HDL Expression warning at alu_vec_tb.sv(31): truncated literal to match 32 bits" {  } { { "alu_vec_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1712031531815 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 alu_vec_tb.sv(32) " "Verilog HDL Expression warning at alu_vec_tb.sv(32): truncated literal to match 32 bits" {  } { { "alu_vec_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1712031531815 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 alu_vec_tb.sv(37) " "Verilog HDL Expression warning at alu_vec_tb.sv(37): truncated literal to match 32 bits" {  } { { "alu_vec_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1712031531815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_vec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_vec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_vec_tb " "Found entity 1: alu_vec_tb" {  } { { "alu_vec_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jump_unit " "Found entity 1: jump_unit" {  } { { "branch_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/branch_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/compare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_tb " "Found entity 1: extend_tb" {  } { { "extend_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_vector_size.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_vector_size.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_vector_size " "Found entity 1: extend_vector_size" {  } { { "extend_vector_size.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend_vector_size.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_addr_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_addr_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_addr_manager " "Found entity 1: mem_addr_manager" {  } { { "mem_addr_manager.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_addr_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_addr_manager_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_addr_manager_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_addr_manager_tb " "Found entity 1: mem_addr_manager_tb" {  } { { "mem_addr_manager_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_addr_manager_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_input_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_input_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_input_manager " "Found entity 1: mem_input_manager" {  } { { "mem_input_manager.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_input_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_input_manager_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_input_manager_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_input_manager_tb " "Found entity 1: mem_input_manager_tb" {  } { { "mem_input_manager_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_input_manager_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_output_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_output_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_output_manager " "Found entity 1: mem_output_manager" {  } { { "mem_output_manager.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_output_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_output_manager_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_output_manager_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_output_manager_tb " "Found entity 1: mem_output_manager_tb" {  } { { "mem_output_manager_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_output_manager_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 new_clk " "Found entity 1: new_clk" {  } { { "new_clk.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/new_clk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalar_rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file scalar_rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalar_rf " "Found entity 1: scalar_rf" {  } { { "scalar_rf.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalar_rf_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file scalar_rf_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalar_rf_tb " "Found entity 1: scalar_rf_tb" {  } { { "scalar_rf_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_ex_mem " "Found entity 1: segment_ex_mem" {  } { { "segment_ex_mem.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_id_ex " "Found entity 1: segment_id_ex" {  } { { "segment_id_ex.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_if_id " "Found entity 1: segment_if_id" {  } { { "segment_if_id.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_mem_wb " "Found entity 1: segment_mem_wb" {  } { { "segment_mem_wb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorial_rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectorial_rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorial_rf " "Found entity 1: vectorial_rf" {  } { { "vectorial_rf.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/vectorial_rf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorial_rf_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectorial_rf_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorial_rf_tb " "Found entity 1: vectorial_rf_tb" {  } { { "vectorial_rf_tb.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/vectorial_rf_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031531879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031531879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_mem datapath.sv(58) " "Verilog HDL Implicit Net warning at datapath.sv(58): created implicit net for \"clk_mem\"" {  } { { "datapath.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712031531879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk datapath.sv(59) " "Verilog HDL Implicit Net warning at datapath.sv(59): created implicit net for \"clk\"" {  } { { "datapath.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712031531879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1712031531974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_clk new_clk:frec_mem " "Elaborating entity \"new_clk\" for hierarchy \"new_clk:frec_mem\"" {  } { { "datapath.sv" "frec_mem" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031531986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_clk new_clk:frec_clk " "Elaborating entity \"new_clk\" for hierarchy \"new_clk:frec_clk\"" {  } { { "datapath.sv" "frec_clk" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031531988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux_inst " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux_inst\"" {  } { { "datapath.sv" "mux_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031531990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_if " "Elaborating entity \"pc\" for hierarchy \"pc:pc_if\"" {  } { { "datapath.sv" "pc_if" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031531993 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_temp pc.sv(10) " "Verilog HDL or VHDL warning at pc.sv(10): object \"pc_temp\" assigned a value but never read" {  } { { "pc.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/pc.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1712031531994 "|datapath|pc:pc_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder_if " "Elaborating entity \"adder\" for hierarchy \"adder:adder_if\"" {  } { { "datapath.sv" "adder_if" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031531995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"rom:rom_inst\"" {  } { { "datapath.sv" "rom_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1712031532046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instruction.mif " "Parameter \"init_file\" = \"instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532047 ""}  } { { "rom.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1712031532047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1g1 " "Found entity 1: altsyncram_v1g1" {  } { { "db/altsyncram_v1g1.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_v1g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031532100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031532100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v1g1 rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_v1g1:auto_generated " "Elaborating entity \"altsyncram_v1g1\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_v1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_if_id segment_if_id:if_id_inst " "Elaborating entity \"segment_if_id\" for hierarchy \"segment_if_id:if_id_inst\"" {  } { { "datapath.sv" "if_id_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit_inst " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit_inst\"" {  } { { "datapath.sv" "control_unit_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(58) " "Verilog HDL assignment warning at control_unit.sv(58): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532112 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(90) " "Verilog HDL assignment warning at control_unit.sv(90): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532112 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(97) " "Verilog HDL assignment warning at control_unit.sv(97): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532112 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(105) " "Verilog HDL assignment warning at control_unit.sv(105): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532112 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(112) " "Verilog HDL assignment warning at control_unit.sv(112): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532112 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(119) " "Verilog HDL assignment warning at control_unit.sv(119): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532112 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(146) " "Verilog HDL assignment warning at control_unit.sv(146): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532113 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(175) " "Verilog HDL assignment warning at control_unit.sv(175): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532113 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(203) " "Verilog HDL assignment warning at control_unit.sv(203): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532114 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(212) " "Verilog HDL assignment warning at control_unit.sv(212): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532117 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(240) " "Verilog HDL assignment warning at control_unit.sv(240): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532117 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(288) " "Verilog HDL assignment warning at control_unit.sv(288): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532118 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(352) " "Verilog HDL assignment warning at control_unit.sv(352): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532119 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(369) " "Verilog HDL assignment warning at control_unit.sv(369): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532120 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(450) " "Verilog HDL assignment warning at control_unit.sv(450): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532121 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(479) " "Verilog HDL assignment warning at control_unit.sv(479): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532122 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(496) " "Verilog HDL assignment warning at control_unit.sv(496): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532124 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(525) " "Verilog HDL assignment warning at control_unit.sv(525): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532124 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(543) " "Verilog HDL assignment warning at control_unit.sv(543): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532126 "|datapath|control_unit:control_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 control_unit.sv(572) " "Verilog HDL assignment warning at control_unit.sv(572): truncated value with size 32 to match size of target (19)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532126 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOpV\[0\] control_unit.sv(541) " "Inferred latch for \"ALUOpV\[0\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532144 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOpV\[1\] control_unit.sv(541) " "Inferred latch for \"ALUOpV\[1\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532144 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOpV\[2\] control_unit.sv(541) " "Inferred latch for \"ALUOpV\[2\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532144 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[0\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[0\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532144 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[1\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[1\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532144 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[2\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[2\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532145 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[3\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[3\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532145 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[4\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[4\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532145 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[5\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[5\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532145 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[6\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[6\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532145 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[7\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[7\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532145 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[8\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[8\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532145 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[9\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[9\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532146 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[10\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[10\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532146 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[11\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[11\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532146 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[12\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[12\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532146 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[13\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[13\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532146 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[14\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[14\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532146 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[15\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[15\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532146 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[16\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[16\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532146 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[17\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[17\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532147 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count\[18\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count\[18\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532147 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[0\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[0\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532147 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[1\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[1\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532147 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[2\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[2\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532147 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[3\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[3\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532147 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[4\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[4\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532147 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[5\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[5\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532147 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[6\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[6\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532147 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[7\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[7\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532147 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[8\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[8\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532148 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[9\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[9\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532148 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[10\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[10\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532148 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[11\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[11\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532148 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[12\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[12\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532148 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[13\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[13\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532148 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[14\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[14\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532148 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[15\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[15\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532148 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[16\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[16\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532148 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[17\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[17\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532149 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aritmetric_count_temp\[18\] control_unit.sv(541) " "Inferred latch for \"aritmetric_count_temp\[18\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532149 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDest\[0\] control_unit.sv(541) " "Inferred latch for \"RegDest\[0\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532149 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDest\[1\] control_unit.sv(541) " "Inferred latch for \"RegDest\[1\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532149 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc1\[0\] control_unit.sv(541) " "Inferred latch for \"RegSrc1\[0\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532149 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc1\[1\] control_unit.sv(541) " "Inferred latch for \"RegSrc1\[1\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532149 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] control_unit.sv(541) " "Inferred latch for \"ImmSrc\[0\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532149 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] control_unit.sv(541) " "Inferred latch for \"ImmSrc\[1\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532149 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_flag control_unit.sv(541) " "Inferred latch for \"operand_flag\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532149 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control_unit.sv(541) " "Inferred latch for \"ALUSrc\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532149 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FlagRDSrc control_unit.sv(541) " "Inferred latch for \"FlagRDSrc\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532150 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg control_unit.sv(541) " "Inferred latch for \"MemToReg\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532150 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWriteV control_unit.sv(541) " "Inferred latch for \"RegWriteV\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532150 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWriteS control_unit.sv(541) " "Inferred latch for \"RegWriteS\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532150 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataSrc control_unit.sv(541) " "Inferred latch for \"WriteDataSrc\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532150 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EnableWrite control_unit.sv(541) " "Inferred latch for \"EnableWrite\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532150 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EnableRead control_unit.sv(541) " "Inferred latch for \"EnableRead\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532151 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control_unit.sv(541) " "Inferred latch for \"MemWrite\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532151 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead control_unit.sv(541) " "Inferred latch for \"MemRead\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532151 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluData control_unit.sv(541) " "Inferred latch for \"AluData\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532151 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LessEqual control_unit.sv(541) " "Inferred latch for \"LessEqual\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532151 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GreaterEqual control_unit.sv(541) " "Inferred latch for \"GreaterEqual\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532151 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Equal control_unit.sv(541) " "Inferred latch for \"Equal\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532151 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Brinco control_unit.sv(541) " "Inferred latch for \"Brinco\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532151 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[0\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[0\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532152 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[1\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[1\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532152 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[2\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[2\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532152 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[3\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[3\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532152 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[4\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[4\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532152 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[5\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[5\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532152 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[6\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[6\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532152 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[7\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[7\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532152 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[8\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[8\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532153 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[9\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[9\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532153 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[10\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[10\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532153 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[11\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[11\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532153 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[12\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[12\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532153 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[13\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[13\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532153 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[14\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[14\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532153 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[15\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[15\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532153 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[16\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[16\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532153 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[17\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[17\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532153 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count\[18\] control_unit.sv(541) " "Inferred latch for \"instruction_count\[18\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532154 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[0\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[0\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532154 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[1\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[1\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532154 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[2\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[2\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532154 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[3\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[3\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532154 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[4\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[4\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532154 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[5\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[5\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532154 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[6\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[6\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532154 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[7\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[7\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532154 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[8\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[8\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532154 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[9\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[9\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532154 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[10\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[10\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532155 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[11\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[11\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532155 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[12\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[12\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532155 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[13\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[13\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532155 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[14\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[14\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532155 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[15\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[15\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532155 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[16\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[16\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532155 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[17\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[17\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532155 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_count_temp\[18\] control_unit.sv(541) " "Inferred latch for \"instruction_count_temp\[18\]\" at control_unit.sv(541)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532155 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc2 control_unit.sv(494) " "Inferred latch for \"RegSrc2\" at control_unit.sv(494)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 494 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532156 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOpS\[0\] control_unit.sv(350) " "Inferred latch for \"ALUOpS\[0\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532156 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOpS\[1\] control_unit.sv(350) " "Inferred latch for \"ALUOpS\[1\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532157 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOpS\[2\] control_unit.sv(350) " "Inferred latch for \"ALUOpS\[2\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532157 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[0\] control_unit.sv(350) " "Inferred latch for \"memory_count\[0\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532157 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[1\] control_unit.sv(350) " "Inferred latch for \"memory_count\[1\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532157 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[2\] control_unit.sv(350) " "Inferred latch for \"memory_count\[2\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532157 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[3\] control_unit.sv(350) " "Inferred latch for \"memory_count\[3\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532157 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[4\] control_unit.sv(350) " "Inferred latch for \"memory_count\[4\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532157 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[5\] control_unit.sv(350) " "Inferred latch for \"memory_count\[5\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532157 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[6\] control_unit.sv(350) " "Inferred latch for \"memory_count\[6\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532157 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[7\] control_unit.sv(350) " "Inferred latch for \"memory_count\[7\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532157 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[8\] control_unit.sv(350) " "Inferred latch for \"memory_count\[8\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532158 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[9\] control_unit.sv(350) " "Inferred latch for \"memory_count\[9\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532158 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[10\] control_unit.sv(350) " "Inferred latch for \"memory_count\[10\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532158 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[11\] control_unit.sv(350) " "Inferred latch for \"memory_count\[11\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532158 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[12\] control_unit.sv(350) " "Inferred latch for \"memory_count\[12\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532158 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[13\] control_unit.sv(350) " "Inferred latch for \"memory_count\[13\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532158 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[14\] control_unit.sv(350) " "Inferred latch for \"memory_count\[14\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532158 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[15\] control_unit.sv(350) " "Inferred latch for \"memory_count\[15\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532158 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[16\] control_unit.sv(350) " "Inferred latch for \"memory_count\[16\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532158 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[17\] control_unit.sv(350) " "Inferred latch for \"memory_count\[17\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532158 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count\[18\] control_unit.sv(350) " "Inferred latch for \"memory_count\[18\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532158 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[0\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[0\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532158 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[1\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[1\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532158 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[2\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[2\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532158 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[3\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[3\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532159 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[4\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[4\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532159 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[5\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[5\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532159 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[6\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[6\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532159 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[7\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[7\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532159 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[8\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[8\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532159 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[9\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[9\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532159 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[10\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[10\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532159 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[11\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[11\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532159 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[12\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[12\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532159 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[13\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[13\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532159 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[14\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[14\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532159 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[15\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[15\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532159 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[16\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[16\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532159 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[17\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[17\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532160 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_count_temp\[18\] control_unit.sv(350) " "Inferred latch for \"memory_count_temp\[18\]\" at control_unit.sv(350)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532160 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[0\] control_unit.sv(56) " "Inferred latch for \"stall_count\[0\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532160 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[1\] control_unit.sv(56) " "Inferred latch for \"stall_count\[1\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532161 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[2\] control_unit.sv(56) " "Inferred latch for \"stall_count\[2\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532161 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[3\] control_unit.sv(56) " "Inferred latch for \"stall_count\[3\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532161 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[4\] control_unit.sv(56) " "Inferred latch for \"stall_count\[4\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532161 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[5\] control_unit.sv(56) " "Inferred latch for \"stall_count\[5\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532161 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[6\] control_unit.sv(56) " "Inferred latch for \"stall_count\[6\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532161 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[7\] control_unit.sv(56) " "Inferred latch for \"stall_count\[7\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532161 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[8\] control_unit.sv(56) " "Inferred latch for \"stall_count\[8\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532162 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[9\] control_unit.sv(56) " "Inferred latch for \"stall_count\[9\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532162 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[10\] control_unit.sv(56) " "Inferred latch for \"stall_count\[10\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532162 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[11\] control_unit.sv(56) " "Inferred latch for \"stall_count\[11\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532162 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[12\] control_unit.sv(56) " "Inferred latch for \"stall_count\[12\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532162 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[13\] control_unit.sv(56) " "Inferred latch for \"stall_count\[13\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532162 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[14\] control_unit.sv(56) " "Inferred latch for \"stall_count\[14\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532162 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[15\] control_unit.sv(56) " "Inferred latch for \"stall_count\[15\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532162 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[16\] control_unit.sv(56) " "Inferred latch for \"stall_count\[16\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532162 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[17\] control_unit.sv(56) " "Inferred latch for \"stall_count\[17\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532163 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count\[18\] control_unit.sv(56) " "Inferred latch for \"stall_count\[18\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532163 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[0\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[0\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532163 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[1\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[1\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532163 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[2\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[2\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532163 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[3\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[3\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532163 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[4\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[4\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532163 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[5\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[5\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532164 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[6\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[6\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532164 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[7\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[7\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532164 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[8\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[8\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532164 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[9\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[9\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532164 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[10\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[10\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532164 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[11\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[11\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532164 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[12\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[12\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532165 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[13\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[13\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532165 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[14\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[14\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532165 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[15\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[15\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532165 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[16\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[16\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532165 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[17\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[17\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532166 "|datapath|control_unit:control_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_count_temp\[18\] control_unit.sv(56) " "Inferred latch for \"stall_count_temp\[18\]\" at control_unit.sv(56)" {  } { { "control_unit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712031532166 "|datapath|control_unit:control_unit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_4to1:mux_RS1_id " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_4to1:mux_RS1_id\"" {  } { { "datapath.sv" "mux_RS1_id" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux_RS2_id " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux_RS2_id\"" {  } { { "datapath.sv" "mux_RS2_id" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:extend_id_inst " "Elaborating entity \"extend\" for hierarchy \"extend:extend_id_inst\"" {  } { { "datapath.sv" "extend_id_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scalar_rf scalar_rf:scalar_rf_id " "Elaborating entity \"scalar_rf\" for hierarchy \"scalar_rf:scalar_rf_id\"" {  } { { "datapath.sv" "scalar_rf_id" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 scalar_rf.sv(169) " "Verilog HDL assignment warning at scalar_rf.sv(169): truncated value with size 32 to match size of target (19)" {  } { { "scalar_rf.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532251 "|datapath|scalar_rf:scalar_rf_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 scalar_rf.sv(209) " "Verilog HDL assignment warning at scalar_rf.sv(209): truncated value with size 32 to match size of target (19)" {  } { { "scalar_rf.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532251 "|datapath|scalar_rf:scalar_rf_id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorial_rf vectorial_rf:vectorial_rf_id " "Elaborating entity \"vectorial_rf\" for hierarchy \"vectorial_rf:vectorial_rf_id\"" {  } { { "datapath.sv" "vectorial_rf_id" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_id_ex segment_id_ex:id_ex_inst " "Elaborating entity \"segment_id_ex\" for hierarchy \"segment_id_ex:id_ex_inst\"" {  } { { "datapath.sv" "id_ex_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux_2to1_ex " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux_2to1_ex\"" {  } { { "datapath.sv" "mux_2to1_ex" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder_ex " "Elaborating entity \"adder\" for hierarchy \"adder:adder_ex\"" {  } { { "datapath.sv" "adder_ex" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_scalar alu_scalar:alu_ex " "Elaborating entity \"alu_scalar\" for hierarchy \"alu_scalar:alu_ex\"" {  } { { "datapath.sv" "alu_ex" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_vec alu_vec:alu_instance " "Elaborating entity \"alu_vec\" for hierarchy \"alu_vec:alu_instance\"" {  } { { "datapath.sv" "alu_instance" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 alu_vec:alu_instance\|mux_2to1:mux_alu_instance0 " "Elaborating entity \"mux_2to1\" for hierarchy \"alu_vec:alu_instance\|mux_2to1:mux_alu_instance0\"" {  } { { "alu_vec.sv" "mux_alu_instance0" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_element_vec alu_vec:alu_instance\|alu_element_vec:alu_instance0 " "Elaborating entity \"alu_element_vec\" for hierarchy \"alu_vec:alu_instance\|alu_element_vec:alu_instance0\"" {  } { { "alu_vec.sv" "alu_instance0" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_unit jump_unit:jump_unit_ex " "Elaborating entity \"jump_unit\" for hierarchy \"jump_unit:jump_unit_ex\"" {  } { { "datapath.sv" "jump_unit_ex" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_ex_mem segment_ex_mem:ex_mem_inst " "Elaborating entity \"segment_ex_mem\" for hierarchy \"segment_ex_mem:ex_mem_inst\"" {  } { { "datapath.sv" "ex_mem_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_addr_manager mem_addr_manager:mem_addr_manager_inst " "Elaborating entity \"mem_addr_manager\" for hierarchy \"mem_addr_manager:mem_addr_manager_inst\"" {  } { { "datapath.sv" "mem_addr_manager_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mem_addr_manager.sv(28) " "Verilog HDL assignment warning at mem_addr_manager.sv(28): truncated value with size 32 to match size of target (19)" {  } { { "mem_addr_manager.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_addr_manager.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532355 "|datapath|mem_addr_manager:mem_addr_manager_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:compare_wb_inst " "Elaborating entity \"compare\" for hierarchy \"compare:compare_wb_inst\"" {  } { { "datapath.sv" "compare_wb_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 compare.sv(6) " "Verilog HDL assignment warning at compare.sv(6): truncated value with size 32 to match size of target (19)" {  } { { "compare.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/compare.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712031532357 "|datapath|compare:compare_wb_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_input_manager mem_input_manager:mem_input_manager_inst " "Elaborating entity \"mem_input_manager\" for hierarchy \"mem_input_manager:mem_input_manager_inst\"" {  } { { "datapath.sv" "mem_input_manager_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 ram1:mem " "Elaborating entity \"ram1\" for hierarchy \"ram1:mem\"" {  } { { "datapath.sv" "mem" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram1:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram1:mem\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "altsyncram_component" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram1:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram1:mem\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram1:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram1:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory.mif " "Parameter \"init_file\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 257604 " "Parameter \"numwords_a\" = \"257604\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532386 ""}  } { { "ram1.v" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1712031532386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvn1 " "Found entity 1: altsyncram_kvn1" {  } { { "db/altsyncram_kvn1.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_kvn1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031532549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031532549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kvn1 ram1:mem\|altsyncram:altsyncram_component\|altsyncram_kvn1:auto_generated " "Elaborating entity \"altsyncram_kvn1\" for hierarchy \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_kvn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/decode_sma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031532607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031532607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_sma ram1:mem\|altsyncram:altsyncram_component\|altsyncram_kvn1:auto_generated\|decode_sma:decode3 " "Elaborating entity \"decode_sma\" for hierarchy \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_kvn1:auto_generated\|decode_sma:decode3\"" {  } { { "db/altsyncram_kvn1.tdf" "decode3" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_kvn1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/decode_l2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031532659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031532659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l2a ram1:mem\|altsyncram:altsyncram_component\|altsyncram_kvn1:auto_generated\|decode_l2a:rden_decode " "Elaborating entity \"decode_l2a\" for hierarchy \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_kvn1:auto_generated\|decode_l2a:rden_decode\"" {  } { { "db/altsyncram_kvn1.tdf" "rden_decode" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_kvn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rib " "Found entity 1: mux_rib" {  } { { "db/mux_rib.tdf" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/mux_rib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712031532720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712031532720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rib ram1:mem\|altsyncram:altsyncram_component\|altsyncram_kvn1:auto_generated\|mux_rib:mux2 " "Elaborating entity \"mux_rib\" for hierarchy \"ram1:mem\|altsyncram:altsyncram_component\|altsyncram_kvn1:auto_generated\|mux_rib:mux2\"" {  } { { "db/altsyncram_kvn1.tdf" "mux2" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_kvn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_vector_size extend_vector_size:extend_vector_size_inst " "Elaborating entity \"extend_vector_size\" for hierarchy \"extend_vector_size:extend_vector_size_inst\"" {  } { { "datapath.sv" "extend_vector_size_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux_data_mem " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux_data_mem\"" {  } { { "datapath.sv" "mux_data_mem" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_output_manager mem_output_manager:instance_name " "Elaborating entity \"mem_output_manager\" for hierarchy \"mem_output_manager:instance_name\"" {  } { { "datapath.sv" "instance_name" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532760 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_input_data mem_output_manager.sv(13) " "Verilog HDL or VHDL warning at mem_output_manager.sv(13): object \"temp_input_data\" assigned a value but never read" {  } { { "mem_output_manager.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_output_manager.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1712031532763 "|datapath|mem_output_manager:instance_name"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_mem_wb segment_mem_wb:segment_mem_wb_inst " "Elaborating entity \"segment_mem_wb\" for hierarchy \"segment_mem_wb:segment_mem_wb_inst\"" {  } { { "datapath.sv" "segment_mem_wb_inst" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:decode_scalar_WD_wb " "Elaborating entity \"decode\" for hierarchy \"decode:decode_scalar_WD_wb\"" {  } { { "datapath.sv" "decode_scalar_WD_wb" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712031532770 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[31\] " "Net \"pc_plus_imm_ex\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[31\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533703 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[30\] " "Net \"pc_plus_imm_ex\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[30\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533703 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[29\] " "Net \"pc_plus_imm_ex\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[29\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533703 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[28\] " "Net \"pc_plus_imm_ex\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[28\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533703 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[27\] " "Net \"pc_plus_imm_ex\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[27\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533703 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[26\] " "Net \"pc_plus_imm_ex\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[26\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533703 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[25\] " "Net \"pc_plus_imm_ex\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[25\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533703 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[24\] " "Net \"pc_plus_imm_ex\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[24\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533703 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[23\] " "Net \"pc_plus_imm_ex\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[23\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533703 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[22\] " "Net \"pc_plus_imm_ex\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[22\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533703 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[21\] " "Net \"pc_plus_imm_ex\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[21\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533703 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[20\] " "Net \"pc_plus_imm_ex\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[20\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533703 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[19\] " "Net \"pc_plus_imm_ex\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[19\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533703 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533703 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[31\] " "Net \"pc_plus_imm_ex\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[31\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[30\] " "Net \"pc_plus_imm_ex\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[30\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[29\] " "Net \"pc_plus_imm_ex\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[29\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[28\] " "Net \"pc_plus_imm_ex\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[28\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[27\] " "Net \"pc_plus_imm_ex\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[27\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[26\] " "Net \"pc_plus_imm_ex\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[26\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[25\] " "Net \"pc_plus_imm_ex\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[25\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[24\] " "Net \"pc_plus_imm_ex\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[24\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[23\] " "Net \"pc_plus_imm_ex\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[23\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[22\] " "Net \"pc_plus_imm_ex\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[22\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[21\] " "Net \"pc_plus_imm_ex\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[21\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[20\] " "Net \"pc_plus_imm_ex\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[20\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533705 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[19\] " "Net \"pc_plus_imm_ex\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[19\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533705 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533705 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[31\] " "Net \"pc_plus_imm_ex\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[31\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[30\] " "Net \"pc_plus_imm_ex\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[30\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[29\] " "Net \"pc_plus_imm_ex\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[29\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[28\] " "Net \"pc_plus_imm_ex\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[28\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[27\] " "Net \"pc_plus_imm_ex\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[27\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[26\] " "Net \"pc_plus_imm_ex\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[26\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[25\] " "Net \"pc_plus_imm_ex\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[25\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[24\] " "Net \"pc_plus_imm_ex\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[24\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[23\] " "Net \"pc_plus_imm_ex\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[23\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[22\] " "Net \"pc_plus_imm_ex\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[22\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[21\] " "Net \"pc_plus_imm_ex\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[21\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[20\] " "Net \"pc_plus_imm_ex\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[20\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_plus_imm_ex\[19\] " "Net \"pc_plus_imm_ex\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "pc_plus_imm_ex\[19\]" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533706 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712031533706 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1712031534306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712031534446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  1 22:18:54 2024 " "Processing ended: Mon Apr  1 22:18:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712031534446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712031534446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712031534446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712031534446 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 75 s " "Quartus Prime Flow was successful. 0 errors, 75 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712031535156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712031535560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712031535560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  1 22:18:55 2024 " "Processing started: Mon Apr  1 22:18:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712031535560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1712031535560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim simd simd " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim simd simd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1712031535560 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim simd simd " "Quartus(args): --rtl_sim simd simd" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1712031535560 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1712031535683 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1712031536751 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1712031536752 ""}
{ "Warning" "0" "" "Warning: File simd_run_msim_rtl_verilog.do already exists - backing up current file as simd_run_msim_rtl_verilog.do.bak7" {  } {  } 0 0 "Warning: File simd_run_msim_rtl_verilog.do already exists - backing up current file as simd_run_msim_rtl_verilog.do.bak7" 0 0 "Shell" 0 0 1712031536843 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/simulation/modelsim/simd_run_msim_rtl_verilog.do" {  } { { "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/simulation/modelsim/simd_run_msim_rtl_verilog.do" "0" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/simulation/modelsim/simd_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/simulation/modelsim/simd_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1712031537872 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1712031537873 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1712031537878 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1712031537879 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/simd_nativelink_simulation.rpt" {  } { { "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/simd_nativelink_simulation.rpt" "0" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/simd_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/simd_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1712031537879 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1712031537879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712031537880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  1 22:18:57 2024 " "Processing ended: Mon Apr  1 22:18:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712031537880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712031537880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712031537880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1712031537880 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 76 s " "Quartus Prime Flow was successful. 0 errors, 76 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1712032026958 ""}
