# Seven-Segment-Decoder-using-verilog-HDL