############################################################################
##
##  Xilinx, Inc. 2006            www.xilinx.com  
##  Wed August 30 15:11: 2006
##
##  
############################################################################
##  File name :       mem_interface_top.ucf
## 
##  Generated by  spartan3a released on April 03 2006
##  Description :     Constraints file
##                    targetted to xc3s700a-4 fg484 
##
############################################################################

############################################################################
# Clock constraints                                                        #
############################################################################
#NET "infrastructure_top0/sys_clk_ibuf" TNM_NET = "SYS_CLK";
#TIMESPEC "TS_SYS_CLK" = PERIOD "SYS_CLK"  7.5187  ns HIGH 50 %;
#NET  "SYS_CLKb"                                      	IOSTANDARD = LVDS_25;
NET  "SYS_CLK"	LOC = "e12"; # On board clock
NET  "SYS_CLK"                                       		IOSTANDARD = LVCMOS33;
#NET  "reset_in_n"                                      	IOSTANDARD = LVTTL;
#NET  "cntrl0_led_error_output1"                             IOSTANDARD = LVCMOS25;
#NET  "reset_in_n"	LOC = "T15" | IOSTANDARD = LVTTL  | PULLDOWN ; 
#NET  "cntrl0_led_error_output1"	LOC = "R20"| IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = QUIETIO | PULLDOWN ;
#NET  "cntrl0_data_valid_out"		LOC = "T19" | IOSTANDARD = LVTTL;
#NET  "SYS_CLK"	LOC = "U12"; # External clock
#NET  "SYS_CLKb"	LOC = "E11";
############################################################################

NET "ROT_CENTER"    LOC = "R13"  | IOSTANDARD = LVCMOS33 | PULLDOWN ;


##############################################################################
# Discrete Indicators (LED)
##############################################################################

NET "LED<0>"        LOC = "R20"  | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW | SUSPEND = "DRIVE_LAST_VALUE" ;
NET "LED<1>"        LOC = "T19"  | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW | SUSPEND = "DRIVE_LAST_VALUE" ;
NET "LED<2>"        LOC = "U20"  | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW | SUSPEND = "DRIVE_LAST_VALUE" ;
NET "LED<3>"        LOC = "U19"  | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW | SUSPEND = "DRIVE_LAST_VALUE" ;
NET "LED<4>"        LOC = "V19"  | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW | SUSPEND = "DRIVE_LAST_VALUE" ;
NET "LED<5>"        LOC = "V20"  | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW | SUSPEND = "DRIVE_LAST_VALUE" ;
NET "LED<6>"        LOC = "Y22"  | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW | SUSPEND = "DRIVE_LAST_VALUE" ;
NET "LED<7>"        LOC = "W21"  | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW | SUSPEND = "DRIVE_LAST_VALUE" ;

##############################################################################
# Character Display (LCD)
##############################################################################

NET "LCD_DB<0>"     LOC = "Y13"  | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "LCD_DB<1>"     LOC = "AB18" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "LCD_DB<2>"     LOC = "AB17" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "LCD_DB<3>"     LOC = "AB12" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "LCD_DB<4>"     LOC = "AA12" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "LCD_DB<5>"     LOC = "Y16"  | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "LCD_DB<6>"     LOC = "AB16" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "LCD_DB<7>"     LOC = "Y15"  | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "LCD_E"         LOC = "AB4"  | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "LCD_RS"        LOC = "Y14"  | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "LCD_RW"        LOC = "W13"  | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;























NET "main_00/top0/controller0/rst_calib*" TIG;
NET "main_00/top0/infrastructure0/delay_sel_val*" TIG;
NET "main_00/top0/infrastructure0/rst_calib*" TIG;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay*_col*" TIG;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed*" TIG;


#######################################################################################################################
# Calibration Circuit Constraints #
#######################################################################################################################
# Placement constraints for luts in tap delay ckt #
#######################################################################################################################

INST  "infrastructure_top0/cal_top0/tap_dly0/l0"  RLOC=X0Y6;
INST  "infrastructure_top0/cal_top0/tap_dly0/l0"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";
 
INST  "infrastructure_top0/cal_top0/tap_dly0/l1" RLOC=X0Y6;
INST  "infrastructure_top0/cal_top0/tap_dly0/l1"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";
 
INST  "infrastructure_top0/cal_top0/tap_dly0/l2" RLOC=X0Y7;
INST  "infrastructure_top0/cal_top0/tap_dly0/l2"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l3" RLOC=X0Y7;
INST  "infrastructure_top0/cal_top0/tap_dly0/l3"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l4" RLOC=X1Y6;
INST  "infrastructure_top0/cal_top0/tap_dly0/l4"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l5" RLOC=X1Y6;
INST  "infrastructure_top0/cal_top0/tap_dly0/l5"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l6" RLOC=X1Y7;
INST  "infrastructure_top0/cal_top0/tap_dly0/l6"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l7" RLOC=X1Y7;
INST  "infrastructure_top0/cal_top0/tap_dly0/l7"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";
  
INST  "infrastructure_top0/cal_top0/tap_dly0/l8" RLOC=X0Y4;
INST  "infrastructure_top0/cal_top0/tap_dly0/l8"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";
 
INST  "infrastructure_top0/cal_top0/tap_dly0/l9" RLOC=X0Y4;
INST  "infrastructure_top0/cal_top0/tap_dly0/l9"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";
 
INST  "infrastructure_top0/cal_top0/tap_dly0/l10" RLOC=X0Y5;
INST  "infrastructure_top0/cal_top0/tap_dly0/l10"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";
 
INST  "infrastructure_top0/cal_top0/tap_dly0/l11" RLOC=X0Y5;
INST  "infrastructure_top0/cal_top0/tap_dly0/l11"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";
 
INST  "infrastructure_top0/cal_top0/tap_dly0/l12" RLOC=X1Y4;
INST  "infrastructure_top0/cal_top0/tap_dly0/l12"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";
 
INST  "infrastructure_top0/cal_top0/tap_dly0/l13" RLOC=X1Y4;
INST  "infrastructure_top0/cal_top0/tap_dly0/l13"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";
 
INST  "infrastructure_top0/cal_top0/tap_dly0/l14" RLOC=X1Y5;
INST  "infrastructure_top0/cal_top0/tap_dly0/l14"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l15" RLOC=X1Y5;
INST  "infrastructure_top0/cal_top0/tap_dly0/l15"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l16" RLOC=X0Y2;
INST  "infrastructure_top0/cal_top0/tap_dly0/l16"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l17" RLOC=X0Y2;
INST  "infrastructure_top0/cal_top0/tap_dly0/l17"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l18" RLOC=X0Y3;
INST  "infrastructure_top0/cal_top0/tap_dly0/l18"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l19" RLOC=X0Y3;
INST  "infrastructure_top0/cal_top0/tap_dly0/l19"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l20" RLOC=X1Y2;
INST  "infrastructure_top0/cal_top0/tap_dly0/l20"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l21" RLOC=X1Y2;
INST  "infrastructure_top0/cal_top0/tap_dly0/l21"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l22" RLOC=X1Y3;
INST  "infrastructure_top0/cal_top0/tap_dly0/l22"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l23" RLOC=X1Y3;
INST  "infrastructure_top0/cal_top0/tap_dly0/l23"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l24" RLOC=X0Y0;
INST  "infrastructure_top0/cal_top0/tap_dly0/l24"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l25" RLOC=X0Y0;
INST  "infrastructure_top0/cal_top0/tap_dly0/l25"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l26" RLOC=X0Y1;
INST  "infrastructure_top0/cal_top0/tap_dly0/l26"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l27" RLOC=X0Y1;
INST  "infrastructure_top0/cal_top0/tap_dly0/l27"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l28" RLOC=X1Y0;
INST  "infrastructure_top0/cal_top0/tap_dly0/l28"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l29" RLOC=X1Y0;
INST  "infrastructure_top0/cal_top0/tap_dly0/l29"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l30" RLOC=X1Y1;
INST  "infrastructure_top0/cal_top0/tap_dly0/l30"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/l31" RLOC=X1Y1;
INST  "infrastructure_top0/cal_top0/tap_dly0/l31"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

#######################################################################################################################
# Placement constraints for first stage flops in tap delay ckt #
#######################################################################################################################
 
INST  "infrastructure_top0/cal_top0/tap_dly0/r0"    RLOC=X0Y6;
INST  "infrastructure_top0/cal_top0/tap_dly0/r0"   U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST "infrastructure_top0/cal_top0/tap_dly0/r1" RLOC=X0Y6;
INST "infrastructure_top0/cal_top0/tap_dly0/r1"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST "infrastructure_top0/cal_top0/tap_dly0/r2" RLOC=X0Y7;
INST  "infrastructure_top0/cal_top0/tap_dly0/r2"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST "infrastructure_top0/cal_top0/tap_dly0/r3" RLOC=X0Y7;
INST  "infrastructure_top0/cal_top0/tap_dly0/r3"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST "infrastructure_top0/cal_top0/tap_dly0/r4" RLOC=X1Y6;
INST  "infrastructure_top0/cal_top0/tap_dly0/r4"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST "infrastructure_top0/cal_top0/tap_dly0/r5" RLOC=X1Y6;
INST  "infrastructure_top0/cal_top0/tap_dly0/r5"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST "infrastructure_top0/cal_top0/tap_dly0/r6" RLOC=X1Y7;
INST  "infrastructure_top0/cal_top0/tap_dly0/r6"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST "infrastructure_top0/cal_top0/tap_dly0/r7" RLOC=X1Y7;
INST  "infrastructure_top0/cal_top0/tap_dly0/r7"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST "infrastructure_top0/cal_top0/tap_dly0/r8" RLOC=X0Y4;
INST  "infrastructure_top0/cal_top0/tap_dly0/r8"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST "infrastructure_top0/cal_top0/tap_dly0/r9" RLOC=X0Y4;
INST  "infrastructure_top0/cal_top0/tap_dly0/r9"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST "infrastructure_top0/cal_top0/tap_dly0/r10" RLOC=X0Y5;
INST  "infrastructure_top0/cal_top0/tap_dly0/r10"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST "infrastructure_top0/cal_top0/tap_dly0/r11" RLOC=X0Y5;
INST  "infrastructure_top0/cal_top0/tap_dly0/r11"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST "infrastructure_top0/cal_top0/tap_dly0/r12" RLOC=X1Y4;
INST  "infrastructure_top0/cal_top0/tap_dly0/r12"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST "infrastructure_top0/cal_top0/tap_dly0/r13" RLOC=X1Y4;
INST  "infrastructure_top0/cal_top0/tap_dly0/r13"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST "infrastructure_top0/cal_top0/tap_dly0/r14" RLOC=X1Y5;
INST  "infrastructure_top0/cal_top0/tap_dly0/r14"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST "infrastructure_top0/cal_top0/tap_dly0/r15" RLOC=X1Y5;
INST  "infrastructure_top0/cal_top0/tap_dly0/r15"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r16" RLOC=X0Y2;
INST  "infrastructure_top0/cal_top0/tap_dly0/r16"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r17" RLOC=X0Y2;
INST  "infrastructure_top0/cal_top0/tap_dly0/r17"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r18" RLOC=X0Y3;
INST  "infrastructure_top0/cal_top0/tap_dly0/r18"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r19" RLOC=X0Y3;
INST  "infrastructure_top0/cal_top0/tap_dly0/r19"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r20" RLOC=X1Y2;
INST  "infrastructure_top0/cal_top0/tap_dly0/r20"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r21" RLOC=X1Y2;
INST  "infrastructure_top0/cal_top0/tap_dly0/r21"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r22" RLOC=X1Y3;
INST  "infrastructure_top0/cal_top0/tap_dly0/r22"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r23" RLOC=X1Y3;
INST  "infrastructure_top0/cal_top0/tap_dly0/r23"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r24" RLOC=X0Y0;
INST  "infrastructure_top0/cal_top0/tap_dly0/r24"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r25" RLOC=X0Y0;
INST  "infrastructure_top0/cal_top0/tap_dly0/r25"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r26" RLOC=X0Y1;
INST  "infrastructure_top0/cal_top0/tap_dly0/r26"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r27" RLOC=X0Y1;
INST  "infrastructure_top0/cal_top0/tap_dly0/r27"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r28" RLOC=X1Y0;
INST  "infrastructure_top0/cal_top0/tap_dly0/r28"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r29" RLOC=X1Y0;
INST  "infrastructure_top0/cal_top0/tap_dly0/r29"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r30" RLOC=X1Y1;
INST  "infrastructure_top0/cal_top0/tap_dly0/r30"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

INST  "infrastructure_top0/cal_top0/tap_dly0/r31" RLOC=X1Y1;
INST  "infrastructure_top0/cal_top0/tap_dly0/r31"  U_SET = "infrastructure_top0/cal_top0/tap_dly0/l0";

#######################################################################################################################
# BEL constraints for luts in tap delay ckt #
#######################################################################################################################

INST "infrastructure_top0/cal_top0/tap_dly0/l0" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l1" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l2" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l3" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l4" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l5" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l6" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l7" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l8" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l9" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l10" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l11" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l12" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l13" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l14" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l15" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l16" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l17" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l18" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l19" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l20" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l21" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l22" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l23" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l24" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l25" BEL= F;  
INST "infrastructure_top0/cal_top0/tap_dly0/l26" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l27" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l28" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l29" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l30" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l31" BEL= F;


 ######################################################################################
 ##### constraints to have the inverter connetion wire length to be the same   ########
 ###### the following  constraints are independent of frequency  ######################
 ######################################################################################

 ###### maxdelay of 400 ps will not be met. This constraint is just to get a better delay####
 NET "infrastructure_top0/cal_top0/tap_dly0/tap[7]"  MAXDELAY = 400ps;
 NET "infrastructure_top0/cal_top0/tap_dly0/tap[15]"  MAXDELAY = 400ps;
 NET "infrastructure_top0/cal_top0/tap_dly0/tap[23]"  MAXDELAY = 400ps;
 INST "main_00/top0/controller0/rst_iob_out" IOB = TRUE;
 
 ##################################################################
 ##### constraints from the dqs pin ########
 ##################################################################

 ###### maxdelay of 460 ps will not be met. This constraint is just to get a better delay####
 ###### The reported delay will be in the range of 500 to 600 ps####
 NET "main_00/top0/dqs_int_delay_in*" 	MAXDELAY = 460ps;
 ###### maxdelay of 160 ps will not be met. This constraint is just to get a better delay####
 ###### The reported delay will be in the range of 200 to 360 ps####
 NET "main_00/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*" 	MAXDELAY = 160ps;
 ###################################################################################################
 ######constraint to place flop1 and flop2 close togather for the calibration logic  ###############
 ###################################################################################################

#######################################################################################################################
# Area Group Constraint For tap_dly and cal_ctl module #
#######################################################################################################################

INST "infrastructure_top0/cal_top0/cal_ctl0" AREA_GROUP = cal_ctl;
INST "infrastructure_top0/cal_top0/tap_dly0" AREA_GROUP = cal_ctl;
AREA_GROUP "cal_ctl" RANGE = SLICE_X8Y40:SLICE_X19Y53;  
AREA_GROUP "cal_ctl" GROUP = CLOSED;  




#********************************************************************#
#                        CONTROLLER 0                               #
#********************************************************************#
############################################################################
# I/O STANDARDS                                                         #
############################################################################
NET  "cntrl0_DDR2_DQ[*]"                                    IOSTANDARD = SSTL18_I; #SSTL18_II;
NET  "cntrl0_DDR2_A[*]"                                     IOSTANDARD = SSTL18_I;
NET  "cntrl0_DDR2_BA[*]"                                    IOSTANDARD = SSTL18_I;
NET  "cntrl0_DDR2_CK"                                       IOSTANDARD = DIFF_SSTL18_I;
NET  "cntrl0_DDR2_CK_N"                                     IOSTANDARD = DIFF_SSTL18_I;
NET  "cntrl0_DDR2_CKE"                                      IOSTANDARD = SSTL18_I;
NET  "cntrl0_DDR2_CS_N"                                     IOSTANDARD = SSTL18_I;
NET  "cntrl0_DDR2_RAS_N"                                    IOSTANDARD = SSTL18_I;
NET  "cntrl0_DDR2_CAS_N"                                    IOSTANDARD = SSTL18_I;
NET  "cntrl0_DDR2_WE_N"                                     IOSTANDARD = SSTL18_I;
NET  "cntrl0_DDR2_ODT"                                      IOSTANDARD = SSTL18_I;
NET  "cntrl0_DDR2_DM[*]"                                    IOSTANDARD = SSTL18_I;
NET  "cntrl0_rst_dqs_div_in"                                IOSTANDARD = SSTL18_I; #SSTL18_II;
NET  "cntrl0_rst_dqs_div_out"                               IOSTANDARD = SSTL18_I; #SSTL18_II;
NET  "cntrl0_DDR2_DQS[*]"                                   IOSTANDARD = DIFF_SSTL18_I; #DIFF_SSTL18_II;
NET  "cntrl0_DDR2_DQS_N[*]"                                 IOSTANDARD = DIFF_SSTL18_I; #DIFF_SSTL18_II;





############################################################################
# IO Signals Registering Constraints                                           #
############################################################################
INST "main_00/top0/iobs0/datapath_iobs0/s3_dqs_iob*"  IOB = TRUE;
INST "main_00/top0/iobs0/datapath_iobs0/s3_ddr_iob*"  IOB = TRUE;
INST "main_00/top0/controller0/rst_iob_out"            IOB = TRUE;
INST "main_00/top0/iobs0/controller_iobs0/iob_addr*" IOB = TRUE;
INST "main_00/top0/iobs0/controller_iobs0/iob_ba*" IOB = TRUE;
INST "main_00/top0/iobs0/controller_iobs0/iob_rasb"      IOB = TRUE;
INST "main_00/top0/iobs0/controller_iobs0/iob_casb"      IOB = TRUE;
INST "main_00/top0/iobs0/controller_iobs0/iob_web"     IOB = TRUE;
INST "main_00/top0/iobs0/controller_iobs0/iob_cke"     IOB = TRUE;

############################################################################
# Banks 2
# Pin Location Constraints for System clock signals
 ############################################################################


############################################################################
# Banks 3
# Pin Location Constraints for Clock,Masks, Address, and Controls 
 ############################################################################
NET  "cntrl0_DDR2_CK"              LOC = "M1" ;
NET  "cntrl0_DDR2_CK_N"             LOC = "M2" ;
NET  "cntrl0_DDR2_DM[0]"             LOC = "J3" ;
NET  "cntrl0_DDR2_DM[1]"             LOC = "E3" ;
NET  "cntrl0_DDR2_A[0]"	LOC = "R2" ;
NET  "cntrl0_DDR2_A[1]"	LOC = "T4" ;
NET  "cntrl0_DDR2_A[2]"	LOC = "R1" ;
NET  "cntrl0_DDR2_A[3]"	LOC = "U3" ;
NET  "cntrl0_DDR2_A[4]"	LOC = "U2" ;
NET  "cntrl0_DDR2_A[5]"	LOC = "U4" ;
NET  "cntrl0_DDR2_A[6]"	LOC = "U1" ;
NET  "cntrl0_DDR2_A[7]"	LOC = "Y1" ;
NET  "cntrl0_DDR2_A[8]"	LOC = "W1" ;
NET  "cntrl0_DDR2_A[9]"	LOC = "W2" ;
NET  "cntrl0_DDR2_A[10]"	LOC = "T3" ;
NET  "cntrl0_DDR2_A[11]"	LOC = "V1" ;
NET  "cntrl0_DDR2_A[12]"	LOC = "Y2" ;
NET  "cntrl0_DDR2_BA[0]"	LOC = "P3" ;
NET  "cntrl0_DDR2_BA[1]"	LOC = "R3" ;
NET  "cntrl0_DDR2_CKE"	LOC = "N3" ;
NET  "cntrl0_DDR2_CS_N"	LOC = "M5" ;
NET  "cntrl0_DDR2_RAS_N"	LOC = "M3" ;
NET  "cntrl0_DDR2_CAS_N"	LOC = "M4" ;
NET  "cntrl0_DDR2_WE_N"	LOC = "N4" ;
NET  "cntrl0_DDR2_ODT"	LOC = "P1" ;
#NET "dqs_int_delay_in0" LOC = "V14" | IOSTANDARD = LVCMOS18;
#NET "test_rst_dqs_div_in" LOC = "V16" | IOSTANDARD = LVCMOS18;

#########################################################################
# MAXDELAY constraints                                                                        #
#########################################################################
NET  "main_00/top0/data_path0/data_read_controller0/rst_dqs_div"        MAXDELAY = 3000ps;
NET  "main_00/top0/iobs0/controller_iobs0/rst_dqs_div*"         MAXDELAY = 3000ps;
NET  "main_00/top0/data_path0/data_read0/fifo*_wr_en"              MAXDELAY = 2000ps;
NET  "main_00/top0/data_path0/dqs_int_delay_in*"  MAXDELAY = 700ps;
#########################################################################
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 1, location in tile: 0
NET "cntrl0_DDR2_DQ[1]" LOC = K5;
INST "main_00/top0/data_path0/data_read0/strobe0/fifo_bit1" LOC = SLICE_X0Y58;
INST "main_00/top0/data_path0/data_read0/strobe0_n/fifo_bit1" LOC = SLICE_X0Y59;
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 0, location in tile: 0
NET "cntrl0_DDR2_DQ[0]" LOC = H1;
INST "main_00/top0/data_path0/data_read0/strobe0/fifo_bit0" LOC = SLICE_X2Y62;
INST "main_00/top0/data_path0/data_read0/strobe0_n/fifo_bit0" LOC = SLICE_X2Y63;
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 3, location in tile: 0
NET "cntrl0_DDR2_DQ[3]" LOC = L3;
INST "main_00/top0/data_path0/data_read0/strobe0/fifo_bit3" LOC = SLICE_X2Y52;
INST "main_00/top0/data_path0/data_read0/strobe0_n/fifo_bit3" LOC = SLICE_X2Y53;
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 2, location in tile: 0
NET "cntrl0_DDR2_DQ[2]" LOC = K1;
INST "main_00/top0/data_path0/data_read0/strobe0/fifo_bit2" LOC = SLICE_X0Y50;
INST "main_00/top0/data_path0/data_read0/strobe0_n/fifo_bit2" LOC = SLICE_X0Y51;
#############################################################
##  constraints for bit cntrl0_DDR2_DQS_P, 0, location in tile: 0
NET "cntrl0_DDR2_DQS[0]" LOC = K3;
NET "cntrl0_DDR2_DQS_N[0]" LOC = K2;

## LUT location constraints for col 0
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col0/one" LOC = SLICE_X2Y55;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col0/one" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col0/two" LOC = SLICE_X2Y55;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col0/two" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col0/three" LOC = SLICE_X2Y54;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col0/three" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col0/four" LOC = SLICE_X2Y54;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col0/four" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col0/five" LOC = SLICE_X3Y55;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col0/five" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col0/six" LOC = SLICE_X3Y54;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col0/six" BEL = G;

## LUT location constraints for col 1
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col1/one" LOC = SLICE_X0Y55;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col1/one" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col1/two" LOC = SLICE_X0Y55;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col1/two" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col1/three" LOC = SLICE_X0Y54;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col1/three" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col1/four" LOC = SLICE_X0Y54;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col1/four" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col1/five" LOC = SLICE_X1Y55;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col1/five" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col1/six" LOC = SLICE_X1Y54;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay0_col1/six" BEL = G;

########################WRITE ADD & WRITE_EN##########
INST "main_00/top0/data_path0/data_read_controller0/fifo_00_wr_addr_inst/bit0" LOC = SLICE_X1Y50;
INST "main_00/top0/data_path0/data_read_controller0/fifo_00_wr_addr_inst/bit1" LOC = SLICE_X1Y50;
INST "main_00/top0/data_path0/data_read_controller0/fifo_00_wr_addr_inst/bit2" LOC = SLICE_X1Y49;
INST "main_00/top0/data_path0/data_read_controller0/fifo_00_wr_addr_inst/bit3" LOC = SLICE_X1Y49;
INST "main_00/top0/data_path0/data_read_controller0/fifo_01_wr_addr_inst/bit0" LOC = SLICE_X3Y49;
INST "main_00/top0/data_path0/data_read_controller0/fifo_01_wr_addr_inst/bit1" LOC = SLICE_X3Y49;
INST "main_00/top0/data_path0/data_read_controller0/fifo_01_wr_addr_inst/bit2" LOC = SLICE_X3Y50;
INST "main_00/top0/data_path0/data_read_controller0/fifo_01_wr_addr_inst/bit3" LOC = SLICE_X3Y50;
INST "main_00/top0/data_path0/data_read_controller0/fifo_00_wr_en_inst" LOC = SLICE_X1Y53;
INST "main_00/top0/data_path0/data_read_controller0/fifo_01_wr_en_inst" LOC = SLICE_X3Y53;
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 5, location in tile: 0
NET "cntrl0_DDR2_DQ[5]" LOC = L1;
INST "main_00/top0/data_path0/data_read0/strobe0/fifo_bit5" LOC = SLICE_X2Y50;
INST "main_00/top0/data_path0/data_read0/strobe0_n/fifo_bit5" LOC = SLICE_X2Y51;
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 4, location in tile: 0
NET "cntrl0_DDR2_DQ[4]" LOC = L5;
INST "main_00/top0/data_path0/data_read0/strobe0/fifo_bit4" LOC = SLICE_X0Y52;
INST "main_00/top0/data_path0/data_read0/strobe0_n/fifo_bit4" LOC = SLICE_X0Y53;
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 7, location in tile: 0
NET "cntrl0_DDR2_DQ[7]" LOC = H2;
INST "main_00/top0/data_path0/data_read0/strobe0/fifo_bit7" LOC = SLICE_X0Y62;
INST "main_00/top0/data_path0/data_read0/strobe0_n/fifo_bit7" LOC = SLICE_X0Y63;
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 6, location in tile: 0
NET "cntrl0_DDR2_DQ[6]" LOC = K4;
INST "main_00/top0/data_path0/data_read0/strobe0/fifo_bit6" LOC = SLICE_X2Y58;
INST "main_00/top0/data_path0/data_read0/strobe0_n/fifo_bit6" LOC = SLICE_X2Y59;
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 9, location in tile: 0
NET "cntrl0_DDR2_DQ[9]" LOC = G4;
INST "main_00/top0/data_path0/data_read0/strobe1/fifo_bit1" LOC = SLICE_X2Y78;
INST "main_00/top0/data_path0/data_read0/strobe1_n/fifo_bit1" LOC = SLICE_X2Y79;
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 8, location in tile: 0
NET "cntrl0_DDR2_DQ[8]" LOC = F2;
INST "main_00/top0/data_path0/data_read0/strobe1/fifo_bit0" LOC = SLICE_X0Y70;
INST "main_00/top0/data_path0/data_read0/strobe1_n/fifo_bit0" LOC = SLICE_X0Y71;
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 11, location in tile: 0
NET "cntrl0_DDR2_DQ[11]" LOC = H6;
INST "main_00/top0/data_path0/data_read0/strobe1/fifo_bit3" LOC = SLICE_X2Y76;
INST "main_00/top0/data_path0/data_read0/strobe1_n/fifo_bit3" LOC = SLICE_X2Y77;
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 10, location in tile: 0
NET "cntrl0_DDR2_DQ[10]" LOC = G1;
INST "main_00/top0/data_path0/data_read0/strobe1/fifo_bit2" LOC = SLICE_X2Y68;
INST "main_00/top0/data_path0/data_read0/strobe1_n/fifo_bit2" LOC = SLICE_X2Y69;
#############################################################
##  constraints for bit cntrl0_DDR2_DQS_P, 1, location in tile: 0
NET "cntrl0_DDR2_DQS[1]" LOC = K6;
NET "cntrl0_DDR2_DQS_N[1]" LOC = J5;

## LUT location constraints for col 0
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col0/one" LOC = SLICE_X2Y75;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col0/one" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col0/two" LOC = SLICE_X2Y75;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col0/two" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col0/three" LOC = SLICE_X2Y74;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col0/three" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col0/four" LOC = SLICE_X2Y74;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col0/four" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col0/five" LOC = SLICE_X3Y75;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col0/five" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col0/six" LOC = SLICE_X3Y74;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col0/six" BEL = G;

## LUT location constraints for col 1
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col1/one" LOC = SLICE_X0Y75;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col1/one" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col1/two" LOC = SLICE_X0Y75;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col1/two" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col1/three" LOC = SLICE_X0Y74;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col1/three" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col1/four" LOC = SLICE_X0Y74;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col1/four" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col1/five" LOC = SLICE_X1Y75;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col1/five" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col1/six" LOC = SLICE_X1Y74;
INST "main_00/top0/data_path0/data_read_controller0/dqs_delay1_col1/six" BEL = G;

########################WRITE ADD & WRITE_EN##########
INST "main_00/top0/data_path0/data_read_controller0/fifo_10_wr_addr_inst/bit0" LOC = SLICE_X1Y69;
INST "main_00/top0/data_path0/data_read_controller0/fifo_10_wr_addr_inst/bit1" LOC = SLICE_X1Y69;
INST "main_00/top0/data_path0/data_read_controller0/fifo_10_wr_addr_inst/bit2" LOC = SLICE_X1Y70;
INST "main_00/top0/data_path0/data_read_controller0/fifo_10_wr_addr_inst/bit3" LOC = SLICE_X1Y70;
INST "main_00/top0/data_path0/data_read_controller0/fifo_11_wr_addr_inst/bit0" LOC = SLICE_X3Y69;
INST "main_00/top0/data_path0/data_read_controller0/fifo_11_wr_addr_inst/bit1" LOC = SLICE_X3Y69;
INST "main_00/top0/data_path0/data_read_controller0/fifo_11_wr_addr_inst/bit2" LOC = SLICE_X3Y70;
INST "main_00/top0/data_path0/data_read_controller0/fifo_11_wr_addr_inst/bit3" LOC = SLICE_X3Y70;
INST "main_00/top0/data_path0/data_read_controller0/fifo_10_wr_en_inst" LOC = SLICE_X1Y72;
INST "main_00/top0/data_path0/data_read_controller0/fifo_11_wr_en_inst" LOC = SLICE_X3Y72;
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 13, location in tile: 0
NET "cntrl0_DDR2_DQ[13]" LOC = F1;
INST "main_00/top0/data_path0/data_read0/strobe1/fifo_bit5" LOC = SLICE_X2Y70;
INST "main_00/top0/data_path0/data_read0/strobe1_n/fifo_bit5" LOC = SLICE_X2Y71;
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 12, location in tile: 0
NET "cntrl0_DDR2_DQ[12]" LOC = H5;
INST "main_00/top0/data_path0/data_read0/strobe1/fifo_bit4" LOC = SLICE_X0Y76;
INST "main_00/top0/data_path0/data_read0/strobe1_n/fifo_bit4" LOC = SLICE_X0Y77;
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 15, location in tile: 0
NET "cntrl0_DDR2_DQ[15]" LOC = F3;
INST "main_00/top0/data_path0/data_read0/strobe1/fifo_bit7" LOC = SLICE_X0Y78;
INST "main_00/top0/data_path0/data_read0/strobe1_n/fifo_bit7" LOC = SLICE_X0Y79;
#############################################################
##  constraints for bit cntrl0_DDR2_DQ, 14, location in tile: 0
NET "cntrl0_DDR2_DQ[14]" LOC = G3;
INST "main_00/top0/data_path0/data_read0/strobe1/fifo_bit6" LOC = SLICE_X0Y68;
INST "main_00/top0/data_path0/data_read0/strobe1_n/fifo_bit6" LOC = SLICE_X0Y69;
#############################################################
##  constraints for bit cntrl0_rst_dqs_div_in, 1, location in tile: 1
NET "cntrl0_rst_dqs_div_in" LOC = H4;

## LUT location constraints for col 1
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/one" LOC = SLICE_X0Y67;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/one" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/two" LOC = SLICE_X0Y66;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/two" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/three" LOC = SLICE_X0Y67;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/three" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/four" LOC = SLICE_X1Y66;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/four" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/five" LOC = SLICE_X1Y66;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/five" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/six" LOC = SLICE_X1Y67;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/six" BEL = G;
#############################################################
##  constraints for bit cntrl0_rst_dqs_div_out, 1, location in tile: 0
NET "cntrl0_rst_dqs_div_out" LOC = H3;
#################################################################################
