
grupo_1_tp_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d7c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  08006f4c  08006f4c  00007f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070fc  080070fc  00009088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080070fc  080070fc  000080fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007104  08007104  00009088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007104  08007104  00008104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007108  08007108  00008108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  0800710c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000431c  20000088  08007194  00009088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200043a4  08007194  000093a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015aa2  00000000  00000000  000090b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003961  00000000  00000000  0001eb5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001390  00000000  00000000  000224c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f1c  00000000  00000000  00023850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025565  00000000  00000000  0002476c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018f5f  00000000  00000000  00049cd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000daf09  00000000  00000000  00062c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013db39  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ccc  00000000  00000000  0013db7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00143848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000088 	.word	0x20000088
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006f34 	.word	0x08006f34

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000008c 	.word	0x2000008c
 800020c:	08006f34 	.word	0x08006f34

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <vApplicationIdleHook>:
}
/* USER CODE END 1 */

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 80005f0:	bf00      	nop
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
	...

080005fc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	60f8      	str	r0, [r7, #12]
 8000604:	60b9      	str	r1, [r7, #8]
 8000606:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	4a07      	ldr	r2, [pc, #28]	@ (8000628 <vApplicationGetIdleTaskMemory+0x2c>)
 800060c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800060e:	68bb      	ldr	r3, [r7, #8]
 8000610:	4a06      	ldr	r2, [pc, #24]	@ (800062c <vApplicationGetIdleTaskMemory+0x30>)
 8000612:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2280      	movs	r2, #128	@ 0x80
 8000618:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800061a:	bf00      	nop
 800061c:	3714      	adds	r7, #20
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	200000a4 	.word	0x200000a4
 800062c:	20000108 	.word	0x20000108

08000630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 8000634:	f005 fad2 	bl	8005bdc <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000638:	f000 fb50 	bl	8000cdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063c:	f000 f812 	bl	8000664 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000640:	f000 f8f4 	bl	800082c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000644:	f000 f8c8 	bl	80007d8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000648:	f000 f87a 	bl	8000740 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  /* Start timer */
	HAL_TIM_Base_Start_IT(&htim2);
 800064c:	4804      	ldr	r0, [pc, #16]	@ (8000660 <main+0x30>)
 800064e:	f001 fc99 	bl	8001f84 <HAL_TIM_Base_Start_IT>

    /* add application, ... */
	app_init();
 8000652:	f004 fb07 	bl	8004c64 <app_init>

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000656:	f002 fb79 	bl	8002d4c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800065a:	bf00      	nop
 800065c:	e7fd      	b.n	800065a <main+0x2a>
 800065e:	bf00      	nop
 8000660:	20000308 	.word	0x20000308

08000664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b094      	sub	sp, #80	@ 0x50
 8000668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066a:	f107 031c 	add.w	r3, r7, #28
 800066e:	2234      	movs	r2, #52	@ 0x34
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f005 fd3d 	bl	80060f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000678:	f107 0308 	add.w	r3, r7, #8
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
 8000686:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000688:	2300      	movs	r3, #0
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemClock_Config+0xd4>)
 800068e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000690:	4a29      	ldr	r2, [pc, #164]	@ (8000738 <SystemClock_Config+0xd4>)
 8000692:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000696:	6413      	str	r3, [r2, #64]	@ 0x40
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemClock_Config+0xd4>)
 800069a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800069c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006a4:	2300      	movs	r3, #0
 80006a6:	603b      	str	r3, [r7, #0]
 80006a8:	4b24      	ldr	r3, [pc, #144]	@ (800073c <SystemClock_Config+0xd8>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006b0:	4a22      	ldr	r2, [pc, #136]	@ (800073c <SystemClock_Config+0xd8>)
 80006b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006b6:	6013      	str	r3, [r2, #0]
 80006b8:	4b20      	ldr	r3, [pc, #128]	@ (800073c <SystemClock_Config+0xd8>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006c0:	603b      	str	r3, [r7, #0]
 80006c2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006c4:	2302      	movs	r3, #2
 80006c6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c8:	2301      	movs	r3, #1
 80006ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006cc:	2310      	movs	r3, #16
 80006ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d0:	2302      	movs	r3, #2
 80006d2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006d4:	2300      	movs	r3, #0
 80006d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006d8:	2310      	movs	r3, #16
 80006da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006dc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006e2:	2304      	movs	r3, #4
 80006e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006e6:	2302      	movs	r3, #2
 80006e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006ea:	2302      	movs	r3, #2
 80006ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ee:	f107 031c 	add.w	r3, r7, #28
 80006f2:	4618      	mov	r0, r3
 80006f4:	f001 f958 	bl	80019a8 <HAL_RCC_OscConfig>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006fe:	f000 f939 	bl	8000974 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000702:	230f      	movs	r3, #15
 8000704:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000706:	2302      	movs	r3, #2
 8000708:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800070e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000712:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000718:	f107 0308 	add.w	r3, r7, #8
 800071c:	2102      	movs	r1, #2
 800071e:	4618      	mov	r0, r3
 8000720:	f000 fdc6 	bl	80012b0 <HAL_RCC_ClockConfig>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800072a:	f000 f923 	bl	8000974 <Error_Handler>
  }
}
 800072e:	bf00      	nop
 8000730:	3750      	adds	r7, #80	@ 0x50
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40023800 	.word	0x40023800
 800073c:	40007000 	.word	0x40007000

08000740 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b086      	sub	sp, #24
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000746:	f107 0308 	add.w	r3, r7, #8
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	605a      	str	r2, [r3, #4]
 8000750:	609a      	str	r2, [r3, #8]
 8000752:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000754:	463b      	mov	r3, r7
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
 800075a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800075c:	4b1d      	ldr	r3, [pc, #116]	@ (80007d4 <MX_TIM2_Init+0x94>)
 800075e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000762:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2-1;
 8000764:	4b1b      	ldr	r3, [pc, #108]	@ (80007d4 <MX_TIM2_Init+0x94>)
 8000766:	2201      	movs	r2, #1
 8000768:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800076a:	4b1a      	ldr	r3, [pc, #104]	@ (80007d4 <MX_TIM2_Init+0x94>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 42000-1;
 8000770:	4b18      	ldr	r3, [pc, #96]	@ (80007d4 <MX_TIM2_Init+0x94>)
 8000772:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8000776:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000778:	4b16      	ldr	r3, [pc, #88]	@ (80007d4 <MX_TIM2_Init+0x94>)
 800077a:	2200      	movs	r2, #0
 800077c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800077e:	4b15      	ldr	r3, [pc, #84]	@ (80007d4 <MX_TIM2_Init+0x94>)
 8000780:	2200      	movs	r2, #0
 8000782:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000784:	4813      	ldr	r0, [pc, #76]	@ (80007d4 <MX_TIM2_Init+0x94>)
 8000786:	f001 fbad 	bl	8001ee4 <HAL_TIM_Base_Init>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000790:	f000 f8f0 	bl	8000974 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000794:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000798:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800079a:	f107 0308 	add.w	r3, r7, #8
 800079e:	4619      	mov	r1, r3
 80007a0:	480c      	ldr	r0, [pc, #48]	@ (80007d4 <MX_TIM2_Init+0x94>)
 80007a2:	f001 fd4f 	bl	8002244 <HAL_TIM_ConfigClockSource>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80007ac:	f000 f8e2 	bl	8000974 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007b0:	2300      	movs	r3, #0
 80007b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007b4:	2300      	movs	r3, #0
 80007b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007b8:	463b      	mov	r3, r7
 80007ba:	4619      	mov	r1, r3
 80007bc:	4805      	ldr	r0, [pc, #20]	@ (80007d4 <MX_TIM2_Init+0x94>)
 80007be:	f001 ff71 	bl	80026a4 <HAL_TIMEx_MasterConfigSynchronization>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80007c8:	f000 f8d4 	bl	8000974 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80007cc:	bf00      	nop
 80007ce:	3718      	adds	r7, #24
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	20000308 	.word	0x20000308

080007d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007dc:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 80007de:	4a12      	ldr	r2, [pc, #72]	@ (8000828 <MX_USART2_UART_Init+0x50>)
 80007e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007e2:	4b10      	ldr	r3, [pc, #64]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 80007e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007fc:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 80007fe:	220c      	movs	r2, #12
 8000800:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000802:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 8000804:	2200      	movs	r2, #0
 8000806:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000808:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 800080a:	2200      	movs	r2, #0
 800080c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800080e:	4805      	ldr	r0, [pc, #20]	@ (8000824 <MX_USART2_UART_Init+0x4c>)
 8000810:	f001 ffd8 	bl	80027c4 <HAL_UART_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800081a:	f000 f8ab 	bl	8000974 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	20000350 	.word	0x20000350
 8000828:	40004400 	.word	0x40004400

0800082c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b08a      	sub	sp, #40	@ 0x28
 8000830:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000832:	f107 0314 	add.w	r3, r7, #20
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
 800083a:	605a      	str	r2, [r3, #4]
 800083c:	609a      	str	r2, [r3, #8]
 800083e:	60da      	str	r2, [r3, #12]
 8000840:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	613b      	str	r3, [r7, #16]
 8000846:	4b2d      	ldr	r3, [pc, #180]	@ (80008fc <MX_GPIO_Init+0xd0>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	4a2c      	ldr	r2, [pc, #176]	@ (80008fc <MX_GPIO_Init+0xd0>)
 800084c:	f043 0304 	orr.w	r3, r3, #4
 8000850:	6313      	str	r3, [r2, #48]	@ 0x30
 8000852:	4b2a      	ldr	r3, [pc, #168]	@ (80008fc <MX_GPIO_Init+0xd0>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	f003 0304 	and.w	r3, r3, #4
 800085a:	613b      	str	r3, [r7, #16]
 800085c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	60fb      	str	r3, [r7, #12]
 8000862:	4b26      	ldr	r3, [pc, #152]	@ (80008fc <MX_GPIO_Init+0xd0>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	4a25      	ldr	r2, [pc, #148]	@ (80008fc <MX_GPIO_Init+0xd0>)
 8000868:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800086c:	6313      	str	r3, [r2, #48]	@ 0x30
 800086e:	4b23      	ldr	r3, [pc, #140]	@ (80008fc <MX_GPIO_Init+0xd0>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	60bb      	str	r3, [r7, #8]
 800087e:	4b1f      	ldr	r3, [pc, #124]	@ (80008fc <MX_GPIO_Init+0xd0>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	4a1e      	ldr	r2, [pc, #120]	@ (80008fc <MX_GPIO_Init+0xd0>)
 8000884:	f043 0301 	orr.w	r3, r3, #1
 8000888:	6313      	str	r3, [r2, #48]	@ 0x30
 800088a:	4b1c      	ldr	r3, [pc, #112]	@ (80008fc <MX_GPIO_Init+0xd0>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	60bb      	str	r3, [r7, #8]
 8000894:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	4b18      	ldr	r3, [pc, #96]	@ (80008fc <MX_GPIO_Init+0xd0>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	4a17      	ldr	r2, [pc, #92]	@ (80008fc <MX_GPIO_Init+0xd0>)
 80008a0:	f043 0302 	orr.w	r3, r3, #2
 80008a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a6:	4b15      	ldr	r3, [pc, #84]	@ (80008fc <MX_GPIO_Init+0xd0>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	f003 0302 	and.w	r3, r3, #2
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2120      	movs	r1, #32
 80008b6:	4812      	ldr	r0, [pc, #72]	@ (8000900 <MX_GPIO_Init+0xd4>)
 80008b8:	f000 fce0 	bl	800127c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008c2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 0314 	add.w	r3, r7, #20
 80008d0:	4619      	mov	r1, r3
 80008d2:	480c      	ldr	r0, [pc, #48]	@ (8000904 <MX_GPIO_Init+0xd8>)
 80008d4:	f000 fb26 	bl	8000f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008d8:	2320      	movs	r3, #32
 80008da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008dc:	2301      	movs	r3, #1
 80008de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e4:	2300      	movs	r3, #0
 80008e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008e8:	f107 0314 	add.w	r3, r7, #20
 80008ec:	4619      	mov	r1, r3
 80008ee:	4804      	ldr	r0, [pc, #16]	@ (8000900 <MX_GPIO_Init+0xd4>)
 80008f0:	f000 fb18 	bl	8000f24 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008f4:	bf00      	nop
 80008f6:	3728      	adds	r7, #40	@ 0x28
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	40023800 	.word	0x40023800
 8000900:	40020000 	.word	0x40020000
 8000904:	40020800 	.word	0x40020800

08000908 <configureTimerForRunTimeStats>:

/* USER CODE BEGIN 4 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
void configureTimerForRunTimeStats(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
    ulHighFrequencyTimerTicks = 0;
 800090c:	4b03      	ldr	r3, [pc, #12]	@ (800091c <configureTimerForRunTimeStats+0x14>)
 800090e:	2200      	movs	r2, #0
 8000910:	601a      	str	r2, [r3, #0]
}
 8000912:	bf00      	nop
 8000914:	46bd      	mov	sp, r7
 8000916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091a:	4770      	bx	lr
 800091c:	20000398 	.word	0x20000398

08000920 <getRunTimeCounterValue>:

unsigned long getRunTimeCounterValue(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
	return ulHighFrequencyTimerTicks;
 8000924:	4b03      	ldr	r3, [pc, #12]	@ (8000934 <getRunTimeCounterValue+0x14>)
 8000926:	681b      	ldr	r3, [r3, #0]
}
 8000928:	4618      	mov	r0, r3
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	20000398 	.word	0x20000398

08000938 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a09      	ldr	r2, [pc, #36]	@ (800096c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d101      	bne.n	800094e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800094a:	f000 f9e9 	bl	8000d20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM2)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000956:	d104      	bne.n	8000962 <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		ulHighFrequencyTimerTicks++;
 8000958:	4b05      	ldr	r3, [pc, #20]	@ (8000970 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	3301      	adds	r3, #1
 800095e:	4a04      	ldr	r2, [pc, #16]	@ (8000970 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000960:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END Callback 1 */
}
 8000962:	bf00      	nop
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40010000 	.word	0x40010000
 8000970:	20000398 	.word	0x20000398

08000974 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000978:	b672      	cpsid	i
}
 800097a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800097c:	bf00      	nop
 800097e:	e7fd      	b.n	800097c <Error_Handler+0x8>

08000980 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000986:	2300      	movs	r3, #0
 8000988:	607b      	str	r3, [r7, #4]
 800098a:	4b12      	ldr	r3, [pc, #72]	@ (80009d4 <HAL_MspInit+0x54>)
 800098c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800098e:	4a11      	ldr	r2, [pc, #68]	@ (80009d4 <HAL_MspInit+0x54>)
 8000990:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000994:	6453      	str	r3, [r2, #68]	@ 0x44
 8000996:	4b0f      	ldr	r3, [pc, #60]	@ (80009d4 <HAL_MspInit+0x54>)
 8000998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800099a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800099e:	607b      	str	r3, [r7, #4]
 80009a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009a2:	2300      	movs	r3, #0
 80009a4:	603b      	str	r3, [r7, #0]
 80009a6:	4b0b      	ldr	r3, [pc, #44]	@ (80009d4 <HAL_MspInit+0x54>)
 80009a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009aa:	4a0a      	ldr	r2, [pc, #40]	@ (80009d4 <HAL_MspInit+0x54>)
 80009ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80009b2:	4b08      	ldr	r3, [pc, #32]	@ (80009d4 <HAL_MspInit+0x54>)
 80009b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009ba:	603b      	str	r3, [r7, #0]
 80009bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009be:	2200      	movs	r2, #0
 80009c0:	210f      	movs	r1, #15
 80009c2:	f06f 0001 	mvn.w	r0, #1
 80009c6:	f000 fa83 	bl	8000ed0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40023800 	.word	0x40023800

080009d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80009e8:	d115      	bne.n	8000a16 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	60fb      	str	r3, [r7, #12]
 80009ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000a20 <HAL_TIM_Base_MspInit+0x48>)
 80009f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f2:	4a0b      	ldr	r2, [pc, #44]	@ (8000a20 <HAL_TIM_Base_MspInit+0x48>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80009fa:	4b09      	ldr	r3, [pc, #36]	@ (8000a20 <HAL_TIM_Base_MspInit+0x48>)
 80009fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2105      	movs	r1, #5
 8000a0a:	201c      	movs	r0, #28
 8000a0c:	f000 fa60 	bl	8000ed0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a10:	201c      	movs	r0, #28
 8000a12:	f000 fa79 	bl	8000f08 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000a16:	bf00      	nop
 8000a18:	3710      	adds	r7, #16
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40023800 	.word	0x40023800

08000a24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b08a      	sub	sp, #40	@ 0x28
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2c:	f107 0314 	add.w	r3, r7, #20
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	605a      	str	r2, [r3, #4]
 8000a36:	609a      	str	r2, [r3, #8]
 8000a38:	60da      	str	r2, [r3, #12]
 8000a3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a19      	ldr	r2, [pc, #100]	@ (8000aa8 <HAL_UART_MspInit+0x84>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d12b      	bne.n	8000a9e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	613b      	str	r3, [r7, #16]
 8000a4a:	4b18      	ldr	r3, [pc, #96]	@ (8000aac <HAL_UART_MspInit+0x88>)
 8000a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a4e:	4a17      	ldr	r2, [pc, #92]	@ (8000aac <HAL_UART_MspInit+0x88>)
 8000a50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a54:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a56:	4b15      	ldr	r3, [pc, #84]	@ (8000aac <HAL_UART_MspInit+0x88>)
 8000a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a5e:	613b      	str	r3, [r7, #16]
 8000a60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	60fb      	str	r3, [r7, #12]
 8000a66:	4b11      	ldr	r3, [pc, #68]	@ (8000aac <HAL_UART_MspInit+0x88>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	4a10      	ldr	r2, [pc, #64]	@ (8000aac <HAL_UART_MspInit+0x88>)
 8000a6c:	f043 0301 	orr.w	r3, r3, #1
 8000a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a72:	4b0e      	ldr	r3, [pc, #56]	@ (8000aac <HAL_UART_MspInit+0x88>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a7e:	230c      	movs	r3, #12
 8000a80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a82:	2302      	movs	r3, #2
 8000a84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	2300      	movs	r3, #0
 8000a88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a8a:	2303      	movs	r3, #3
 8000a8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a8e:	2307      	movs	r3, #7
 8000a90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a92:	f107 0314 	add.w	r3, r7, #20
 8000a96:	4619      	mov	r1, r3
 8000a98:	4805      	ldr	r0, [pc, #20]	@ (8000ab0 <HAL_UART_MspInit+0x8c>)
 8000a9a:	f000 fa43 	bl	8000f24 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a9e:	bf00      	nop
 8000aa0:	3728      	adds	r7, #40	@ 0x28
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40004400 	.word	0x40004400
 8000aac:	40023800 	.word	0x40023800
 8000ab0:	40020000 	.word	0x40020000

08000ab4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b08c      	sub	sp, #48	@ 0x30
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000abc:	2300      	movs	r3, #0
 8000abe:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	60bb      	str	r3, [r7, #8]
 8000ac8:	4b2e      	ldr	r3, [pc, #184]	@ (8000b84 <HAL_InitTick+0xd0>)
 8000aca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000acc:	4a2d      	ldr	r2, [pc, #180]	@ (8000b84 <HAL_InitTick+0xd0>)
 8000ace:	f043 0301 	orr.w	r3, r3, #1
 8000ad2:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ad4:	4b2b      	ldr	r3, [pc, #172]	@ (8000b84 <HAL_InitTick+0xd0>)
 8000ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ad8:	f003 0301 	and.w	r3, r3, #1
 8000adc:	60bb      	str	r3, [r7, #8]
 8000ade:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ae0:	f107 020c 	add.w	r2, r7, #12
 8000ae4:	f107 0310 	add.w	r3, r7, #16
 8000ae8:	4611      	mov	r1, r2
 8000aea:	4618      	mov	r0, r3
 8000aec:	f000 fcfa 	bl	80014e4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000af0:	f000 fce4 	bl	80014bc <HAL_RCC_GetPCLK2Freq>
 8000af4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000af8:	4a23      	ldr	r2, [pc, #140]	@ (8000b88 <HAL_InitTick+0xd4>)
 8000afa:	fba2 2303 	umull	r2, r3, r2, r3
 8000afe:	0c9b      	lsrs	r3, r3, #18
 8000b00:	3b01      	subs	r3, #1
 8000b02:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000b04:	4b21      	ldr	r3, [pc, #132]	@ (8000b8c <HAL_InitTick+0xd8>)
 8000b06:	4a22      	ldr	r2, [pc, #136]	@ (8000b90 <HAL_InitTick+0xdc>)
 8000b08:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000b0a:	4b20      	ldr	r3, [pc, #128]	@ (8000b8c <HAL_InitTick+0xd8>)
 8000b0c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b10:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000b12:	4a1e      	ldr	r2, [pc, #120]	@ (8000b8c <HAL_InitTick+0xd8>)
 8000b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b16:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000b18:	4b1c      	ldr	r3, [pc, #112]	@ (8000b8c <HAL_InitTick+0xd8>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b1e:	4b1b      	ldr	r3, [pc, #108]	@ (8000b8c <HAL_InitTick+0xd8>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b24:	4b19      	ldr	r3, [pc, #100]	@ (8000b8c <HAL_InitTick+0xd8>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000b2a:	4818      	ldr	r0, [pc, #96]	@ (8000b8c <HAL_InitTick+0xd8>)
 8000b2c:	f001 f9da 	bl	8001ee4 <HAL_TIM_Base_Init>
 8000b30:	4603      	mov	r3, r0
 8000b32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000b36:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d11b      	bne.n	8000b76 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000b3e:	4813      	ldr	r0, [pc, #76]	@ (8000b8c <HAL_InitTick+0xd8>)
 8000b40:	f001 fa20 	bl	8001f84 <HAL_TIM_Base_Start_IT>
 8000b44:	4603      	mov	r3, r0
 8000b46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000b4a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d111      	bne.n	8000b76 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000b52:	2019      	movs	r0, #25
 8000b54:	f000 f9d8 	bl	8000f08 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2b0f      	cmp	r3, #15
 8000b5c:	d808      	bhi.n	8000b70 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	6879      	ldr	r1, [r7, #4]
 8000b62:	2019      	movs	r0, #25
 8000b64:	f000 f9b4 	bl	8000ed0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b68:	4a0a      	ldr	r2, [pc, #40]	@ (8000b94 <HAL_InitTick+0xe0>)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	6013      	str	r3, [r2, #0]
 8000b6e:	e002      	b.n	8000b76 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000b70:	2301      	movs	r3, #1
 8000b72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000b76:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	3730      	adds	r7, #48	@ 0x30
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40023800 	.word	0x40023800
 8000b88:	431bde83 	.word	0x431bde83
 8000b8c:	2000039c 	.word	0x2000039c
 8000b90:	40010000 	.word	0x40010000
 8000b94:	20000004 	.word	0x20000004

08000b98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b9c:	bf00      	nop
 8000b9e:	e7fd      	b.n	8000b9c <NMI_Handler+0x4>

08000ba0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ba4:	bf00      	nop
 8000ba6:	e7fd      	b.n	8000ba4 <HardFault_Handler+0x4>

08000ba8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bac:	bf00      	nop
 8000bae:	e7fd      	b.n	8000bac <MemManage_Handler+0x4>

08000bb0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bb4:	bf00      	nop
 8000bb6:	e7fd      	b.n	8000bb4 <BusFault_Handler+0x4>

08000bb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bbc:	bf00      	nop
 8000bbe:	e7fd      	b.n	8000bbc <UsageFault_Handler+0x4>

08000bc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
	...

08000bd0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000bd4:	4802      	ldr	r0, [pc, #8]	@ (8000be0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000bd6:	f001 fa45 	bl	8002064 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	2000039c 	.word	0x2000039c

08000be4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000be8:	4802      	ldr	r0, [pc, #8]	@ (8000bf4 <TIM2_IRQHandler+0x10>)
 8000bea:	f001 fa3b 	bl	8002064 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	20000308 	.word	0x20000308

08000bf8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b086      	sub	sp, #24
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c00:	4a14      	ldr	r2, [pc, #80]	@ (8000c54 <_sbrk+0x5c>)
 8000c02:	4b15      	ldr	r3, [pc, #84]	@ (8000c58 <_sbrk+0x60>)
 8000c04:	1ad3      	subs	r3, r2, r3
 8000c06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c0c:	4b13      	ldr	r3, [pc, #76]	@ (8000c5c <_sbrk+0x64>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d102      	bne.n	8000c1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c14:	4b11      	ldr	r3, [pc, #68]	@ (8000c5c <_sbrk+0x64>)
 8000c16:	4a12      	ldr	r2, [pc, #72]	@ (8000c60 <_sbrk+0x68>)
 8000c18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c1a:	4b10      	ldr	r3, [pc, #64]	@ (8000c5c <_sbrk+0x64>)
 8000c1c:	681a      	ldr	r2, [r3, #0]
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4413      	add	r3, r2
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d207      	bcs.n	8000c38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c28:	f005 fab2 	bl	8006190 <__errno>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	220c      	movs	r2, #12
 8000c30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c32:	f04f 33ff 	mov.w	r3, #4294967295
 8000c36:	e009      	b.n	8000c4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c38:	4b08      	ldr	r3, [pc, #32]	@ (8000c5c <_sbrk+0x64>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c3e:	4b07      	ldr	r3, [pc, #28]	@ (8000c5c <_sbrk+0x64>)
 8000c40:	681a      	ldr	r2, [r3, #0]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	4413      	add	r3, r2
 8000c46:	4a05      	ldr	r2, [pc, #20]	@ (8000c5c <_sbrk+0x64>)
 8000c48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c4a:	68fb      	ldr	r3, [r7, #12]
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3718      	adds	r7, #24
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20020000 	.word	0x20020000
 8000c58:	00000400 	.word	0x00000400
 8000c5c:	200003e4 	.word	0x200003e4
 8000c60:	200043a8 	.word	0x200043a8

08000c64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c68:	4b06      	ldr	r3, [pc, #24]	@ (8000c84 <SystemInit+0x20>)
 8000c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c6e:	4a05      	ldr	r2, [pc, #20]	@ (8000c84 <SystemInit+0x20>)
 8000c70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	e000ed00 	.word	0xe000ed00

08000c88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000cc0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c8c:	f7ff ffea 	bl	8000c64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c90:	480c      	ldr	r0, [pc, #48]	@ (8000cc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c92:	490d      	ldr	r1, [pc, #52]	@ (8000cc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c94:	4a0d      	ldr	r2, [pc, #52]	@ (8000ccc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c98:	e002      	b.n	8000ca0 <LoopCopyDataInit>

08000c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9e:	3304      	adds	r3, #4

08000ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca4:	d3f9      	bcc.n	8000c9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8000cd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ca8:	4c0a      	ldr	r4, [pc, #40]	@ (8000cd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cac:	e001      	b.n	8000cb2 <LoopFillZerobss>

08000cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb0:	3204      	adds	r2, #4

08000cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb4:	d3fb      	bcc.n	8000cae <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000cb6:	f005 fa71 	bl	800619c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cba:	f7ff fcb9 	bl	8000630 <main>
  bx  lr    
 8000cbe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000cc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc8:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8000ccc:	0800710c 	.word	0x0800710c
  ldr r2, =_sbss
 8000cd0:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8000cd4:	200043a4 	.word	0x200043a4

08000cd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cd8:	e7fe      	b.n	8000cd8 <ADC_IRQHandler>
	...

08000cdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ce0:	4b0e      	ldr	r3, [pc, #56]	@ (8000d1c <HAL_Init+0x40>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a0d      	ldr	r2, [pc, #52]	@ (8000d1c <HAL_Init+0x40>)
 8000ce6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cec:	4b0b      	ldr	r3, [pc, #44]	@ (8000d1c <HAL_Init+0x40>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a0a      	ldr	r2, [pc, #40]	@ (8000d1c <HAL_Init+0x40>)
 8000cf2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cf6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cf8:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <HAL_Init+0x40>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a07      	ldr	r2, [pc, #28]	@ (8000d1c <HAL_Init+0x40>)
 8000cfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d04:	2003      	movs	r0, #3
 8000d06:	f000 f8d8 	bl	8000eba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d0a:	200f      	movs	r0, #15
 8000d0c:	f7ff fed2 	bl	8000ab4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d10:	f7ff fe36 	bl	8000980 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d14:	2300      	movs	r3, #0
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40023c00 	.word	0x40023c00

08000d20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d24:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <HAL_IncTick+0x20>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	461a      	mov	r2, r3
 8000d2a:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <HAL_IncTick+0x24>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4413      	add	r3, r2
 8000d30:	4a04      	ldr	r2, [pc, #16]	@ (8000d44 <HAL_IncTick+0x24>)
 8000d32:	6013      	str	r3, [r2, #0]
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	20000008 	.word	0x20000008
 8000d44:	200003e8 	.word	0x200003e8

08000d48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d4c:	4b03      	ldr	r3, [pc, #12]	@ (8000d5c <HAL_GetTick+0x14>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	200003e8 	.word	0x200003e8

08000d60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b085      	sub	sp, #20
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	f003 0307 	and.w	r3, r3, #7
 8000d6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d70:	4b0c      	ldr	r3, [pc, #48]	@ (8000da4 <__NVIC_SetPriorityGrouping+0x44>)
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d76:	68ba      	ldr	r2, [r7, #8]
 8000d78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d84:	68bb      	ldr	r3, [r7, #8]
 8000d86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d92:	4a04      	ldr	r2, [pc, #16]	@ (8000da4 <__NVIC_SetPriorityGrouping+0x44>)
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	60d3      	str	r3, [r2, #12]
}
 8000d98:	bf00      	nop
 8000d9a:	3714      	adds	r7, #20
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	e000ed00 	.word	0xe000ed00

08000da8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dac:	4b04      	ldr	r3, [pc, #16]	@ (8000dc0 <__NVIC_GetPriorityGrouping+0x18>)
 8000dae:	68db      	ldr	r3, [r3, #12]
 8000db0:	0a1b      	lsrs	r3, r3, #8
 8000db2:	f003 0307 	and.w	r3, r3, #7
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	db0b      	blt.n	8000dee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dd6:	79fb      	ldrb	r3, [r7, #7]
 8000dd8:	f003 021f 	and.w	r2, r3, #31
 8000ddc:	4907      	ldr	r1, [pc, #28]	@ (8000dfc <__NVIC_EnableIRQ+0x38>)
 8000dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de2:	095b      	lsrs	r3, r3, #5
 8000de4:	2001      	movs	r0, #1
 8000de6:	fa00 f202 	lsl.w	r2, r0, r2
 8000dea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000dee:	bf00      	nop
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	e000e100 	.word	0xe000e100

08000e00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	6039      	str	r1, [r7, #0]
 8000e0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	db0a      	blt.n	8000e2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	b2da      	uxtb	r2, r3
 8000e18:	490c      	ldr	r1, [pc, #48]	@ (8000e4c <__NVIC_SetPriority+0x4c>)
 8000e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1e:	0112      	lsls	r2, r2, #4
 8000e20:	b2d2      	uxtb	r2, r2
 8000e22:	440b      	add	r3, r1
 8000e24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e28:	e00a      	b.n	8000e40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	b2da      	uxtb	r2, r3
 8000e2e:	4908      	ldr	r1, [pc, #32]	@ (8000e50 <__NVIC_SetPriority+0x50>)
 8000e30:	79fb      	ldrb	r3, [r7, #7]
 8000e32:	f003 030f 	and.w	r3, r3, #15
 8000e36:	3b04      	subs	r3, #4
 8000e38:	0112      	lsls	r2, r2, #4
 8000e3a:	b2d2      	uxtb	r2, r2
 8000e3c:	440b      	add	r3, r1
 8000e3e:	761a      	strb	r2, [r3, #24]
}
 8000e40:	bf00      	nop
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	e000e100 	.word	0xe000e100
 8000e50:	e000ed00 	.word	0xe000ed00

08000e54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b089      	sub	sp, #36	@ 0x24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	f003 0307 	and.w	r3, r3, #7
 8000e66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	f1c3 0307 	rsb	r3, r3, #7
 8000e6e:	2b04      	cmp	r3, #4
 8000e70:	bf28      	it	cs
 8000e72:	2304      	movcs	r3, #4
 8000e74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e76:	69fb      	ldr	r3, [r7, #28]
 8000e78:	3304      	adds	r3, #4
 8000e7a:	2b06      	cmp	r3, #6
 8000e7c:	d902      	bls.n	8000e84 <NVIC_EncodePriority+0x30>
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	3b03      	subs	r3, #3
 8000e82:	e000      	b.n	8000e86 <NVIC_EncodePriority+0x32>
 8000e84:	2300      	movs	r3, #0
 8000e86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e88:	f04f 32ff 	mov.w	r2, #4294967295
 8000e8c:	69bb      	ldr	r3, [r7, #24]
 8000e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e92:	43da      	mvns	r2, r3
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	401a      	ands	r2, r3
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea6:	43d9      	mvns	r1, r3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eac:	4313      	orrs	r3, r2
         );
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3724      	adds	r7, #36	@ 0x24
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr

08000eba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	b082      	sub	sp, #8
 8000ebe:	af00      	add	r7, sp, #0
 8000ec0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f7ff ff4c 	bl	8000d60 <__NVIC_SetPriorityGrouping>
}
 8000ec8:	bf00      	nop
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
 8000edc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ee2:	f7ff ff61 	bl	8000da8 <__NVIC_GetPriorityGrouping>
 8000ee6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	68b9      	ldr	r1, [r7, #8]
 8000eec:	6978      	ldr	r0, [r7, #20]
 8000eee:	f7ff ffb1 	bl	8000e54 <NVIC_EncodePriority>
 8000ef2:	4602      	mov	r2, r0
 8000ef4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ef8:	4611      	mov	r1, r2
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff ff80 	bl	8000e00 <__NVIC_SetPriority>
}
 8000f00:	bf00      	nop
 8000f02:	3718      	adds	r7, #24
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff ff54 	bl	8000dc4 <__NVIC_EnableIRQ>
}
 8000f1c:	bf00      	nop
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b089      	sub	sp, #36	@ 0x24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f32:	2300      	movs	r3, #0
 8000f34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61fb      	str	r3, [r7, #28]
 8000f3e:	e165      	b.n	800120c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f40:	2201      	movs	r2, #1
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	697a      	ldr	r2, [r7, #20]
 8000f50:	4013      	ands	r3, r2
 8000f52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f54:	693a      	ldr	r2, [r7, #16]
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	f040 8154 	bne.w	8001206 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f003 0303 	and.w	r3, r3, #3
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d005      	beq.n	8000f76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	d130      	bne.n	8000fd8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	689b      	ldr	r3, [r3, #8]
 8000f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	2203      	movs	r2, #3
 8000f82:	fa02 f303 	lsl.w	r3, r2, r3
 8000f86:	43db      	mvns	r3, r3
 8000f88:	69ba      	ldr	r2, [r7, #24]
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	68da      	ldr	r2, [r3, #12]
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	005b      	lsls	r3, r3, #1
 8000f96:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	69ba      	ldr	r2, [r7, #24]
 8000fa4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fac:	2201      	movs	r2, #1
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb4:	43db      	mvns	r3, r3
 8000fb6:	69ba      	ldr	r2, [r7, #24]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	091b      	lsrs	r3, r3, #4
 8000fc2:	f003 0201 	and.w	r2, r3, #1
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	69ba      	ldr	r2, [r7, #24]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	f003 0303 	and.w	r3, r3, #3
 8000fe0:	2b03      	cmp	r3, #3
 8000fe2:	d017      	beq.n	8001014 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	2203      	movs	r2, #3
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	69ba      	ldr	r2, [r7, #24]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	689a      	ldr	r2, [r3, #8]
 8001000:	69fb      	ldr	r3, [r7, #28]
 8001002:	005b      	lsls	r3, r3, #1
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	4313      	orrs	r3, r2
 800100c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f003 0303 	and.w	r3, r3, #3
 800101c:	2b02      	cmp	r3, #2
 800101e:	d123      	bne.n	8001068 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	08da      	lsrs	r2, r3, #3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	3208      	adds	r2, #8
 8001028:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800102c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	f003 0307 	and.w	r3, r3, #7
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	220f      	movs	r2, #15
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	43db      	mvns	r3, r3
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	4013      	ands	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	691a      	ldr	r2, [r3, #16]
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	f003 0307 	and.w	r3, r3, #7
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4313      	orrs	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	08da      	lsrs	r2, r3, #3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	3208      	adds	r2, #8
 8001062:	69b9      	ldr	r1, [r7, #24]
 8001064:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	2203      	movs	r2, #3
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	43db      	mvns	r3, r3
 800107a:	69ba      	ldr	r2, [r7, #24]
 800107c:	4013      	ands	r3, r2
 800107e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f003 0203 	and.w	r2, r3, #3
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	fa02 f303 	lsl.w	r3, r2, r3
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	4313      	orrs	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	f000 80ae 	beq.w	8001206 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010aa:	2300      	movs	r3, #0
 80010ac:	60fb      	str	r3, [r7, #12]
 80010ae:	4b5d      	ldr	r3, [pc, #372]	@ (8001224 <HAL_GPIO_Init+0x300>)
 80010b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010b2:	4a5c      	ldr	r2, [pc, #368]	@ (8001224 <HAL_GPIO_Init+0x300>)
 80010b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80010ba:	4b5a      	ldr	r3, [pc, #360]	@ (8001224 <HAL_GPIO_Init+0x300>)
 80010bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010c2:	60fb      	str	r3, [r7, #12]
 80010c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010c6:	4a58      	ldr	r2, [pc, #352]	@ (8001228 <HAL_GPIO_Init+0x304>)
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	089b      	lsrs	r3, r3, #2
 80010cc:	3302      	adds	r3, #2
 80010ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	f003 0303 	and.w	r3, r3, #3
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	220f      	movs	r2, #15
 80010de:	fa02 f303 	lsl.w	r3, r2, r3
 80010e2:	43db      	mvns	r3, r3
 80010e4:	69ba      	ldr	r2, [r7, #24]
 80010e6:	4013      	ands	r3, r2
 80010e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a4f      	ldr	r2, [pc, #316]	@ (800122c <HAL_GPIO_Init+0x308>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d025      	beq.n	800113e <HAL_GPIO_Init+0x21a>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a4e      	ldr	r2, [pc, #312]	@ (8001230 <HAL_GPIO_Init+0x30c>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d01f      	beq.n	800113a <HAL_GPIO_Init+0x216>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a4d      	ldr	r2, [pc, #308]	@ (8001234 <HAL_GPIO_Init+0x310>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d019      	beq.n	8001136 <HAL_GPIO_Init+0x212>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a4c      	ldr	r2, [pc, #304]	@ (8001238 <HAL_GPIO_Init+0x314>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d013      	beq.n	8001132 <HAL_GPIO_Init+0x20e>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a4b      	ldr	r2, [pc, #300]	@ (800123c <HAL_GPIO_Init+0x318>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d00d      	beq.n	800112e <HAL_GPIO_Init+0x20a>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a4a      	ldr	r2, [pc, #296]	@ (8001240 <HAL_GPIO_Init+0x31c>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d007      	beq.n	800112a <HAL_GPIO_Init+0x206>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a49      	ldr	r2, [pc, #292]	@ (8001244 <HAL_GPIO_Init+0x320>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d101      	bne.n	8001126 <HAL_GPIO_Init+0x202>
 8001122:	2306      	movs	r3, #6
 8001124:	e00c      	b.n	8001140 <HAL_GPIO_Init+0x21c>
 8001126:	2307      	movs	r3, #7
 8001128:	e00a      	b.n	8001140 <HAL_GPIO_Init+0x21c>
 800112a:	2305      	movs	r3, #5
 800112c:	e008      	b.n	8001140 <HAL_GPIO_Init+0x21c>
 800112e:	2304      	movs	r3, #4
 8001130:	e006      	b.n	8001140 <HAL_GPIO_Init+0x21c>
 8001132:	2303      	movs	r3, #3
 8001134:	e004      	b.n	8001140 <HAL_GPIO_Init+0x21c>
 8001136:	2302      	movs	r3, #2
 8001138:	e002      	b.n	8001140 <HAL_GPIO_Init+0x21c>
 800113a:	2301      	movs	r3, #1
 800113c:	e000      	b.n	8001140 <HAL_GPIO_Init+0x21c>
 800113e:	2300      	movs	r3, #0
 8001140:	69fa      	ldr	r2, [r7, #28]
 8001142:	f002 0203 	and.w	r2, r2, #3
 8001146:	0092      	lsls	r2, r2, #2
 8001148:	4093      	lsls	r3, r2
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	4313      	orrs	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001150:	4935      	ldr	r1, [pc, #212]	@ (8001228 <HAL_GPIO_Init+0x304>)
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	089b      	lsrs	r3, r3, #2
 8001156:	3302      	adds	r3, #2
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800115e:	4b3a      	ldr	r3, [pc, #232]	@ (8001248 <HAL_GPIO_Init+0x324>)
 8001160:	689b      	ldr	r3, [r3, #8]
 8001162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	43db      	mvns	r3, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4013      	ands	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d003      	beq.n	8001182 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	4313      	orrs	r3, r2
 8001180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001182:	4a31      	ldr	r2, [pc, #196]	@ (8001248 <HAL_GPIO_Init+0x324>)
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001188:	4b2f      	ldr	r3, [pc, #188]	@ (8001248 <HAL_GPIO_Init+0x324>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	43db      	mvns	r3, r3
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	4013      	ands	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d003      	beq.n	80011ac <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011ac:	4a26      	ldr	r2, [pc, #152]	@ (8001248 <HAL_GPIO_Init+0x324>)
 80011ae:	69bb      	ldr	r3, [r7, #24]
 80011b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011b2:	4b25      	ldr	r3, [pc, #148]	@ (8001248 <HAL_GPIO_Init+0x324>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	43db      	mvns	r3, r3
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	4013      	ands	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d003      	beq.n	80011d6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001248 <HAL_GPIO_Init+0x324>)
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001248 <HAL_GPIO_Init+0x324>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	43db      	mvns	r3, r3
 80011e6:	69ba      	ldr	r2, [r7, #24]
 80011e8:	4013      	ands	r3, r2
 80011ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d003      	beq.n	8001200 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001200:	4a11      	ldr	r2, [pc, #68]	@ (8001248 <HAL_GPIO_Init+0x324>)
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	3301      	adds	r3, #1
 800120a:	61fb      	str	r3, [r7, #28]
 800120c:	69fb      	ldr	r3, [r7, #28]
 800120e:	2b0f      	cmp	r3, #15
 8001210:	f67f ae96 	bls.w	8000f40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001214:	bf00      	nop
 8001216:	bf00      	nop
 8001218:	3724      	adds	r7, #36	@ 0x24
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	40023800 	.word	0x40023800
 8001228:	40013800 	.word	0x40013800
 800122c:	40020000 	.word	0x40020000
 8001230:	40020400 	.word	0x40020400
 8001234:	40020800 	.word	0x40020800
 8001238:	40020c00 	.word	0x40020c00
 800123c:	40021000 	.word	0x40021000
 8001240:	40021400 	.word	0x40021400
 8001244:	40021800 	.word	0x40021800
 8001248:	40013c00 	.word	0x40013c00

0800124c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800124c:	b480      	push	{r7}
 800124e:	b085      	sub	sp, #20
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	460b      	mov	r3, r1
 8001256:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	691a      	ldr	r2, [r3, #16]
 800125c:	887b      	ldrh	r3, [r7, #2]
 800125e:	4013      	ands	r3, r2
 8001260:	2b00      	cmp	r3, #0
 8001262:	d002      	beq.n	800126a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001264:	2301      	movs	r3, #1
 8001266:	73fb      	strb	r3, [r7, #15]
 8001268:	e001      	b.n	800126e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800126a:	2300      	movs	r3, #0
 800126c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800126e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001270:	4618      	mov	r0, r3
 8001272:	3714      	adds	r7, #20
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr

0800127c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
 8001284:	460b      	mov	r3, r1
 8001286:	807b      	strh	r3, [r7, #2]
 8001288:	4613      	mov	r3, r2
 800128a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800128c:	787b      	ldrb	r3, [r7, #1]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d003      	beq.n	800129a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001292:	887a      	ldrh	r2, [r7, #2]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001298:	e003      	b.n	80012a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800129a:	887b      	ldrh	r3, [r7, #2]
 800129c:	041a      	lsls	r2, r3, #16
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	619a      	str	r2, [r3, #24]
}
 80012a2:	bf00      	nop
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
	...

080012b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d101      	bne.n	80012c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e0cc      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012c4:	4b68      	ldr	r3, [pc, #416]	@ (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 030f 	and.w	r3, r3, #15
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d90c      	bls.n	80012ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012d2:	4b65      	ldr	r3, [pc, #404]	@ (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80012d4:	683a      	ldr	r2, [r7, #0]
 80012d6:	b2d2      	uxtb	r2, r2
 80012d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012da:	4b63      	ldr	r3, [pc, #396]	@ (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f003 030f 	and.w	r3, r3, #15
 80012e2:	683a      	ldr	r2, [r7, #0]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d001      	beq.n	80012ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e0b8      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0302 	and.w	r3, r3, #2
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d020      	beq.n	800133a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 0304 	and.w	r3, r3, #4
 8001300:	2b00      	cmp	r3, #0
 8001302:	d005      	beq.n	8001310 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001304:	4b59      	ldr	r3, [pc, #356]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	4a58      	ldr	r2, [pc, #352]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 800130a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800130e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0308 	and.w	r3, r3, #8
 8001318:	2b00      	cmp	r3, #0
 800131a:	d005      	beq.n	8001328 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800131c:	4b53      	ldr	r3, [pc, #332]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	4a52      	ldr	r2, [pc, #328]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001322:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001326:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001328:	4b50      	ldr	r3, [pc, #320]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	494d      	ldr	r1, [pc, #308]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001336:	4313      	orrs	r3, r2
 8001338:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	2b00      	cmp	r3, #0
 8001344:	d044      	beq.n	80013d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d107      	bne.n	800135e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134e:	4b47      	ldr	r3, [pc, #284]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d119      	bne.n	800138e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e07f      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	2b02      	cmp	r3, #2
 8001364:	d003      	beq.n	800136e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800136a:	2b03      	cmp	r3, #3
 800136c:	d107      	bne.n	800137e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800136e:	4b3f      	ldr	r3, [pc, #252]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001376:	2b00      	cmp	r3, #0
 8001378:	d109      	bne.n	800138e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e06f      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800137e:	4b3b      	ldr	r3, [pc, #236]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d101      	bne.n	800138e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e067      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800138e:	4b37      	ldr	r3, [pc, #220]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	f023 0203 	bic.w	r2, r3, #3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	4934      	ldr	r1, [pc, #208]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 800139c:	4313      	orrs	r3, r2
 800139e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013a0:	f7ff fcd2 	bl	8000d48 <HAL_GetTick>
 80013a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013a6:	e00a      	b.n	80013be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013a8:	f7ff fcce 	bl	8000d48 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d901      	bls.n	80013be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e04f      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013be:	4b2b      	ldr	r3, [pc, #172]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	f003 020c 	and.w	r2, r3, #12
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d1eb      	bne.n	80013a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013d0:	4b25      	ldr	r3, [pc, #148]	@ (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f003 030f 	and.w	r3, r3, #15
 80013d8:	683a      	ldr	r2, [r7, #0]
 80013da:	429a      	cmp	r2, r3
 80013dc:	d20c      	bcs.n	80013f8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013de:	4b22      	ldr	r3, [pc, #136]	@ (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80013e0:	683a      	ldr	r2, [r7, #0]
 80013e2:	b2d2      	uxtb	r2, r2
 80013e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013e6:	4b20      	ldr	r3, [pc, #128]	@ (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 030f 	and.w	r3, r3, #15
 80013ee:	683a      	ldr	r2, [r7, #0]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d001      	beq.n	80013f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80013f4:	2301      	movs	r3, #1
 80013f6:	e032      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0304 	and.w	r3, r3, #4
 8001400:	2b00      	cmp	r3, #0
 8001402:	d008      	beq.n	8001416 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001404:	4b19      	ldr	r3, [pc, #100]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	4916      	ldr	r1, [pc, #88]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001412:	4313      	orrs	r3, r2
 8001414:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0308 	and.w	r3, r3, #8
 800141e:	2b00      	cmp	r3, #0
 8001420:	d009      	beq.n	8001436 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001422:	4b12      	ldr	r3, [pc, #72]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	691b      	ldr	r3, [r3, #16]
 800142e:	00db      	lsls	r3, r3, #3
 8001430:	490e      	ldr	r1, [pc, #56]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001432:	4313      	orrs	r3, r2
 8001434:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001436:	f000 f887 	bl	8001548 <HAL_RCC_GetSysClockFreq>
 800143a:	4602      	mov	r2, r0
 800143c:	4b0b      	ldr	r3, [pc, #44]	@ (800146c <HAL_RCC_ClockConfig+0x1bc>)
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	091b      	lsrs	r3, r3, #4
 8001442:	f003 030f 	and.w	r3, r3, #15
 8001446:	490a      	ldr	r1, [pc, #40]	@ (8001470 <HAL_RCC_ClockConfig+0x1c0>)
 8001448:	5ccb      	ldrb	r3, [r1, r3]
 800144a:	fa22 f303 	lsr.w	r3, r2, r3
 800144e:	4a09      	ldr	r2, [pc, #36]	@ (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 8001450:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001452:	4b09      	ldr	r3, [pc, #36]	@ (8001478 <HAL_RCC_ClockConfig+0x1c8>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff fb2c 	bl	8000ab4 <HAL_InitTick>

  return HAL_OK;
 800145c:	2300      	movs	r3, #0
}
 800145e:	4618      	mov	r0, r3
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40023c00 	.word	0x40023c00
 800146c:	40023800 	.word	0x40023800
 8001470:	08007090 	.word	0x08007090
 8001474:	20000000 	.word	0x20000000
 8001478:	20000004 	.word	0x20000004

0800147c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001480:	4b03      	ldr	r3, [pc, #12]	@ (8001490 <HAL_RCC_GetHCLKFreq+0x14>)
 8001482:	681b      	ldr	r3, [r3, #0]
}
 8001484:	4618      	mov	r0, r3
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	20000000 	.word	0x20000000

08001494 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001498:	f7ff fff0 	bl	800147c <HAL_RCC_GetHCLKFreq>
 800149c:	4602      	mov	r2, r0
 800149e:	4b05      	ldr	r3, [pc, #20]	@ (80014b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	0a9b      	lsrs	r3, r3, #10
 80014a4:	f003 0307 	and.w	r3, r3, #7
 80014a8:	4903      	ldr	r1, [pc, #12]	@ (80014b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014aa:	5ccb      	ldrb	r3, [r1, r3]
 80014ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40023800 	.word	0x40023800
 80014b8:	080070a0 	.word	0x080070a0

080014bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014c0:	f7ff ffdc 	bl	800147c <HAL_RCC_GetHCLKFreq>
 80014c4:	4602      	mov	r2, r0
 80014c6:	4b05      	ldr	r3, [pc, #20]	@ (80014dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	0b5b      	lsrs	r3, r3, #13
 80014cc:	f003 0307 	and.w	r3, r3, #7
 80014d0:	4903      	ldr	r1, [pc, #12]	@ (80014e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014d2:	5ccb      	ldrb	r3, [r1, r3]
 80014d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014d8:	4618      	mov	r0, r3
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40023800 	.word	0x40023800
 80014e0:	080070a0 	.word	0x080070a0

080014e4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	220f      	movs	r2, #15
 80014f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80014f4:	4b12      	ldr	r3, [pc, #72]	@ (8001540 <HAL_RCC_GetClockConfig+0x5c>)
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	f003 0203 	and.w	r2, r3, #3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001500:	4b0f      	ldr	r3, [pc, #60]	@ (8001540 <HAL_RCC_GetClockConfig+0x5c>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800150c:	4b0c      	ldr	r3, [pc, #48]	@ (8001540 <HAL_RCC_GetClockConfig+0x5c>)
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001518:	4b09      	ldr	r3, [pc, #36]	@ (8001540 <HAL_RCC_GetClockConfig+0x5c>)
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	08db      	lsrs	r3, r3, #3
 800151e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001526:	4b07      	ldr	r3, [pc, #28]	@ (8001544 <HAL_RCC_GetClockConfig+0x60>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 020f 	and.w	r2, r3, #15
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	601a      	str	r2, [r3, #0]
}
 8001532:	bf00      	nop
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	40023800 	.word	0x40023800
 8001544:	40023c00 	.word	0x40023c00

08001548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800154c:	b0ae      	sub	sp, #184	@ 0xb8
 800154e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001550:	2300      	movs	r3, #0
 8001552:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001556:	2300      	movs	r3, #0
 8001558:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800155c:	2300      	movs	r3, #0
 800155e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001562:	2300      	movs	r3, #0
 8001564:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001568:	2300      	movs	r3, #0
 800156a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800156e:	4bcb      	ldr	r3, [pc, #812]	@ (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	f003 030c 	and.w	r3, r3, #12
 8001576:	2b0c      	cmp	r3, #12
 8001578:	f200 8206 	bhi.w	8001988 <HAL_RCC_GetSysClockFreq+0x440>
 800157c:	a201      	add	r2, pc, #4	@ (adr r2, 8001584 <HAL_RCC_GetSysClockFreq+0x3c>)
 800157e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001582:	bf00      	nop
 8001584:	080015b9 	.word	0x080015b9
 8001588:	08001989 	.word	0x08001989
 800158c:	08001989 	.word	0x08001989
 8001590:	08001989 	.word	0x08001989
 8001594:	080015c1 	.word	0x080015c1
 8001598:	08001989 	.word	0x08001989
 800159c:	08001989 	.word	0x08001989
 80015a0:	08001989 	.word	0x08001989
 80015a4:	080015c9 	.word	0x080015c9
 80015a8:	08001989 	.word	0x08001989
 80015ac:	08001989 	.word	0x08001989
 80015b0:	08001989 	.word	0x08001989
 80015b4:	080017b9 	.word	0x080017b9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80015b8:	4bb9      	ldr	r3, [pc, #740]	@ (80018a0 <HAL_RCC_GetSysClockFreq+0x358>)
 80015ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015be:	e1e7      	b.n	8001990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80015c0:	4bb8      	ldr	r3, [pc, #736]	@ (80018a4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80015c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015c6:	e1e3      	b.n	8001990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015c8:	4bb4      	ldr	r3, [pc, #720]	@ (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015d4:	4bb1      	ldr	r3, [pc, #708]	@ (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d071      	beq.n	80016c4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015e0:	4bae      	ldr	r3, [pc, #696]	@ (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	099b      	lsrs	r3, r3, #6
 80015e6:	2200      	movs	r2, #0
 80015e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80015ec:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80015f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80015fc:	2300      	movs	r3, #0
 80015fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001602:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001606:	4622      	mov	r2, r4
 8001608:	462b      	mov	r3, r5
 800160a:	f04f 0000 	mov.w	r0, #0
 800160e:	f04f 0100 	mov.w	r1, #0
 8001612:	0159      	lsls	r1, r3, #5
 8001614:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001618:	0150      	lsls	r0, r2, #5
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	4621      	mov	r1, r4
 8001620:	1a51      	subs	r1, r2, r1
 8001622:	6439      	str	r1, [r7, #64]	@ 0x40
 8001624:	4629      	mov	r1, r5
 8001626:	eb63 0301 	sbc.w	r3, r3, r1
 800162a:	647b      	str	r3, [r7, #68]	@ 0x44
 800162c:	f04f 0200 	mov.w	r2, #0
 8001630:	f04f 0300 	mov.w	r3, #0
 8001634:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001638:	4649      	mov	r1, r9
 800163a:	018b      	lsls	r3, r1, #6
 800163c:	4641      	mov	r1, r8
 800163e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001642:	4641      	mov	r1, r8
 8001644:	018a      	lsls	r2, r1, #6
 8001646:	4641      	mov	r1, r8
 8001648:	1a51      	subs	r1, r2, r1
 800164a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800164c:	4649      	mov	r1, r9
 800164e:	eb63 0301 	sbc.w	r3, r3, r1
 8001652:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001654:	f04f 0200 	mov.w	r2, #0
 8001658:	f04f 0300 	mov.w	r3, #0
 800165c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001660:	4649      	mov	r1, r9
 8001662:	00cb      	lsls	r3, r1, #3
 8001664:	4641      	mov	r1, r8
 8001666:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800166a:	4641      	mov	r1, r8
 800166c:	00ca      	lsls	r2, r1, #3
 800166e:	4610      	mov	r0, r2
 8001670:	4619      	mov	r1, r3
 8001672:	4603      	mov	r3, r0
 8001674:	4622      	mov	r2, r4
 8001676:	189b      	adds	r3, r3, r2
 8001678:	633b      	str	r3, [r7, #48]	@ 0x30
 800167a:	462b      	mov	r3, r5
 800167c:	460a      	mov	r2, r1
 800167e:	eb42 0303 	adc.w	r3, r2, r3
 8001682:	637b      	str	r3, [r7, #52]	@ 0x34
 8001684:	f04f 0200 	mov.w	r2, #0
 8001688:	f04f 0300 	mov.w	r3, #0
 800168c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001690:	4629      	mov	r1, r5
 8001692:	024b      	lsls	r3, r1, #9
 8001694:	4621      	mov	r1, r4
 8001696:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800169a:	4621      	mov	r1, r4
 800169c:	024a      	lsls	r2, r1, #9
 800169e:	4610      	mov	r0, r2
 80016a0:	4619      	mov	r1, r3
 80016a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80016a6:	2200      	movs	r2, #0
 80016a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80016ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80016b0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80016b4:	f7fe fe04 	bl	80002c0 <__aeabi_uldivmod>
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	4613      	mov	r3, r2
 80016be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80016c2:	e067      	b.n	8001794 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016c4:	4b75      	ldr	r3, [pc, #468]	@ (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	099b      	lsrs	r3, r3, #6
 80016ca:	2200      	movs	r2, #0
 80016cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80016d0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80016d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80016d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80016de:	2300      	movs	r3, #0
 80016e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80016e2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80016e6:	4622      	mov	r2, r4
 80016e8:	462b      	mov	r3, r5
 80016ea:	f04f 0000 	mov.w	r0, #0
 80016ee:	f04f 0100 	mov.w	r1, #0
 80016f2:	0159      	lsls	r1, r3, #5
 80016f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016f8:	0150      	lsls	r0, r2, #5
 80016fa:	4602      	mov	r2, r0
 80016fc:	460b      	mov	r3, r1
 80016fe:	4621      	mov	r1, r4
 8001700:	1a51      	subs	r1, r2, r1
 8001702:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001704:	4629      	mov	r1, r5
 8001706:	eb63 0301 	sbc.w	r3, r3, r1
 800170a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800170c:	f04f 0200 	mov.w	r2, #0
 8001710:	f04f 0300 	mov.w	r3, #0
 8001714:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001718:	4649      	mov	r1, r9
 800171a:	018b      	lsls	r3, r1, #6
 800171c:	4641      	mov	r1, r8
 800171e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001722:	4641      	mov	r1, r8
 8001724:	018a      	lsls	r2, r1, #6
 8001726:	4641      	mov	r1, r8
 8001728:	ebb2 0a01 	subs.w	sl, r2, r1
 800172c:	4649      	mov	r1, r9
 800172e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001732:	f04f 0200 	mov.w	r2, #0
 8001736:	f04f 0300 	mov.w	r3, #0
 800173a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800173e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001742:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001746:	4692      	mov	sl, r2
 8001748:	469b      	mov	fp, r3
 800174a:	4623      	mov	r3, r4
 800174c:	eb1a 0303 	adds.w	r3, sl, r3
 8001750:	623b      	str	r3, [r7, #32]
 8001752:	462b      	mov	r3, r5
 8001754:	eb4b 0303 	adc.w	r3, fp, r3
 8001758:	627b      	str	r3, [r7, #36]	@ 0x24
 800175a:	f04f 0200 	mov.w	r2, #0
 800175e:	f04f 0300 	mov.w	r3, #0
 8001762:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001766:	4629      	mov	r1, r5
 8001768:	028b      	lsls	r3, r1, #10
 800176a:	4621      	mov	r1, r4
 800176c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001770:	4621      	mov	r1, r4
 8001772:	028a      	lsls	r2, r1, #10
 8001774:	4610      	mov	r0, r2
 8001776:	4619      	mov	r1, r3
 8001778:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800177c:	2200      	movs	r2, #0
 800177e:	673b      	str	r3, [r7, #112]	@ 0x70
 8001780:	677a      	str	r2, [r7, #116]	@ 0x74
 8001782:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001786:	f7fe fd9b 	bl	80002c0 <__aeabi_uldivmod>
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	4613      	mov	r3, r2
 8001790:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001794:	4b41      	ldr	r3, [pc, #260]	@ (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	0c1b      	lsrs	r3, r3, #16
 800179a:	f003 0303 	and.w	r3, r3, #3
 800179e:	3301      	adds	r3, #1
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80017a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80017aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80017ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80017b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80017b6:	e0eb      	b.n	8001990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017b8:	4b38      	ldr	r3, [pc, #224]	@ (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80017c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017c4:	4b35      	ldr	r3, [pc, #212]	@ (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d06b      	beq.n	80018a8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017d0:	4b32      	ldr	r3, [pc, #200]	@ (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	099b      	lsrs	r3, r3, #6
 80017d6:	2200      	movs	r2, #0
 80017d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80017da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80017dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80017de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80017e4:	2300      	movs	r3, #0
 80017e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80017e8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80017ec:	4622      	mov	r2, r4
 80017ee:	462b      	mov	r3, r5
 80017f0:	f04f 0000 	mov.w	r0, #0
 80017f4:	f04f 0100 	mov.w	r1, #0
 80017f8:	0159      	lsls	r1, r3, #5
 80017fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017fe:	0150      	lsls	r0, r2, #5
 8001800:	4602      	mov	r2, r0
 8001802:	460b      	mov	r3, r1
 8001804:	4621      	mov	r1, r4
 8001806:	1a51      	subs	r1, r2, r1
 8001808:	61b9      	str	r1, [r7, #24]
 800180a:	4629      	mov	r1, r5
 800180c:	eb63 0301 	sbc.w	r3, r3, r1
 8001810:	61fb      	str	r3, [r7, #28]
 8001812:	f04f 0200 	mov.w	r2, #0
 8001816:	f04f 0300 	mov.w	r3, #0
 800181a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800181e:	4659      	mov	r1, fp
 8001820:	018b      	lsls	r3, r1, #6
 8001822:	4651      	mov	r1, sl
 8001824:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001828:	4651      	mov	r1, sl
 800182a:	018a      	lsls	r2, r1, #6
 800182c:	4651      	mov	r1, sl
 800182e:	ebb2 0801 	subs.w	r8, r2, r1
 8001832:	4659      	mov	r1, fp
 8001834:	eb63 0901 	sbc.w	r9, r3, r1
 8001838:	f04f 0200 	mov.w	r2, #0
 800183c:	f04f 0300 	mov.w	r3, #0
 8001840:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001844:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001848:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800184c:	4690      	mov	r8, r2
 800184e:	4699      	mov	r9, r3
 8001850:	4623      	mov	r3, r4
 8001852:	eb18 0303 	adds.w	r3, r8, r3
 8001856:	613b      	str	r3, [r7, #16]
 8001858:	462b      	mov	r3, r5
 800185a:	eb49 0303 	adc.w	r3, r9, r3
 800185e:	617b      	str	r3, [r7, #20]
 8001860:	f04f 0200 	mov.w	r2, #0
 8001864:	f04f 0300 	mov.w	r3, #0
 8001868:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800186c:	4629      	mov	r1, r5
 800186e:	024b      	lsls	r3, r1, #9
 8001870:	4621      	mov	r1, r4
 8001872:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001876:	4621      	mov	r1, r4
 8001878:	024a      	lsls	r2, r1, #9
 800187a:	4610      	mov	r0, r2
 800187c:	4619      	mov	r1, r3
 800187e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001882:	2200      	movs	r2, #0
 8001884:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001886:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001888:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800188c:	f7fe fd18 	bl	80002c0 <__aeabi_uldivmod>
 8001890:	4602      	mov	r2, r0
 8001892:	460b      	mov	r3, r1
 8001894:	4613      	mov	r3, r2
 8001896:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800189a:	e065      	b.n	8001968 <HAL_RCC_GetSysClockFreq+0x420>
 800189c:	40023800 	.word	0x40023800
 80018a0:	00f42400 	.word	0x00f42400
 80018a4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018a8:	4b3d      	ldr	r3, [pc, #244]	@ (80019a0 <HAL_RCC_GetSysClockFreq+0x458>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	099b      	lsrs	r3, r3, #6
 80018ae:	2200      	movs	r2, #0
 80018b0:	4618      	mov	r0, r3
 80018b2:	4611      	mov	r1, r2
 80018b4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80018b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80018ba:	2300      	movs	r3, #0
 80018bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80018be:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80018c2:	4642      	mov	r2, r8
 80018c4:	464b      	mov	r3, r9
 80018c6:	f04f 0000 	mov.w	r0, #0
 80018ca:	f04f 0100 	mov.w	r1, #0
 80018ce:	0159      	lsls	r1, r3, #5
 80018d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018d4:	0150      	lsls	r0, r2, #5
 80018d6:	4602      	mov	r2, r0
 80018d8:	460b      	mov	r3, r1
 80018da:	4641      	mov	r1, r8
 80018dc:	1a51      	subs	r1, r2, r1
 80018de:	60b9      	str	r1, [r7, #8]
 80018e0:	4649      	mov	r1, r9
 80018e2:	eb63 0301 	sbc.w	r3, r3, r1
 80018e6:	60fb      	str	r3, [r7, #12]
 80018e8:	f04f 0200 	mov.w	r2, #0
 80018ec:	f04f 0300 	mov.w	r3, #0
 80018f0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80018f4:	4659      	mov	r1, fp
 80018f6:	018b      	lsls	r3, r1, #6
 80018f8:	4651      	mov	r1, sl
 80018fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018fe:	4651      	mov	r1, sl
 8001900:	018a      	lsls	r2, r1, #6
 8001902:	4651      	mov	r1, sl
 8001904:	1a54      	subs	r4, r2, r1
 8001906:	4659      	mov	r1, fp
 8001908:	eb63 0501 	sbc.w	r5, r3, r1
 800190c:	f04f 0200 	mov.w	r2, #0
 8001910:	f04f 0300 	mov.w	r3, #0
 8001914:	00eb      	lsls	r3, r5, #3
 8001916:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800191a:	00e2      	lsls	r2, r4, #3
 800191c:	4614      	mov	r4, r2
 800191e:	461d      	mov	r5, r3
 8001920:	4643      	mov	r3, r8
 8001922:	18e3      	adds	r3, r4, r3
 8001924:	603b      	str	r3, [r7, #0]
 8001926:	464b      	mov	r3, r9
 8001928:	eb45 0303 	adc.w	r3, r5, r3
 800192c:	607b      	str	r3, [r7, #4]
 800192e:	f04f 0200 	mov.w	r2, #0
 8001932:	f04f 0300 	mov.w	r3, #0
 8001936:	e9d7 4500 	ldrd	r4, r5, [r7]
 800193a:	4629      	mov	r1, r5
 800193c:	028b      	lsls	r3, r1, #10
 800193e:	4621      	mov	r1, r4
 8001940:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001944:	4621      	mov	r1, r4
 8001946:	028a      	lsls	r2, r1, #10
 8001948:	4610      	mov	r0, r2
 800194a:	4619      	mov	r1, r3
 800194c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001950:	2200      	movs	r2, #0
 8001952:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001954:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001956:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800195a:	f7fe fcb1 	bl	80002c0 <__aeabi_uldivmod>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	4613      	mov	r3, r2
 8001964:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001968:	4b0d      	ldr	r3, [pc, #52]	@ (80019a0 <HAL_RCC_GetSysClockFreq+0x458>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	0f1b      	lsrs	r3, r3, #28
 800196e:	f003 0307 	and.w	r3, r3, #7
 8001972:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001976:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800197a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800197e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001982:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001986:	e003      	b.n	8001990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001988:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800198a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800198e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001990:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001994:	4618      	mov	r0, r3
 8001996:	37b8      	adds	r7, #184	@ 0xb8
 8001998:	46bd      	mov	sp, r7
 800199a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800199e:	bf00      	nop
 80019a0:	40023800 	.word	0x40023800
 80019a4:	00f42400 	.word	0x00f42400

080019a8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b086      	sub	sp, #24
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d101      	bne.n	80019ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e28d      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	f000 8083 	beq.w	8001ace <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80019c8:	4b94      	ldr	r3, [pc, #592]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	f003 030c 	and.w	r3, r3, #12
 80019d0:	2b04      	cmp	r3, #4
 80019d2:	d019      	beq.n	8001a08 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019d4:	4b91      	ldr	r3, [pc, #580]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f003 030c 	and.w	r3, r3, #12
        || \
 80019dc:	2b08      	cmp	r3, #8
 80019de:	d106      	bne.n	80019ee <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019e0:	4b8e      	ldr	r3, [pc, #568]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80019ec:	d00c      	beq.n	8001a08 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019ee:	4b8b      	ldr	r3, [pc, #556]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019f6:	2b0c      	cmp	r3, #12
 80019f8:	d112      	bne.n	8001a20 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019fa:	4b88      	ldr	r3, [pc, #544]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a06:	d10b      	bne.n	8001a20 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a08:	4b84      	ldr	r3, [pc, #528]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d05b      	beq.n	8001acc <HAL_RCC_OscConfig+0x124>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d157      	bne.n	8001acc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e25a      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a28:	d106      	bne.n	8001a38 <HAL_RCC_OscConfig+0x90>
 8001a2a:	4b7c      	ldr	r3, [pc, #496]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a7b      	ldr	r2, [pc, #492]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a34:	6013      	str	r3, [r2, #0]
 8001a36:	e01d      	b.n	8001a74 <HAL_RCC_OscConfig+0xcc>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a40:	d10c      	bne.n	8001a5c <HAL_RCC_OscConfig+0xb4>
 8001a42:	4b76      	ldr	r3, [pc, #472]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a75      	ldr	r2, [pc, #468]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a4c:	6013      	str	r3, [r2, #0]
 8001a4e:	4b73      	ldr	r3, [pc, #460]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a72      	ldr	r2, [pc, #456]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a58:	6013      	str	r3, [r2, #0]
 8001a5a:	e00b      	b.n	8001a74 <HAL_RCC_OscConfig+0xcc>
 8001a5c:	4b6f      	ldr	r3, [pc, #444]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a6e      	ldr	r2, [pc, #440]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a66:	6013      	str	r3, [r2, #0]
 8001a68:	4b6c      	ldr	r3, [pc, #432]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a6b      	ldr	r2, [pc, #428]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d013      	beq.n	8001aa4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a7c:	f7ff f964 	bl	8000d48 <HAL_GetTick>
 8001a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a84:	f7ff f960 	bl	8000d48 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b64      	cmp	r3, #100	@ 0x64
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e21f      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a96:	4b61      	ldr	r3, [pc, #388]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d0f0      	beq.n	8001a84 <HAL_RCC_OscConfig+0xdc>
 8001aa2:	e014      	b.n	8001ace <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa4:	f7ff f950 	bl	8000d48 <HAL_GetTick>
 8001aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aaa:	e008      	b.n	8001abe <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aac:	f7ff f94c 	bl	8000d48 <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b64      	cmp	r3, #100	@ 0x64
 8001ab8:	d901      	bls.n	8001abe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e20b      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001abe:	4b57      	ldr	r3, [pc, #348]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1f0      	bne.n	8001aac <HAL_RCC_OscConfig+0x104>
 8001aca:	e000      	b.n	8001ace <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d06f      	beq.n	8001bba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001ada:	4b50      	ldr	r3, [pc, #320]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	f003 030c 	and.w	r3, r3, #12
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d017      	beq.n	8001b16 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001ae6:	4b4d      	ldr	r3, [pc, #308]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f003 030c 	and.w	r3, r3, #12
        || \
 8001aee:	2b08      	cmp	r3, #8
 8001af0:	d105      	bne.n	8001afe <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001af2:	4b4a      	ldr	r3, [pc, #296]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d00b      	beq.n	8001b16 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001afe:	4b47      	ldr	r3, [pc, #284]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001b06:	2b0c      	cmp	r3, #12
 8001b08:	d11c      	bne.n	8001b44 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b0a:	4b44      	ldr	r3, [pc, #272]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d116      	bne.n	8001b44 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b16:	4b41      	ldr	r3, [pc, #260]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d005      	beq.n	8001b2e <HAL_RCC_OscConfig+0x186>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	68db      	ldr	r3, [r3, #12]
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d001      	beq.n	8001b2e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e1d3      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b2e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	691b      	ldr	r3, [r3, #16]
 8001b3a:	00db      	lsls	r3, r3, #3
 8001b3c:	4937      	ldr	r1, [pc, #220]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b42:	e03a      	b.n	8001bba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d020      	beq.n	8001b8e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b4c:	4b34      	ldr	r3, [pc, #208]	@ (8001c20 <HAL_RCC_OscConfig+0x278>)
 8001b4e:	2201      	movs	r2, #1
 8001b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b52:	f7ff f8f9 	bl	8000d48 <HAL_GetTick>
 8001b56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b58:	e008      	b.n	8001b6c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b5a:	f7ff f8f5 	bl	8000d48 <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	2b02      	cmp	r3, #2
 8001b66:	d901      	bls.n	8001b6c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e1b4      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b6c:	4b2b      	ldr	r3, [pc, #172]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0302 	and.w	r3, r3, #2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d0f0      	beq.n	8001b5a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b78:	4b28      	ldr	r3, [pc, #160]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	691b      	ldr	r3, [r3, #16]
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	4925      	ldr	r1, [pc, #148]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	600b      	str	r3, [r1, #0]
 8001b8c:	e015      	b.n	8001bba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b8e:	4b24      	ldr	r3, [pc, #144]	@ (8001c20 <HAL_RCC_OscConfig+0x278>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b94:	f7ff f8d8 	bl	8000d48 <HAL_GetTick>
 8001b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b9a:	e008      	b.n	8001bae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b9c:	f7ff f8d4 	bl	8000d48 <HAL_GetTick>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d901      	bls.n	8001bae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e193      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bae:	4b1b      	ldr	r3, [pc, #108]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d1f0      	bne.n	8001b9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0308 	and.w	r3, r3, #8
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d036      	beq.n	8001c34 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	695b      	ldr	r3, [r3, #20]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d016      	beq.n	8001bfc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bce:	4b15      	ldr	r3, [pc, #84]	@ (8001c24 <HAL_RCC_OscConfig+0x27c>)
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bd4:	f7ff f8b8 	bl	8000d48 <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bda:	e008      	b.n	8001bee <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bdc:	f7ff f8b4 	bl	8000d48 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e173      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bee:	4b0b      	ldr	r3, [pc, #44]	@ (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001bf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d0f0      	beq.n	8001bdc <HAL_RCC_OscConfig+0x234>
 8001bfa:	e01b      	b.n	8001c34 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bfc:	4b09      	ldr	r3, [pc, #36]	@ (8001c24 <HAL_RCC_OscConfig+0x27c>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c02:	f7ff f8a1 	bl	8000d48 <HAL_GetTick>
 8001c06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c08:	e00e      	b.n	8001c28 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c0a:	f7ff f89d 	bl	8000d48 <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d907      	bls.n	8001c28 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e15c      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
 8001c1c:	40023800 	.word	0x40023800
 8001c20:	42470000 	.word	0x42470000
 8001c24:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c28:	4b8a      	ldr	r3, [pc, #552]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001c2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c2c:	f003 0302 	and.w	r3, r3, #2
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1ea      	bne.n	8001c0a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0304 	and.w	r3, r3, #4
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	f000 8097 	beq.w	8001d70 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c42:	2300      	movs	r3, #0
 8001c44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c46:	4b83      	ldr	r3, [pc, #524]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d10f      	bne.n	8001c72 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	60bb      	str	r3, [r7, #8]
 8001c56:	4b7f      	ldr	r3, [pc, #508]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5a:	4a7e      	ldr	r2, [pc, #504]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001c5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c62:	4b7c      	ldr	r3, [pc, #496]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c6a:	60bb      	str	r3, [r7, #8]
 8001c6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c72:	4b79      	ldr	r3, [pc, #484]	@ (8001e58 <HAL_RCC_OscConfig+0x4b0>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d118      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c7e:	4b76      	ldr	r3, [pc, #472]	@ (8001e58 <HAL_RCC_OscConfig+0x4b0>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a75      	ldr	r2, [pc, #468]	@ (8001e58 <HAL_RCC_OscConfig+0x4b0>)
 8001c84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c8a:	f7ff f85d 	bl	8000d48 <HAL_GetTick>
 8001c8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c90:	e008      	b.n	8001ca4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c92:	f7ff f859 	bl	8000d48 <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e118      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ca4:	4b6c      	ldr	r3, [pc, #432]	@ (8001e58 <HAL_RCC_OscConfig+0x4b0>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d0f0      	beq.n	8001c92 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d106      	bne.n	8001cc6 <HAL_RCC_OscConfig+0x31e>
 8001cb8:	4b66      	ldr	r3, [pc, #408]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cbc:	4a65      	ldr	r2, [pc, #404]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cbe:	f043 0301 	orr.w	r3, r3, #1
 8001cc2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cc4:	e01c      	b.n	8001d00 <HAL_RCC_OscConfig+0x358>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	2b05      	cmp	r3, #5
 8001ccc:	d10c      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x340>
 8001cce:	4b61      	ldr	r3, [pc, #388]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cd2:	4a60      	ldr	r2, [pc, #384]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cd4:	f043 0304 	orr.w	r3, r3, #4
 8001cd8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cda:	4b5e      	ldr	r3, [pc, #376]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cde:	4a5d      	ldr	r2, [pc, #372]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ce6:	e00b      	b.n	8001d00 <HAL_RCC_OscConfig+0x358>
 8001ce8:	4b5a      	ldr	r3, [pc, #360]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cec:	4a59      	ldr	r2, [pc, #356]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cee:	f023 0301 	bic.w	r3, r3, #1
 8001cf2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cf4:	4b57      	ldr	r3, [pc, #348]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cf8:	4a56      	ldr	r2, [pc, #344]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cfa:	f023 0304 	bic.w	r3, r3, #4
 8001cfe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d015      	beq.n	8001d34 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d08:	f7ff f81e 	bl	8000d48 <HAL_GetTick>
 8001d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d0e:	e00a      	b.n	8001d26 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d10:	f7ff f81a 	bl	8000d48 <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e0d7      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d26:	4b4b      	ldr	r3, [pc, #300]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001d28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d0ee      	beq.n	8001d10 <HAL_RCC_OscConfig+0x368>
 8001d32:	e014      	b.n	8001d5e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d34:	f7ff f808 	bl	8000d48 <HAL_GetTick>
 8001d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d3a:	e00a      	b.n	8001d52 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d3c:	f7ff f804 	bl	8000d48 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e0c1      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d52:	4b40      	ldr	r3, [pc, #256]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001d54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d56:	f003 0302 	and.w	r3, r3, #2
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1ee      	bne.n	8001d3c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d5e:	7dfb      	ldrb	r3, [r7, #23]
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d105      	bne.n	8001d70 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d64:	4b3b      	ldr	r3, [pc, #236]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d68:	4a3a      	ldr	r2, [pc, #232]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001d6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d6e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	f000 80ad 	beq.w	8001ed4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d7a:	4b36      	ldr	r3, [pc, #216]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	f003 030c 	and.w	r3, r3, #12
 8001d82:	2b08      	cmp	r3, #8
 8001d84:	d060      	beq.n	8001e48 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	699b      	ldr	r3, [r3, #24]
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d145      	bne.n	8001e1a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d8e:	4b33      	ldr	r3, [pc, #204]	@ (8001e5c <HAL_RCC_OscConfig+0x4b4>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d94:	f7fe ffd8 	bl	8000d48 <HAL_GetTick>
 8001d98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d9a:	e008      	b.n	8001dae <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d9c:	f7fe ffd4 	bl	8000d48 <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e093      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dae:	4b29      	ldr	r3, [pc, #164]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1f0      	bne.n	8001d9c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	69da      	ldr	r2, [r3, #28]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6a1b      	ldr	r3, [r3, #32]
 8001dc2:	431a      	orrs	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc8:	019b      	lsls	r3, r3, #6
 8001dca:	431a      	orrs	r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dd0:	085b      	lsrs	r3, r3, #1
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	041b      	lsls	r3, r3, #16
 8001dd6:	431a      	orrs	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ddc:	061b      	lsls	r3, r3, #24
 8001dde:	431a      	orrs	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de4:	071b      	lsls	r3, r3, #28
 8001de6:	491b      	ldr	r1, [pc, #108]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001de8:	4313      	orrs	r3, r2
 8001dea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dec:	4b1b      	ldr	r3, [pc, #108]	@ (8001e5c <HAL_RCC_OscConfig+0x4b4>)
 8001dee:	2201      	movs	r2, #1
 8001df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df2:	f7fe ffa9 	bl	8000d48 <HAL_GetTick>
 8001df6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001df8:	e008      	b.n	8001e0c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dfa:	f7fe ffa5 	bl	8000d48 <HAL_GetTick>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e064      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e0c:	4b11      	ldr	r3, [pc, #68]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d0f0      	beq.n	8001dfa <HAL_RCC_OscConfig+0x452>
 8001e18:	e05c      	b.n	8001ed4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e1a:	4b10      	ldr	r3, [pc, #64]	@ (8001e5c <HAL_RCC_OscConfig+0x4b4>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e20:	f7fe ff92 	bl	8000d48 <HAL_GetTick>
 8001e24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e26:	e008      	b.n	8001e3a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e28:	f7fe ff8e 	bl	8000d48 <HAL_GetTick>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d901      	bls.n	8001e3a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001e36:	2303      	movs	r3, #3
 8001e38:	e04d      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e3a:	4b06      	ldr	r3, [pc, #24]	@ (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d1f0      	bne.n	8001e28 <HAL_RCC_OscConfig+0x480>
 8001e46:	e045      	b.n	8001ed4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	699b      	ldr	r3, [r3, #24]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d107      	bne.n	8001e60 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e040      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
 8001e54:	40023800 	.word	0x40023800
 8001e58:	40007000 	.word	0x40007000
 8001e5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e60:	4b1f      	ldr	r3, [pc, #124]	@ (8001ee0 <HAL_RCC_OscConfig+0x538>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	699b      	ldr	r3, [r3, #24]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d030      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d129      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d122      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e8a:	68fa      	ldr	r2, [r7, #12]
 8001e8c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001e90:	4013      	ands	r3, r2
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d119      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea6:	085b      	lsrs	r3, r3, #1
 8001ea8:	3b01      	subs	r3, #1
 8001eaa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d10f      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d107      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d001      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e000      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40023800 	.word	0x40023800

08001ee4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e041      	b.n	8001f7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d106      	bne.n	8001f10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7fe fd64 	bl	80009d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2202      	movs	r2, #2
 8001f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	3304      	adds	r3, #4
 8001f20:	4619      	mov	r1, r3
 8001f22:	4610      	mov	r0, r2
 8001f24:	f000 fa7e 	bl	8002424 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2201      	movs	r2, #1
 8001f64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
	...

08001f84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d001      	beq.n	8001f9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e04e      	b.n	800203a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2202      	movs	r2, #2
 8001fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	68da      	ldr	r2, [r3, #12]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f042 0201 	orr.w	r2, r2, #1
 8001fb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a23      	ldr	r2, [pc, #140]	@ (8002048 <HAL_TIM_Base_Start_IT+0xc4>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d022      	beq.n	8002004 <HAL_TIM_Base_Start_IT+0x80>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fc6:	d01d      	beq.n	8002004 <HAL_TIM_Base_Start_IT+0x80>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a1f      	ldr	r2, [pc, #124]	@ (800204c <HAL_TIM_Base_Start_IT+0xc8>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d018      	beq.n	8002004 <HAL_TIM_Base_Start_IT+0x80>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a1e      	ldr	r2, [pc, #120]	@ (8002050 <HAL_TIM_Base_Start_IT+0xcc>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d013      	beq.n	8002004 <HAL_TIM_Base_Start_IT+0x80>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a1c      	ldr	r2, [pc, #112]	@ (8002054 <HAL_TIM_Base_Start_IT+0xd0>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d00e      	beq.n	8002004 <HAL_TIM_Base_Start_IT+0x80>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a1b      	ldr	r2, [pc, #108]	@ (8002058 <HAL_TIM_Base_Start_IT+0xd4>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d009      	beq.n	8002004 <HAL_TIM_Base_Start_IT+0x80>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a19      	ldr	r2, [pc, #100]	@ (800205c <HAL_TIM_Base_Start_IT+0xd8>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d004      	beq.n	8002004 <HAL_TIM_Base_Start_IT+0x80>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a18      	ldr	r2, [pc, #96]	@ (8002060 <HAL_TIM_Base_Start_IT+0xdc>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d111      	bne.n	8002028 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	f003 0307 	and.w	r3, r3, #7
 800200e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2b06      	cmp	r3, #6
 8002014:	d010      	beq.n	8002038 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f042 0201 	orr.w	r2, r2, #1
 8002024:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002026:	e007      	b.n	8002038 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f042 0201 	orr.w	r2, r2, #1
 8002036:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	3714      	adds	r7, #20
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	40010000 	.word	0x40010000
 800204c:	40000400 	.word	0x40000400
 8002050:	40000800 	.word	0x40000800
 8002054:	40000c00 	.word	0x40000c00
 8002058:	40010400 	.word	0x40010400
 800205c:	40014000 	.word	0x40014000
 8002060:	40001800 	.word	0x40001800

08002064 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d020      	beq.n	80020c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	f003 0302 	and.w	r3, r3, #2
 800208c:	2b00      	cmp	r3, #0
 800208e:	d01b      	beq.n	80020c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f06f 0202 	mvn.w	r2, #2
 8002098:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2201      	movs	r2, #1
 800209e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	699b      	ldr	r3, [r3, #24]
 80020a6:	f003 0303 	and.w	r3, r3, #3
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d003      	beq.n	80020b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 f999 	bl	80023e6 <HAL_TIM_IC_CaptureCallback>
 80020b4:	e005      	b.n	80020c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f000 f98b 	bl	80023d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f000 f99c 	bl	80023fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	f003 0304 	and.w	r3, r3, #4
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d020      	beq.n	8002114 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	f003 0304 	and.w	r3, r3, #4
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d01b      	beq.n	8002114 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f06f 0204 	mvn.w	r2, #4
 80020e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2202      	movs	r2, #2
 80020ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	699b      	ldr	r3, [r3, #24]
 80020f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d003      	beq.n	8002102 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f000 f973 	bl	80023e6 <HAL_TIM_IC_CaptureCallback>
 8002100:	e005      	b.n	800210e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 f965 	bl	80023d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f000 f976 	bl	80023fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2200      	movs	r2, #0
 8002112:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	f003 0308 	and.w	r3, r3, #8
 800211a:	2b00      	cmp	r3, #0
 800211c:	d020      	beq.n	8002160 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f003 0308 	and.w	r3, r3, #8
 8002124:	2b00      	cmp	r3, #0
 8002126:	d01b      	beq.n	8002160 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f06f 0208 	mvn.w	r2, #8
 8002130:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2204      	movs	r2, #4
 8002136:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	69db      	ldr	r3, [r3, #28]
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d003      	beq.n	800214e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f000 f94d 	bl	80023e6 <HAL_TIM_IC_CaptureCallback>
 800214c:	e005      	b.n	800215a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f000 f93f 	bl	80023d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f000 f950 	bl	80023fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	f003 0310 	and.w	r3, r3, #16
 8002166:	2b00      	cmp	r3, #0
 8002168:	d020      	beq.n	80021ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	f003 0310 	and.w	r3, r3, #16
 8002170:	2b00      	cmp	r3, #0
 8002172:	d01b      	beq.n	80021ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f06f 0210 	mvn.w	r2, #16
 800217c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2208      	movs	r2, #8
 8002182:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800218e:	2b00      	cmp	r3, #0
 8002190:	d003      	beq.n	800219a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f000 f927 	bl	80023e6 <HAL_TIM_IC_CaptureCallback>
 8002198:	e005      	b.n	80021a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f000 f919 	bl	80023d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f000 f92a 	bl	80023fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	f003 0301 	and.w	r3, r3, #1
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d00c      	beq.n	80021d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d007      	beq.n	80021d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f06f 0201 	mvn.w	r2, #1
 80021c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7fe fbb4 	bl	8000938 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00c      	beq.n	80021f4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d007      	beq.n	80021f4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80021ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f000 fade 	bl	80027b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d00c      	beq.n	8002218 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002204:	2b00      	cmp	r3, #0
 8002206:	d007      	beq.n	8002218 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002210:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 f8fb 	bl	800240e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	f003 0320 	and.w	r3, r3, #32
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00c      	beq.n	800223c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f003 0320 	and.w	r3, r3, #32
 8002228:	2b00      	cmp	r3, #0
 800222a:	d007      	beq.n	800223c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f06f 0220 	mvn.w	r2, #32
 8002234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f000 fab0 	bl	800279c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800223c:	bf00      	nop
 800223e:	3710      	adds	r7, #16
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800224e:	2300      	movs	r3, #0
 8002250:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002258:	2b01      	cmp	r3, #1
 800225a:	d101      	bne.n	8002260 <HAL_TIM_ConfigClockSource+0x1c>
 800225c:	2302      	movs	r3, #2
 800225e:	e0b4      	b.n	80023ca <HAL_TIM_ConfigClockSource+0x186>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2202      	movs	r2, #2
 800226c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800227e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002286:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	68ba      	ldr	r2, [r7, #8]
 800228e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002298:	d03e      	beq.n	8002318 <HAL_TIM_ConfigClockSource+0xd4>
 800229a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800229e:	f200 8087 	bhi.w	80023b0 <HAL_TIM_ConfigClockSource+0x16c>
 80022a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022a6:	f000 8086 	beq.w	80023b6 <HAL_TIM_ConfigClockSource+0x172>
 80022aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022ae:	d87f      	bhi.n	80023b0 <HAL_TIM_ConfigClockSource+0x16c>
 80022b0:	2b70      	cmp	r3, #112	@ 0x70
 80022b2:	d01a      	beq.n	80022ea <HAL_TIM_ConfigClockSource+0xa6>
 80022b4:	2b70      	cmp	r3, #112	@ 0x70
 80022b6:	d87b      	bhi.n	80023b0 <HAL_TIM_ConfigClockSource+0x16c>
 80022b8:	2b60      	cmp	r3, #96	@ 0x60
 80022ba:	d050      	beq.n	800235e <HAL_TIM_ConfigClockSource+0x11a>
 80022bc:	2b60      	cmp	r3, #96	@ 0x60
 80022be:	d877      	bhi.n	80023b0 <HAL_TIM_ConfigClockSource+0x16c>
 80022c0:	2b50      	cmp	r3, #80	@ 0x50
 80022c2:	d03c      	beq.n	800233e <HAL_TIM_ConfigClockSource+0xfa>
 80022c4:	2b50      	cmp	r3, #80	@ 0x50
 80022c6:	d873      	bhi.n	80023b0 <HAL_TIM_ConfigClockSource+0x16c>
 80022c8:	2b40      	cmp	r3, #64	@ 0x40
 80022ca:	d058      	beq.n	800237e <HAL_TIM_ConfigClockSource+0x13a>
 80022cc:	2b40      	cmp	r3, #64	@ 0x40
 80022ce:	d86f      	bhi.n	80023b0 <HAL_TIM_ConfigClockSource+0x16c>
 80022d0:	2b30      	cmp	r3, #48	@ 0x30
 80022d2:	d064      	beq.n	800239e <HAL_TIM_ConfigClockSource+0x15a>
 80022d4:	2b30      	cmp	r3, #48	@ 0x30
 80022d6:	d86b      	bhi.n	80023b0 <HAL_TIM_ConfigClockSource+0x16c>
 80022d8:	2b20      	cmp	r3, #32
 80022da:	d060      	beq.n	800239e <HAL_TIM_ConfigClockSource+0x15a>
 80022dc:	2b20      	cmp	r3, #32
 80022de:	d867      	bhi.n	80023b0 <HAL_TIM_ConfigClockSource+0x16c>
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d05c      	beq.n	800239e <HAL_TIM_ConfigClockSource+0x15a>
 80022e4:	2b10      	cmp	r3, #16
 80022e6:	d05a      	beq.n	800239e <HAL_TIM_ConfigClockSource+0x15a>
 80022e8:	e062      	b.n	80023b0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80022fa:	f000 f9b3 	bl	8002664 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800230c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	68ba      	ldr	r2, [r7, #8]
 8002314:	609a      	str	r2, [r3, #8]
      break;
 8002316:	e04f      	b.n	80023b8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002328:	f000 f99c 	bl	8002664 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	689a      	ldr	r2, [r3, #8]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800233a:	609a      	str	r2, [r3, #8]
      break;
 800233c:	e03c      	b.n	80023b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800234a:	461a      	mov	r2, r3
 800234c:	f000 f910 	bl	8002570 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2150      	movs	r1, #80	@ 0x50
 8002356:	4618      	mov	r0, r3
 8002358:	f000 f969 	bl	800262e <TIM_ITRx_SetConfig>
      break;
 800235c:	e02c      	b.n	80023b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800236a:	461a      	mov	r2, r3
 800236c:	f000 f92f 	bl	80025ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2160      	movs	r1, #96	@ 0x60
 8002376:	4618      	mov	r0, r3
 8002378:	f000 f959 	bl	800262e <TIM_ITRx_SetConfig>
      break;
 800237c:	e01c      	b.n	80023b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800238a:	461a      	mov	r2, r3
 800238c:	f000 f8f0 	bl	8002570 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2140      	movs	r1, #64	@ 0x40
 8002396:	4618      	mov	r0, r3
 8002398:	f000 f949 	bl	800262e <TIM_ITRx_SetConfig>
      break;
 800239c:	e00c      	b.n	80023b8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4619      	mov	r1, r3
 80023a8:	4610      	mov	r0, r2
 80023aa:	f000 f940 	bl	800262e <TIM_ITRx_SetConfig>
      break;
 80023ae:	e003      	b.n	80023b8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	73fb      	strb	r3, [r7, #15]
      break;
 80023b4:	e000      	b.n	80023b8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80023b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2201      	movs	r2, #1
 80023bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80023c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3710      	adds	r7, #16
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b083      	sub	sp, #12
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80023da:	bf00      	nop
 80023dc:	370c      	adds	r7, #12
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80023e6:	b480      	push	{r7}
 80023e8:	b083      	sub	sp, #12
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80023ee:	bf00      	nop
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80023fa:	b480      	push	{r7}
 80023fc:	b083      	sub	sp, #12
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002402:	bf00      	nop
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr

0800240e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800240e:	b480      	push	{r7}
 8002410:	b083      	sub	sp, #12
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002416:	bf00      	nop
 8002418:	370c      	adds	r7, #12
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
	...

08002424 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a43      	ldr	r2, [pc, #268]	@ (8002544 <TIM_Base_SetConfig+0x120>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d013      	beq.n	8002464 <TIM_Base_SetConfig+0x40>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002442:	d00f      	beq.n	8002464 <TIM_Base_SetConfig+0x40>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a40      	ldr	r2, [pc, #256]	@ (8002548 <TIM_Base_SetConfig+0x124>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d00b      	beq.n	8002464 <TIM_Base_SetConfig+0x40>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4a3f      	ldr	r2, [pc, #252]	@ (800254c <TIM_Base_SetConfig+0x128>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d007      	beq.n	8002464 <TIM_Base_SetConfig+0x40>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	4a3e      	ldr	r2, [pc, #248]	@ (8002550 <TIM_Base_SetConfig+0x12c>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d003      	beq.n	8002464 <TIM_Base_SetConfig+0x40>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	4a3d      	ldr	r2, [pc, #244]	@ (8002554 <TIM_Base_SetConfig+0x130>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d108      	bne.n	8002476 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800246a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	68fa      	ldr	r2, [r7, #12]
 8002472:	4313      	orrs	r3, r2
 8002474:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4a32      	ldr	r2, [pc, #200]	@ (8002544 <TIM_Base_SetConfig+0x120>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d02b      	beq.n	80024d6 <TIM_Base_SetConfig+0xb2>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002484:	d027      	beq.n	80024d6 <TIM_Base_SetConfig+0xb2>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a2f      	ldr	r2, [pc, #188]	@ (8002548 <TIM_Base_SetConfig+0x124>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d023      	beq.n	80024d6 <TIM_Base_SetConfig+0xb2>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a2e      	ldr	r2, [pc, #184]	@ (800254c <TIM_Base_SetConfig+0x128>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d01f      	beq.n	80024d6 <TIM_Base_SetConfig+0xb2>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a2d      	ldr	r2, [pc, #180]	@ (8002550 <TIM_Base_SetConfig+0x12c>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d01b      	beq.n	80024d6 <TIM_Base_SetConfig+0xb2>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a2c      	ldr	r2, [pc, #176]	@ (8002554 <TIM_Base_SetConfig+0x130>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d017      	beq.n	80024d6 <TIM_Base_SetConfig+0xb2>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a2b      	ldr	r2, [pc, #172]	@ (8002558 <TIM_Base_SetConfig+0x134>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d013      	beq.n	80024d6 <TIM_Base_SetConfig+0xb2>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a2a      	ldr	r2, [pc, #168]	@ (800255c <TIM_Base_SetConfig+0x138>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d00f      	beq.n	80024d6 <TIM_Base_SetConfig+0xb2>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a29      	ldr	r2, [pc, #164]	@ (8002560 <TIM_Base_SetConfig+0x13c>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d00b      	beq.n	80024d6 <TIM_Base_SetConfig+0xb2>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a28      	ldr	r2, [pc, #160]	@ (8002564 <TIM_Base_SetConfig+0x140>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d007      	beq.n	80024d6 <TIM_Base_SetConfig+0xb2>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a27      	ldr	r2, [pc, #156]	@ (8002568 <TIM_Base_SetConfig+0x144>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d003      	beq.n	80024d6 <TIM_Base_SetConfig+0xb2>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a26      	ldr	r2, [pc, #152]	@ (800256c <TIM_Base_SetConfig+0x148>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d108      	bne.n	80024e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	68fa      	ldr	r2, [r7, #12]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	695b      	ldr	r3, [r3, #20]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	689a      	ldr	r2, [r3, #8]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a0e      	ldr	r2, [pc, #56]	@ (8002544 <TIM_Base_SetConfig+0x120>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d003      	beq.n	8002516 <TIM_Base_SetConfig+0xf2>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a10      	ldr	r2, [pc, #64]	@ (8002554 <TIM_Base_SetConfig+0x130>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d103      	bne.n	800251e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	691a      	ldr	r2, [r3, #16]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f043 0204 	orr.w	r2, r3, #4
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2201      	movs	r2, #1
 800252e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	68fa      	ldr	r2, [r7, #12]
 8002534:	601a      	str	r2, [r3, #0]
}
 8002536:	bf00      	nop
 8002538:	3714      	adds	r7, #20
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	40010000 	.word	0x40010000
 8002548:	40000400 	.word	0x40000400
 800254c:	40000800 	.word	0x40000800
 8002550:	40000c00 	.word	0x40000c00
 8002554:	40010400 	.word	0x40010400
 8002558:	40014000 	.word	0x40014000
 800255c:	40014400 	.word	0x40014400
 8002560:	40014800 	.word	0x40014800
 8002564:	40001800 	.word	0x40001800
 8002568:	40001c00 	.word	0x40001c00
 800256c:	40002000 	.word	0x40002000

08002570 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002570:	b480      	push	{r7}
 8002572:	b087      	sub	sp, #28
 8002574:	af00      	add	r7, sp, #0
 8002576:	60f8      	str	r0, [r7, #12]
 8002578:	60b9      	str	r1, [r7, #8]
 800257a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6a1b      	ldr	r3, [r3, #32]
 8002580:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6a1b      	ldr	r3, [r3, #32]
 8002586:	f023 0201 	bic.w	r2, r3, #1
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800259a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	011b      	lsls	r3, r3, #4
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	f023 030a 	bic.w	r3, r3, #10
 80025ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80025ae:	697a      	ldr	r2, [r7, #20]
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	4313      	orrs	r3, r2
 80025b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	621a      	str	r2, [r3, #32]
}
 80025c2:	bf00      	nop
 80025c4:	371c      	adds	r7, #28
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b087      	sub	sp, #28
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	60f8      	str	r0, [r7, #12]
 80025d6:	60b9      	str	r1, [r7, #8]
 80025d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6a1b      	ldr	r3, [r3, #32]
 80025de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	6a1b      	ldr	r3, [r3, #32]
 80025e4:	f023 0210 	bic.w	r2, r3, #16
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80025f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	031b      	lsls	r3, r3, #12
 80025fe:	693a      	ldr	r2, [r7, #16]
 8002600:	4313      	orrs	r3, r2
 8002602:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800260a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	011b      	lsls	r3, r3, #4
 8002610:	697a      	ldr	r2, [r7, #20]
 8002612:	4313      	orrs	r3, r2
 8002614:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	693a      	ldr	r2, [r7, #16]
 800261a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	697a      	ldr	r2, [r7, #20]
 8002620:	621a      	str	r2, [r3, #32]
}
 8002622:	bf00      	nop
 8002624:	371c      	adds	r7, #28
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr

0800262e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800262e:	b480      	push	{r7}
 8002630:	b085      	sub	sp, #20
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
 8002636:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002644:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002646:	683a      	ldr	r2, [r7, #0]
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	4313      	orrs	r3, r2
 800264c:	f043 0307 	orr.w	r3, r3, #7
 8002650:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68fa      	ldr	r2, [r7, #12]
 8002656:	609a      	str	r2, [r3, #8]
}
 8002658:	bf00      	nop
 800265a:	3714      	adds	r7, #20
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002664:	b480      	push	{r7}
 8002666:	b087      	sub	sp, #28
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
 8002670:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800267e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	021a      	lsls	r2, r3, #8
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	431a      	orrs	r2, r3
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	4313      	orrs	r3, r2
 800268c:	697a      	ldr	r2, [r7, #20]
 800268e:	4313      	orrs	r3, r2
 8002690:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	697a      	ldr	r2, [r7, #20]
 8002696:	609a      	str	r2, [r3, #8]
}
 8002698:	bf00      	nop
 800269a:	371c      	adds	r7, #28
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr

080026a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d101      	bne.n	80026bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026b8:	2302      	movs	r3, #2
 80026ba:	e05a      	b.n	8002772 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2202      	movs	r2, #2
 80026c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	68fa      	ldr	r2, [r7, #12]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	68fa      	ldr	r2, [r7, #12]
 80026f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a21      	ldr	r2, [pc, #132]	@ (8002780 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d022      	beq.n	8002746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002708:	d01d      	beq.n	8002746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a1d      	ldr	r2, [pc, #116]	@ (8002784 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d018      	beq.n	8002746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a1b      	ldr	r2, [pc, #108]	@ (8002788 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d013      	beq.n	8002746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a1a      	ldr	r2, [pc, #104]	@ (800278c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d00e      	beq.n	8002746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a18      	ldr	r2, [pc, #96]	@ (8002790 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d009      	beq.n	8002746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a17      	ldr	r2, [pc, #92]	@ (8002794 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d004      	beq.n	8002746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a15      	ldr	r2, [pc, #84]	@ (8002798 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d10c      	bne.n	8002760 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800274c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	68ba      	ldr	r2, [r7, #8]
 8002754:	4313      	orrs	r3, r2
 8002756:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	68ba      	ldr	r2, [r7, #8]
 800275e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3714      	adds	r7, #20
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	40010000 	.word	0x40010000
 8002784:	40000400 	.word	0x40000400
 8002788:	40000800 	.word	0x40000800
 800278c:	40000c00 	.word	0x40000c00
 8002790:	40010400 	.word	0x40010400
 8002794:	40014000 	.word	0x40014000
 8002798:	40001800 	.word	0x40001800

0800279c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr

080027b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d101      	bne.n	80027d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e042      	b.n	800285c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d106      	bne.n	80027f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f7fe f91a 	bl	8000a24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2224      	movs	r2, #36	@ 0x24
 80027f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	68da      	ldr	r2, [r3, #12]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002806:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f000 f82b 	bl	8002864 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	691a      	ldr	r2, [r3, #16]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800281c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	695a      	ldr	r2, [r3, #20]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800282c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	68da      	ldr	r2, [r3, #12]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800283c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2220      	movs	r2, #32
 8002848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2220      	movs	r2, #32
 8002850:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800285a:	2300      	movs	r3, #0
}
 800285c:	4618      	mov	r0, r3
 800285e:	3708      	adds	r7, #8
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002864:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002868:	b0c0      	sub	sp, #256	@ 0x100
 800286a:	af00      	add	r7, sp, #0
 800286c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	691b      	ldr	r3, [r3, #16]
 8002878:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800287c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002880:	68d9      	ldr	r1, [r3, #12]
 8002882:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	ea40 0301 	orr.w	r3, r0, r1
 800288c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800288e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002892:	689a      	ldr	r2, [r3, #8]
 8002894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002898:	691b      	ldr	r3, [r3, #16]
 800289a:	431a      	orrs	r2, r3
 800289c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028a0:	695b      	ldr	r3, [r3, #20]
 80028a2:	431a      	orrs	r2, r3
 80028a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028a8:	69db      	ldr	r3, [r3, #28]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80028b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80028bc:	f021 010c 	bic.w	r1, r1, #12
 80028c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80028ca:	430b      	orrs	r3, r1
 80028cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80028ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	695b      	ldr	r3, [r3, #20]
 80028d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80028da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028de:	6999      	ldr	r1, [r3, #24]
 80028e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	ea40 0301 	orr.w	r3, r0, r1
 80028ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80028ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	4b8f      	ldr	r3, [pc, #572]	@ (8002b30 <UART_SetConfig+0x2cc>)
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d005      	beq.n	8002904 <UART_SetConfig+0xa0>
 80028f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	4b8d      	ldr	r3, [pc, #564]	@ (8002b34 <UART_SetConfig+0x2d0>)
 8002900:	429a      	cmp	r2, r3
 8002902:	d104      	bne.n	800290e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002904:	f7fe fdda 	bl	80014bc <HAL_RCC_GetPCLK2Freq>
 8002908:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800290c:	e003      	b.n	8002916 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800290e:	f7fe fdc1 	bl	8001494 <HAL_RCC_GetPCLK1Freq>
 8002912:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002916:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800291a:	69db      	ldr	r3, [r3, #28]
 800291c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002920:	f040 810c 	bne.w	8002b3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002924:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002928:	2200      	movs	r2, #0
 800292a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800292e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002932:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002936:	4622      	mov	r2, r4
 8002938:	462b      	mov	r3, r5
 800293a:	1891      	adds	r1, r2, r2
 800293c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800293e:	415b      	adcs	r3, r3
 8002940:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002942:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002946:	4621      	mov	r1, r4
 8002948:	eb12 0801 	adds.w	r8, r2, r1
 800294c:	4629      	mov	r1, r5
 800294e:	eb43 0901 	adc.w	r9, r3, r1
 8002952:	f04f 0200 	mov.w	r2, #0
 8002956:	f04f 0300 	mov.w	r3, #0
 800295a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800295e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002962:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002966:	4690      	mov	r8, r2
 8002968:	4699      	mov	r9, r3
 800296a:	4623      	mov	r3, r4
 800296c:	eb18 0303 	adds.w	r3, r8, r3
 8002970:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002974:	462b      	mov	r3, r5
 8002976:	eb49 0303 	adc.w	r3, r9, r3
 800297a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800297e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800298a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800298e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002992:	460b      	mov	r3, r1
 8002994:	18db      	adds	r3, r3, r3
 8002996:	653b      	str	r3, [r7, #80]	@ 0x50
 8002998:	4613      	mov	r3, r2
 800299a:	eb42 0303 	adc.w	r3, r2, r3
 800299e:	657b      	str	r3, [r7, #84]	@ 0x54
 80029a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80029a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80029a8:	f7fd fc8a 	bl	80002c0 <__aeabi_uldivmod>
 80029ac:	4602      	mov	r2, r0
 80029ae:	460b      	mov	r3, r1
 80029b0:	4b61      	ldr	r3, [pc, #388]	@ (8002b38 <UART_SetConfig+0x2d4>)
 80029b2:	fba3 2302 	umull	r2, r3, r3, r2
 80029b6:	095b      	lsrs	r3, r3, #5
 80029b8:	011c      	lsls	r4, r3, #4
 80029ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80029be:	2200      	movs	r2, #0
 80029c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80029c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80029c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80029cc:	4642      	mov	r2, r8
 80029ce:	464b      	mov	r3, r9
 80029d0:	1891      	adds	r1, r2, r2
 80029d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80029d4:	415b      	adcs	r3, r3
 80029d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80029dc:	4641      	mov	r1, r8
 80029de:	eb12 0a01 	adds.w	sl, r2, r1
 80029e2:	4649      	mov	r1, r9
 80029e4:	eb43 0b01 	adc.w	fp, r3, r1
 80029e8:	f04f 0200 	mov.w	r2, #0
 80029ec:	f04f 0300 	mov.w	r3, #0
 80029f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80029f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80029f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80029fc:	4692      	mov	sl, r2
 80029fe:	469b      	mov	fp, r3
 8002a00:	4643      	mov	r3, r8
 8002a02:	eb1a 0303 	adds.w	r3, sl, r3
 8002a06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002a0a:	464b      	mov	r3, r9
 8002a0c:	eb4b 0303 	adc.w	r3, fp, r3
 8002a10:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002a20:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002a24:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002a28:	460b      	mov	r3, r1
 8002a2a:	18db      	adds	r3, r3, r3
 8002a2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002a2e:	4613      	mov	r3, r2
 8002a30:	eb42 0303 	adc.w	r3, r2, r3
 8002a34:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002a3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002a3e:	f7fd fc3f 	bl	80002c0 <__aeabi_uldivmod>
 8002a42:	4602      	mov	r2, r0
 8002a44:	460b      	mov	r3, r1
 8002a46:	4611      	mov	r1, r2
 8002a48:	4b3b      	ldr	r3, [pc, #236]	@ (8002b38 <UART_SetConfig+0x2d4>)
 8002a4a:	fba3 2301 	umull	r2, r3, r3, r1
 8002a4e:	095b      	lsrs	r3, r3, #5
 8002a50:	2264      	movs	r2, #100	@ 0x64
 8002a52:	fb02 f303 	mul.w	r3, r2, r3
 8002a56:	1acb      	subs	r3, r1, r3
 8002a58:	00db      	lsls	r3, r3, #3
 8002a5a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002a5e:	4b36      	ldr	r3, [pc, #216]	@ (8002b38 <UART_SetConfig+0x2d4>)
 8002a60:	fba3 2302 	umull	r2, r3, r3, r2
 8002a64:	095b      	lsrs	r3, r3, #5
 8002a66:	005b      	lsls	r3, r3, #1
 8002a68:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002a6c:	441c      	add	r4, r3
 8002a6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a72:	2200      	movs	r2, #0
 8002a74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a78:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002a7c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002a80:	4642      	mov	r2, r8
 8002a82:	464b      	mov	r3, r9
 8002a84:	1891      	adds	r1, r2, r2
 8002a86:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002a88:	415b      	adcs	r3, r3
 8002a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002a90:	4641      	mov	r1, r8
 8002a92:	1851      	adds	r1, r2, r1
 8002a94:	6339      	str	r1, [r7, #48]	@ 0x30
 8002a96:	4649      	mov	r1, r9
 8002a98:	414b      	adcs	r3, r1
 8002a9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a9c:	f04f 0200 	mov.w	r2, #0
 8002aa0:	f04f 0300 	mov.w	r3, #0
 8002aa4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002aa8:	4659      	mov	r1, fp
 8002aaa:	00cb      	lsls	r3, r1, #3
 8002aac:	4651      	mov	r1, sl
 8002aae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ab2:	4651      	mov	r1, sl
 8002ab4:	00ca      	lsls	r2, r1, #3
 8002ab6:	4610      	mov	r0, r2
 8002ab8:	4619      	mov	r1, r3
 8002aba:	4603      	mov	r3, r0
 8002abc:	4642      	mov	r2, r8
 8002abe:	189b      	adds	r3, r3, r2
 8002ac0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ac4:	464b      	mov	r3, r9
 8002ac6:	460a      	mov	r2, r1
 8002ac8:	eb42 0303 	adc.w	r3, r2, r3
 8002acc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002adc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002ae0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	18db      	adds	r3, r3, r3
 8002ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002aea:	4613      	mov	r3, r2
 8002aec:	eb42 0303 	adc.w	r3, r2, r3
 8002af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002af2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002af6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002afa:	f7fd fbe1 	bl	80002c0 <__aeabi_uldivmod>
 8002afe:	4602      	mov	r2, r0
 8002b00:	460b      	mov	r3, r1
 8002b02:	4b0d      	ldr	r3, [pc, #52]	@ (8002b38 <UART_SetConfig+0x2d4>)
 8002b04:	fba3 1302 	umull	r1, r3, r3, r2
 8002b08:	095b      	lsrs	r3, r3, #5
 8002b0a:	2164      	movs	r1, #100	@ 0x64
 8002b0c:	fb01 f303 	mul.w	r3, r1, r3
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	00db      	lsls	r3, r3, #3
 8002b14:	3332      	adds	r3, #50	@ 0x32
 8002b16:	4a08      	ldr	r2, [pc, #32]	@ (8002b38 <UART_SetConfig+0x2d4>)
 8002b18:	fba2 2303 	umull	r2, r3, r2, r3
 8002b1c:	095b      	lsrs	r3, r3, #5
 8002b1e:	f003 0207 	and.w	r2, r3, #7
 8002b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4422      	add	r2, r4
 8002b2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002b2c:	e106      	b.n	8002d3c <UART_SetConfig+0x4d8>
 8002b2e:	bf00      	nop
 8002b30:	40011000 	.word	0x40011000
 8002b34:	40011400 	.word	0x40011400
 8002b38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b40:	2200      	movs	r2, #0
 8002b42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002b46:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002b4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002b4e:	4642      	mov	r2, r8
 8002b50:	464b      	mov	r3, r9
 8002b52:	1891      	adds	r1, r2, r2
 8002b54:	6239      	str	r1, [r7, #32]
 8002b56:	415b      	adcs	r3, r3
 8002b58:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b5e:	4641      	mov	r1, r8
 8002b60:	1854      	adds	r4, r2, r1
 8002b62:	4649      	mov	r1, r9
 8002b64:	eb43 0501 	adc.w	r5, r3, r1
 8002b68:	f04f 0200 	mov.w	r2, #0
 8002b6c:	f04f 0300 	mov.w	r3, #0
 8002b70:	00eb      	lsls	r3, r5, #3
 8002b72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b76:	00e2      	lsls	r2, r4, #3
 8002b78:	4614      	mov	r4, r2
 8002b7a:	461d      	mov	r5, r3
 8002b7c:	4643      	mov	r3, r8
 8002b7e:	18e3      	adds	r3, r4, r3
 8002b80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002b84:	464b      	mov	r3, r9
 8002b86:	eb45 0303 	adc.w	r3, r5, r3
 8002b8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002b8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002b9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002b9e:	f04f 0200 	mov.w	r2, #0
 8002ba2:	f04f 0300 	mov.w	r3, #0
 8002ba6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002baa:	4629      	mov	r1, r5
 8002bac:	008b      	lsls	r3, r1, #2
 8002bae:	4621      	mov	r1, r4
 8002bb0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002bb4:	4621      	mov	r1, r4
 8002bb6:	008a      	lsls	r2, r1, #2
 8002bb8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002bbc:	f7fd fb80 	bl	80002c0 <__aeabi_uldivmod>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	460b      	mov	r3, r1
 8002bc4:	4b60      	ldr	r3, [pc, #384]	@ (8002d48 <UART_SetConfig+0x4e4>)
 8002bc6:	fba3 2302 	umull	r2, r3, r3, r2
 8002bca:	095b      	lsrs	r3, r3, #5
 8002bcc:	011c      	lsls	r4, r3, #4
 8002bce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002bd8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002bdc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002be0:	4642      	mov	r2, r8
 8002be2:	464b      	mov	r3, r9
 8002be4:	1891      	adds	r1, r2, r2
 8002be6:	61b9      	str	r1, [r7, #24]
 8002be8:	415b      	adcs	r3, r3
 8002bea:	61fb      	str	r3, [r7, #28]
 8002bec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bf0:	4641      	mov	r1, r8
 8002bf2:	1851      	adds	r1, r2, r1
 8002bf4:	6139      	str	r1, [r7, #16]
 8002bf6:	4649      	mov	r1, r9
 8002bf8:	414b      	adcs	r3, r1
 8002bfa:	617b      	str	r3, [r7, #20]
 8002bfc:	f04f 0200 	mov.w	r2, #0
 8002c00:	f04f 0300 	mov.w	r3, #0
 8002c04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c08:	4659      	mov	r1, fp
 8002c0a:	00cb      	lsls	r3, r1, #3
 8002c0c:	4651      	mov	r1, sl
 8002c0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c12:	4651      	mov	r1, sl
 8002c14:	00ca      	lsls	r2, r1, #3
 8002c16:	4610      	mov	r0, r2
 8002c18:	4619      	mov	r1, r3
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	4642      	mov	r2, r8
 8002c1e:	189b      	adds	r3, r3, r2
 8002c20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002c24:	464b      	mov	r3, r9
 8002c26:	460a      	mov	r2, r1
 8002c28:	eb42 0303 	adc.w	r3, r2, r3
 8002c2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002c3a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002c3c:	f04f 0200 	mov.w	r2, #0
 8002c40:	f04f 0300 	mov.w	r3, #0
 8002c44:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002c48:	4649      	mov	r1, r9
 8002c4a:	008b      	lsls	r3, r1, #2
 8002c4c:	4641      	mov	r1, r8
 8002c4e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c52:	4641      	mov	r1, r8
 8002c54:	008a      	lsls	r2, r1, #2
 8002c56:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002c5a:	f7fd fb31 	bl	80002c0 <__aeabi_uldivmod>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	460b      	mov	r3, r1
 8002c62:	4611      	mov	r1, r2
 8002c64:	4b38      	ldr	r3, [pc, #224]	@ (8002d48 <UART_SetConfig+0x4e4>)
 8002c66:	fba3 2301 	umull	r2, r3, r3, r1
 8002c6a:	095b      	lsrs	r3, r3, #5
 8002c6c:	2264      	movs	r2, #100	@ 0x64
 8002c6e:	fb02 f303 	mul.w	r3, r2, r3
 8002c72:	1acb      	subs	r3, r1, r3
 8002c74:	011b      	lsls	r3, r3, #4
 8002c76:	3332      	adds	r3, #50	@ 0x32
 8002c78:	4a33      	ldr	r2, [pc, #204]	@ (8002d48 <UART_SetConfig+0x4e4>)
 8002c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c7e:	095b      	lsrs	r3, r3, #5
 8002c80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c84:	441c      	add	r4, r3
 8002c86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c8e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002c90:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002c94:	4642      	mov	r2, r8
 8002c96:	464b      	mov	r3, r9
 8002c98:	1891      	adds	r1, r2, r2
 8002c9a:	60b9      	str	r1, [r7, #8]
 8002c9c:	415b      	adcs	r3, r3
 8002c9e:	60fb      	str	r3, [r7, #12]
 8002ca0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ca4:	4641      	mov	r1, r8
 8002ca6:	1851      	adds	r1, r2, r1
 8002ca8:	6039      	str	r1, [r7, #0]
 8002caa:	4649      	mov	r1, r9
 8002cac:	414b      	adcs	r3, r1
 8002cae:	607b      	str	r3, [r7, #4]
 8002cb0:	f04f 0200 	mov.w	r2, #0
 8002cb4:	f04f 0300 	mov.w	r3, #0
 8002cb8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002cbc:	4659      	mov	r1, fp
 8002cbe:	00cb      	lsls	r3, r1, #3
 8002cc0:	4651      	mov	r1, sl
 8002cc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cc6:	4651      	mov	r1, sl
 8002cc8:	00ca      	lsls	r2, r1, #3
 8002cca:	4610      	mov	r0, r2
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4603      	mov	r3, r0
 8002cd0:	4642      	mov	r2, r8
 8002cd2:	189b      	adds	r3, r3, r2
 8002cd4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002cd6:	464b      	mov	r3, r9
 8002cd8:	460a      	mov	r2, r1
 8002cda:	eb42 0303 	adc.w	r3, r2, r3
 8002cde:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	663b      	str	r3, [r7, #96]	@ 0x60
 8002cea:	667a      	str	r2, [r7, #100]	@ 0x64
 8002cec:	f04f 0200 	mov.w	r2, #0
 8002cf0:	f04f 0300 	mov.w	r3, #0
 8002cf4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002cf8:	4649      	mov	r1, r9
 8002cfa:	008b      	lsls	r3, r1, #2
 8002cfc:	4641      	mov	r1, r8
 8002cfe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d02:	4641      	mov	r1, r8
 8002d04:	008a      	lsls	r2, r1, #2
 8002d06:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002d0a:	f7fd fad9 	bl	80002c0 <__aeabi_uldivmod>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	460b      	mov	r3, r1
 8002d12:	4b0d      	ldr	r3, [pc, #52]	@ (8002d48 <UART_SetConfig+0x4e4>)
 8002d14:	fba3 1302 	umull	r1, r3, r3, r2
 8002d18:	095b      	lsrs	r3, r3, #5
 8002d1a:	2164      	movs	r1, #100	@ 0x64
 8002d1c:	fb01 f303 	mul.w	r3, r1, r3
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	011b      	lsls	r3, r3, #4
 8002d24:	3332      	adds	r3, #50	@ 0x32
 8002d26:	4a08      	ldr	r2, [pc, #32]	@ (8002d48 <UART_SetConfig+0x4e4>)
 8002d28:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2c:	095b      	lsrs	r3, r3, #5
 8002d2e:	f003 020f 	and.w	r2, r3, #15
 8002d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4422      	add	r2, r4
 8002d3a:	609a      	str	r2, [r3, #8]
}
 8002d3c:	bf00      	nop
 8002d3e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002d42:	46bd      	mov	sp, r7
 8002d44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d48:	51eb851f 	.word	0x51eb851f

08002d4c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002d50:	f000 fe54 	bl	80039fc <vTaskStartScheduler>
  
  return osOK;
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f103 0208 	add.w	r2, r3, #8
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f04f 32ff 	mov.w	r2, #4294967295
 8002d72:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f103 0208 	add.w	r2, r3, #8
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f103 0208 	add.w	r2, r3, #8
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002d8e:	bf00      	nop
 8002d90:	370c      	adds	r7, #12
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr

08002d9a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	b083      	sub	sp, #12
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002da8:	bf00      	nop
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002db4:	b480      	push	{r7}
 8002db6:	b085      	sub	sp, #20
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
 8002dbc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	689a      	ldr	r2, [r3, #8]
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	683a      	ldr	r2, [r7, #0]
 8002dd8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	683a      	ldr	r2, [r7, #0]
 8002dde:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	1c5a      	adds	r2, r3, #1
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	601a      	str	r2, [r3, #0]
}
 8002df0:	bf00      	nop
 8002df2:	3714      	adds	r7, #20
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr

08002dfc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b085      	sub	sp, #20
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e12:	d103      	bne.n	8002e1c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	691b      	ldr	r3, [r3, #16]
 8002e18:	60fb      	str	r3, [r7, #12]
 8002e1a:	e00c      	b.n	8002e36 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	3308      	adds	r3, #8
 8002e20:	60fb      	str	r3, [r7, #12]
 8002e22:	e002      	b.n	8002e2a <vListInsert+0x2e>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	60fb      	str	r3, [r7, #12]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68ba      	ldr	r2, [r7, #8]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d2f6      	bcs.n	8002e24 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	685a      	ldr	r2, [r3, #4]
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	683a      	ldr	r2, [r7, #0]
 8002e44:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	68fa      	ldr	r2, [r7, #12]
 8002e4a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	683a      	ldr	r2, [r7, #0]
 8002e50:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	1c5a      	adds	r2, r3, #1
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	601a      	str	r2, [r3, #0]
}
 8002e62:	bf00      	nop
 8002e64:	3714      	adds	r7, #20
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr

08002e6e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002e6e:	b480      	push	{r7}
 8002e70:	b085      	sub	sp, #20
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	6892      	ldr	r2, [r2, #8]
 8002e84:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	6852      	ldr	r2, [r2, #4]
 8002e8e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d103      	bne.n	8002ea2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	689a      	ldr	r2, [r3, #8]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	1e5a      	subs	r2, r3, #1
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3714      	adds	r7, #20
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
	...

08002ec4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d10b      	bne.n	8002ef0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002edc:	f383 8811 	msr	BASEPRI, r3
 8002ee0:	f3bf 8f6f 	isb	sy
 8002ee4:	f3bf 8f4f 	dsb	sy
 8002ee8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002eea:	bf00      	nop
 8002eec:	bf00      	nop
 8002eee:	e7fd      	b.n	8002eec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002ef0:	f001 fbea 	bl	80046c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002efc:	68f9      	ldr	r1, [r7, #12]
 8002efe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002f00:	fb01 f303 	mul.w	r3, r1, r3
 8002f04:	441a      	add	r2, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f20:	3b01      	subs	r3, #1
 8002f22:	68f9      	ldr	r1, [r7, #12]
 8002f24:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002f26:	fb01 f303 	mul.w	r3, r1, r3
 8002f2a:	441a      	add	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	22ff      	movs	r2, #255	@ 0xff
 8002f34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	22ff      	movs	r2, #255	@ 0xff
 8002f3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d114      	bne.n	8002f70 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d01a      	beq.n	8002f84 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	3310      	adds	r3, #16
 8002f52:	4618      	mov	r0, r3
 8002f54:	f000 ffba 	bl	8003ecc <xTaskRemoveFromEventList>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d012      	beq.n	8002f84 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8002f94 <xQueueGenericReset+0xd0>)
 8002f60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f64:	601a      	str	r2, [r3, #0]
 8002f66:	f3bf 8f4f 	dsb	sy
 8002f6a:	f3bf 8f6f 	isb	sy
 8002f6e:	e009      	b.n	8002f84 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	3310      	adds	r3, #16
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7ff fef0 	bl	8002d5a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	3324      	adds	r3, #36	@ 0x24
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7ff feeb 	bl	8002d5a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002f84:	f001 fbd2 	bl	800472c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002f88:	2301      	movs	r3, #1
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	e000ed04 	.word	0xe000ed04

08002f98 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b08a      	sub	sp, #40	@ 0x28
 8002f9c:	af02      	add	r7, sp, #8
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d10b      	bne.n	8002fc4 <xQueueGenericCreate+0x2c>
	__asm volatile
 8002fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fb0:	f383 8811 	msr	BASEPRI, r3
 8002fb4:	f3bf 8f6f 	isb	sy
 8002fb8:	f3bf 8f4f 	dsb	sy
 8002fbc:	613b      	str	r3, [r7, #16]
}
 8002fbe:	bf00      	nop
 8002fc0:	bf00      	nop
 8002fc2:	e7fd      	b.n	8002fc0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	68ba      	ldr	r2, [r7, #8]
 8002fc8:	fb02 f303 	mul.w	r3, r2, r3
 8002fcc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	3350      	adds	r3, #80	@ 0x50
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f001 fc58 	bl	8004888 <pvPortMalloc>
 8002fd8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002fda:	69bb      	ldr	r3, [r7, #24]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d011      	beq.n	8003004 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	3350      	adds	r3, #80	@ 0x50
 8002fe8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002ff2:	79fa      	ldrb	r2, [r7, #7]
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	9300      	str	r3, [sp, #0]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	697a      	ldr	r2, [r7, #20]
 8002ffc:	68b9      	ldr	r1, [r7, #8]
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	f000 f805 	bl	800300e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003004:	69bb      	ldr	r3, [r7, #24]
	}
 8003006:	4618      	mov	r0, r3
 8003008:	3720      	adds	r7, #32
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}

0800300e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800300e:	b580      	push	{r7, lr}
 8003010:	b084      	sub	sp, #16
 8003012:	af00      	add	r7, sp, #0
 8003014:	60f8      	str	r0, [r7, #12]
 8003016:	60b9      	str	r1, [r7, #8]
 8003018:	607a      	str	r2, [r7, #4]
 800301a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d103      	bne.n	800302a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003022:	69bb      	ldr	r3, [r7, #24]
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	601a      	str	r2, [r3, #0]
 8003028:	e002      	b.n	8003030 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800302a:	69bb      	ldr	r3, [r7, #24]
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	68ba      	ldr	r2, [r7, #8]
 800303a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800303c:	2101      	movs	r1, #1
 800303e:	69b8      	ldr	r0, [r7, #24]
 8003040:	f7ff ff40 	bl	8002ec4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	78fa      	ldrb	r2, [r7, #3]
 8003048:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800304c:	bf00      	nop
 800304e:	3710      	adds	r7, #16
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}

08003054 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b08e      	sub	sp, #56	@ 0x38
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
 8003060:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003062:	2300      	movs	r3, #0
 8003064:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800306a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800306c:	2b00      	cmp	r3, #0
 800306e:	d10b      	bne.n	8003088 <xQueueGenericSend+0x34>
	__asm volatile
 8003070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003074:	f383 8811 	msr	BASEPRI, r3
 8003078:	f3bf 8f6f 	isb	sy
 800307c:	f3bf 8f4f 	dsb	sy
 8003080:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003082:	bf00      	nop
 8003084:	bf00      	nop
 8003086:	e7fd      	b.n	8003084 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d103      	bne.n	8003096 <xQueueGenericSend+0x42>
 800308e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003092:	2b00      	cmp	r3, #0
 8003094:	d101      	bne.n	800309a <xQueueGenericSend+0x46>
 8003096:	2301      	movs	r3, #1
 8003098:	e000      	b.n	800309c <xQueueGenericSend+0x48>
 800309a:	2300      	movs	r3, #0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d10b      	bne.n	80030b8 <xQueueGenericSend+0x64>
	__asm volatile
 80030a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030a4:	f383 8811 	msr	BASEPRI, r3
 80030a8:	f3bf 8f6f 	isb	sy
 80030ac:	f3bf 8f4f 	dsb	sy
 80030b0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80030b2:	bf00      	nop
 80030b4:	bf00      	nop
 80030b6:	e7fd      	b.n	80030b4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d103      	bne.n	80030c6 <xQueueGenericSend+0x72>
 80030be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d101      	bne.n	80030ca <xQueueGenericSend+0x76>
 80030c6:	2301      	movs	r3, #1
 80030c8:	e000      	b.n	80030cc <xQueueGenericSend+0x78>
 80030ca:	2300      	movs	r3, #0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d10b      	bne.n	80030e8 <xQueueGenericSend+0x94>
	__asm volatile
 80030d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030d4:	f383 8811 	msr	BASEPRI, r3
 80030d8:	f3bf 8f6f 	isb	sy
 80030dc:	f3bf 8f4f 	dsb	sy
 80030e0:	623b      	str	r3, [r7, #32]
}
 80030e2:	bf00      	nop
 80030e4:	bf00      	nop
 80030e6:	e7fd      	b.n	80030e4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80030e8:	f001 f8b2 	bl	8004250 <xTaskGetSchedulerState>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d102      	bne.n	80030f8 <xQueueGenericSend+0xa4>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d101      	bne.n	80030fc <xQueueGenericSend+0xa8>
 80030f8:	2301      	movs	r3, #1
 80030fa:	e000      	b.n	80030fe <xQueueGenericSend+0xaa>
 80030fc:	2300      	movs	r3, #0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10b      	bne.n	800311a <xQueueGenericSend+0xc6>
	__asm volatile
 8003102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003106:	f383 8811 	msr	BASEPRI, r3
 800310a:	f3bf 8f6f 	isb	sy
 800310e:	f3bf 8f4f 	dsb	sy
 8003112:	61fb      	str	r3, [r7, #28]
}
 8003114:	bf00      	nop
 8003116:	bf00      	nop
 8003118:	e7fd      	b.n	8003116 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800311a:	f001 fad5 	bl	80046c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800311e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003120:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003126:	429a      	cmp	r2, r3
 8003128:	d302      	bcc.n	8003130 <xQueueGenericSend+0xdc>
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	2b02      	cmp	r3, #2
 800312e:	d129      	bne.n	8003184 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	68b9      	ldr	r1, [r7, #8]
 8003134:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003136:	f000 f971 	bl	800341c <prvCopyDataToQueue>
 800313a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800313c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800313e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003140:	2b00      	cmp	r3, #0
 8003142:	d010      	beq.n	8003166 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003146:	3324      	adds	r3, #36	@ 0x24
 8003148:	4618      	mov	r0, r3
 800314a:	f000 febf 	bl	8003ecc <xTaskRemoveFromEventList>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d013      	beq.n	800317c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003154:	4b3f      	ldr	r3, [pc, #252]	@ (8003254 <xQueueGenericSend+0x200>)
 8003156:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800315a:	601a      	str	r2, [r3, #0]
 800315c:	f3bf 8f4f 	dsb	sy
 8003160:	f3bf 8f6f 	isb	sy
 8003164:	e00a      	b.n	800317c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003168:	2b00      	cmp	r3, #0
 800316a:	d007      	beq.n	800317c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800316c:	4b39      	ldr	r3, [pc, #228]	@ (8003254 <xQueueGenericSend+0x200>)
 800316e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	f3bf 8f4f 	dsb	sy
 8003178:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800317c:	f001 fad6 	bl	800472c <vPortExitCritical>
				return pdPASS;
 8003180:	2301      	movs	r3, #1
 8003182:	e063      	b.n	800324c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d103      	bne.n	8003192 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800318a:	f001 facf 	bl	800472c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800318e:	2300      	movs	r3, #0
 8003190:	e05c      	b.n	800324c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003194:	2b00      	cmp	r3, #0
 8003196:	d106      	bne.n	80031a6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003198:	f107 0314 	add.w	r3, r7, #20
 800319c:	4618      	mov	r0, r3
 800319e:	f000 fef9 	bl	8003f94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80031a2:	2301      	movs	r3, #1
 80031a4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80031a6:	f001 fac1 	bl	800472c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80031aa:	f000 fc8b 	bl	8003ac4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80031ae:	f001 fa8b 	bl	80046c8 <vPortEnterCritical>
 80031b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80031b8:	b25b      	sxtb	r3, r3
 80031ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031be:	d103      	bne.n	80031c8 <xQueueGenericSend+0x174>
 80031c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80031ce:	b25b      	sxtb	r3, r3
 80031d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031d4:	d103      	bne.n	80031de <xQueueGenericSend+0x18a>
 80031d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80031de:	f001 faa5 	bl	800472c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80031e2:	1d3a      	adds	r2, r7, #4
 80031e4:	f107 0314 	add.w	r3, r7, #20
 80031e8:	4611      	mov	r1, r2
 80031ea:	4618      	mov	r0, r3
 80031ec:	f000 fee8 	bl	8003fc0 <xTaskCheckForTimeOut>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d124      	bne.n	8003240 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80031f6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80031f8:	f000 fa08 	bl	800360c <prvIsQueueFull>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d018      	beq.n	8003234 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003204:	3310      	adds	r3, #16
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	4611      	mov	r1, r2
 800320a:	4618      	mov	r0, r3
 800320c:	f000 fe38 	bl	8003e80 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003210:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003212:	f000 f993 	bl	800353c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003216:	f000 fc63 	bl	8003ae0 <xTaskResumeAll>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	f47f af7c 	bne.w	800311a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003222:	4b0c      	ldr	r3, [pc, #48]	@ (8003254 <xQueueGenericSend+0x200>)
 8003224:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	f3bf 8f4f 	dsb	sy
 800322e:	f3bf 8f6f 	isb	sy
 8003232:	e772      	b.n	800311a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003234:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003236:	f000 f981 	bl	800353c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800323a:	f000 fc51 	bl	8003ae0 <xTaskResumeAll>
 800323e:	e76c      	b.n	800311a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003240:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003242:	f000 f97b 	bl	800353c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003246:	f000 fc4b 	bl	8003ae0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800324a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800324c:	4618      	mov	r0, r3
 800324e:	3738      	adds	r7, #56	@ 0x38
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	e000ed04 	.word	0xe000ed04

08003258 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b08c      	sub	sp, #48	@ 0x30
 800325c:	af00      	add	r7, sp, #0
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	60b9      	str	r1, [r7, #8]
 8003262:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003264:	2300      	movs	r3, #0
 8003266:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800326c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800326e:	2b00      	cmp	r3, #0
 8003270:	d10b      	bne.n	800328a <xQueueReceive+0x32>
	__asm volatile
 8003272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003276:	f383 8811 	msr	BASEPRI, r3
 800327a:	f3bf 8f6f 	isb	sy
 800327e:	f3bf 8f4f 	dsb	sy
 8003282:	623b      	str	r3, [r7, #32]
}
 8003284:	bf00      	nop
 8003286:	bf00      	nop
 8003288:	e7fd      	b.n	8003286 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d103      	bne.n	8003298 <xQueueReceive+0x40>
 8003290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003294:	2b00      	cmp	r3, #0
 8003296:	d101      	bne.n	800329c <xQueueReceive+0x44>
 8003298:	2301      	movs	r3, #1
 800329a:	e000      	b.n	800329e <xQueueReceive+0x46>
 800329c:	2300      	movs	r3, #0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10b      	bne.n	80032ba <xQueueReceive+0x62>
	__asm volatile
 80032a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032a6:	f383 8811 	msr	BASEPRI, r3
 80032aa:	f3bf 8f6f 	isb	sy
 80032ae:	f3bf 8f4f 	dsb	sy
 80032b2:	61fb      	str	r3, [r7, #28]
}
 80032b4:	bf00      	nop
 80032b6:	bf00      	nop
 80032b8:	e7fd      	b.n	80032b6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80032ba:	f000 ffc9 	bl	8004250 <xTaskGetSchedulerState>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d102      	bne.n	80032ca <xQueueReceive+0x72>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <xQueueReceive+0x76>
 80032ca:	2301      	movs	r3, #1
 80032cc:	e000      	b.n	80032d0 <xQueueReceive+0x78>
 80032ce:	2300      	movs	r3, #0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d10b      	bne.n	80032ec <xQueueReceive+0x94>
	__asm volatile
 80032d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032d8:	f383 8811 	msr	BASEPRI, r3
 80032dc:	f3bf 8f6f 	isb	sy
 80032e0:	f3bf 8f4f 	dsb	sy
 80032e4:	61bb      	str	r3, [r7, #24]
}
 80032e6:	bf00      	nop
 80032e8:	bf00      	nop
 80032ea:	e7fd      	b.n	80032e8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80032ec:	f001 f9ec 	bl	80046c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80032f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032f4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80032f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d01f      	beq.n	800333c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80032fc:	68b9      	ldr	r1, [r7, #8]
 80032fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003300:	f000 f8f6 	bl	80034f0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003306:	1e5a      	subs	r2, r3, #1
 8003308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800330a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800330c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800330e:	691b      	ldr	r3, [r3, #16]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d00f      	beq.n	8003334 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003316:	3310      	adds	r3, #16
 8003318:	4618      	mov	r0, r3
 800331a:	f000 fdd7 	bl	8003ecc <xTaskRemoveFromEventList>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d007      	beq.n	8003334 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003324:	4b3c      	ldr	r3, [pc, #240]	@ (8003418 <xQueueReceive+0x1c0>)
 8003326:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800332a:	601a      	str	r2, [r3, #0]
 800332c:	f3bf 8f4f 	dsb	sy
 8003330:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003334:	f001 f9fa 	bl	800472c <vPortExitCritical>
				return pdPASS;
 8003338:	2301      	movs	r3, #1
 800333a:	e069      	b.n	8003410 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d103      	bne.n	800334a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003342:	f001 f9f3 	bl	800472c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003346:	2300      	movs	r3, #0
 8003348:	e062      	b.n	8003410 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800334a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800334c:	2b00      	cmp	r3, #0
 800334e:	d106      	bne.n	800335e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003350:	f107 0310 	add.w	r3, r7, #16
 8003354:	4618      	mov	r0, r3
 8003356:	f000 fe1d 	bl	8003f94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800335a:	2301      	movs	r3, #1
 800335c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800335e:	f001 f9e5 	bl	800472c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003362:	f000 fbaf 	bl	8003ac4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003366:	f001 f9af 	bl	80046c8 <vPortEnterCritical>
 800336a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800336c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003370:	b25b      	sxtb	r3, r3
 8003372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003376:	d103      	bne.n	8003380 <xQueueReceive+0x128>
 8003378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800337a:	2200      	movs	r2, #0
 800337c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003382:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003386:	b25b      	sxtb	r3, r3
 8003388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800338c:	d103      	bne.n	8003396 <xQueueReceive+0x13e>
 800338e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003396:	f001 f9c9 	bl	800472c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800339a:	1d3a      	adds	r2, r7, #4
 800339c:	f107 0310 	add.w	r3, r7, #16
 80033a0:	4611      	mov	r1, r2
 80033a2:	4618      	mov	r0, r3
 80033a4:	f000 fe0c 	bl	8003fc0 <xTaskCheckForTimeOut>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d123      	bne.n	80033f6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80033ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033b0:	f000 f916 	bl	80035e0 <prvIsQueueEmpty>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d017      	beq.n	80033ea <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80033ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033bc:	3324      	adds	r3, #36	@ 0x24
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	4611      	mov	r1, r2
 80033c2:	4618      	mov	r0, r3
 80033c4:	f000 fd5c 	bl	8003e80 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80033c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033ca:	f000 f8b7 	bl	800353c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80033ce:	f000 fb87 	bl	8003ae0 <xTaskResumeAll>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d189      	bne.n	80032ec <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80033d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003418 <xQueueReceive+0x1c0>)
 80033da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80033de:	601a      	str	r2, [r3, #0]
 80033e0:	f3bf 8f4f 	dsb	sy
 80033e4:	f3bf 8f6f 	isb	sy
 80033e8:	e780      	b.n	80032ec <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80033ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033ec:	f000 f8a6 	bl	800353c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80033f0:	f000 fb76 	bl	8003ae0 <xTaskResumeAll>
 80033f4:	e77a      	b.n	80032ec <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80033f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033f8:	f000 f8a0 	bl	800353c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80033fc:	f000 fb70 	bl	8003ae0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003400:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003402:	f000 f8ed 	bl	80035e0 <prvIsQueueEmpty>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	f43f af6f 	beq.w	80032ec <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800340e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003410:	4618      	mov	r0, r3
 8003412:	3730      	adds	r7, #48	@ 0x30
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	e000ed04 	.word	0xe000ed04

0800341c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003428:	2300      	movs	r3, #0
 800342a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003430:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003436:	2b00      	cmp	r3, #0
 8003438:	d10d      	bne.n	8003456 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d14d      	bne.n	80034de <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	4618      	mov	r0, r3
 8003448:	f000 ff20 	bl	800428c <xTaskPriorityDisinherit>
 800344c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	609a      	str	r2, [r3, #8]
 8003454:	e043      	b.n	80034de <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d119      	bne.n	8003490 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6858      	ldr	r0, [r3, #4]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003464:	461a      	mov	r2, r3
 8003466:	68b9      	ldr	r1, [r7, #8]
 8003468:	f002 febf 	bl	80061ea <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	685a      	ldr	r2, [r3, #4]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003474:	441a      	add	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	685a      	ldr	r2, [r3, #4]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	429a      	cmp	r2, r3
 8003484:	d32b      	bcc.n	80034de <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	605a      	str	r2, [r3, #4]
 800348e:	e026      	b.n	80034de <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	68d8      	ldr	r0, [r3, #12]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003498:	461a      	mov	r2, r3
 800349a:	68b9      	ldr	r1, [r7, #8]
 800349c:	f002 fea5 	bl	80061ea <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	68da      	ldr	r2, [r3, #12]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a8:	425b      	negs	r3, r3
 80034aa:	441a      	add	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	68da      	ldr	r2, [r3, #12]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d207      	bcs.n	80034cc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c4:	425b      	negs	r3, r3
 80034c6:	441a      	add	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d105      	bne.n	80034de <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d002      	beq.n	80034de <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	3b01      	subs	r3, #1
 80034dc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	1c5a      	adds	r2, r3, #1
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80034e6:	697b      	ldr	r3, [r7, #20]
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3718      	adds	r7, #24
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d018      	beq.n	8003534 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	68da      	ldr	r2, [r3, #12]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350a:	441a      	add	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	68da      	ldr	r2, [r3, #12]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	429a      	cmp	r2, r3
 800351a:	d303      	bcc.n	8003524 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68d9      	ldr	r1, [r3, #12]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352c:	461a      	mov	r2, r3
 800352e:	6838      	ldr	r0, [r7, #0]
 8003530:	f002 fe5b 	bl	80061ea <memcpy>
	}
}
 8003534:	bf00      	nop
 8003536:	3708      	adds	r7, #8
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003544:	f001 f8c0 	bl	80046c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800354e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003550:	e011      	b.n	8003576 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003556:	2b00      	cmp	r3, #0
 8003558:	d012      	beq.n	8003580 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	3324      	adds	r3, #36	@ 0x24
 800355e:	4618      	mov	r0, r3
 8003560:	f000 fcb4 	bl	8003ecc <xTaskRemoveFromEventList>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800356a:	f000 fd8d 	bl	8004088 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800356e:	7bfb      	ldrb	r3, [r7, #15]
 8003570:	3b01      	subs	r3, #1
 8003572:	b2db      	uxtb	r3, r3
 8003574:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800357a:	2b00      	cmp	r3, #0
 800357c:	dce9      	bgt.n	8003552 <prvUnlockQueue+0x16>
 800357e:	e000      	b.n	8003582 <prvUnlockQueue+0x46>
					break;
 8003580:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	22ff      	movs	r2, #255	@ 0xff
 8003586:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800358a:	f001 f8cf 	bl	800472c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800358e:	f001 f89b 	bl	80046c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003598:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800359a:	e011      	b.n	80035c0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d012      	beq.n	80035ca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	3310      	adds	r3, #16
 80035a8:	4618      	mov	r0, r3
 80035aa:	f000 fc8f 	bl	8003ecc <xTaskRemoveFromEventList>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80035b4:	f000 fd68 	bl	8004088 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80035b8:	7bbb      	ldrb	r3, [r7, #14]
 80035ba:	3b01      	subs	r3, #1
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80035c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	dce9      	bgt.n	800359c <prvUnlockQueue+0x60>
 80035c8:	e000      	b.n	80035cc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80035ca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	22ff      	movs	r2, #255	@ 0xff
 80035d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80035d4:	f001 f8aa 	bl	800472c <vPortExitCritical>
}
 80035d8:	bf00      	nop
 80035da:	3710      	adds	r7, #16
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80035e8:	f001 f86e 	bl	80046c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d102      	bne.n	80035fa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80035f4:	2301      	movs	r3, #1
 80035f6:	60fb      	str	r3, [r7, #12]
 80035f8:	e001      	b.n	80035fe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80035fa:	2300      	movs	r3, #0
 80035fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80035fe:	f001 f895 	bl	800472c <vPortExitCritical>

	return xReturn;
 8003602:	68fb      	ldr	r3, [r7, #12]
}
 8003604:	4618      	mov	r0, r3
 8003606:	3710      	adds	r7, #16
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003614:	f001 f858 	bl	80046c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003620:	429a      	cmp	r2, r3
 8003622:	d102      	bne.n	800362a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003624:	2301      	movs	r3, #1
 8003626:	60fb      	str	r3, [r7, #12]
 8003628:	e001      	b.n	800362e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800362a:	2300      	movs	r3, #0
 800362c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800362e:	f001 f87d 	bl	800472c <vPortExitCritical>

	return xReturn;
 8003632:	68fb      	ldr	r3, [r7, #12]
}
 8003634:	4618      	mov	r0, r3
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800363c:	b580      	push	{r7, lr}
 800363e:	b08e      	sub	sp, #56	@ 0x38
 8003640:	af04      	add	r7, sp, #16
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	607a      	str	r2, [r7, #4]
 8003648:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800364a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800364c:	2b00      	cmp	r3, #0
 800364e:	d10b      	bne.n	8003668 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003654:	f383 8811 	msr	BASEPRI, r3
 8003658:	f3bf 8f6f 	isb	sy
 800365c:	f3bf 8f4f 	dsb	sy
 8003660:	623b      	str	r3, [r7, #32]
}
 8003662:	bf00      	nop
 8003664:	bf00      	nop
 8003666:	e7fd      	b.n	8003664 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800366a:	2b00      	cmp	r3, #0
 800366c:	d10b      	bne.n	8003686 <xTaskCreateStatic+0x4a>
	__asm volatile
 800366e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003672:	f383 8811 	msr	BASEPRI, r3
 8003676:	f3bf 8f6f 	isb	sy
 800367a:	f3bf 8f4f 	dsb	sy
 800367e:	61fb      	str	r3, [r7, #28]
}
 8003680:	bf00      	nop
 8003682:	bf00      	nop
 8003684:	e7fd      	b.n	8003682 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003686:	2364      	movs	r3, #100	@ 0x64
 8003688:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	2b64      	cmp	r3, #100	@ 0x64
 800368e:	d00b      	beq.n	80036a8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8003690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003694:	f383 8811 	msr	BASEPRI, r3
 8003698:	f3bf 8f6f 	isb	sy
 800369c:	f3bf 8f4f 	dsb	sy
 80036a0:	61bb      	str	r3, [r7, #24]
}
 80036a2:	bf00      	nop
 80036a4:	bf00      	nop
 80036a6:	e7fd      	b.n	80036a4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80036a8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80036aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d01e      	beq.n	80036ee <xTaskCreateStatic+0xb2>
 80036b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d01b      	beq.n	80036ee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80036b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036b8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80036ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80036be:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80036c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c2:	2202      	movs	r2, #2
 80036c4:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80036c8:	2300      	movs	r3, #0
 80036ca:	9303      	str	r3, [sp, #12]
 80036cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ce:	9302      	str	r3, [sp, #8]
 80036d0:	f107 0314 	add.w	r3, r7, #20
 80036d4:	9301      	str	r3, [sp, #4]
 80036d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036d8:	9300      	str	r3, [sp, #0]
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	68b9      	ldr	r1, [r7, #8]
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f000 f850 	bl	8003786 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80036e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80036e8:	f000 f8e4 	bl	80038b4 <prvAddNewTaskToReadyList>
 80036ec:	e001      	b.n	80036f2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80036ee:	2300      	movs	r3, #0
 80036f0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80036f2:	697b      	ldr	r3, [r7, #20]
	}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3728      	adds	r7, #40	@ 0x28
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b08c      	sub	sp, #48	@ 0x30
 8003700:	af04      	add	r7, sp, #16
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	603b      	str	r3, [r7, #0]
 8003708:	4613      	mov	r3, r2
 800370a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800370c:	88fb      	ldrh	r3, [r7, #6]
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	4618      	mov	r0, r3
 8003712:	f001 f8b9 	bl	8004888 <pvPortMalloc>
 8003716:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00e      	beq.n	800373c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800371e:	2064      	movs	r0, #100	@ 0x64
 8003720:	f001 f8b2 	bl	8004888 <pvPortMalloc>
 8003724:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d003      	beq.n	8003734 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	631a      	str	r2, [r3, #48]	@ 0x30
 8003732:	e005      	b.n	8003740 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003734:	6978      	ldr	r0, [r7, #20]
 8003736:	f001 f975 	bl	8004a24 <vPortFree>
 800373a:	e001      	b.n	8003740 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800373c:	2300      	movs	r3, #0
 800373e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d017      	beq.n	8003776 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800374e:	88fa      	ldrh	r2, [r7, #6]
 8003750:	2300      	movs	r3, #0
 8003752:	9303      	str	r3, [sp, #12]
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	9302      	str	r3, [sp, #8]
 8003758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800375a:	9301      	str	r3, [sp, #4]
 800375c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800375e:	9300      	str	r3, [sp, #0]
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	68b9      	ldr	r1, [r7, #8]
 8003764:	68f8      	ldr	r0, [r7, #12]
 8003766:	f000 f80e 	bl	8003786 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800376a:	69f8      	ldr	r0, [r7, #28]
 800376c:	f000 f8a2 	bl	80038b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003770:	2301      	movs	r3, #1
 8003772:	61bb      	str	r3, [r7, #24]
 8003774:	e002      	b.n	800377c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003776:	f04f 33ff 	mov.w	r3, #4294967295
 800377a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800377c:	69bb      	ldr	r3, [r7, #24]
	}
 800377e:	4618      	mov	r0, r3
 8003780:	3720      	adds	r7, #32
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003786:	b580      	push	{r7, lr}
 8003788:	b088      	sub	sp, #32
 800378a:	af00      	add	r7, sp, #0
 800378c:	60f8      	str	r0, [r7, #12]
 800378e:	60b9      	str	r1, [r7, #8]
 8003790:	607a      	str	r2, [r7, #4]
 8003792:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003796:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	461a      	mov	r2, r3
 800379e:	21a5      	movs	r1, #165	@ 0xa5
 80037a0:	f002 fca7 	bl	80060f2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80037a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80037ae:	3b01      	subs	r3, #1
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	4413      	add	r3, r2
 80037b4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	f023 0307 	bic.w	r3, r3, #7
 80037bc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	f003 0307 	and.w	r3, r3, #7
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d00b      	beq.n	80037e0 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80037c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037cc:	f383 8811 	msr	BASEPRI, r3
 80037d0:	f3bf 8f6f 	isb	sy
 80037d4:	f3bf 8f4f 	dsb	sy
 80037d8:	617b      	str	r3, [r7, #20]
}
 80037da:	bf00      	nop
 80037dc:	bf00      	nop
 80037de:	e7fd      	b.n	80037dc <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 80037e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037e2:	69ba      	ldr	r2, [r7, #24]
 80037e4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d01f      	beq.n	800382c <prvInitialiseNewTask+0xa6>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037ec:	2300      	movs	r3, #0
 80037ee:	61fb      	str	r3, [r7, #28]
 80037f0:	e012      	b.n	8003818 <prvInitialiseNewTask+0x92>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80037f2:	68ba      	ldr	r2, [r7, #8]
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	4413      	add	r3, r2
 80037f8:	7819      	ldrb	r1, [r3, #0]
 80037fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	4413      	add	r3, r2
 8003800:	3334      	adds	r3, #52	@ 0x34
 8003802:	460a      	mov	r2, r1
 8003804:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	4413      	add	r3, r2
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d006      	beq.n	8003820 <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	3301      	adds	r3, #1
 8003816:	61fb      	str	r3, [r7, #28]
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	2b0f      	cmp	r3, #15
 800381c:	d9e9      	bls.n	80037f2 <prvInitialiseNewTask+0x6c>
 800381e:	e000      	b.n	8003822 <prvInitialiseNewTask+0x9c>
			{
				break;
 8003820:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003824:	2200      	movs	r2, #0
 8003826:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800382a:	e003      	b.n	8003834 <prvInitialiseNewTask+0xae>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800382c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800382e:	2200      	movs	r2, #0
 8003830:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003836:	2b06      	cmp	r3, #6
 8003838:	d901      	bls.n	800383e <prvInitialiseNewTask+0xb8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800383a:	2306      	movs	r3, #6
 800383c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800383e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003840:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003842:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003846:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003848:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->uxMutexesHeld = 0;
 800384a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800384c:	2200      	movs	r2, #0
 800384e:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003852:	3304      	adds	r3, #4
 8003854:	4618      	mov	r0, r3
 8003856:	f7ff faa0 	bl	8002d9a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800385a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800385c:	3318      	adds	r3, #24
 800385e:	4618      	mov	r0, r3
 8003860:	f7ff fa9b 	bl	8002d9a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003866:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003868:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800386a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800386c:	f1c3 0207 	rsb	r2, r3, #7
 8003870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003872:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003876:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003878:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800387a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800387c:	2200      	movs	r2, #0
 800387e:	659a      	str	r2, [r3, #88]	@ 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003882:	2200      	movs	r2, #0
 8003884:	65da      	str	r2, [r3, #92]	@ 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003888:	2200      	movs	r2, #0
 800388a:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	68f9      	ldr	r1, [r7, #12]
 8003892:	69b8      	ldr	r0, [r7, #24]
 8003894:	f000 fde8 	bl	8004468 <pxPortInitialiseStack>
 8003898:	4602      	mov	r2, r0
 800389a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800389c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800389e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d002      	beq.n	80038aa <prvInitialiseNewTask+0x124>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80038a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80038aa:	bf00      	nop
 80038ac:	3720      	adds	r7, #32
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
	...

080038b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b082      	sub	sp, #8
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80038bc:	f000 ff04 	bl	80046c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80038c0:	4b2c      	ldr	r3, [pc, #176]	@ (8003974 <prvAddNewTaskToReadyList+0xc0>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	3301      	adds	r3, #1
 80038c6:	4a2b      	ldr	r2, [pc, #172]	@ (8003974 <prvAddNewTaskToReadyList+0xc0>)
 80038c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80038ca:	4b2b      	ldr	r3, [pc, #172]	@ (8003978 <prvAddNewTaskToReadyList+0xc4>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d109      	bne.n	80038e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80038d2:	4a29      	ldr	r2, [pc, #164]	@ (8003978 <prvAddNewTaskToReadyList+0xc4>)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80038d8:	4b26      	ldr	r3, [pc, #152]	@ (8003974 <prvAddNewTaskToReadyList+0xc0>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d110      	bne.n	8003902 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80038e0:	f000 fbf8 	bl	80040d4 <prvInitialiseTaskLists>
 80038e4:	e00d      	b.n	8003902 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80038e6:	4b25      	ldr	r3, [pc, #148]	@ (800397c <prvAddNewTaskToReadyList+0xc8>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d109      	bne.n	8003902 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80038ee:	4b22      	ldr	r3, [pc, #136]	@ (8003978 <prvAddNewTaskToReadyList+0xc4>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d802      	bhi.n	8003902 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80038fc:	4a1e      	ldr	r2, [pc, #120]	@ (8003978 <prvAddNewTaskToReadyList+0xc4>)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003902:	4b1f      	ldr	r3, [pc, #124]	@ (8003980 <prvAddNewTaskToReadyList+0xcc>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	3301      	adds	r3, #1
 8003908:	4a1d      	ldr	r2, [pc, #116]	@ (8003980 <prvAddNewTaskToReadyList+0xcc>)
 800390a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800390c:	4b1c      	ldr	r3, [pc, #112]	@ (8003980 <prvAddNewTaskToReadyList+0xcc>)
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	649a      	str	r2, [r3, #72]	@ 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003918:	2201      	movs	r2, #1
 800391a:	409a      	lsls	r2, r3
 800391c:	4b19      	ldr	r3, [pc, #100]	@ (8003984 <prvAddNewTaskToReadyList+0xd0>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4313      	orrs	r3, r2
 8003922:	4a18      	ldr	r2, [pc, #96]	@ (8003984 <prvAddNewTaskToReadyList+0xd0>)
 8003924:	6013      	str	r3, [r2, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800392a:	4613      	mov	r3, r2
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	4413      	add	r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	4a15      	ldr	r2, [pc, #84]	@ (8003988 <prvAddNewTaskToReadyList+0xd4>)
 8003934:	441a      	add	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	3304      	adds	r3, #4
 800393a:	4619      	mov	r1, r3
 800393c:	4610      	mov	r0, r2
 800393e:	f7ff fa39 	bl	8002db4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003942:	f000 fef3 	bl	800472c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003946:	4b0d      	ldr	r3, [pc, #52]	@ (800397c <prvAddNewTaskToReadyList+0xc8>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00e      	beq.n	800396c <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800394e:	4b0a      	ldr	r3, [pc, #40]	@ (8003978 <prvAddNewTaskToReadyList+0xc4>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003958:	429a      	cmp	r2, r3
 800395a:	d207      	bcs.n	800396c <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800395c:	4b0b      	ldr	r3, [pc, #44]	@ (800398c <prvAddNewTaskToReadyList+0xd8>)
 800395e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003962:	601a      	str	r2, [r3, #0]
 8003964:	f3bf 8f4f 	dsb	sy
 8003968:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800396c:	bf00      	nop
 800396e:	3708      	adds	r7, #8
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	200004ec 	.word	0x200004ec
 8003978:	200003ec 	.word	0x200003ec
 800397c:	200004f8 	.word	0x200004f8
 8003980:	20000508 	.word	0x20000508
 8003984:	200004f4 	.word	0x200004f4
 8003988:	200003f0 	.word	0x200003f0
 800398c:	e000ed04 	.word	0xe000ed04

08003990 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003998:	2300      	movs	r3, #0
 800399a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d018      	beq.n	80039d4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80039a2:	4b14      	ldr	r3, [pc, #80]	@ (80039f4 <vTaskDelay+0x64>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d00b      	beq.n	80039c2 <vTaskDelay+0x32>
	__asm volatile
 80039aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039ae:	f383 8811 	msr	BASEPRI, r3
 80039b2:	f3bf 8f6f 	isb	sy
 80039b6:	f3bf 8f4f 	dsb	sy
 80039ba:	60bb      	str	r3, [r7, #8]
}
 80039bc:	bf00      	nop
 80039be:	bf00      	nop
 80039c0:	e7fd      	b.n	80039be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80039c2:	f000 f87f 	bl	8003ac4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80039c6:	2100      	movs	r1, #0
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 fce7 	bl	800439c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80039ce:	f000 f887 	bl	8003ae0 <xTaskResumeAll>
 80039d2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d107      	bne.n	80039ea <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80039da:	4b07      	ldr	r3, [pc, #28]	@ (80039f8 <vTaskDelay+0x68>)
 80039dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039e0:	601a      	str	r2, [r3, #0]
 80039e2:	f3bf 8f4f 	dsb	sy
 80039e6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80039ea:	bf00      	nop
 80039ec:	3710      	adds	r7, #16
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	20000514 	.word	0x20000514
 80039f8:	e000ed04 	.word	0xe000ed04

080039fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b08a      	sub	sp, #40	@ 0x28
 8003a00:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003a02:	2300      	movs	r3, #0
 8003a04:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003a06:	2300      	movs	r3, #0
 8003a08:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003a0a:	463a      	mov	r2, r7
 8003a0c:	1d39      	adds	r1, r7, #4
 8003a0e:	f107 0308 	add.w	r3, r7, #8
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7fc fdf2 	bl	80005fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003a18:	6839      	ldr	r1, [r7, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	68ba      	ldr	r2, [r7, #8]
 8003a1e:	9202      	str	r2, [sp, #8]
 8003a20:	9301      	str	r3, [sp, #4]
 8003a22:	2300      	movs	r3, #0
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	2300      	movs	r3, #0
 8003a28:	460a      	mov	r2, r1
 8003a2a:	4920      	ldr	r1, [pc, #128]	@ (8003aac <vTaskStartScheduler+0xb0>)
 8003a2c:	4820      	ldr	r0, [pc, #128]	@ (8003ab0 <vTaskStartScheduler+0xb4>)
 8003a2e:	f7ff fe05 	bl	800363c <xTaskCreateStatic>
 8003a32:	4603      	mov	r3, r0
 8003a34:	4a1f      	ldr	r2, [pc, #124]	@ (8003ab4 <vTaskStartScheduler+0xb8>)
 8003a36:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003a38:	4b1e      	ldr	r3, [pc, #120]	@ (8003ab4 <vTaskStartScheduler+0xb8>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d002      	beq.n	8003a46 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003a40:	2301      	movs	r3, #1
 8003a42:	617b      	str	r3, [r7, #20]
 8003a44:	e001      	b.n	8003a4a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003a46:	2300      	movs	r3, #0
 8003a48:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d118      	bne.n	8003a82 <vTaskStartScheduler+0x86>
	__asm volatile
 8003a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a54:	f383 8811 	msr	BASEPRI, r3
 8003a58:	f3bf 8f6f 	isb	sy
 8003a5c:	f3bf 8f4f 	dsb	sy
 8003a60:	613b      	str	r3, [r7, #16]
}
 8003a62:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003a64:	4b14      	ldr	r3, [pc, #80]	@ (8003ab8 <vTaskStartScheduler+0xbc>)
 8003a66:	f04f 32ff 	mov.w	r2, #4294967295
 8003a6a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003a6c:	4b13      	ldr	r3, [pc, #76]	@ (8003abc <vTaskStartScheduler+0xc0>)
 8003a6e:	2201      	movs	r2, #1
 8003a70:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003a72:	4b13      	ldr	r3, [pc, #76]	@ (8003ac0 <vTaskStartScheduler+0xc4>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8003a78:	f7fc ff46 	bl	8000908 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003a7c:	f000 fd80 	bl	8004580 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003a80:	e00f      	b.n	8003aa2 <vTaskStartScheduler+0xa6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a88:	d10b      	bne.n	8003aa2 <vTaskStartScheduler+0xa6>
	__asm volatile
 8003a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a8e:	f383 8811 	msr	BASEPRI, r3
 8003a92:	f3bf 8f6f 	isb	sy
 8003a96:	f3bf 8f4f 	dsb	sy
 8003a9a:	60fb      	str	r3, [r7, #12]
}
 8003a9c:	bf00      	nop
 8003a9e:	bf00      	nop
 8003aa0:	e7fd      	b.n	8003a9e <vTaskStartScheduler+0xa2>
}
 8003aa2:	bf00      	nop
 8003aa4:	3718      	adds	r7, #24
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	08006f4c 	.word	0x08006f4c
 8003ab0:	080040a1 	.word	0x080040a1
 8003ab4:	20000510 	.word	0x20000510
 8003ab8:	2000050c 	.word	0x2000050c
 8003abc:	200004f8 	.word	0x200004f8
 8003ac0:	200004f0 	.word	0x200004f0

08003ac4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003ac8:	4b04      	ldr	r3, [pc, #16]	@ (8003adc <vTaskSuspendAll+0x18>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	3301      	adds	r3, #1
 8003ace:	4a03      	ldr	r2, [pc, #12]	@ (8003adc <vTaskSuspendAll+0x18>)
 8003ad0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003ad2:	bf00      	nop
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	20000514 	.word	0x20000514

08003ae0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003aea:	2300      	movs	r3, #0
 8003aec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003aee:	4b42      	ldr	r3, [pc, #264]	@ (8003bf8 <xTaskResumeAll+0x118>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d10b      	bne.n	8003b0e <xTaskResumeAll+0x2e>
	__asm volatile
 8003af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003afa:	f383 8811 	msr	BASEPRI, r3
 8003afe:	f3bf 8f6f 	isb	sy
 8003b02:	f3bf 8f4f 	dsb	sy
 8003b06:	603b      	str	r3, [r7, #0]
}
 8003b08:	bf00      	nop
 8003b0a:	bf00      	nop
 8003b0c:	e7fd      	b.n	8003b0a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003b0e:	f000 fddb 	bl	80046c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003b12:	4b39      	ldr	r3, [pc, #228]	@ (8003bf8 <xTaskResumeAll+0x118>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	3b01      	subs	r3, #1
 8003b18:	4a37      	ldr	r2, [pc, #220]	@ (8003bf8 <xTaskResumeAll+0x118>)
 8003b1a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b1c:	4b36      	ldr	r3, [pc, #216]	@ (8003bf8 <xTaskResumeAll+0x118>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d161      	bne.n	8003be8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003b24:	4b35      	ldr	r3, [pc, #212]	@ (8003bfc <xTaskResumeAll+0x11c>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d05d      	beq.n	8003be8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b2c:	e02e      	b.n	8003b8c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b2e:	4b34      	ldr	r3, [pc, #208]	@ (8003c00 <xTaskResumeAll+0x120>)
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	3318      	adds	r3, #24
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7ff f997 	bl	8002e6e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	3304      	adds	r3, #4
 8003b44:	4618      	mov	r0, r3
 8003b46:	f7ff f992 	bl	8002e6e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b4e:	2201      	movs	r2, #1
 8003b50:	409a      	lsls	r2, r3
 8003b52:	4b2c      	ldr	r3, [pc, #176]	@ (8003c04 <xTaskResumeAll+0x124>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	4a2a      	ldr	r2, [pc, #168]	@ (8003c04 <xTaskResumeAll+0x124>)
 8003b5a:	6013      	str	r3, [r2, #0]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b60:	4613      	mov	r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	4413      	add	r3, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	4a27      	ldr	r2, [pc, #156]	@ (8003c08 <xTaskResumeAll+0x128>)
 8003b6a:	441a      	add	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	3304      	adds	r3, #4
 8003b70:	4619      	mov	r1, r3
 8003b72:	4610      	mov	r0, r2
 8003b74:	f7ff f91e 	bl	8002db4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b7c:	4b23      	ldr	r3, [pc, #140]	@ (8003c0c <xTaskResumeAll+0x12c>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d302      	bcc.n	8003b8c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003b86:	4b22      	ldr	r3, [pc, #136]	@ (8003c10 <xTaskResumeAll+0x130>)
 8003b88:	2201      	movs	r2, #1
 8003b8a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8003c00 <xTaskResumeAll+0x120>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1cc      	bne.n	8003b2e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003b9a:	f000 fb39 	bl	8004210 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003b9e:	4b1d      	ldr	r3, [pc, #116]	@ (8003c14 <xTaskResumeAll+0x134>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d010      	beq.n	8003bcc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003baa:	f000 f837 	bl	8003c1c <xTaskIncrementTick>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d002      	beq.n	8003bba <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003bb4:	4b16      	ldr	r3, [pc, #88]	@ (8003c10 <xTaskResumeAll+0x130>)
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	3b01      	subs	r3, #1
 8003bbe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1f1      	bne.n	8003baa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003bc6:	4b13      	ldr	r3, [pc, #76]	@ (8003c14 <xTaskResumeAll+0x134>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003bcc:	4b10      	ldr	r3, [pc, #64]	@ (8003c10 <xTaskResumeAll+0x130>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d009      	beq.n	8003be8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8003c18 <xTaskResumeAll+0x138>)
 8003bda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bde:	601a      	str	r2, [r3, #0]
 8003be0:	f3bf 8f4f 	dsb	sy
 8003be4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003be8:	f000 fda0 	bl	800472c <vPortExitCritical>

	return xAlreadyYielded;
 8003bec:	68bb      	ldr	r3, [r7, #8]
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3710      	adds	r7, #16
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	20000514 	.word	0x20000514
 8003bfc:	200004ec 	.word	0x200004ec
 8003c00:	200004ac 	.word	0x200004ac
 8003c04:	200004f4 	.word	0x200004f4
 8003c08:	200003f0 	.word	0x200003f0
 8003c0c:	200003ec 	.word	0x200003ec
 8003c10:	20000500 	.word	0x20000500
 8003c14:	200004fc 	.word	0x200004fc
 8003c18:	e000ed04 	.word	0xe000ed04

08003c1c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b086      	sub	sp, #24
 8003c20:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003c22:	2300      	movs	r3, #0
 8003c24:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c26:	4b4f      	ldr	r3, [pc, #316]	@ (8003d64 <xTaskIncrementTick+0x148>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	f040 808f 	bne.w	8003d4e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003c30:	4b4d      	ldr	r3, [pc, #308]	@ (8003d68 <xTaskIncrementTick+0x14c>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	3301      	adds	r3, #1
 8003c36:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003c38:	4a4b      	ldr	r2, [pc, #300]	@ (8003d68 <xTaskIncrementTick+0x14c>)
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d121      	bne.n	8003c88 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003c44:	4b49      	ldr	r3, [pc, #292]	@ (8003d6c <xTaskIncrementTick+0x150>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00b      	beq.n	8003c66 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c52:	f383 8811 	msr	BASEPRI, r3
 8003c56:	f3bf 8f6f 	isb	sy
 8003c5a:	f3bf 8f4f 	dsb	sy
 8003c5e:	603b      	str	r3, [r7, #0]
}
 8003c60:	bf00      	nop
 8003c62:	bf00      	nop
 8003c64:	e7fd      	b.n	8003c62 <xTaskIncrementTick+0x46>
 8003c66:	4b41      	ldr	r3, [pc, #260]	@ (8003d6c <xTaskIncrementTick+0x150>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	60fb      	str	r3, [r7, #12]
 8003c6c:	4b40      	ldr	r3, [pc, #256]	@ (8003d70 <xTaskIncrementTick+0x154>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a3e      	ldr	r2, [pc, #248]	@ (8003d6c <xTaskIncrementTick+0x150>)
 8003c72:	6013      	str	r3, [r2, #0]
 8003c74:	4a3e      	ldr	r2, [pc, #248]	@ (8003d70 <xTaskIncrementTick+0x154>)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6013      	str	r3, [r2, #0]
 8003c7a:	4b3e      	ldr	r3, [pc, #248]	@ (8003d74 <xTaskIncrementTick+0x158>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	3301      	adds	r3, #1
 8003c80:	4a3c      	ldr	r2, [pc, #240]	@ (8003d74 <xTaskIncrementTick+0x158>)
 8003c82:	6013      	str	r3, [r2, #0]
 8003c84:	f000 fac4 	bl	8004210 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003c88:	4b3b      	ldr	r3, [pc, #236]	@ (8003d78 <xTaskIncrementTick+0x15c>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	693a      	ldr	r2, [r7, #16]
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d348      	bcc.n	8003d24 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c92:	4b36      	ldr	r3, [pc, #216]	@ (8003d6c <xTaskIncrementTick+0x150>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d104      	bne.n	8003ca6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c9c:	4b36      	ldr	r3, [pc, #216]	@ (8003d78 <xTaskIncrementTick+0x15c>)
 8003c9e:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca2:	601a      	str	r2, [r3, #0]
					break;
 8003ca4:	e03e      	b.n	8003d24 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ca6:	4b31      	ldr	r3, [pc, #196]	@ (8003d6c <xTaskIncrementTick+0x150>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003cb6:	693a      	ldr	r2, [r7, #16]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d203      	bcs.n	8003cc6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003cbe:	4a2e      	ldr	r2, [pc, #184]	@ (8003d78 <xTaskIncrementTick+0x15c>)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003cc4:	e02e      	b.n	8003d24 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	3304      	adds	r3, #4
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f7ff f8cf 	bl	8002e6e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d004      	beq.n	8003ce2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	3318      	adds	r3, #24
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7ff f8c6 	bl	8002e6e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	409a      	lsls	r2, r3
 8003cea:	4b24      	ldr	r3, [pc, #144]	@ (8003d7c <xTaskIncrementTick+0x160>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	4a22      	ldr	r2, [pc, #136]	@ (8003d7c <xTaskIncrementTick+0x160>)
 8003cf2:	6013      	str	r3, [r2, #0]
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	4413      	add	r3, r2
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	4a1f      	ldr	r2, [pc, #124]	@ (8003d80 <xTaskIncrementTick+0x164>)
 8003d02:	441a      	add	r2, r3
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	3304      	adds	r3, #4
 8003d08:	4619      	mov	r1, r3
 8003d0a:	4610      	mov	r0, r2
 8003d0c:	f7ff f852 	bl	8002db4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d14:	4b1b      	ldr	r3, [pc, #108]	@ (8003d84 <xTaskIncrementTick+0x168>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d3b9      	bcc.n	8003c92 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d22:	e7b6      	b.n	8003c92 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003d24:	4b17      	ldr	r3, [pc, #92]	@ (8003d84 <xTaskIncrementTick+0x168>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d2a:	4915      	ldr	r1, [pc, #84]	@ (8003d80 <xTaskIncrementTick+0x164>)
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	4413      	add	r3, r2
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	440b      	add	r3, r1
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d901      	bls.n	8003d40 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003d40:	4b11      	ldr	r3, [pc, #68]	@ (8003d88 <xTaskIncrementTick+0x16c>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d007      	beq.n	8003d58 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	617b      	str	r3, [r7, #20]
 8003d4c:	e004      	b.n	8003d58 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003d4e:	4b0f      	ldr	r3, [pc, #60]	@ (8003d8c <xTaskIncrementTick+0x170>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	3301      	adds	r3, #1
 8003d54:	4a0d      	ldr	r2, [pc, #52]	@ (8003d8c <xTaskIncrementTick+0x170>)
 8003d56:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003d58:	697b      	ldr	r3, [r7, #20]
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3718      	adds	r7, #24
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	20000514 	.word	0x20000514
 8003d68:	200004f0 	.word	0x200004f0
 8003d6c:	200004a4 	.word	0x200004a4
 8003d70:	200004a8 	.word	0x200004a8
 8003d74:	20000504 	.word	0x20000504
 8003d78:	2000050c 	.word	0x2000050c
 8003d7c:	200004f4 	.word	0x200004f4
 8003d80:	200003f0 	.word	0x200003f0
 8003d84:	200003ec 	.word	0x200003ec
 8003d88:	20000500 	.word	0x20000500
 8003d8c:	200004fc 	.word	0x200004fc

08003d90 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003d96:	4b33      	ldr	r3, [pc, #204]	@ (8003e64 <vTaskSwitchContext+0xd4>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d003      	beq.n	8003da6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003d9e:	4b32      	ldr	r3, [pc, #200]	@ (8003e68 <vTaskSwitchContext+0xd8>)
 8003da0:	2201      	movs	r2, #1
 8003da2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003da4:	e059      	b.n	8003e5a <vTaskSwitchContext+0xca>
		xYieldPending = pdFALSE;
 8003da6:	4b30      	ldr	r3, [pc, #192]	@ (8003e68 <vTaskSwitchContext+0xd8>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8003dac:	f7fc fdb8 	bl	8000920 <getRunTimeCounterValue>
 8003db0:	4603      	mov	r3, r0
 8003db2:	4a2e      	ldr	r2, [pc, #184]	@ (8003e6c <vTaskSwitchContext+0xdc>)
 8003db4:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8003db6:	4b2d      	ldr	r3, [pc, #180]	@ (8003e6c <vTaskSwitchContext+0xdc>)
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	4b2d      	ldr	r3, [pc, #180]	@ (8003e70 <vTaskSwitchContext+0xe0>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d909      	bls.n	8003dd6 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8003dc2:	4b2c      	ldr	r3, [pc, #176]	@ (8003e74 <vTaskSwitchContext+0xe4>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8003dc8:	4a28      	ldr	r2, [pc, #160]	@ (8003e6c <vTaskSwitchContext+0xdc>)
 8003dca:	6810      	ldr	r0, [r2, #0]
 8003dcc:	4a28      	ldr	r2, [pc, #160]	@ (8003e70 <vTaskSwitchContext+0xe0>)
 8003dce:	6812      	ldr	r2, [r2, #0]
 8003dd0:	1a82      	subs	r2, r0, r2
 8003dd2:	440a      	add	r2, r1
 8003dd4:	659a      	str	r2, [r3, #88]	@ 0x58
			ulTaskSwitchedInTime = ulTotalRunTime;
 8003dd6:	4b25      	ldr	r3, [pc, #148]	@ (8003e6c <vTaskSwitchContext+0xdc>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a25      	ldr	r2, [pc, #148]	@ (8003e70 <vTaskSwitchContext+0xe0>)
 8003ddc:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003dde:	4b26      	ldr	r3, [pc, #152]	@ (8003e78 <vTaskSwitchContext+0xe8>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	fab3 f383 	clz	r3, r3
 8003dea:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003dec:	7afb      	ldrb	r3, [r7, #11]
 8003dee:	f1c3 031f 	rsb	r3, r3, #31
 8003df2:	617b      	str	r3, [r7, #20]
 8003df4:	4921      	ldr	r1, [pc, #132]	@ (8003e7c <vTaskSwitchContext+0xec>)
 8003df6:	697a      	ldr	r2, [r7, #20]
 8003df8:	4613      	mov	r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	4413      	add	r3, r2
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	440b      	add	r3, r1
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d10b      	bne.n	8003e20 <vTaskSwitchContext+0x90>
	__asm volatile
 8003e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e0c:	f383 8811 	msr	BASEPRI, r3
 8003e10:	f3bf 8f6f 	isb	sy
 8003e14:	f3bf 8f4f 	dsb	sy
 8003e18:	607b      	str	r3, [r7, #4]
}
 8003e1a:	bf00      	nop
 8003e1c:	bf00      	nop
 8003e1e:	e7fd      	b.n	8003e1c <vTaskSwitchContext+0x8c>
 8003e20:	697a      	ldr	r2, [r7, #20]
 8003e22:	4613      	mov	r3, r2
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	4413      	add	r3, r2
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	4a14      	ldr	r2, [pc, #80]	@ (8003e7c <vTaskSwitchContext+0xec>)
 8003e2c:	4413      	add	r3, r2
 8003e2e:	613b      	str	r3, [r7, #16]
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	685a      	ldr	r2, [r3, #4]
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	605a      	str	r2, [r3, #4]
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	685a      	ldr	r2, [r3, #4]
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	3308      	adds	r3, #8
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d104      	bne.n	8003e50 <vTaskSwitchContext+0xc0>
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	685a      	ldr	r2, [r3, #4]
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	605a      	str	r2, [r3, #4]
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	4a07      	ldr	r2, [pc, #28]	@ (8003e74 <vTaskSwitchContext+0xe4>)
 8003e58:	6013      	str	r3, [r2, #0]
}
 8003e5a:	bf00      	nop
 8003e5c:	3718      	adds	r7, #24
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	20000514 	.word	0x20000514
 8003e68:	20000500 	.word	0x20000500
 8003e6c:	2000051c 	.word	0x2000051c
 8003e70:	20000518 	.word	0x20000518
 8003e74:	200003ec 	.word	0x200003ec
 8003e78:	200004f4 	.word	0x200004f4
 8003e7c:	200003f0 	.word	0x200003f0

08003e80 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10b      	bne.n	8003ea8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e94:	f383 8811 	msr	BASEPRI, r3
 8003e98:	f3bf 8f6f 	isb	sy
 8003e9c:	f3bf 8f4f 	dsb	sy
 8003ea0:	60fb      	str	r3, [r7, #12]
}
 8003ea2:	bf00      	nop
 8003ea4:	bf00      	nop
 8003ea6:	e7fd      	b.n	8003ea4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003ea8:	4b07      	ldr	r3, [pc, #28]	@ (8003ec8 <vTaskPlaceOnEventList+0x48>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	3318      	adds	r3, #24
 8003eae:	4619      	mov	r1, r3
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f7fe ffa3 	bl	8002dfc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003eb6:	2101      	movs	r1, #1
 8003eb8:	6838      	ldr	r0, [r7, #0]
 8003eba:	f000 fa6f 	bl	800439c <prvAddCurrentTaskToDelayedList>
}
 8003ebe:	bf00      	nop
 8003ec0:	3710      	adds	r7, #16
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	200003ec 	.word	0x200003ec

08003ecc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b086      	sub	sp, #24
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d10b      	bne.n	8003efa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ee6:	f383 8811 	msr	BASEPRI, r3
 8003eea:	f3bf 8f6f 	isb	sy
 8003eee:	f3bf 8f4f 	dsb	sy
 8003ef2:	60fb      	str	r3, [r7, #12]
}
 8003ef4:	bf00      	nop
 8003ef6:	bf00      	nop
 8003ef8:	e7fd      	b.n	8003ef6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	3318      	adds	r3, #24
 8003efe:	4618      	mov	r0, r3
 8003f00:	f7fe ffb5 	bl	8002e6e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f04:	4b1d      	ldr	r3, [pc, #116]	@ (8003f7c <xTaskRemoveFromEventList+0xb0>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d11c      	bne.n	8003f46 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	3304      	adds	r3, #4
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7fe ffac 	bl	8002e6e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	409a      	lsls	r2, r3
 8003f1e:	4b18      	ldr	r3, [pc, #96]	@ (8003f80 <xTaskRemoveFromEventList+0xb4>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	4a16      	ldr	r2, [pc, #88]	@ (8003f80 <xTaskRemoveFromEventList+0xb4>)
 8003f26:	6013      	str	r3, [r2, #0]
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	4413      	add	r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	4a13      	ldr	r2, [pc, #76]	@ (8003f84 <xTaskRemoveFromEventList+0xb8>)
 8003f36:	441a      	add	r2, r3
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	3304      	adds	r3, #4
 8003f3c:	4619      	mov	r1, r3
 8003f3e:	4610      	mov	r0, r2
 8003f40:	f7fe ff38 	bl	8002db4 <vListInsertEnd>
 8003f44:	e005      	b.n	8003f52 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	3318      	adds	r3, #24
 8003f4a:	4619      	mov	r1, r3
 8003f4c:	480e      	ldr	r0, [pc, #56]	@ (8003f88 <xTaskRemoveFromEventList+0xbc>)
 8003f4e:	f7fe ff31 	bl	8002db4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f56:	4b0d      	ldr	r3, [pc, #52]	@ (8003f8c <xTaskRemoveFromEventList+0xc0>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d905      	bls.n	8003f6c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003f60:	2301      	movs	r3, #1
 8003f62:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003f64:	4b0a      	ldr	r3, [pc, #40]	@ (8003f90 <xTaskRemoveFromEventList+0xc4>)
 8003f66:	2201      	movs	r2, #1
 8003f68:	601a      	str	r2, [r3, #0]
 8003f6a:	e001      	b.n	8003f70 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003f70:	697b      	ldr	r3, [r7, #20]
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3718      	adds	r7, #24
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	20000514 	.word	0x20000514
 8003f80:	200004f4 	.word	0x200004f4
 8003f84:	200003f0 	.word	0x200003f0
 8003f88:	200004ac 	.word	0x200004ac
 8003f8c:	200003ec 	.word	0x200003ec
 8003f90:	20000500 	.word	0x20000500

08003f94 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003f94:	b480      	push	{r7}
 8003f96:	b083      	sub	sp, #12
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003f9c:	4b06      	ldr	r3, [pc, #24]	@ (8003fb8 <vTaskInternalSetTimeOutState+0x24>)
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003fa4:	4b05      	ldr	r3, [pc, #20]	@ (8003fbc <vTaskInternalSetTimeOutState+0x28>)
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	605a      	str	r2, [r3, #4]
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr
 8003fb8:	20000504 	.word	0x20000504
 8003fbc:	200004f0 	.word	0x200004f0

08003fc0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b088      	sub	sp, #32
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d10b      	bne.n	8003fe8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fd4:	f383 8811 	msr	BASEPRI, r3
 8003fd8:	f3bf 8f6f 	isb	sy
 8003fdc:	f3bf 8f4f 	dsb	sy
 8003fe0:	613b      	str	r3, [r7, #16]
}
 8003fe2:	bf00      	nop
 8003fe4:	bf00      	nop
 8003fe6:	e7fd      	b.n	8003fe4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10b      	bne.n	8004006 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ff2:	f383 8811 	msr	BASEPRI, r3
 8003ff6:	f3bf 8f6f 	isb	sy
 8003ffa:	f3bf 8f4f 	dsb	sy
 8003ffe:	60fb      	str	r3, [r7, #12]
}
 8004000:	bf00      	nop
 8004002:	bf00      	nop
 8004004:	e7fd      	b.n	8004002 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004006:	f000 fb5f 	bl	80046c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800400a:	4b1d      	ldr	r3, [pc, #116]	@ (8004080 <xTaskCheckForTimeOut+0xc0>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	69ba      	ldr	r2, [r7, #24]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004022:	d102      	bne.n	800402a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004024:	2300      	movs	r3, #0
 8004026:	61fb      	str	r3, [r7, #28]
 8004028:	e023      	b.n	8004072 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	4b15      	ldr	r3, [pc, #84]	@ (8004084 <xTaskCheckForTimeOut+0xc4>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	429a      	cmp	r2, r3
 8004034:	d007      	beq.n	8004046 <xTaskCheckForTimeOut+0x86>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	69ba      	ldr	r2, [r7, #24]
 800403c:	429a      	cmp	r2, r3
 800403e:	d302      	bcc.n	8004046 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004040:	2301      	movs	r3, #1
 8004042:	61fb      	str	r3, [r7, #28]
 8004044:	e015      	b.n	8004072 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	697a      	ldr	r2, [r7, #20]
 800404c:	429a      	cmp	r2, r3
 800404e:	d20b      	bcs.n	8004068 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	1ad2      	subs	r2, r2, r3
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f7ff ff99 	bl	8003f94 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004062:	2300      	movs	r3, #0
 8004064:	61fb      	str	r3, [r7, #28]
 8004066:	e004      	b.n	8004072 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	2200      	movs	r2, #0
 800406c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800406e:	2301      	movs	r3, #1
 8004070:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004072:	f000 fb5b 	bl	800472c <vPortExitCritical>

	return xReturn;
 8004076:	69fb      	ldr	r3, [r7, #28]
}
 8004078:	4618      	mov	r0, r3
 800407a:	3720      	adds	r7, #32
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}
 8004080:	200004f0 	.word	0x200004f0
 8004084:	20000504 	.word	0x20000504

08004088 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004088:	b480      	push	{r7}
 800408a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800408c:	4b03      	ldr	r3, [pc, #12]	@ (800409c <vTaskMissedYield+0x14>)
 800408e:	2201      	movs	r2, #1
 8004090:	601a      	str	r2, [r3, #0]
}
 8004092:	bf00      	nop
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr
 800409c:	20000500 	.word	0x20000500

080040a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b082      	sub	sp, #8
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80040a8:	f000 f854 	bl	8004154 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80040ac:	4b07      	ldr	r3, [pc, #28]	@ (80040cc <prvIdleTask+0x2c>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d907      	bls.n	80040c4 <prvIdleTask+0x24>
			{
				taskYIELD();
 80040b4:	4b06      	ldr	r3, [pc, #24]	@ (80040d0 <prvIdleTask+0x30>)
 80040b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	f3bf 8f4f 	dsb	sy
 80040c0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80040c4:	f7fc fa92 	bl	80005ec <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80040c8:	e7ee      	b.n	80040a8 <prvIdleTask+0x8>
 80040ca:	bf00      	nop
 80040cc:	200003f0 	.word	0x200003f0
 80040d0:	e000ed04 	.word	0xe000ed04

080040d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040da:	2300      	movs	r3, #0
 80040dc:	607b      	str	r3, [r7, #4]
 80040de:	e00c      	b.n	80040fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	4613      	mov	r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	4413      	add	r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	4a12      	ldr	r2, [pc, #72]	@ (8004134 <prvInitialiseTaskLists+0x60>)
 80040ec:	4413      	add	r3, r2
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7fe fe33 	bl	8002d5a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	3301      	adds	r3, #1
 80040f8:	607b      	str	r3, [r7, #4]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2b06      	cmp	r3, #6
 80040fe:	d9ef      	bls.n	80040e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004100:	480d      	ldr	r0, [pc, #52]	@ (8004138 <prvInitialiseTaskLists+0x64>)
 8004102:	f7fe fe2a 	bl	8002d5a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004106:	480d      	ldr	r0, [pc, #52]	@ (800413c <prvInitialiseTaskLists+0x68>)
 8004108:	f7fe fe27 	bl	8002d5a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800410c:	480c      	ldr	r0, [pc, #48]	@ (8004140 <prvInitialiseTaskLists+0x6c>)
 800410e:	f7fe fe24 	bl	8002d5a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004112:	480c      	ldr	r0, [pc, #48]	@ (8004144 <prvInitialiseTaskLists+0x70>)
 8004114:	f7fe fe21 	bl	8002d5a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004118:	480b      	ldr	r0, [pc, #44]	@ (8004148 <prvInitialiseTaskLists+0x74>)
 800411a:	f7fe fe1e 	bl	8002d5a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800411e:	4b0b      	ldr	r3, [pc, #44]	@ (800414c <prvInitialiseTaskLists+0x78>)
 8004120:	4a05      	ldr	r2, [pc, #20]	@ (8004138 <prvInitialiseTaskLists+0x64>)
 8004122:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004124:	4b0a      	ldr	r3, [pc, #40]	@ (8004150 <prvInitialiseTaskLists+0x7c>)
 8004126:	4a05      	ldr	r2, [pc, #20]	@ (800413c <prvInitialiseTaskLists+0x68>)
 8004128:	601a      	str	r2, [r3, #0]
}
 800412a:	bf00      	nop
 800412c:	3708      	adds	r7, #8
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
 8004132:	bf00      	nop
 8004134:	200003f0 	.word	0x200003f0
 8004138:	2000047c 	.word	0x2000047c
 800413c:	20000490 	.word	0x20000490
 8004140:	200004ac 	.word	0x200004ac
 8004144:	200004c0 	.word	0x200004c0
 8004148:	200004d8 	.word	0x200004d8
 800414c:	200004a4 	.word	0x200004a4
 8004150:	200004a8 	.word	0x200004a8

08004154 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800415a:	e019      	b.n	8004190 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800415c:	f000 fab4 	bl	80046c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004160:	4b10      	ldr	r3, [pc, #64]	@ (80041a4 <prvCheckTasksWaitingTermination+0x50>)
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	3304      	adds	r3, #4
 800416c:	4618      	mov	r0, r3
 800416e:	f7fe fe7e 	bl	8002e6e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004172:	4b0d      	ldr	r3, [pc, #52]	@ (80041a8 <prvCheckTasksWaitingTermination+0x54>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	3b01      	subs	r3, #1
 8004178:	4a0b      	ldr	r2, [pc, #44]	@ (80041a8 <prvCheckTasksWaitingTermination+0x54>)
 800417a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800417c:	4b0b      	ldr	r3, [pc, #44]	@ (80041ac <prvCheckTasksWaitingTermination+0x58>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	3b01      	subs	r3, #1
 8004182:	4a0a      	ldr	r2, [pc, #40]	@ (80041ac <prvCheckTasksWaitingTermination+0x58>)
 8004184:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004186:	f000 fad1 	bl	800472c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f000 f810 	bl	80041b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004190:	4b06      	ldr	r3, [pc, #24]	@ (80041ac <prvCheckTasksWaitingTermination+0x58>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1e1      	bne.n	800415c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004198:	bf00      	nop
 800419a:	bf00      	nop
 800419c:	3708      	adds	r7, #8
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	200004c0 	.word	0x200004c0
 80041a8:	200004ec 	.word	0x200004ec
 80041ac:	200004d4 	.word	0x200004d4

080041b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d108      	bne.n	80041d4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c6:	4618      	mov	r0, r3
 80041c8:	f000 fc2c 	bl	8004a24 <vPortFree>
				vPortFree( pxTCB );
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f000 fc29 	bl	8004a24 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80041d2:	e019      	b.n	8004208 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d103      	bne.n	80041e6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 fc20 	bl	8004a24 <vPortFree>
	}
 80041e4:	e010      	b.n	8004208 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d00b      	beq.n	8004208 <prvDeleteTCB+0x58>
	__asm volatile
 80041f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041f4:	f383 8811 	msr	BASEPRI, r3
 80041f8:	f3bf 8f6f 	isb	sy
 80041fc:	f3bf 8f4f 	dsb	sy
 8004200:	60fb      	str	r3, [r7, #12]
}
 8004202:	bf00      	nop
 8004204:	bf00      	nop
 8004206:	e7fd      	b.n	8004204 <prvDeleteTCB+0x54>
	}
 8004208:	bf00      	nop
 800420a:	3710      	adds	r7, #16
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}

08004210 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004216:	4b0c      	ldr	r3, [pc, #48]	@ (8004248 <prvResetNextTaskUnblockTime+0x38>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d104      	bne.n	800422a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004220:	4b0a      	ldr	r3, [pc, #40]	@ (800424c <prvResetNextTaskUnblockTime+0x3c>)
 8004222:	f04f 32ff 	mov.w	r2, #4294967295
 8004226:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004228:	e008      	b.n	800423c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800422a:	4b07      	ldr	r3, [pc, #28]	@ (8004248 <prvResetNextTaskUnblockTime+0x38>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	4a04      	ldr	r2, [pc, #16]	@ (800424c <prvResetNextTaskUnblockTime+0x3c>)
 800423a:	6013      	str	r3, [r2, #0]
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr
 8004248:	200004a4 	.word	0x200004a4
 800424c:	2000050c 	.word	0x2000050c

08004250 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004256:	4b0b      	ldr	r3, [pc, #44]	@ (8004284 <xTaskGetSchedulerState+0x34>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d102      	bne.n	8004264 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800425e:	2301      	movs	r3, #1
 8004260:	607b      	str	r3, [r7, #4]
 8004262:	e008      	b.n	8004276 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004264:	4b08      	ldr	r3, [pc, #32]	@ (8004288 <xTaskGetSchedulerState+0x38>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d102      	bne.n	8004272 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800426c:	2302      	movs	r3, #2
 800426e:	607b      	str	r3, [r7, #4]
 8004270:	e001      	b.n	8004276 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004272:	2300      	movs	r3, #0
 8004274:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004276:	687b      	ldr	r3, [r7, #4]
	}
 8004278:	4618      	mov	r0, r3
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr
 8004284:	200004f8 	.word	0x200004f8
 8004288:	20000514 	.word	0x20000514

0800428c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800428c:	b580      	push	{r7, lr}
 800428e:	b086      	sub	sp, #24
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004298:	2300      	movs	r3, #0
 800429a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d070      	beq.n	8004384 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80042a2:	4b3b      	ldr	r3, [pc, #236]	@ (8004390 <xTaskPriorityDisinherit+0x104>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	693a      	ldr	r2, [r7, #16]
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d00b      	beq.n	80042c4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80042ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b0:	f383 8811 	msr	BASEPRI, r3
 80042b4:	f3bf 8f6f 	isb	sy
 80042b8:	f3bf 8f4f 	dsb	sy
 80042bc:	60fb      	str	r3, [r7, #12]
}
 80042be:	bf00      	nop
 80042c0:	bf00      	nop
 80042c2:	e7fd      	b.n	80042c0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d10b      	bne.n	80042e4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80042cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042d0:	f383 8811 	msr	BASEPRI, r3
 80042d4:	f3bf 8f6f 	isb	sy
 80042d8:	f3bf 8f4f 	dsb	sy
 80042dc:	60bb      	str	r3, [r7, #8]
}
 80042de:	bf00      	nop
 80042e0:	bf00      	nop
 80042e2:	e7fd      	b.n	80042e0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042e8:	1e5a      	subs	r2, r3, #1
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	655a      	str	r2, [r3, #84]	@ 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d044      	beq.n	8004384 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d140      	bne.n	8004384 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	3304      	adds	r3, #4
 8004306:	4618      	mov	r0, r3
 8004308:	f7fe fdb1 	bl	8002e6e <uxListRemove>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d115      	bne.n	800433e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004316:	491f      	ldr	r1, [pc, #124]	@ (8004394 <xTaskPriorityDisinherit+0x108>)
 8004318:	4613      	mov	r3, r2
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	4413      	add	r3, r2
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	440b      	add	r3, r1
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d10a      	bne.n	800433e <xTaskPriorityDisinherit+0xb2>
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800432c:	2201      	movs	r2, #1
 800432e:	fa02 f303 	lsl.w	r3, r2, r3
 8004332:	43da      	mvns	r2, r3
 8004334:	4b18      	ldr	r3, [pc, #96]	@ (8004398 <xTaskPriorityDisinherit+0x10c>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4013      	ands	r3, r2
 800433a:	4a17      	ldr	r2, [pc, #92]	@ (8004398 <xTaskPriorityDisinherit+0x10c>)
 800433c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800434a:	f1c3 0207 	rsb	r2, r3, #7
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004356:	2201      	movs	r2, #1
 8004358:	409a      	lsls	r2, r3
 800435a:	4b0f      	ldr	r3, [pc, #60]	@ (8004398 <xTaskPriorityDisinherit+0x10c>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4313      	orrs	r3, r2
 8004360:	4a0d      	ldr	r2, [pc, #52]	@ (8004398 <xTaskPriorityDisinherit+0x10c>)
 8004362:	6013      	str	r3, [r2, #0]
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004368:	4613      	mov	r3, r2
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	4413      	add	r3, r2
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	4a08      	ldr	r2, [pc, #32]	@ (8004394 <xTaskPriorityDisinherit+0x108>)
 8004372:	441a      	add	r2, r3
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	3304      	adds	r3, #4
 8004378:	4619      	mov	r1, r3
 800437a:	4610      	mov	r0, r2
 800437c:	f7fe fd1a 	bl	8002db4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004380:	2301      	movs	r3, #1
 8004382:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004384:	697b      	ldr	r3, [r7, #20]
	}
 8004386:	4618      	mov	r0, r3
 8004388:	3718      	adds	r7, #24
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	200003ec 	.word	0x200003ec
 8004394:	200003f0 	.word	0x200003f0
 8004398:	200004f4 	.word	0x200004f4

0800439c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b084      	sub	sp, #16
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80043a6:	4b29      	ldr	r3, [pc, #164]	@ (800444c <prvAddCurrentTaskToDelayedList+0xb0>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80043ac:	4b28      	ldr	r3, [pc, #160]	@ (8004450 <prvAddCurrentTaskToDelayedList+0xb4>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	3304      	adds	r3, #4
 80043b2:	4618      	mov	r0, r3
 80043b4:	f7fe fd5b 	bl	8002e6e <uxListRemove>
 80043b8:	4603      	mov	r3, r0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d10b      	bne.n	80043d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80043be:	4b24      	ldr	r3, [pc, #144]	@ (8004450 <prvAddCurrentTaskToDelayedList+0xb4>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c4:	2201      	movs	r2, #1
 80043c6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ca:	43da      	mvns	r2, r3
 80043cc:	4b21      	ldr	r3, [pc, #132]	@ (8004454 <prvAddCurrentTaskToDelayedList+0xb8>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4013      	ands	r3, r2
 80043d2:	4a20      	ldr	r2, [pc, #128]	@ (8004454 <prvAddCurrentTaskToDelayedList+0xb8>)
 80043d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043dc:	d10a      	bne.n	80043f4 <prvAddCurrentTaskToDelayedList+0x58>
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d007      	beq.n	80043f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043e4:	4b1a      	ldr	r3, [pc, #104]	@ (8004450 <prvAddCurrentTaskToDelayedList+0xb4>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	3304      	adds	r3, #4
 80043ea:	4619      	mov	r1, r3
 80043ec:	481a      	ldr	r0, [pc, #104]	@ (8004458 <prvAddCurrentTaskToDelayedList+0xbc>)
 80043ee:	f7fe fce1 	bl	8002db4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80043f2:	e026      	b.n	8004442 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80043f4:	68fa      	ldr	r2, [r7, #12]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4413      	add	r3, r2
 80043fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80043fc:	4b14      	ldr	r3, [pc, #80]	@ (8004450 <prvAddCurrentTaskToDelayedList+0xb4>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68ba      	ldr	r2, [r7, #8]
 8004402:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004404:	68ba      	ldr	r2, [r7, #8]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	429a      	cmp	r2, r3
 800440a:	d209      	bcs.n	8004420 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800440c:	4b13      	ldr	r3, [pc, #76]	@ (800445c <prvAddCurrentTaskToDelayedList+0xc0>)
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	4b0f      	ldr	r3, [pc, #60]	@ (8004450 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	3304      	adds	r3, #4
 8004416:	4619      	mov	r1, r3
 8004418:	4610      	mov	r0, r2
 800441a:	f7fe fcef 	bl	8002dfc <vListInsert>
}
 800441e:	e010      	b.n	8004442 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004420:	4b0f      	ldr	r3, [pc, #60]	@ (8004460 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	4b0a      	ldr	r3, [pc, #40]	@ (8004450 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	3304      	adds	r3, #4
 800442a:	4619      	mov	r1, r3
 800442c:	4610      	mov	r0, r2
 800442e:	f7fe fce5 	bl	8002dfc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004432:	4b0c      	ldr	r3, [pc, #48]	@ (8004464 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	68ba      	ldr	r2, [r7, #8]
 8004438:	429a      	cmp	r2, r3
 800443a:	d202      	bcs.n	8004442 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800443c:	4a09      	ldr	r2, [pc, #36]	@ (8004464 <prvAddCurrentTaskToDelayedList+0xc8>)
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	6013      	str	r3, [r2, #0]
}
 8004442:	bf00      	nop
 8004444:	3710      	adds	r7, #16
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	200004f0 	.word	0x200004f0
 8004450:	200003ec 	.word	0x200003ec
 8004454:	200004f4 	.word	0x200004f4
 8004458:	200004d8 	.word	0x200004d8
 800445c:	200004a8 	.word	0x200004a8
 8004460:	200004a4 	.word	0x200004a4
 8004464:	2000050c 	.word	0x2000050c

08004468 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004468:	b480      	push	{r7}
 800446a:	b085      	sub	sp, #20
 800446c:	af00      	add	r7, sp, #0
 800446e:	60f8      	str	r0, [r7, #12]
 8004470:	60b9      	str	r1, [r7, #8]
 8004472:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	3b04      	subs	r3, #4
 8004478:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004480:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	3b04      	subs	r3, #4
 8004486:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	f023 0201 	bic.w	r2, r3, #1
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	3b04      	subs	r3, #4
 8004496:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004498:	4a0c      	ldr	r2, [pc, #48]	@ (80044cc <pxPortInitialiseStack+0x64>)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	3b14      	subs	r3, #20
 80044a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	3b04      	subs	r3, #4
 80044ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f06f 0202 	mvn.w	r2, #2
 80044b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	3b20      	subs	r3, #32
 80044bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80044be:	68fb      	ldr	r3, [r7, #12]
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3714      	adds	r7, #20
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr
 80044cc:	080044d1 	.word	0x080044d1

080044d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80044d6:	2300      	movs	r3, #0
 80044d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80044da:	4b13      	ldr	r3, [pc, #76]	@ (8004528 <prvTaskExitError+0x58>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e2:	d00b      	beq.n	80044fc <prvTaskExitError+0x2c>
	__asm volatile
 80044e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044e8:	f383 8811 	msr	BASEPRI, r3
 80044ec:	f3bf 8f6f 	isb	sy
 80044f0:	f3bf 8f4f 	dsb	sy
 80044f4:	60fb      	str	r3, [r7, #12]
}
 80044f6:	bf00      	nop
 80044f8:	bf00      	nop
 80044fa:	e7fd      	b.n	80044f8 <prvTaskExitError+0x28>
	__asm volatile
 80044fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004500:	f383 8811 	msr	BASEPRI, r3
 8004504:	f3bf 8f6f 	isb	sy
 8004508:	f3bf 8f4f 	dsb	sy
 800450c:	60bb      	str	r3, [r7, #8]
}
 800450e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004510:	bf00      	nop
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d0fc      	beq.n	8004512 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004518:	bf00      	nop
 800451a:	bf00      	nop
 800451c:	3714      	adds	r7, #20
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr
 8004526:	bf00      	nop
 8004528:	2000000c 	.word	0x2000000c
 800452c:	00000000 	.word	0x00000000

08004530 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004530:	4b07      	ldr	r3, [pc, #28]	@ (8004550 <pxCurrentTCBConst2>)
 8004532:	6819      	ldr	r1, [r3, #0]
 8004534:	6808      	ldr	r0, [r1, #0]
 8004536:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800453a:	f380 8809 	msr	PSP, r0
 800453e:	f3bf 8f6f 	isb	sy
 8004542:	f04f 0000 	mov.w	r0, #0
 8004546:	f380 8811 	msr	BASEPRI, r0
 800454a:	4770      	bx	lr
 800454c:	f3af 8000 	nop.w

08004550 <pxCurrentTCBConst2>:
 8004550:	200003ec 	.word	0x200003ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004554:	bf00      	nop
 8004556:	bf00      	nop

08004558 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004558:	4808      	ldr	r0, [pc, #32]	@ (800457c <prvPortStartFirstTask+0x24>)
 800455a:	6800      	ldr	r0, [r0, #0]
 800455c:	6800      	ldr	r0, [r0, #0]
 800455e:	f380 8808 	msr	MSP, r0
 8004562:	f04f 0000 	mov.w	r0, #0
 8004566:	f380 8814 	msr	CONTROL, r0
 800456a:	b662      	cpsie	i
 800456c:	b661      	cpsie	f
 800456e:	f3bf 8f4f 	dsb	sy
 8004572:	f3bf 8f6f 	isb	sy
 8004576:	df00      	svc	0
 8004578:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800457a:	bf00      	nop
 800457c:	e000ed08 	.word	0xe000ed08

08004580 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b086      	sub	sp, #24
 8004584:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004586:	4b47      	ldr	r3, [pc, #284]	@ (80046a4 <xPortStartScheduler+0x124>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a47      	ldr	r2, [pc, #284]	@ (80046a8 <xPortStartScheduler+0x128>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d10b      	bne.n	80045a8 <xPortStartScheduler+0x28>
	__asm volatile
 8004590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004594:	f383 8811 	msr	BASEPRI, r3
 8004598:	f3bf 8f6f 	isb	sy
 800459c:	f3bf 8f4f 	dsb	sy
 80045a0:	60fb      	str	r3, [r7, #12]
}
 80045a2:	bf00      	nop
 80045a4:	bf00      	nop
 80045a6:	e7fd      	b.n	80045a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80045a8:	4b3e      	ldr	r3, [pc, #248]	@ (80046a4 <xPortStartScheduler+0x124>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a3f      	ldr	r2, [pc, #252]	@ (80046ac <xPortStartScheduler+0x12c>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d10b      	bne.n	80045ca <xPortStartScheduler+0x4a>
	__asm volatile
 80045b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045b6:	f383 8811 	msr	BASEPRI, r3
 80045ba:	f3bf 8f6f 	isb	sy
 80045be:	f3bf 8f4f 	dsb	sy
 80045c2:	613b      	str	r3, [r7, #16]
}
 80045c4:	bf00      	nop
 80045c6:	bf00      	nop
 80045c8:	e7fd      	b.n	80045c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80045ca:	4b39      	ldr	r3, [pc, #228]	@ (80046b0 <xPortStartScheduler+0x130>)
 80045cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	781b      	ldrb	r3, [r3, #0]
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	22ff      	movs	r2, #255	@ 0xff
 80045da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80045e4:	78fb      	ldrb	r3, [r7, #3]
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80045ec:	b2da      	uxtb	r2, r3
 80045ee:	4b31      	ldr	r3, [pc, #196]	@ (80046b4 <xPortStartScheduler+0x134>)
 80045f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80045f2:	4b31      	ldr	r3, [pc, #196]	@ (80046b8 <xPortStartScheduler+0x138>)
 80045f4:	2207      	movs	r2, #7
 80045f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80045f8:	e009      	b.n	800460e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80045fa:	4b2f      	ldr	r3, [pc, #188]	@ (80046b8 <xPortStartScheduler+0x138>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	3b01      	subs	r3, #1
 8004600:	4a2d      	ldr	r2, [pc, #180]	@ (80046b8 <xPortStartScheduler+0x138>)
 8004602:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004604:	78fb      	ldrb	r3, [r7, #3]
 8004606:	b2db      	uxtb	r3, r3
 8004608:	005b      	lsls	r3, r3, #1
 800460a:	b2db      	uxtb	r3, r3
 800460c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800460e:	78fb      	ldrb	r3, [r7, #3]
 8004610:	b2db      	uxtb	r3, r3
 8004612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004616:	2b80      	cmp	r3, #128	@ 0x80
 8004618:	d0ef      	beq.n	80045fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800461a:	4b27      	ldr	r3, [pc, #156]	@ (80046b8 <xPortStartScheduler+0x138>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f1c3 0307 	rsb	r3, r3, #7
 8004622:	2b04      	cmp	r3, #4
 8004624:	d00b      	beq.n	800463e <xPortStartScheduler+0xbe>
	__asm volatile
 8004626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800462a:	f383 8811 	msr	BASEPRI, r3
 800462e:	f3bf 8f6f 	isb	sy
 8004632:	f3bf 8f4f 	dsb	sy
 8004636:	60bb      	str	r3, [r7, #8]
}
 8004638:	bf00      	nop
 800463a:	bf00      	nop
 800463c:	e7fd      	b.n	800463a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800463e:	4b1e      	ldr	r3, [pc, #120]	@ (80046b8 <xPortStartScheduler+0x138>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	021b      	lsls	r3, r3, #8
 8004644:	4a1c      	ldr	r2, [pc, #112]	@ (80046b8 <xPortStartScheduler+0x138>)
 8004646:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004648:	4b1b      	ldr	r3, [pc, #108]	@ (80046b8 <xPortStartScheduler+0x138>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004650:	4a19      	ldr	r2, [pc, #100]	@ (80046b8 <xPortStartScheduler+0x138>)
 8004652:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	b2da      	uxtb	r2, r3
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800465c:	4b17      	ldr	r3, [pc, #92]	@ (80046bc <xPortStartScheduler+0x13c>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a16      	ldr	r2, [pc, #88]	@ (80046bc <xPortStartScheduler+0x13c>)
 8004662:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004666:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004668:	4b14      	ldr	r3, [pc, #80]	@ (80046bc <xPortStartScheduler+0x13c>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a13      	ldr	r2, [pc, #76]	@ (80046bc <xPortStartScheduler+0x13c>)
 800466e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004672:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004674:	f000 f8da 	bl	800482c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004678:	4b11      	ldr	r3, [pc, #68]	@ (80046c0 <xPortStartScheduler+0x140>)
 800467a:	2200      	movs	r2, #0
 800467c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800467e:	f000 f8f9 	bl	8004874 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004682:	4b10      	ldr	r3, [pc, #64]	@ (80046c4 <xPortStartScheduler+0x144>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a0f      	ldr	r2, [pc, #60]	@ (80046c4 <xPortStartScheduler+0x144>)
 8004688:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800468c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800468e:	f7ff ff63 	bl	8004558 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004692:	f7ff fb7d 	bl	8003d90 <vTaskSwitchContext>
	prvTaskExitError();
 8004696:	f7ff ff1b 	bl	80044d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800469a:	2300      	movs	r3, #0
}
 800469c:	4618      	mov	r0, r3
 800469e:	3718      	adds	r7, #24
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	e000ed00 	.word	0xe000ed00
 80046a8:	410fc271 	.word	0x410fc271
 80046ac:	410fc270 	.word	0x410fc270
 80046b0:	e000e400 	.word	0xe000e400
 80046b4:	20000520 	.word	0x20000520
 80046b8:	20000524 	.word	0x20000524
 80046bc:	e000ed20 	.word	0xe000ed20
 80046c0:	2000000c 	.word	0x2000000c
 80046c4:	e000ef34 	.word	0xe000ef34

080046c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
	__asm volatile
 80046ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046d2:	f383 8811 	msr	BASEPRI, r3
 80046d6:	f3bf 8f6f 	isb	sy
 80046da:	f3bf 8f4f 	dsb	sy
 80046de:	607b      	str	r3, [r7, #4]
}
 80046e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80046e2:	4b10      	ldr	r3, [pc, #64]	@ (8004724 <vPortEnterCritical+0x5c>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	3301      	adds	r3, #1
 80046e8:	4a0e      	ldr	r2, [pc, #56]	@ (8004724 <vPortEnterCritical+0x5c>)
 80046ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80046ec:	4b0d      	ldr	r3, [pc, #52]	@ (8004724 <vPortEnterCritical+0x5c>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d110      	bne.n	8004716 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80046f4:	4b0c      	ldr	r3, [pc, #48]	@ (8004728 <vPortEnterCritical+0x60>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00b      	beq.n	8004716 <vPortEnterCritical+0x4e>
	__asm volatile
 80046fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004702:	f383 8811 	msr	BASEPRI, r3
 8004706:	f3bf 8f6f 	isb	sy
 800470a:	f3bf 8f4f 	dsb	sy
 800470e:	603b      	str	r3, [r7, #0]
}
 8004710:	bf00      	nop
 8004712:	bf00      	nop
 8004714:	e7fd      	b.n	8004712 <vPortEnterCritical+0x4a>
	}
}
 8004716:	bf00      	nop
 8004718:	370c      	adds	r7, #12
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	2000000c 	.word	0x2000000c
 8004728:	e000ed04 	.word	0xe000ed04

0800472c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004732:	4b12      	ldr	r3, [pc, #72]	@ (800477c <vPortExitCritical+0x50>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d10b      	bne.n	8004752 <vPortExitCritical+0x26>
	__asm volatile
 800473a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800473e:	f383 8811 	msr	BASEPRI, r3
 8004742:	f3bf 8f6f 	isb	sy
 8004746:	f3bf 8f4f 	dsb	sy
 800474a:	607b      	str	r3, [r7, #4]
}
 800474c:	bf00      	nop
 800474e:	bf00      	nop
 8004750:	e7fd      	b.n	800474e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004752:	4b0a      	ldr	r3, [pc, #40]	@ (800477c <vPortExitCritical+0x50>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	3b01      	subs	r3, #1
 8004758:	4a08      	ldr	r2, [pc, #32]	@ (800477c <vPortExitCritical+0x50>)
 800475a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800475c:	4b07      	ldr	r3, [pc, #28]	@ (800477c <vPortExitCritical+0x50>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d105      	bne.n	8004770 <vPortExitCritical+0x44>
 8004764:	2300      	movs	r3, #0
 8004766:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800476e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004770:	bf00      	nop
 8004772:	370c      	adds	r7, #12
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr
 800477c:	2000000c 	.word	0x2000000c

08004780 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004780:	f3ef 8009 	mrs	r0, PSP
 8004784:	f3bf 8f6f 	isb	sy
 8004788:	4b15      	ldr	r3, [pc, #84]	@ (80047e0 <pxCurrentTCBConst>)
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	f01e 0f10 	tst.w	lr, #16
 8004790:	bf08      	it	eq
 8004792:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004796:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800479a:	6010      	str	r0, [r2, #0]
 800479c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80047a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80047a4:	f380 8811 	msr	BASEPRI, r0
 80047a8:	f3bf 8f4f 	dsb	sy
 80047ac:	f3bf 8f6f 	isb	sy
 80047b0:	f7ff faee 	bl	8003d90 <vTaskSwitchContext>
 80047b4:	f04f 0000 	mov.w	r0, #0
 80047b8:	f380 8811 	msr	BASEPRI, r0
 80047bc:	bc09      	pop	{r0, r3}
 80047be:	6819      	ldr	r1, [r3, #0]
 80047c0:	6808      	ldr	r0, [r1, #0]
 80047c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047c6:	f01e 0f10 	tst.w	lr, #16
 80047ca:	bf08      	it	eq
 80047cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80047d0:	f380 8809 	msr	PSP, r0
 80047d4:	f3bf 8f6f 	isb	sy
 80047d8:	4770      	bx	lr
 80047da:	bf00      	nop
 80047dc:	f3af 8000 	nop.w

080047e0 <pxCurrentTCBConst>:
 80047e0:	200003ec 	.word	0x200003ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80047e4:	bf00      	nop
 80047e6:	bf00      	nop

080047e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
	__asm volatile
 80047ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f2:	f383 8811 	msr	BASEPRI, r3
 80047f6:	f3bf 8f6f 	isb	sy
 80047fa:	f3bf 8f4f 	dsb	sy
 80047fe:	607b      	str	r3, [r7, #4]
}
 8004800:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004802:	f7ff fa0b 	bl	8003c1c <xTaskIncrementTick>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d003      	beq.n	8004814 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800480c:	4b06      	ldr	r3, [pc, #24]	@ (8004828 <SysTick_Handler+0x40>)
 800480e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004812:	601a      	str	r2, [r3, #0]
 8004814:	2300      	movs	r3, #0
 8004816:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	f383 8811 	msr	BASEPRI, r3
}
 800481e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004820:	bf00      	nop
 8004822:	3708      	adds	r7, #8
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	e000ed04 	.word	0xe000ed04

0800482c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800482c:	b480      	push	{r7}
 800482e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004830:	4b0b      	ldr	r3, [pc, #44]	@ (8004860 <vPortSetupTimerInterrupt+0x34>)
 8004832:	2200      	movs	r2, #0
 8004834:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004836:	4b0b      	ldr	r3, [pc, #44]	@ (8004864 <vPortSetupTimerInterrupt+0x38>)
 8004838:	2200      	movs	r2, #0
 800483a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800483c:	4b0a      	ldr	r3, [pc, #40]	@ (8004868 <vPortSetupTimerInterrupt+0x3c>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a0a      	ldr	r2, [pc, #40]	@ (800486c <vPortSetupTimerInterrupt+0x40>)
 8004842:	fba2 2303 	umull	r2, r3, r2, r3
 8004846:	099b      	lsrs	r3, r3, #6
 8004848:	4a09      	ldr	r2, [pc, #36]	@ (8004870 <vPortSetupTimerInterrupt+0x44>)
 800484a:	3b01      	subs	r3, #1
 800484c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800484e:	4b04      	ldr	r3, [pc, #16]	@ (8004860 <vPortSetupTimerInterrupt+0x34>)
 8004850:	2207      	movs	r2, #7
 8004852:	601a      	str	r2, [r3, #0]
}
 8004854:	bf00      	nop
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop
 8004860:	e000e010 	.word	0xe000e010
 8004864:	e000e018 	.word	0xe000e018
 8004868:	20000000 	.word	0x20000000
 800486c:	10624dd3 	.word	0x10624dd3
 8004870:	e000e014 	.word	0xe000e014

08004874 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004874:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004884 <vPortEnableVFP+0x10>
 8004878:	6801      	ldr	r1, [r0, #0]
 800487a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800487e:	6001      	str	r1, [r0, #0]
 8004880:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004882:	bf00      	nop
 8004884:	e000ed88 	.word	0xe000ed88

08004888 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b08a      	sub	sp, #40	@ 0x28
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004890:	2300      	movs	r3, #0
 8004892:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004894:	f7ff f916 	bl	8003ac4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004898:	4b5c      	ldr	r3, [pc, #368]	@ (8004a0c <pvPortMalloc+0x184>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d101      	bne.n	80048a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80048a0:	f000 f924 	bl	8004aec <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80048a4:	4b5a      	ldr	r3, [pc, #360]	@ (8004a10 <pvPortMalloc+0x188>)
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4013      	ands	r3, r2
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	f040 8095 	bne.w	80049dc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d01e      	beq.n	80048f6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80048b8:	2208      	movs	r2, #8
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4413      	add	r3, r2
 80048be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f003 0307 	and.w	r3, r3, #7
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d015      	beq.n	80048f6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f023 0307 	bic.w	r3, r3, #7
 80048d0:	3308      	adds	r3, #8
 80048d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f003 0307 	and.w	r3, r3, #7
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d00b      	beq.n	80048f6 <pvPortMalloc+0x6e>
	__asm volatile
 80048de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048e2:	f383 8811 	msr	BASEPRI, r3
 80048e6:	f3bf 8f6f 	isb	sy
 80048ea:	f3bf 8f4f 	dsb	sy
 80048ee:	617b      	str	r3, [r7, #20]
}
 80048f0:	bf00      	nop
 80048f2:	bf00      	nop
 80048f4:	e7fd      	b.n	80048f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d06f      	beq.n	80049dc <pvPortMalloc+0x154>
 80048fc:	4b45      	ldr	r3, [pc, #276]	@ (8004a14 <pvPortMalloc+0x18c>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	429a      	cmp	r2, r3
 8004904:	d86a      	bhi.n	80049dc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004906:	4b44      	ldr	r3, [pc, #272]	@ (8004a18 <pvPortMalloc+0x190>)
 8004908:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800490a:	4b43      	ldr	r3, [pc, #268]	@ (8004a18 <pvPortMalloc+0x190>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004910:	e004      	b.n	800491c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004914:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800491c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	429a      	cmp	r2, r3
 8004924:	d903      	bls.n	800492e <pvPortMalloc+0xa6>
 8004926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1f1      	bne.n	8004912 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800492e:	4b37      	ldr	r3, [pc, #220]	@ (8004a0c <pvPortMalloc+0x184>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004934:	429a      	cmp	r2, r3
 8004936:	d051      	beq.n	80049dc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004938:	6a3b      	ldr	r3, [r7, #32]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2208      	movs	r2, #8
 800493e:	4413      	add	r3, r2
 8004940:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	6a3b      	ldr	r3, [r7, #32]
 8004948:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800494a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800494c:	685a      	ldr	r2, [r3, #4]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	1ad2      	subs	r2, r2, r3
 8004952:	2308      	movs	r3, #8
 8004954:	005b      	lsls	r3, r3, #1
 8004956:	429a      	cmp	r2, r3
 8004958:	d920      	bls.n	800499c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800495a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4413      	add	r3, r2
 8004960:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	f003 0307 	and.w	r3, r3, #7
 8004968:	2b00      	cmp	r3, #0
 800496a:	d00b      	beq.n	8004984 <pvPortMalloc+0xfc>
	__asm volatile
 800496c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004970:	f383 8811 	msr	BASEPRI, r3
 8004974:	f3bf 8f6f 	isb	sy
 8004978:	f3bf 8f4f 	dsb	sy
 800497c:	613b      	str	r3, [r7, #16]
}
 800497e:	bf00      	nop
 8004980:	bf00      	nop
 8004982:	e7fd      	b.n	8004980 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004986:	685a      	ldr	r2, [r3, #4]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	1ad2      	subs	r2, r2, r3
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004996:	69b8      	ldr	r0, [r7, #24]
 8004998:	f000 f90a 	bl	8004bb0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800499c:	4b1d      	ldr	r3, [pc, #116]	@ (8004a14 <pvPortMalloc+0x18c>)
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	4a1b      	ldr	r2, [pc, #108]	@ (8004a14 <pvPortMalloc+0x18c>)
 80049a8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80049aa:	4b1a      	ldr	r3, [pc, #104]	@ (8004a14 <pvPortMalloc+0x18c>)
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	4b1b      	ldr	r3, [pc, #108]	@ (8004a1c <pvPortMalloc+0x194>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d203      	bcs.n	80049be <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80049b6:	4b17      	ldr	r3, [pc, #92]	@ (8004a14 <pvPortMalloc+0x18c>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a18      	ldr	r2, [pc, #96]	@ (8004a1c <pvPortMalloc+0x194>)
 80049bc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80049be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c0:	685a      	ldr	r2, [r3, #4]
 80049c2:	4b13      	ldr	r3, [pc, #76]	@ (8004a10 <pvPortMalloc+0x188>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	431a      	orrs	r2, r3
 80049c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80049cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ce:	2200      	movs	r2, #0
 80049d0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80049d2:	4b13      	ldr	r3, [pc, #76]	@ (8004a20 <pvPortMalloc+0x198>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	3301      	adds	r3, #1
 80049d8:	4a11      	ldr	r2, [pc, #68]	@ (8004a20 <pvPortMalloc+0x198>)
 80049da:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80049dc:	f7ff f880 	bl	8003ae0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	f003 0307 	and.w	r3, r3, #7
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00b      	beq.n	8004a02 <pvPortMalloc+0x17a>
	__asm volatile
 80049ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ee:	f383 8811 	msr	BASEPRI, r3
 80049f2:	f3bf 8f6f 	isb	sy
 80049f6:	f3bf 8f4f 	dsb	sy
 80049fa:	60fb      	str	r3, [r7, #12]
}
 80049fc:	bf00      	nop
 80049fe:	bf00      	nop
 8004a00:	e7fd      	b.n	80049fe <pvPortMalloc+0x176>
	return pvReturn;
 8004a02:	69fb      	ldr	r3, [r7, #28]
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3728      	adds	r7, #40	@ 0x28
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	20004130 	.word	0x20004130
 8004a10:	20004144 	.word	0x20004144
 8004a14:	20004134 	.word	0x20004134
 8004a18:	20004128 	.word	0x20004128
 8004a1c:	20004138 	.word	0x20004138
 8004a20:	2000413c 	.word	0x2000413c

08004a24 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b086      	sub	sp, #24
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d04f      	beq.n	8004ad6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004a36:	2308      	movs	r3, #8
 8004a38:	425b      	negs	r3, r3
 8004a3a:	697a      	ldr	r2, [r7, #20]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	685a      	ldr	r2, [r3, #4]
 8004a48:	4b25      	ldr	r3, [pc, #148]	@ (8004ae0 <vPortFree+0xbc>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d10b      	bne.n	8004a6a <vPortFree+0x46>
	__asm volatile
 8004a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a56:	f383 8811 	msr	BASEPRI, r3
 8004a5a:	f3bf 8f6f 	isb	sy
 8004a5e:	f3bf 8f4f 	dsb	sy
 8004a62:	60fb      	str	r3, [r7, #12]
}
 8004a64:	bf00      	nop
 8004a66:	bf00      	nop
 8004a68:	e7fd      	b.n	8004a66 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d00b      	beq.n	8004a8a <vPortFree+0x66>
	__asm volatile
 8004a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a76:	f383 8811 	msr	BASEPRI, r3
 8004a7a:	f3bf 8f6f 	isb	sy
 8004a7e:	f3bf 8f4f 	dsb	sy
 8004a82:	60bb      	str	r3, [r7, #8]
}
 8004a84:	bf00      	nop
 8004a86:	bf00      	nop
 8004a88:	e7fd      	b.n	8004a86 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	685a      	ldr	r2, [r3, #4]
 8004a8e:	4b14      	ldr	r3, [pc, #80]	@ (8004ae0 <vPortFree+0xbc>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4013      	ands	r3, r2
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d01e      	beq.n	8004ad6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d11a      	bne.n	8004ad6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	685a      	ldr	r2, [r3, #4]
 8004aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8004ae0 <vPortFree+0xbc>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	43db      	mvns	r3, r3
 8004aaa:	401a      	ands	r2, r3
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004ab0:	f7ff f808 	bl	8003ac4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	685a      	ldr	r2, [r3, #4]
 8004ab8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ae4 <vPortFree+0xc0>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4413      	add	r3, r2
 8004abe:	4a09      	ldr	r2, [pc, #36]	@ (8004ae4 <vPortFree+0xc0>)
 8004ac0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004ac2:	6938      	ldr	r0, [r7, #16]
 8004ac4:	f000 f874 	bl	8004bb0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004ac8:	4b07      	ldr	r3, [pc, #28]	@ (8004ae8 <vPortFree+0xc4>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	3301      	adds	r3, #1
 8004ace:	4a06      	ldr	r2, [pc, #24]	@ (8004ae8 <vPortFree+0xc4>)
 8004ad0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004ad2:	f7ff f805 	bl	8003ae0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004ad6:	bf00      	nop
 8004ad8:	3718      	adds	r7, #24
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	20004144 	.word	0x20004144
 8004ae4:	20004134 	.word	0x20004134
 8004ae8:	20004140 	.word	0x20004140

08004aec <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004aec:	b480      	push	{r7}
 8004aee:	b085      	sub	sp, #20
 8004af0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004af2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004af6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004af8:	4b27      	ldr	r3, [pc, #156]	@ (8004b98 <prvHeapInit+0xac>)
 8004afa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f003 0307 	and.w	r3, r3, #7
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00c      	beq.n	8004b20 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	3307      	adds	r3, #7
 8004b0a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f023 0307 	bic.w	r3, r3, #7
 8004b12:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004b14:	68ba      	ldr	r2, [r7, #8]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	4a1f      	ldr	r2, [pc, #124]	@ (8004b98 <prvHeapInit+0xac>)
 8004b1c:	4413      	add	r3, r2
 8004b1e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004b24:	4a1d      	ldr	r2, [pc, #116]	@ (8004b9c <prvHeapInit+0xb0>)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004b2a:	4b1c      	ldr	r3, [pc, #112]	@ (8004b9c <prvHeapInit+0xb0>)
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	68ba      	ldr	r2, [r7, #8]
 8004b34:	4413      	add	r3, r2
 8004b36:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004b38:	2208      	movs	r2, #8
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	1a9b      	subs	r3, r3, r2
 8004b3e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f023 0307 	bic.w	r3, r3, #7
 8004b46:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	4a15      	ldr	r2, [pc, #84]	@ (8004ba0 <prvHeapInit+0xb4>)
 8004b4c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004b4e:	4b14      	ldr	r3, [pc, #80]	@ (8004ba0 <prvHeapInit+0xb4>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2200      	movs	r2, #0
 8004b54:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004b56:	4b12      	ldr	r3, [pc, #72]	@ (8004ba0 <prvHeapInit+0xb4>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	1ad2      	subs	r2, r2, r3
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004b6c:	4b0c      	ldr	r3, [pc, #48]	@ (8004ba0 <prvHeapInit+0xb4>)
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	4a0a      	ldr	r2, [pc, #40]	@ (8004ba4 <prvHeapInit+0xb8>)
 8004b7a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	4a09      	ldr	r2, [pc, #36]	@ (8004ba8 <prvHeapInit+0xbc>)
 8004b82:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004b84:	4b09      	ldr	r3, [pc, #36]	@ (8004bac <prvHeapInit+0xc0>)
 8004b86:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004b8a:	601a      	str	r2, [r3, #0]
}
 8004b8c:	bf00      	nop
 8004b8e:	3714      	adds	r7, #20
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr
 8004b98:	20000528 	.word	0x20000528
 8004b9c:	20004128 	.word	0x20004128
 8004ba0:	20004130 	.word	0x20004130
 8004ba4:	20004138 	.word	0x20004138
 8004ba8:	20004134 	.word	0x20004134
 8004bac:	20004144 	.word	0x20004144

08004bb0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b085      	sub	sp, #20
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004bb8:	4b28      	ldr	r3, [pc, #160]	@ (8004c5c <prvInsertBlockIntoFreeList+0xac>)
 8004bba:	60fb      	str	r3, [r7, #12]
 8004bbc:	e002      	b.n	8004bc4 <prvInsertBlockIntoFreeList+0x14>
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	60fb      	str	r3, [r7, #12]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d8f7      	bhi.n	8004bbe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	68ba      	ldr	r2, [r7, #8]
 8004bd8:	4413      	add	r3, r2
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d108      	bne.n	8004bf2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	685a      	ldr	r2, [r3, #4]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	441a      	add	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	68ba      	ldr	r2, [r7, #8]
 8004bfc:	441a      	add	r2, r3
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d118      	bne.n	8004c38 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	4b15      	ldr	r3, [pc, #84]	@ (8004c60 <prvInsertBlockIntoFreeList+0xb0>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d00d      	beq.n	8004c2e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	685a      	ldr	r2, [r3, #4]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	441a      	add	r2, r3
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	601a      	str	r2, [r3, #0]
 8004c2c:	e008      	b.n	8004c40 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8004c60 <prvInsertBlockIntoFreeList+0xb0>)
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	601a      	str	r2, [r3, #0]
 8004c36:	e003      	b.n	8004c40 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004c40:	68fa      	ldr	r2, [r7, #12]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d002      	beq.n	8004c4e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c4e:	bf00      	nop
 8004c50:	3714      	adds	r7, #20
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	20004128 	.word	0x20004128
 8004c60:	20004130 	.word	0x20004130

08004c64 <app_init>:

ao_led_handle_t led_red, led_green, led_blue;

/********************** external functions definition ************************/
void app_init(void)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b084      	sub	sp, #16
 8004c68:	af02      	add	r7, sp, #8
  ao_ui_init();
 8004c6a:	f000 fd6f 	bl	800574c <ao_ui_init>
  ao_led_init(&led_red, AO_LED_COLOR_RED);
 8004c6e:	2100      	movs	r1, #0
 8004c70:	4832      	ldr	r0, [pc, #200]	@ (8004d3c <app_init+0xd8>)
 8004c72:	f000 fbb9 	bl	80053e8 <ao_led_init>
  ao_led_init(&led_green, AO_LED_COLOR_GREEN);
 8004c76:	2101      	movs	r1, #1
 8004c78:	4831      	ldr	r0, [pc, #196]	@ (8004d40 <app_init+0xdc>)
 8004c7a:	f000 fbb5 	bl	80053e8 <ao_led_init>
  ao_led_init(&led_blue, AO_LED_COLOR_BLUE);
 8004c7e:	2102      	movs	r1, #2
 8004c80:	4830      	ldr	r0, [pc, #192]	@ (8004d44 <app_init+0xe0>)
 8004c82:	f000 fbb1 	bl	80053e8 <ao_led_init>

  BaseType_t status;

  status = xTaskCreate(task_button, "task_button", 128, NULL, tskIDLE_PRIORITY, NULL);
 8004c86:	2300      	movs	r3, #0
 8004c88:	9301      	str	r3, [sp, #4]
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	9300      	str	r3, [sp, #0]
 8004c8e:	2300      	movs	r3, #0
 8004c90:	2280      	movs	r2, #128	@ 0x80
 8004c92:	492d      	ldr	r1, [pc, #180]	@ (8004d48 <app_init+0xe4>)
 8004c94:	482d      	ldr	r0, [pc, #180]	@ (8004d4c <app_init+0xe8>)
 8004c96:	f7fe fd31 	bl	80036fc <xTaskCreate>
 8004c9a:	6078      	str	r0, [r7, #4]
  while (pdPASS != status)
 8004c9c:	bf00      	nop
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d1fc      	bne.n	8004c9e <app_init+0x3a>
  {
    // error
  }

  LOGGER_INFO("app init");
 8004ca4:	f7ff fd10 	bl	80046c8 <vPortEnterCritical>
 8004ca8:	4b29      	ldr	r3, [pc, #164]	@ (8004d50 <app_init+0xec>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a29      	ldr	r2, [pc, #164]	@ (8004d54 <app_init+0xf0>)
 8004cae:	213f      	movs	r1, #63	@ 0x3f
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f001 f9a5 	bl	8006000 <sniprintf>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	4a27      	ldr	r2, [pc, #156]	@ (8004d58 <app_init+0xf4>)
 8004cba:	6013      	str	r3, [r2, #0]
 8004cbc:	4b24      	ldr	r3, [pc, #144]	@ (8004d50 <app_init+0xec>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f000 f853 	bl	8004d6c <logger_log_print_>
 8004cc6:	f7ff fd31 	bl	800472c <vPortExitCritical>
 8004cca:	f7ff fcfd 	bl	80046c8 <vPortEnterCritical>
 8004cce:	4b20      	ldr	r3, [pc, #128]	@ (8004d50 <app_init+0xec>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a22      	ldr	r2, [pc, #136]	@ (8004d5c <app_init+0xf8>)
 8004cd4:	213f      	movs	r1, #63	@ 0x3f
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f001 f992 	bl	8006000 <sniprintf>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	4a1e      	ldr	r2, [pc, #120]	@ (8004d58 <app_init+0xf4>)
 8004ce0:	6013      	str	r3, [r2, #0]
 8004ce2:	4b1b      	ldr	r3, [pc, #108]	@ (8004d50 <app_init+0xec>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f000 f840 	bl	8004d6c <logger_log_print_>
 8004cec:	f7ff fd1e 	bl	800472c <vPortExitCritical>
 8004cf0:	f7ff fcea 	bl	80046c8 <vPortEnterCritical>
 8004cf4:	4b16      	ldr	r3, [pc, #88]	@ (8004d50 <app_init+0xec>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a19      	ldr	r2, [pc, #100]	@ (8004d60 <app_init+0xfc>)
 8004cfa:	213f      	movs	r1, #63	@ 0x3f
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f001 f97f 	bl	8006000 <sniprintf>
 8004d02:	4603      	mov	r3, r0
 8004d04:	4a14      	ldr	r2, [pc, #80]	@ (8004d58 <app_init+0xf4>)
 8004d06:	6013      	str	r3, [r2, #0]
 8004d08:	4b11      	ldr	r3, [pc, #68]	@ (8004d50 <app_init+0xec>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f000 f82d 	bl	8004d6c <logger_log_print_>
 8004d12:	f7ff fd0b 	bl	800472c <vPortExitCritical>

  cycle_counter_init();
 8004d16:	4b13      	ldr	r3, [pc, #76]	@ (8004d64 <app_init+0x100>)
 8004d18:	68db      	ldr	r3, [r3, #12]
 8004d1a:	4a12      	ldr	r2, [pc, #72]	@ (8004d64 <app_init+0x100>)
 8004d1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d20:	60d3      	str	r3, [r2, #12]
 8004d22:	4b11      	ldr	r3, [pc, #68]	@ (8004d68 <app_init+0x104>)
 8004d24:	2200      	movs	r2, #0
 8004d26:	605a      	str	r2, [r3, #4]
 8004d28:	4b0f      	ldr	r3, [pc, #60]	@ (8004d68 <app_init+0x104>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a0e      	ldr	r2, [pc, #56]	@ (8004d68 <app_init+0x104>)
 8004d2e:	f043 0301 	orr.w	r3, r3, #1
 8004d32:	6013      	str	r3, [r2, #0]
}
 8004d34:	bf00      	nop
 8004d36:	3708      	adds	r7, #8
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	20004148 	.word	0x20004148
 8004d40:	20004150 	.word	0x20004150
 8004d44:	20004158 	.word	0x20004158
 8004d48:	08006f7c 	.word	0x08006f7c
 8004d4c:	08004e11 	.word	0x08004e11
 8004d50:	080070a8 	.word	0x080070a8
 8004d54:	08006f88 	.word	0x08006f88
 8004d58:	200041a0 	.word	0x200041a0
 8004d5c:	08006f90 	.word	0x08006f90
 8004d60:	08006f9c 	.word	0x08006f9c
 8004d64:	e000edf0 	.word	0xe000edf0
 8004d68:	e0001000 	.word	0xe0001000

08004d6c <logger_log_print_>:

/********************** external functions definition ************************/

#if 1 == LOGGER_CONFIG_USE_SEMIHOSTING
void logger_log_print_(char* const msg)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
	printf(msg);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f001 f931 	bl	8005fdc <iprintf>
	fflush(stdout);
 8004d7a:	4b05      	ldr	r3, [pc, #20]	@ (8004d90 <logger_log_print_+0x24>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	4618      	mov	r0, r3
 8004d82:	f001 f855 	bl	8005e30 <fflush>
}
 8004d86:	bf00      	nop
 8004d88:	3708      	adds	r7, #8
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}
 8004d8e:	bf00      	nop
 8004d90:	20000038 	.word	0x20000038

08004d94 <button_init_>:
{
    uint32_t counter;
} button;

static void button_init_(void)
{
 8004d94:	b480      	push	{r7}
 8004d96:	af00      	add	r7, sp, #0
  button.counter = 0;
 8004d98:	4b03      	ldr	r3, [pc, #12]	@ (8004da8 <button_init_+0x14>)
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	601a      	str	r2, [r3, #0]
}
 8004d9e:	bf00      	nop
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr
 8004da8:	200041a4 	.word	0x200041a4

08004dac <button_process_state_>:

static button_type_t button_process_state_(bool value)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b085      	sub	sp, #20
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	4603      	mov	r3, r0
 8004db4:	71fb      	strb	r3, [r7, #7]
  button_type_t ret = BUTTON_TYPE_NONE;
 8004db6:	2300      	movs	r3, #0
 8004db8:	73fb      	strb	r3, [r7, #15]
  if(value)
 8004dba:	79fb      	ldrb	r3, [r7, #7]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d005      	beq.n	8004dcc <button_process_state_+0x20>
  {
    button.counter += BUTTON_PERIOD_MS_;
 8004dc0:	4b12      	ldr	r3, [pc, #72]	@ (8004e0c <button_process_state_+0x60>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	3332      	adds	r3, #50	@ 0x32
 8004dc6:	4a11      	ldr	r2, [pc, #68]	@ (8004e0c <button_process_state_+0x60>)
 8004dc8:	6013      	str	r3, [r2, #0]
 8004dca:	e018      	b.n	8004dfe <button_process_state_+0x52>
  }
  else
  {
    if(BUTTON_LONG_TIMEOUT_ <= button.counter)
 8004dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8004e0c <button_process_state_+0x60>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004dd4:	d302      	bcc.n	8004ddc <button_process_state_+0x30>
    {
      ret = BUTTON_TYPE_LONG;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	73fb      	strb	r3, [r7, #15]
 8004dda:	e00d      	b.n	8004df8 <button_process_state_+0x4c>
    }
    else if(BUTTON_SHORT_TIMEOUT_ <= button.counter)
 8004ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8004e0c <button_process_state_+0x60>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004de4:	d302      	bcc.n	8004dec <button_process_state_+0x40>
    {
      ret = BUTTON_TYPE_SHORT;
 8004de6:	2302      	movs	r3, #2
 8004de8:	73fb      	strb	r3, [r7, #15]
 8004dea:	e005      	b.n	8004df8 <button_process_state_+0x4c>
    }
    else if(BUTTON_PULSE_TIMEOUT_ <= button.counter)
 8004dec:	4b07      	ldr	r3, [pc, #28]	@ (8004e0c <button_process_state_+0x60>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2bc7      	cmp	r3, #199	@ 0xc7
 8004df2:	d901      	bls.n	8004df8 <button_process_state_+0x4c>
    {
      ret = BUTTON_TYPE_PULSE;
 8004df4:	2301      	movs	r3, #1
 8004df6:	73fb      	strb	r3, [r7, #15]
    }
    button.counter = 0;
 8004df8:	4b04      	ldr	r3, [pc, #16]	@ (8004e0c <button_process_state_+0x60>)
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	601a      	str	r2, [r3, #0]
  }
  return ret;
 8004dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3714      	adds	r7, #20
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr
 8004e0c:	200041a4 	.word	0x200041a4

08004e10 <task_button>:

/********************** external functions definition ************************/

void task_button(void* argument)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  button_init_();
 8004e18:	f7ff ffbc 	bl	8004d94 <button_init_>

  while(true)
  {
    GPIO_PinState button_state;
    button_state = HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN);
 8004e1c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004e20:	488b      	ldr	r0, [pc, #556]	@ (8005050 <task_button+0x240>)
 8004e22:	f7fc fa13 	bl	800124c <HAL_GPIO_ReadPin>
 8004e26:	4603      	mov	r3, r0
 8004e28:	73fb      	strb	r3, [r7, #15]

    button_type_t button_type = BUTTON_TYPE_NONE;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	73bb      	strb	r3, [r7, #14]
    button_type = button_process_state_(!button_state);
 8004e2e:	7bfb      	ldrb	r3, [r7, #15]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	bf0c      	ite	eq
 8004e34:	2301      	moveq	r3, #1
 8004e36:	2300      	movne	r3, #0
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f7ff ffb6 	bl	8004dac <button_process_state_>
 8004e40:	4603      	mov	r3, r0
 8004e42:	73bb      	strb	r3, [r7, #14]

    switch (button_type) {
 8004e44:	7bbb      	ldrb	r3, [r7, #14]
 8004e46:	2b03      	cmp	r3, #3
 8004e48:	f200 80c3 	bhi.w	8004fd2 <task_button+0x1c2>
 8004e4c:	a201      	add	r2, pc, #4	@ (adr r2, 8004e54 <task_button+0x44>)
 8004e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e52:	bf00      	nop
 8004e54:	08005047 	.word	0x08005047
 8004e58:	08004e65 	.word	0x08004e65
 8004e5c:	08004edf 	.word	0x08004edf
 8004e60:	08004f59 	.word	0x08004f59
      case BUTTON_TYPE_NONE:
        break;
      case BUTTON_TYPE_PULSE:
        LOGGER_INFO("button pulse");
 8004e64:	f7ff fc30 	bl	80046c8 <vPortEnterCritical>
 8004e68:	4b7a      	ldr	r3, [pc, #488]	@ (8005054 <task_button+0x244>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a7a      	ldr	r2, [pc, #488]	@ (8005058 <task_button+0x248>)
 8004e6e:	213f      	movs	r1, #63	@ 0x3f
 8004e70:	4618      	mov	r0, r3
 8004e72:	f001 f8c5 	bl	8006000 <sniprintf>
 8004e76:	4603      	mov	r3, r0
 8004e78:	4a78      	ldr	r2, [pc, #480]	@ (800505c <task_button+0x24c>)
 8004e7a:	6013      	str	r3, [r2, #0]
 8004e7c:	4b75      	ldr	r3, [pc, #468]	@ (8005054 <task_button+0x244>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4618      	mov	r0, r3
 8004e82:	f7ff ff73 	bl	8004d6c <logger_log_print_>
 8004e86:	f7ff fc51 	bl	800472c <vPortExitCritical>
 8004e8a:	f7ff fc1d 	bl	80046c8 <vPortEnterCritical>
 8004e8e:	4b71      	ldr	r3, [pc, #452]	@ (8005054 <task_button+0x244>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a73      	ldr	r2, [pc, #460]	@ (8005060 <task_button+0x250>)
 8004e94:	213f      	movs	r1, #63	@ 0x3f
 8004e96:	4618      	mov	r0, r3
 8004e98:	f001 f8b2 	bl	8006000 <sniprintf>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	4a6f      	ldr	r2, [pc, #444]	@ (800505c <task_button+0x24c>)
 8004ea0:	6013      	str	r3, [r2, #0]
 8004ea2:	4b6c      	ldr	r3, [pc, #432]	@ (8005054 <task_button+0x244>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f7ff ff60 	bl	8004d6c <logger_log_print_>
 8004eac:	f7ff fc3e 	bl	800472c <vPortExitCritical>
 8004eb0:	f7ff fc0a 	bl	80046c8 <vPortEnterCritical>
 8004eb4:	4b67      	ldr	r3, [pc, #412]	@ (8005054 <task_button+0x244>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a6a      	ldr	r2, [pc, #424]	@ (8005064 <task_button+0x254>)
 8004eba:	213f      	movs	r1, #63	@ 0x3f
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f001 f89f 	bl	8006000 <sniprintf>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	4a65      	ldr	r2, [pc, #404]	@ (800505c <task_button+0x24c>)
 8004ec6:	6013      	str	r3, [r2, #0]
 8004ec8:	4b62      	ldr	r3, [pc, #392]	@ (8005054 <task_button+0x244>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f7ff ff4d 	bl	8004d6c <logger_log_print_>
 8004ed2:	f7ff fc2b 	bl	800472c <vPortExitCritical>
        ao_ui_send_event(MSG_EVENT_BUTTON_PULSE);
 8004ed6:	2000      	movs	r0, #0
 8004ed8:	f000 fc20 	bl	800571c <ao_ui_send_event>
        break;
 8004edc:	e0b4      	b.n	8005048 <task_button+0x238>
      case BUTTON_TYPE_SHORT:
        LOGGER_INFO("button short");
 8004ede:	f7ff fbf3 	bl	80046c8 <vPortEnterCritical>
 8004ee2:	4b5c      	ldr	r3, [pc, #368]	@ (8005054 <task_button+0x244>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a5c      	ldr	r2, [pc, #368]	@ (8005058 <task_button+0x248>)
 8004ee8:	213f      	movs	r1, #63	@ 0x3f
 8004eea:	4618      	mov	r0, r3
 8004eec:	f001 f888 	bl	8006000 <sniprintf>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	4a5a      	ldr	r2, [pc, #360]	@ (800505c <task_button+0x24c>)
 8004ef4:	6013      	str	r3, [r2, #0]
 8004ef6:	4b57      	ldr	r3, [pc, #348]	@ (8005054 <task_button+0x244>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4618      	mov	r0, r3
 8004efc:	f7ff ff36 	bl	8004d6c <logger_log_print_>
 8004f00:	f7ff fc14 	bl	800472c <vPortExitCritical>
 8004f04:	f7ff fbe0 	bl	80046c8 <vPortEnterCritical>
 8004f08:	4b52      	ldr	r3, [pc, #328]	@ (8005054 <task_button+0x244>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a56      	ldr	r2, [pc, #344]	@ (8005068 <task_button+0x258>)
 8004f0e:	213f      	movs	r1, #63	@ 0x3f
 8004f10:	4618      	mov	r0, r3
 8004f12:	f001 f875 	bl	8006000 <sniprintf>
 8004f16:	4603      	mov	r3, r0
 8004f18:	4a50      	ldr	r2, [pc, #320]	@ (800505c <task_button+0x24c>)
 8004f1a:	6013      	str	r3, [r2, #0]
 8004f1c:	4b4d      	ldr	r3, [pc, #308]	@ (8005054 <task_button+0x244>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4618      	mov	r0, r3
 8004f22:	f7ff ff23 	bl	8004d6c <logger_log_print_>
 8004f26:	f7ff fc01 	bl	800472c <vPortExitCritical>
 8004f2a:	f7ff fbcd 	bl	80046c8 <vPortEnterCritical>
 8004f2e:	4b49      	ldr	r3, [pc, #292]	@ (8005054 <task_button+0x244>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a4c      	ldr	r2, [pc, #304]	@ (8005064 <task_button+0x254>)
 8004f34:	213f      	movs	r1, #63	@ 0x3f
 8004f36:	4618      	mov	r0, r3
 8004f38:	f001 f862 	bl	8006000 <sniprintf>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	4a47      	ldr	r2, [pc, #284]	@ (800505c <task_button+0x24c>)
 8004f40:	6013      	str	r3, [r2, #0]
 8004f42:	4b44      	ldr	r3, [pc, #272]	@ (8005054 <task_button+0x244>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7ff ff10 	bl	8004d6c <logger_log_print_>
 8004f4c:	f7ff fbee 	bl	800472c <vPortExitCritical>
        ao_ui_send_event(MSG_EVENT_BUTTON_SHORT);
 8004f50:	2001      	movs	r0, #1
 8004f52:	f000 fbe3 	bl	800571c <ao_ui_send_event>
        break;
 8004f56:	e077      	b.n	8005048 <task_button+0x238>
      case BUTTON_TYPE_LONG:
        LOGGER_INFO("button long");
 8004f58:	f7ff fbb6 	bl	80046c8 <vPortEnterCritical>
 8004f5c:	4b3d      	ldr	r3, [pc, #244]	@ (8005054 <task_button+0x244>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a3d      	ldr	r2, [pc, #244]	@ (8005058 <task_button+0x248>)
 8004f62:	213f      	movs	r1, #63	@ 0x3f
 8004f64:	4618      	mov	r0, r3
 8004f66:	f001 f84b 	bl	8006000 <sniprintf>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	4a3b      	ldr	r2, [pc, #236]	@ (800505c <task_button+0x24c>)
 8004f6e:	6013      	str	r3, [r2, #0]
 8004f70:	4b38      	ldr	r3, [pc, #224]	@ (8005054 <task_button+0x244>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4618      	mov	r0, r3
 8004f76:	f7ff fef9 	bl	8004d6c <logger_log_print_>
 8004f7a:	f7ff fbd7 	bl	800472c <vPortExitCritical>
 8004f7e:	f7ff fba3 	bl	80046c8 <vPortEnterCritical>
 8004f82:	4b34      	ldr	r3, [pc, #208]	@ (8005054 <task_button+0x244>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a39      	ldr	r2, [pc, #228]	@ (800506c <task_button+0x25c>)
 8004f88:	213f      	movs	r1, #63	@ 0x3f
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f001 f838 	bl	8006000 <sniprintf>
 8004f90:	4603      	mov	r3, r0
 8004f92:	4a32      	ldr	r2, [pc, #200]	@ (800505c <task_button+0x24c>)
 8004f94:	6013      	str	r3, [r2, #0]
 8004f96:	4b2f      	ldr	r3, [pc, #188]	@ (8005054 <task_button+0x244>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f7ff fee6 	bl	8004d6c <logger_log_print_>
 8004fa0:	f7ff fbc4 	bl	800472c <vPortExitCritical>
 8004fa4:	f7ff fb90 	bl	80046c8 <vPortEnterCritical>
 8004fa8:	4b2a      	ldr	r3, [pc, #168]	@ (8005054 <task_button+0x244>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a2d      	ldr	r2, [pc, #180]	@ (8005064 <task_button+0x254>)
 8004fae:	213f      	movs	r1, #63	@ 0x3f
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f001 f825 	bl	8006000 <sniprintf>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	4a28      	ldr	r2, [pc, #160]	@ (800505c <task_button+0x24c>)
 8004fba:	6013      	str	r3, [r2, #0]
 8004fbc:	4b25      	ldr	r3, [pc, #148]	@ (8005054 <task_button+0x244>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f7ff fed3 	bl	8004d6c <logger_log_print_>
 8004fc6:	f7ff fbb1 	bl	800472c <vPortExitCritical>
        ao_ui_send_event(MSG_EVENT_BUTTON_LONG);
 8004fca:	2002      	movs	r0, #2
 8004fcc:	f000 fba6 	bl	800571c <ao_ui_send_event>
        break;
 8004fd0:	e03a      	b.n	8005048 <task_button+0x238>
      default:
        LOGGER_INFO("button error");
 8004fd2:	f7ff fb79 	bl	80046c8 <vPortEnterCritical>
 8004fd6:	4b1f      	ldr	r3, [pc, #124]	@ (8005054 <task_button+0x244>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a1f      	ldr	r2, [pc, #124]	@ (8005058 <task_button+0x248>)
 8004fdc:	213f      	movs	r1, #63	@ 0x3f
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f001 f80e 	bl	8006000 <sniprintf>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	4a1d      	ldr	r2, [pc, #116]	@ (800505c <task_button+0x24c>)
 8004fe8:	6013      	str	r3, [r2, #0]
 8004fea:	4b1a      	ldr	r3, [pc, #104]	@ (8005054 <task_button+0x244>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f7ff febc 	bl	8004d6c <logger_log_print_>
 8004ff4:	f7ff fb9a 	bl	800472c <vPortExitCritical>
 8004ff8:	f7ff fb66 	bl	80046c8 <vPortEnterCritical>
 8004ffc:	4b15      	ldr	r3, [pc, #84]	@ (8005054 <task_button+0x244>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a1b      	ldr	r2, [pc, #108]	@ (8005070 <task_button+0x260>)
 8005002:	213f      	movs	r1, #63	@ 0x3f
 8005004:	4618      	mov	r0, r3
 8005006:	f000 fffb 	bl	8006000 <sniprintf>
 800500a:	4603      	mov	r3, r0
 800500c:	4a13      	ldr	r2, [pc, #76]	@ (800505c <task_button+0x24c>)
 800500e:	6013      	str	r3, [r2, #0]
 8005010:	4b10      	ldr	r3, [pc, #64]	@ (8005054 <task_button+0x244>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4618      	mov	r0, r3
 8005016:	f7ff fea9 	bl	8004d6c <logger_log_print_>
 800501a:	f7ff fb87 	bl	800472c <vPortExitCritical>
 800501e:	f7ff fb53 	bl	80046c8 <vPortEnterCritical>
 8005022:	4b0c      	ldr	r3, [pc, #48]	@ (8005054 <task_button+0x244>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a0f      	ldr	r2, [pc, #60]	@ (8005064 <task_button+0x254>)
 8005028:	213f      	movs	r1, #63	@ 0x3f
 800502a:	4618      	mov	r0, r3
 800502c:	f000 ffe8 	bl	8006000 <sniprintf>
 8005030:	4603      	mov	r3, r0
 8005032:	4a0a      	ldr	r2, [pc, #40]	@ (800505c <task_button+0x24c>)
 8005034:	6013      	str	r3, [r2, #0]
 8005036:	4b07      	ldr	r3, [pc, #28]	@ (8005054 <task_button+0x244>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4618      	mov	r0, r3
 800503c:	f7ff fe96 	bl	8004d6c <logger_log_print_>
 8005040:	f7ff fb74 	bl	800472c <vPortExitCritical>
        break;
 8005044:	e000      	b.n	8005048 <task_button+0x238>
        break;
 8005046:	bf00      	nop
    }

    vTaskDelay((TickType_t)(TASK_PERIOD_MS_ / portTICK_PERIOD_MS));
 8005048:	2032      	movs	r0, #50	@ 0x32
 800504a:	f7fe fca1 	bl	8003990 <vTaskDelay>
  {
 800504e:	e6e5      	b.n	8004e1c <task_button+0xc>
 8005050:	40020800 	.word	0x40020800
 8005054:	080070a8 	.word	0x080070a8
 8005058:	08006fa0 	.word	0x08006fa0
 800505c:	200041a0 	.word	0x200041a0
 8005060:	08006fa8 	.word	0x08006fa8
 8005064:	08006fb8 	.word	0x08006fb8
 8005068:	08006fbc 	.word	0x08006fbc
 800506c:	08006fcc 	.word	0x08006fcc
 8005070:	08006fd8 	.word	0x08006fd8

08005074 <ledColorToStr>:
/********************** external data definition *****************************/

/********************** internal functions definition ************************/

static const char* ledColorToStr(ao_led_color color)
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	4603      	mov	r3, r0
 800507c:	71fb      	strb	r3, [r7, #7]
	switch(color)
 800507e:	79fb      	ldrb	r3, [r7, #7]
 8005080:	2b02      	cmp	r3, #2
 8005082:	d008      	beq.n	8005096 <ledColorToStr+0x22>
 8005084:	2b02      	cmp	r3, #2
 8005086:	dc0a      	bgt.n	800509e <ledColorToStr+0x2a>
 8005088:	2b00      	cmp	r3, #0
 800508a:	d002      	beq.n	8005092 <ledColorToStr+0x1e>
 800508c:	2b01      	cmp	r3, #1
 800508e:	d004      	beq.n	800509a <ledColorToStr+0x26>
 8005090:	e005      	b.n	800509e <ledColorToStr+0x2a>
	{
	case AO_LED_COLOR_RED: return "ROJO";
 8005092:	4b06      	ldr	r3, [pc, #24]	@ (80050ac <ledColorToStr+0x38>)
 8005094:	e004      	b.n	80050a0 <ledColorToStr+0x2c>
	case AO_LED_COLOR_BLUE: return "AZUL";
 8005096:	4b06      	ldr	r3, [pc, #24]	@ (80050b0 <ledColorToStr+0x3c>)
 8005098:	e002      	b.n	80050a0 <ledColorToStr+0x2c>
	case AO_LED_COLOR_GREEN: return "VERDE";
 800509a:	4b06      	ldr	r3, [pc, #24]	@ (80050b4 <ledColorToStr+0x40>)
 800509c:	e000      	b.n	80050a0 <ledColorToStr+0x2c>
	default: return "INVALIDO";
 800509e:	4b06      	ldr	r3, [pc, #24]	@ (80050b8 <ledColorToStr+0x44>)
	}
	return "INVALIDO";
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr
 80050ac:	08006fe8 	.word	0x08006fe8
 80050b0:	08006ff0 	.word	0x08006ff0
 80050b4:	08006ff8 	.word	0x08006ff8
 80050b8:	08007000 	.word	0x08007000

080050bc <task_>:

static void task_(void *argument)
{
 80050bc:	b590      	push	{r4, r7, lr}
 80050be:	b089      	sub	sp, #36	@ 0x24
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  ao_led_handle_t* hao = (ao_led_handle_t*)argument;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	61fb      	str	r3, [r7, #28]
  while (true)
  {
    ao_led_message_t msg;
    if (pdPASS == xQueueReceive(hao->hqueue, &msg, portMAX_DELAY))
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f107 010c 	add.w	r1, r7, #12
 80050d0:	f04f 32ff 	mov.w	r2, #4294967295
 80050d4:	4618      	mov	r0, r3
 80050d6:	f7fe f8bf 	bl	8003258 <xQueueReceive>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d1f3      	bne.n	80050c8 <task_+0xc>
    {
      switch (msg.action) {
 80050e0:	7d3b      	ldrb	r3, [r7, #20]
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	f000 80b0 	beq.w	8005248 <task_+0x18c>
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	f300 8154 	bgt.w	8005396 <task_+0x2da>
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d002      	beq.n	80050f8 <task_+0x3c>
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	d054      	beq.n	80051a0 <task_+0xe4>
          LOGGER_INFO("LED %s APAGADO", ledColorToStr(hao->color));
          msg.callback(msg.id);
          break;

        default:
          break;
 80050f6:	e14e      	b.n	8005396 <task_+0x2da>
          HAL_GPIO_WritePin(led_port_[hao->color], led_pin_[hao->color], GPIO_PIN_SET);
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	461a      	mov	r2, r3
 80050fe:	4ba7      	ldr	r3, [pc, #668]	@ (800539c <task_+0x2e0>)
 8005100:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	781b      	ldrb	r3, [r3, #0]
 8005108:	461a      	mov	r2, r3
 800510a:	4ba5      	ldr	r3, [pc, #660]	@ (80053a0 <task_+0x2e4>)
 800510c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005110:	2201      	movs	r2, #1
 8005112:	4619      	mov	r1, r3
 8005114:	f7fc f8b2 	bl	800127c <HAL_GPIO_WritePin>
          LOGGER_INFO("LED %s ENCENDIDO", ledColorToStr(hao->color));
 8005118:	f7ff fad6 	bl	80046c8 <vPortEnterCritical>
 800511c:	4ba1      	ldr	r3, [pc, #644]	@ (80053a4 <task_+0x2e8>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4aa1      	ldr	r2, [pc, #644]	@ (80053a8 <task_+0x2ec>)
 8005122:	213f      	movs	r1, #63	@ 0x3f
 8005124:	4618      	mov	r0, r3
 8005126:	f000 ff6b 	bl	8006000 <sniprintf>
 800512a:	4603      	mov	r3, r0
 800512c:	4a9f      	ldr	r2, [pc, #636]	@ (80053ac <task_+0x2f0>)
 800512e:	6013      	str	r3, [r2, #0]
 8005130:	4b9c      	ldr	r3, [pc, #624]	@ (80053a4 <task_+0x2e8>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4618      	mov	r0, r3
 8005136:	f7ff fe19 	bl	8004d6c <logger_log_print_>
 800513a:	f7ff faf7 	bl	800472c <vPortExitCritical>
 800513e:	f7ff fac3 	bl	80046c8 <vPortEnterCritical>
 8005142:	4b98      	ldr	r3, [pc, #608]	@ (80053a4 <task_+0x2e8>)
 8005144:	681c      	ldr	r4, [r3, #0]
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	781b      	ldrb	r3, [r3, #0]
 800514a:	4618      	mov	r0, r3
 800514c:	f7ff ff92 	bl	8005074 <ledColorToStr>
 8005150:	4603      	mov	r3, r0
 8005152:	4a97      	ldr	r2, [pc, #604]	@ (80053b0 <task_+0x2f4>)
 8005154:	213f      	movs	r1, #63	@ 0x3f
 8005156:	4620      	mov	r0, r4
 8005158:	f000 ff52 	bl	8006000 <sniprintf>
 800515c:	4603      	mov	r3, r0
 800515e:	4a93      	ldr	r2, [pc, #588]	@ (80053ac <task_+0x2f0>)
 8005160:	6013      	str	r3, [r2, #0]
 8005162:	4b90      	ldr	r3, [pc, #576]	@ (80053a4 <task_+0x2e8>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4618      	mov	r0, r3
 8005168:	f7ff fe00 	bl	8004d6c <logger_log_print_>
 800516c:	f7ff fade 	bl	800472c <vPortExitCritical>
 8005170:	f7ff faaa 	bl	80046c8 <vPortEnterCritical>
 8005174:	4b8b      	ldr	r3, [pc, #556]	@ (80053a4 <task_+0x2e8>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a8e      	ldr	r2, [pc, #568]	@ (80053b4 <task_+0x2f8>)
 800517a:	213f      	movs	r1, #63	@ 0x3f
 800517c:	4618      	mov	r0, r3
 800517e:	f000 ff3f 	bl	8006000 <sniprintf>
 8005182:	4603      	mov	r3, r0
 8005184:	4a89      	ldr	r2, [pc, #548]	@ (80053ac <task_+0x2f0>)
 8005186:	6013      	str	r3, [r2, #0]
 8005188:	4b86      	ldr	r3, [pc, #536]	@ (80053a4 <task_+0x2e8>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4618      	mov	r0, r3
 800518e:	f7ff fded 	bl	8004d6c <logger_log_print_>
 8005192:	f7ff facb 	bl	800472c <vPortExitCritical>
          msg.callback(msg.id);
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	68fa      	ldr	r2, [r7, #12]
 800519a:	4610      	mov	r0, r2
 800519c:	4798      	blx	r3
          break;
 800519e:	e0fb      	b.n	8005398 <task_+0x2dc>
          HAL_GPIO_WritePin(led_port_[hao->color], led_pin_[hao->color], GPIO_PIN_RESET);
 80051a0:	69fb      	ldr	r3, [r7, #28]
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	461a      	mov	r2, r3
 80051a6:	4b7d      	ldr	r3, [pc, #500]	@ (800539c <task_+0x2e0>)
 80051a8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	781b      	ldrb	r3, [r3, #0]
 80051b0:	461a      	mov	r2, r3
 80051b2:	4b7b      	ldr	r3, [pc, #492]	@ (80053a0 <task_+0x2e4>)
 80051b4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80051b8:	2200      	movs	r2, #0
 80051ba:	4619      	mov	r1, r3
 80051bc:	f7fc f85e 	bl	800127c <HAL_GPIO_WritePin>
          LOGGER_INFO("LED %s APAGADO", ledColorToStr(hao->color));
 80051c0:	f7ff fa82 	bl	80046c8 <vPortEnterCritical>
 80051c4:	4b77      	ldr	r3, [pc, #476]	@ (80053a4 <task_+0x2e8>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a77      	ldr	r2, [pc, #476]	@ (80053a8 <task_+0x2ec>)
 80051ca:	213f      	movs	r1, #63	@ 0x3f
 80051cc:	4618      	mov	r0, r3
 80051ce:	f000 ff17 	bl	8006000 <sniprintf>
 80051d2:	4603      	mov	r3, r0
 80051d4:	4a75      	ldr	r2, [pc, #468]	@ (80053ac <task_+0x2f0>)
 80051d6:	6013      	str	r3, [r2, #0]
 80051d8:	4b72      	ldr	r3, [pc, #456]	@ (80053a4 <task_+0x2e8>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4618      	mov	r0, r3
 80051de:	f7ff fdc5 	bl	8004d6c <logger_log_print_>
 80051e2:	f7ff faa3 	bl	800472c <vPortExitCritical>
 80051e6:	f7ff fa6f 	bl	80046c8 <vPortEnterCritical>
 80051ea:	4b6e      	ldr	r3, [pc, #440]	@ (80053a4 <task_+0x2e8>)
 80051ec:	681c      	ldr	r4, [r3, #0]
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	4618      	mov	r0, r3
 80051f4:	f7ff ff3e 	bl	8005074 <ledColorToStr>
 80051f8:	4603      	mov	r3, r0
 80051fa:	4a6f      	ldr	r2, [pc, #444]	@ (80053b8 <task_+0x2fc>)
 80051fc:	213f      	movs	r1, #63	@ 0x3f
 80051fe:	4620      	mov	r0, r4
 8005200:	f000 fefe 	bl	8006000 <sniprintf>
 8005204:	4603      	mov	r3, r0
 8005206:	4a69      	ldr	r2, [pc, #420]	@ (80053ac <task_+0x2f0>)
 8005208:	6013      	str	r3, [r2, #0]
 800520a:	4b66      	ldr	r3, [pc, #408]	@ (80053a4 <task_+0x2e8>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4618      	mov	r0, r3
 8005210:	f7ff fdac 	bl	8004d6c <logger_log_print_>
 8005214:	f7ff fa8a 	bl	800472c <vPortExitCritical>
 8005218:	f7ff fa56 	bl	80046c8 <vPortEnterCritical>
 800521c:	4b61      	ldr	r3, [pc, #388]	@ (80053a4 <task_+0x2e8>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a64      	ldr	r2, [pc, #400]	@ (80053b4 <task_+0x2f8>)
 8005222:	213f      	movs	r1, #63	@ 0x3f
 8005224:	4618      	mov	r0, r3
 8005226:	f000 feeb 	bl	8006000 <sniprintf>
 800522a:	4603      	mov	r3, r0
 800522c:	4a5f      	ldr	r2, [pc, #380]	@ (80053ac <task_+0x2f0>)
 800522e:	6013      	str	r3, [r2, #0]
 8005230:	4b5c      	ldr	r3, [pc, #368]	@ (80053a4 <task_+0x2e8>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4618      	mov	r0, r3
 8005236:	f7ff fd99 	bl	8004d6c <logger_log_print_>
 800523a:	f7ff fa77 	bl	800472c <vPortExitCritical>
          msg.callback(msg.id);
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	4610      	mov	r0, r2
 8005244:	4798      	blx	r3
          break;
 8005246:	e0a7      	b.n	8005398 <task_+0x2dc>
          HAL_GPIO_WritePin(led_port_[hao->color], led_pin_[hao->color], GPIO_PIN_SET);
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	781b      	ldrb	r3, [r3, #0]
 800524c:	461a      	mov	r2, r3
 800524e:	4b53      	ldr	r3, [pc, #332]	@ (800539c <task_+0x2e0>)
 8005250:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	781b      	ldrb	r3, [r3, #0]
 8005258:	461a      	mov	r2, r3
 800525a:	4b51      	ldr	r3, [pc, #324]	@ (80053a0 <task_+0x2e4>)
 800525c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005260:	2201      	movs	r2, #1
 8005262:	4619      	mov	r1, r3
 8005264:	f7fc f80a 	bl	800127c <HAL_GPIO_WritePin>
          LOGGER_INFO("LED %s ENCENDIDO", ledColorToStr(hao->color));
 8005268:	f7ff fa2e 	bl	80046c8 <vPortEnterCritical>
 800526c:	4b4d      	ldr	r3, [pc, #308]	@ (80053a4 <task_+0x2e8>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a4d      	ldr	r2, [pc, #308]	@ (80053a8 <task_+0x2ec>)
 8005272:	213f      	movs	r1, #63	@ 0x3f
 8005274:	4618      	mov	r0, r3
 8005276:	f000 fec3 	bl	8006000 <sniprintf>
 800527a:	4603      	mov	r3, r0
 800527c:	4a4b      	ldr	r2, [pc, #300]	@ (80053ac <task_+0x2f0>)
 800527e:	6013      	str	r3, [r2, #0]
 8005280:	4b48      	ldr	r3, [pc, #288]	@ (80053a4 <task_+0x2e8>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4618      	mov	r0, r3
 8005286:	f7ff fd71 	bl	8004d6c <logger_log_print_>
 800528a:	f7ff fa4f 	bl	800472c <vPortExitCritical>
 800528e:	f7ff fa1b 	bl	80046c8 <vPortEnterCritical>
 8005292:	4b44      	ldr	r3, [pc, #272]	@ (80053a4 <task_+0x2e8>)
 8005294:	681c      	ldr	r4, [r3, #0]
 8005296:	69fb      	ldr	r3, [r7, #28]
 8005298:	781b      	ldrb	r3, [r3, #0]
 800529a:	4618      	mov	r0, r3
 800529c:	f7ff feea 	bl	8005074 <ledColorToStr>
 80052a0:	4603      	mov	r3, r0
 80052a2:	4a43      	ldr	r2, [pc, #268]	@ (80053b0 <task_+0x2f4>)
 80052a4:	213f      	movs	r1, #63	@ 0x3f
 80052a6:	4620      	mov	r0, r4
 80052a8:	f000 feaa 	bl	8006000 <sniprintf>
 80052ac:	4603      	mov	r3, r0
 80052ae:	4a3f      	ldr	r2, [pc, #252]	@ (80053ac <task_+0x2f0>)
 80052b0:	6013      	str	r3, [r2, #0]
 80052b2:	4b3c      	ldr	r3, [pc, #240]	@ (80053a4 <task_+0x2e8>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4618      	mov	r0, r3
 80052b8:	f7ff fd58 	bl	8004d6c <logger_log_print_>
 80052bc:	f7ff fa36 	bl	800472c <vPortExitCritical>
 80052c0:	f7ff fa02 	bl	80046c8 <vPortEnterCritical>
 80052c4:	4b37      	ldr	r3, [pc, #220]	@ (80053a4 <task_+0x2e8>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a3a      	ldr	r2, [pc, #232]	@ (80053b4 <task_+0x2f8>)
 80052ca:	213f      	movs	r1, #63	@ 0x3f
 80052cc:	4618      	mov	r0, r3
 80052ce:	f000 fe97 	bl	8006000 <sniprintf>
 80052d2:	4603      	mov	r3, r0
 80052d4:	4a35      	ldr	r2, [pc, #212]	@ (80053ac <task_+0x2f0>)
 80052d6:	6013      	str	r3, [r2, #0]
 80052d8:	4b32      	ldr	r3, [pc, #200]	@ (80053a4 <task_+0x2e8>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4618      	mov	r0, r3
 80052de:	f7ff fd45 	bl	8004d6c <logger_log_print_>
 80052e2:	f7ff fa23 	bl	800472c <vPortExitCritical>
          vTaskDelay((TickType_t)((msg.value) / portTICK_PERIOD_MS));
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	4618      	mov	r0, r3
 80052ea:	f7fe fb51 	bl	8003990 <vTaskDelay>
          HAL_GPIO_WritePin(led_port_[hao->color], led_pin_[hao->color], GPIO_PIN_RESET);
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	781b      	ldrb	r3, [r3, #0]
 80052f2:	461a      	mov	r2, r3
 80052f4:	4b29      	ldr	r3, [pc, #164]	@ (800539c <task_+0x2e0>)
 80052f6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	781b      	ldrb	r3, [r3, #0]
 80052fe:	461a      	mov	r2, r3
 8005300:	4b27      	ldr	r3, [pc, #156]	@ (80053a0 <task_+0x2e4>)
 8005302:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005306:	2200      	movs	r2, #0
 8005308:	4619      	mov	r1, r3
 800530a:	f7fb ffb7 	bl	800127c <HAL_GPIO_WritePin>
          LOGGER_INFO("LED %s APAGADO", ledColorToStr(hao->color));
 800530e:	f7ff f9db 	bl	80046c8 <vPortEnterCritical>
 8005312:	4b24      	ldr	r3, [pc, #144]	@ (80053a4 <task_+0x2e8>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a24      	ldr	r2, [pc, #144]	@ (80053a8 <task_+0x2ec>)
 8005318:	213f      	movs	r1, #63	@ 0x3f
 800531a:	4618      	mov	r0, r3
 800531c:	f000 fe70 	bl	8006000 <sniprintf>
 8005320:	4603      	mov	r3, r0
 8005322:	4a22      	ldr	r2, [pc, #136]	@ (80053ac <task_+0x2f0>)
 8005324:	6013      	str	r3, [r2, #0]
 8005326:	4b1f      	ldr	r3, [pc, #124]	@ (80053a4 <task_+0x2e8>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4618      	mov	r0, r3
 800532c:	f7ff fd1e 	bl	8004d6c <logger_log_print_>
 8005330:	f7ff f9fc 	bl	800472c <vPortExitCritical>
 8005334:	f7ff f9c8 	bl	80046c8 <vPortEnterCritical>
 8005338:	4b1a      	ldr	r3, [pc, #104]	@ (80053a4 <task_+0x2e8>)
 800533a:	681c      	ldr	r4, [r3, #0]
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	781b      	ldrb	r3, [r3, #0]
 8005340:	4618      	mov	r0, r3
 8005342:	f7ff fe97 	bl	8005074 <ledColorToStr>
 8005346:	4603      	mov	r3, r0
 8005348:	4a1b      	ldr	r2, [pc, #108]	@ (80053b8 <task_+0x2fc>)
 800534a:	213f      	movs	r1, #63	@ 0x3f
 800534c:	4620      	mov	r0, r4
 800534e:	f000 fe57 	bl	8006000 <sniprintf>
 8005352:	4603      	mov	r3, r0
 8005354:	4a15      	ldr	r2, [pc, #84]	@ (80053ac <task_+0x2f0>)
 8005356:	6013      	str	r3, [r2, #0]
 8005358:	4b12      	ldr	r3, [pc, #72]	@ (80053a4 <task_+0x2e8>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4618      	mov	r0, r3
 800535e:	f7ff fd05 	bl	8004d6c <logger_log_print_>
 8005362:	f7ff f9e3 	bl	800472c <vPortExitCritical>
 8005366:	f7ff f9af 	bl	80046c8 <vPortEnterCritical>
 800536a:	4b0e      	ldr	r3, [pc, #56]	@ (80053a4 <task_+0x2e8>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a11      	ldr	r2, [pc, #68]	@ (80053b4 <task_+0x2f8>)
 8005370:	213f      	movs	r1, #63	@ 0x3f
 8005372:	4618      	mov	r0, r3
 8005374:	f000 fe44 	bl	8006000 <sniprintf>
 8005378:	4603      	mov	r3, r0
 800537a:	4a0c      	ldr	r2, [pc, #48]	@ (80053ac <task_+0x2f0>)
 800537c:	6013      	str	r3, [r2, #0]
 800537e:	4b09      	ldr	r3, [pc, #36]	@ (80053a4 <task_+0x2e8>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4618      	mov	r0, r3
 8005384:	f7ff fcf2 	bl	8004d6c <logger_log_print_>
 8005388:	f7ff f9d0 	bl	800472c <vPortExitCritical>
          msg.callback(msg.id);
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	4610      	mov	r0, r2
 8005392:	4798      	blx	r3
          break;
 8005394:	e000      	b.n	8005398 <task_+0x2dc>
          break;
 8005396:	bf00      	nop
  {
 8005398:	e696      	b.n	80050c8 <task_+0xc>
 800539a:	bf00      	nop
 800539c:	20000010 	.word	0x20000010
 80053a0:	2000001c 	.word	0x2000001c
 80053a4:	080070a8 	.word	0x080070a8
 80053a8:	0800700c 	.word	0x0800700c
 80053ac:	200041a0 	.word	0x200041a0
 80053b0:	08007014 	.word	0x08007014
 80053b4:	08007028 	.word	0x08007028
 80053b8:	0800702c 	.word	0x0800702c

080053bc <ao_led_send>:
}

/********************** external functions definition ************************/

bool ao_led_send(ao_led_handle_t* hao, ao_led_message_t* msg)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b082      	sub	sp, #8
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
  return (pdPASS == xQueueSend(hao->hqueue, (void*)msg, 0));
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6858      	ldr	r0, [r3, #4]
 80053ca:	2300      	movs	r3, #0
 80053cc:	2200      	movs	r2, #0
 80053ce:	6839      	ldr	r1, [r7, #0]
 80053d0:	f7fd fe40 	bl	8003054 <xQueueGenericSend>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	bf0c      	ite	eq
 80053da:	2301      	moveq	r3, #1
 80053dc:	2300      	movne	r3, #0
 80053de:	b2db      	uxtb	r3, r3
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3708      	adds	r7, #8
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}

080053e8 <ao_led_init>:

void ao_led_init(ao_led_handle_t* hao, ao_led_color color)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b086      	sub	sp, #24
 80053ec:	af02      	add	r7, sp, #8
 80053ee:	6078      	str	r0, [r7, #4]
 80053f0:	460b      	mov	r3, r1
 80053f2:	70fb      	strb	r3, [r7, #3]
  hao->color = color;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	78fa      	ldrb	r2, [r7, #3]
 80053f8:	701a      	strb	r2, [r3, #0]

  hao->hqueue = xQueueCreate(QUEUE_LENGTH_, QUEUE_ITEM_SIZE_);
 80053fa:	2200      	movs	r2, #0
 80053fc:	2110      	movs	r1, #16
 80053fe:	2001      	movs	r0, #1
 8005400:	f7fd fdca 	bl	8002f98 <xQueueGenericCreate>
 8005404:	4602      	mov	r2, r0
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	605a      	str	r2, [r3, #4]
  while(NULL == hao->hqueue)
 800540a:	bf00      	nop
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d0fb      	beq.n	800540c <ao_led_init+0x24>
  {
    // error
  }

  BaseType_t status;
  status = xTaskCreate(task_, "task_ao_led", 128, (void* const)hao, tskIDLE_PRIORITY, NULL);
 8005414:	2300      	movs	r3, #0
 8005416:	9301      	str	r3, [sp, #4]
 8005418:	2300      	movs	r3, #0
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2280      	movs	r2, #128	@ 0x80
 8005420:	4906      	ldr	r1, [pc, #24]	@ (800543c <ao_led_init+0x54>)
 8005422:	4807      	ldr	r0, [pc, #28]	@ (8005440 <ao_led_init+0x58>)
 8005424:	f7fe f96a 	bl	80036fc <xTaskCreate>
 8005428:	60f8      	str	r0, [r7, #12]
  while (pdPASS != status)
 800542a:	bf00      	nop
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2b01      	cmp	r3, #1
 8005430:	d1fc      	bne.n	800542c <ao_led_init+0x44>
  {
    // error
  }
}
 8005432:	bf00      	nop
 8005434:	bf00      	nop
 8005436:	3710      	adds	r7, #16
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}
 800543c:	0800703c 	.word	0x0800703c
 8005440:	080050bd 	.word	0x080050bd

08005444 <callback_>:
extern ao_led_handle_t led_blue;

/********************** internal functions definition ************************/

static void callback_(int id)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b082      	sub	sp, #8
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  LOGGER_INFO("callback: %d", id);
 800544c:	f7ff f93c 	bl	80046c8 <vPortEnterCritical>
 8005450:	4b1d      	ldr	r3, [pc, #116]	@ (80054c8 <callback_+0x84>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a1d      	ldr	r2, [pc, #116]	@ (80054cc <callback_+0x88>)
 8005456:	213f      	movs	r1, #63	@ 0x3f
 8005458:	4618      	mov	r0, r3
 800545a:	f000 fdd1 	bl	8006000 <sniprintf>
 800545e:	4603      	mov	r3, r0
 8005460:	4a1b      	ldr	r2, [pc, #108]	@ (80054d0 <callback_+0x8c>)
 8005462:	6013      	str	r3, [r2, #0]
 8005464:	4b18      	ldr	r3, [pc, #96]	@ (80054c8 <callback_+0x84>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4618      	mov	r0, r3
 800546a:	f7ff fc7f 	bl	8004d6c <logger_log_print_>
 800546e:	f7ff f95d 	bl	800472c <vPortExitCritical>
 8005472:	f7ff f929 	bl	80046c8 <vPortEnterCritical>
 8005476:	4b14      	ldr	r3, [pc, #80]	@ (80054c8 <callback_+0x84>)
 8005478:	6818      	ldr	r0, [r3, #0]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	4a15      	ldr	r2, [pc, #84]	@ (80054d4 <callback_+0x90>)
 800547e:	213f      	movs	r1, #63	@ 0x3f
 8005480:	f000 fdbe 	bl	8006000 <sniprintf>
 8005484:	4603      	mov	r3, r0
 8005486:	4a12      	ldr	r2, [pc, #72]	@ (80054d0 <callback_+0x8c>)
 8005488:	6013      	str	r3, [r2, #0]
 800548a:	4b0f      	ldr	r3, [pc, #60]	@ (80054c8 <callback_+0x84>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4618      	mov	r0, r3
 8005490:	f7ff fc6c 	bl	8004d6c <logger_log_print_>
 8005494:	f7ff f94a 	bl	800472c <vPortExitCritical>
 8005498:	f7ff f916 	bl	80046c8 <vPortEnterCritical>
 800549c:	4b0a      	ldr	r3, [pc, #40]	@ (80054c8 <callback_+0x84>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a0d      	ldr	r2, [pc, #52]	@ (80054d8 <callback_+0x94>)
 80054a2:	213f      	movs	r1, #63	@ 0x3f
 80054a4:	4618      	mov	r0, r3
 80054a6:	f000 fdab 	bl	8006000 <sniprintf>
 80054aa:	4603      	mov	r3, r0
 80054ac:	4a08      	ldr	r2, [pc, #32]	@ (80054d0 <callback_+0x8c>)
 80054ae:	6013      	str	r3, [r2, #0]
 80054b0:	4b05      	ldr	r3, [pc, #20]	@ (80054c8 <callback_+0x84>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4618      	mov	r0, r3
 80054b6:	f7ff fc59 	bl	8004d6c <logger_log_print_>
 80054ba:	f7ff f937 	bl	800472c <vPortExitCritical>
}
 80054be:	bf00      	nop
 80054c0:	3708      	adds	r7, #8
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	080070a8 	.word	0x080070a8
 80054cc:	08007048 	.word	0x08007048
 80054d0:	200041a0 	.word	0x200041a0
 80054d4:	08007050 	.word	0x08007050
 80054d8:	08007060 	.word	0x08007060

080054dc <task_>:

static void task_(void *argument)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b08c      	sub	sp, #48	@ 0x30
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  int id = 0;
 80054e4:	2300      	movs	r3, #0
 80054e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ao_led_message_t led_msg_init;
  led_msg_init.callback = callback_;
 80054e8:	4b80      	ldr	r3, [pc, #512]	@ (80056ec <task_+0x210>)
 80054ea:	623b      	str	r3, [r7, #32]
  led_msg_init.id = id;
 80054ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054ee:	61fb      	str	r3, [r7, #28]
  led_msg_init.action = AO_LED_MESSAGE_OFF;
 80054f0:	2301      	movs	r3, #1
 80054f2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  led_msg_init.value = 1000;
 80054f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80054fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  ao_led_send(&led_red, &led_msg_init);
 80054fc:	f107 031c 	add.w	r3, r7, #28
 8005500:	4619      	mov	r1, r3
 8005502:	487b      	ldr	r0, [pc, #492]	@ (80056f0 <task_+0x214>)
 8005504:	f7ff ff5a 	bl	80053bc <ao_led_send>
  ao_led_send(&led_green, &led_msg_init);
 8005508:	f107 031c 	add.w	r3, r7, #28
 800550c:	4619      	mov	r1, r3
 800550e:	4879      	ldr	r0, [pc, #484]	@ (80056f4 <task_+0x218>)
 8005510:	f7ff ff54 	bl	80053bc <ao_led_send>
  ao_led_send(&led_blue, &led_msg_init);
 8005514:	f107 031c 	add.w	r3, r7, #28
 8005518:	4619      	mov	r1, r3
 800551a:	4877      	ldr	r0, [pc, #476]	@ (80056f8 <task_+0x21c>)
 800551c:	f7ff ff4e 	bl	80053bc <ao_led_send>

  while (true)
  {
    ao_led_message_t led_msg;
    led_msg.callback = callback_;
 8005520:	4b72      	ldr	r3, [pc, #456]	@ (80056ec <task_+0x210>)
 8005522:	613b      	str	r3, [r7, #16]
    led_msg.id = ++id;
 8005524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005526:	3301      	adds	r3, #1
 8005528:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800552a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800552c:	60fb      	str	r3, [r7, #12]
    led_msg.action = AO_LED_MESSAGE_BLINK;
 800552e:	2302      	movs	r3, #2
 8005530:	753b      	strb	r3, [r7, #20]
    led_msg.value = 1000;
 8005532:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005536:	61bb      	str	r3, [r7, #24]

    msg_event_t event_msg;

    if (pdPASS == xQueueReceive(hao_.hqueue, &event_msg, portMAX_DELAY))
 8005538:	4b70      	ldr	r3, [pc, #448]	@ (80056fc <task_+0x220>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f107 010b 	add.w	r1, r7, #11
 8005540:	f04f 32ff 	mov.w	r2, #4294967295
 8005544:	4618      	mov	r0, r3
 8005546:	f7fd fe87 	bl	8003258 <xQueueReceive>
 800554a:	4603      	mov	r3, r0
 800554c:	2b01      	cmp	r3, #1
 800554e:	d1e7      	bne.n	8005520 <task_+0x44>
    {
      switch (event_msg)
 8005550:	7afb      	ldrb	r3, [r7, #11]
 8005552:	2b02      	cmp	r3, #2
 8005554:	f000 8088 	beq.w	8005668 <task_+0x18c>
 8005558:	2b02      	cmp	r3, #2
 800555a:	f300 80c5 	bgt.w	80056e8 <task_+0x20c>
 800555e:	2b00      	cmp	r3, #0
 8005560:	d002      	beq.n	8005568 <task_+0x8c>
 8005562:	2b01      	cmp	r3, #1
 8005564:	d040      	beq.n	80055e8 <task_+0x10c>
        case MSG_EVENT_BUTTON_LONG:
          LOGGER_INFO("led blue");
          ao_led_send(&led_blue, &led_msg);
          break;
        default:
          break;
 8005566:	e0bf      	b.n	80056e8 <task_+0x20c>
          LOGGER_INFO("led red");
 8005568:	f7ff f8ae 	bl	80046c8 <vPortEnterCritical>
 800556c:	4b64      	ldr	r3, [pc, #400]	@ (8005700 <task_+0x224>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a64      	ldr	r2, [pc, #400]	@ (8005704 <task_+0x228>)
 8005572:	213f      	movs	r1, #63	@ 0x3f
 8005574:	4618      	mov	r0, r3
 8005576:	f000 fd43 	bl	8006000 <sniprintf>
 800557a:	4603      	mov	r3, r0
 800557c:	4a62      	ldr	r2, [pc, #392]	@ (8005708 <task_+0x22c>)
 800557e:	6013      	str	r3, [r2, #0]
 8005580:	4b5f      	ldr	r3, [pc, #380]	@ (8005700 <task_+0x224>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4618      	mov	r0, r3
 8005586:	f7ff fbf1 	bl	8004d6c <logger_log_print_>
 800558a:	f7ff f8cf 	bl	800472c <vPortExitCritical>
 800558e:	f7ff f89b 	bl	80046c8 <vPortEnterCritical>
 8005592:	4b5b      	ldr	r3, [pc, #364]	@ (8005700 <task_+0x224>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a5d      	ldr	r2, [pc, #372]	@ (800570c <task_+0x230>)
 8005598:	213f      	movs	r1, #63	@ 0x3f
 800559a:	4618      	mov	r0, r3
 800559c:	f000 fd30 	bl	8006000 <sniprintf>
 80055a0:	4603      	mov	r3, r0
 80055a2:	4a59      	ldr	r2, [pc, #356]	@ (8005708 <task_+0x22c>)
 80055a4:	6013      	str	r3, [r2, #0]
 80055a6:	4b56      	ldr	r3, [pc, #344]	@ (8005700 <task_+0x224>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4618      	mov	r0, r3
 80055ac:	f7ff fbde 	bl	8004d6c <logger_log_print_>
 80055b0:	f7ff f8bc 	bl	800472c <vPortExitCritical>
 80055b4:	f7ff f888 	bl	80046c8 <vPortEnterCritical>
 80055b8:	4b51      	ldr	r3, [pc, #324]	@ (8005700 <task_+0x224>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a54      	ldr	r2, [pc, #336]	@ (8005710 <task_+0x234>)
 80055be:	213f      	movs	r1, #63	@ 0x3f
 80055c0:	4618      	mov	r0, r3
 80055c2:	f000 fd1d 	bl	8006000 <sniprintf>
 80055c6:	4603      	mov	r3, r0
 80055c8:	4a4f      	ldr	r2, [pc, #316]	@ (8005708 <task_+0x22c>)
 80055ca:	6013      	str	r3, [r2, #0]
 80055cc:	4b4c      	ldr	r3, [pc, #304]	@ (8005700 <task_+0x224>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4618      	mov	r0, r3
 80055d2:	f7ff fbcb 	bl	8004d6c <logger_log_print_>
 80055d6:	f7ff f8a9 	bl	800472c <vPortExitCritical>
          ao_led_send(&led_red, &led_msg);
 80055da:	f107 030c 	add.w	r3, r7, #12
 80055de:	4619      	mov	r1, r3
 80055e0:	4843      	ldr	r0, [pc, #268]	@ (80056f0 <task_+0x214>)
 80055e2:	f7ff feeb 	bl	80053bc <ao_led_send>
          break;
 80055e6:	e080      	b.n	80056ea <task_+0x20e>
          LOGGER_INFO("led green");
 80055e8:	f7ff f86e 	bl	80046c8 <vPortEnterCritical>
 80055ec:	4b44      	ldr	r3, [pc, #272]	@ (8005700 <task_+0x224>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a44      	ldr	r2, [pc, #272]	@ (8005704 <task_+0x228>)
 80055f2:	213f      	movs	r1, #63	@ 0x3f
 80055f4:	4618      	mov	r0, r3
 80055f6:	f000 fd03 	bl	8006000 <sniprintf>
 80055fa:	4603      	mov	r3, r0
 80055fc:	4a42      	ldr	r2, [pc, #264]	@ (8005708 <task_+0x22c>)
 80055fe:	6013      	str	r3, [r2, #0]
 8005600:	4b3f      	ldr	r3, [pc, #252]	@ (8005700 <task_+0x224>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4618      	mov	r0, r3
 8005606:	f7ff fbb1 	bl	8004d6c <logger_log_print_>
 800560a:	f7ff f88f 	bl	800472c <vPortExitCritical>
 800560e:	f7ff f85b 	bl	80046c8 <vPortEnterCritical>
 8005612:	4b3b      	ldr	r3, [pc, #236]	@ (8005700 <task_+0x224>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a3f      	ldr	r2, [pc, #252]	@ (8005714 <task_+0x238>)
 8005618:	213f      	movs	r1, #63	@ 0x3f
 800561a:	4618      	mov	r0, r3
 800561c:	f000 fcf0 	bl	8006000 <sniprintf>
 8005620:	4603      	mov	r3, r0
 8005622:	4a39      	ldr	r2, [pc, #228]	@ (8005708 <task_+0x22c>)
 8005624:	6013      	str	r3, [r2, #0]
 8005626:	4b36      	ldr	r3, [pc, #216]	@ (8005700 <task_+0x224>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4618      	mov	r0, r3
 800562c:	f7ff fb9e 	bl	8004d6c <logger_log_print_>
 8005630:	f7ff f87c 	bl	800472c <vPortExitCritical>
 8005634:	f7ff f848 	bl	80046c8 <vPortEnterCritical>
 8005638:	4b31      	ldr	r3, [pc, #196]	@ (8005700 <task_+0x224>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a34      	ldr	r2, [pc, #208]	@ (8005710 <task_+0x234>)
 800563e:	213f      	movs	r1, #63	@ 0x3f
 8005640:	4618      	mov	r0, r3
 8005642:	f000 fcdd 	bl	8006000 <sniprintf>
 8005646:	4603      	mov	r3, r0
 8005648:	4a2f      	ldr	r2, [pc, #188]	@ (8005708 <task_+0x22c>)
 800564a:	6013      	str	r3, [r2, #0]
 800564c:	4b2c      	ldr	r3, [pc, #176]	@ (8005700 <task_+0x224>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4618      	mov	r0, r3
 8005652:	f7ff fb8b 	bl	8004d6c <logger_log_print_>
 8005656:	f7ff f869 	bl	800472c <vPortExitCritical>
          ao_led_send(&led_green, &led_msg);
 800565a:	f107 030c 	add.w	r3, r7, #12
 800565e:	4619      	mov	r1, r3
 8005660:	4824      	ldr	r0, [pc, #144]	@ (80056f4 <task_+0x218>)
 8005662:	f7ff feab 	bl	80053bc <ao_led_send>
          break;
 8005666:	e040      	b.n	80056ea <task_+0x20e>
          LOGGER_INFO("led blue");
 8005668:	f7ff f82e 	bl	80046c8 <vPortEnterCritical>
 800566c:	4b24      	ldr	r3, [pc, #144]	@ (8005700 <task_+0x224>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a24      	ldr	r2, [pc, #144]	@ (8005704 <task_+0x228>)
 8005672:	213f      	movs	r1, #63	@ 0x3f
 8005674:	4618      	mov	r0, r3
 8005676:	f000 fcc3 	bl	8006000 <sniprintf>
 800567a:	4603      	mov	r3, r0
 800567c:	4a22      	ldr	r2, [pc, #136]	@ (8005708 <task_+0x22c>)
 800567e:	6013      	str	r3, [r2, #0]
 8005680:	4b1f      	ldr	r3, [pc, #124]	@ (8005700 <task_+0x224>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4618      	mov	r0, r3
 8005686:	f7ff fb71 	bl	8004d6c <logger_log_print_>
 800568a:	f7ff f84f 	bl	800472c <vPortExitCritical>
 800568e:	f7ff f81b 	bl	80046c8 <vPortEnterCritical>
 8005692:	4b1b      	ldr	r3, [pc, #108]	@ (8005700 <task_+0x224>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a20      	ldr	r2, [pc, #128]	@ (8005718 <task_+0x23c>)
 8005698:	213f      	movs	r1, #63	@ 0x3f
 800569a:	4618      	mov	r0, r3
 800569c:	f000 fcb0 	bl	8006000 <sniprintf>
 80056a0:	4603      	mov	r3, r0
 80056a2:	4a19      	ldr	r2, [pc, #100]	@ (8005708 <task_+0x22c>)
 80056a4:	6013      	str	r3, [r2, #0]
 80056a6:	4b16      	ldr	r3, [pc, #88]	@ (8005700 <task_+0x224>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4618      	mov	r0, r3
 80056ac:	f7ff fb5e 	bl	8004d6c <logger_log_print_>
 80056b0:	f7ff f83c 	bl	800472c <vPortExitCritical>
 80056b4:	f7ff f808 	bl	80046c8 <vPortEnterCritical>
 80056b8:	4b11      	ldr	r3, [pc, #68]	@ (8005700 <task_+0x224>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a14      	ldr	r2, [pc, #80]	@ (8005710 <task_+0x234>)
 80056be:	213f      	movs	r1, #63	@ 0x3f
 80056c0:	4618      	mov	r0, r3
 80056c2:	f000 fc9d 	bl	8006000 <sniprintf>
 80056c6:	4603      	mov	r3, r0
 80056c8:	4a0f      	ldr	r2, [pc, #60]	@ (8005708 <task_+0x22c>)
 80056ca:	6013      	str	r3, [r2, #0]
 80056cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005700 <task_+0x224>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4618      	mov	r0, r3
 80056d2:	f7ff fb4b 	bl	8004d6c <logger_log_print_>
 80056d6:	f7ff f829 	bl	800472c <vPortExitCritical>
          ao_led_send(&led_blue, &led_msg);
 80056da:	f107 030c 	add.w	r3, r7, #12
 80056de:	4619      	mov	r1, r3
 80056e0:	4805      	ldr	r0, [pc, #20]	@ (80056f8 <task_+0x21c>)
 80056e2:	f7ff fe6b 	bl	80053bc <ao_led_send>
          break;
 80056e6:	e000      	b.n	80056ea <task_+0x20e>
          break;
 80056e8:	bf00      	nop
  {
 80056ea:	e719      	b.n	8005520 <task_+0x44>
 80056ec:	08005445 	.word	0x08005445
 80056f0:	20004148 	.word	0x20004148
 80056f4:	20004150 	.word	0x20004150
 80056f8:	20004158 	.word	0x20004158
 80056fc:	200041a8 	.word	0x200041a8
 8005700:	080070a8 	.word	0x080070a8
 8005704:	08007048 	.word	0x08007048
 8005708:	200041a0 	.word	0x200041a0
 800570c:	08007064 	.word	0x08007064
 8005710:	08007060 	.word	0x08007060
 8005714:	0800706c 	.word	0x0800706c
 8005718:	08007078 	.word	0x08007078

0800571c <ao_ui_send_event>:
}

/********************** external functions PULSEdefinition ************************/

bool ao_ui_send_event(msg_event_t msg)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
 8005722:	4603      	mov	r3, r0
 8005724:	71fb      	strb	r3, [r7, #7]
  return (pdPASS == xQueueSend(hao_.hqueue, (void*)&msg, 0));
 8005726:	4b08      	ldr	r3, [pc, #32]	@ (8005748 <ao_ui_send_event+0x2c>)
 8005728:	6818      	ldr	r0, [r3, #0]
 800572a:	1df9      	adds	r1, r7, #7
 800572c:	2300      	movs	r3, #0
 800572e:	2200      	movs	r2, #0
 8005730:	f7fd fc90 	bl	8003054 <xQueueGenericSend>
 8005734:	4603      	mov	r3, r0
 8005736:	2b01      	cmp	r3, #1
 8005738:	bf0c      	ite	eq
 800573a:	2301      	moveq	r3, #1
 800573c:	2300      	movne	r3, #0
 800573e:	b2db      	uxtb	r3, r3
}
 8005740:	4618      	mov	r0, r3
 8005742:	3708      	adds	r7, #8
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	200041a8 	.word	0x200041a8

0800574c <ao_ui_init>:

void ao_ui_init(void)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b084      	sub	sp, #16
 8005750:	af02      	add	r7, sp, #8
  hao_.hqueue = xQueueCreate(QUEUE_LENGTH_, QUEUE_ITEM_SIZE_);
 8005752:	2200      	movs	r2, #0
 8005754:	2101      	movs	r1, #1
 8005756:	2001      	movs	r0, #1
 8005758:	f7fd fc1e 	bl	8002f98 <xQueueGenericCreate>
 800575c:	4603      	mov	r3, r0
 800575e:	4a0d      	ldr	r2, [pc, #52]	@ (8005794 <ao_ui_init+0x48>)
 8005760:	6013      	str	r3, [r2, #0]
  while(NULL == hao_.hqueue)
 8005762:	bf00      	nop
 8005764:	4b0b      	ldr	r3, [pc, #44]	@ (8005794 <ao_ui_init+0x48>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d0fb      	beq.n	8005764 <ao_ui_init+0x18>
  {
    // error
  }

  BaseType_t status;
  status = xTaskCreate(task_, "task_ao_ui", 128, NULL, tskIDLE_PRIORITY, NULL);
 800576c:	2300      	movs	r3, #0
 800576e:	9301      	str	r3, [sp, #4]
 8005770:	2300      	movs	r3, #0
 8005772:	9300      	str	r3, [sp, #0]
 8005774:	2300      	movs	r3, #0
 8005776:	2280      	movs	r2, #128	@ 0x80
 8005778:	4907      	ldr	r1, [pc, #28]	@ (8005798 <ao_ui_init+0x4c>)
 800577a:	4808      	ldr	r0, [pc, #32]	@ (800579c <ao_ui_init+0x50>)
 800577c:	f7fd ffbe 	bl	80036fc <xTaskCreate>
 8005780:	6078      	str	r0, [r7, #4]
  while (pdPASS != status)
 8005782:	bf00      	nop
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2b01      	cmp	r3, #1
 8005788:	d1fc      	bne.n	8005784 <ao_ui_init+0x38>
  {
    // error
  }
}
 800578a:	bf00      	nop
 800578c:	bf00      	nop
 800578e:	3708      	adds	r7, #8
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}
 8005794:	200041a8 	.word	0x200041a8
 8005798:	08007084 	.word	0x08007084
 800579c:	080054dd 	.word	0x080054dd

080057a0 <findslot>:
 80057a0:	4b0a      	ldr	r3, [pc, #40]	@ (80057cc <findslot+0x2c>)
 80057a2:	b510      	push	{r4, lr}
 80057a4:	4604      	mov	r4, r0
 80057a6:	6818      	ldr	r0, [r3, #0]
 80057a8:	b118      	cbz	r0, 80057b2 <findslot+0x12>
 80057aa:	6a03      	ldr	r3, [r0, #32]
 80057ac:	b90b      	cbnz	r3, 80057b2 <findslot+0x12>
 80057ae:	f000 fbdf 	bl	8005f70 <__sinit>
 80057b2:	2c13      	cmp	r4, #19
 80057b4:	d807      	bhi.n	80057c6 <findslot+0x26>
 80057b6:	4806      	ldr	r0, [pc, #24]	@ (80057d0 <findslot+0x30>)
 80057b8:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 80057bc:	3201      	adds	r2, #1
 80057be:	d002      	beq.n	80057c6 <findslot+0x26>
 80057c0:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 80057c4:	bd10      	pop	{r4, pc}
 80057c6:	2000      	movs	r0, #0
 80057c8:	e7fc      	b.n	80057c4 <findslot+0x24>
 80057ca:	bf00      	nop
 80057cc:	20000038 	.word	0x20000038
 80057d0:	200041b8 	.word	0x200041b8

080057d4 <error>:
 80057d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057d6:	4604      	mov	r4, r0
 80057d8:	f000 fcda 	bl	8006190 <__errno>
 80057dc:	2613      	movs	r6, #19
 80057de:	4605      	mov	r5, r0
 80057e0:	2700      	movs	r7, #0
 80057e2:	4630      	mov	r0, r6
 80057e4:	4639      	mov	r1, r7
 80057e6:	beab      	bkpt	0x00ab
 80057e8:	4606      	mov	r6, r0
 80057ea:	602e      	str	r6, [r5, #0]
 80057ec:	4620      	mov	r0, r4
 80057ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080057f0 <checkerror>:
 80057f0:	1c43      	adds	r3, r0, #1
 80057f2:	d101      	bne.n	80057f8 <checkerror+0x8>
 80057f4:	f7ff bfee 	b.w	80057d4 <error>
 80057f8:	4770      	bx	lr

080057fa <_swiread>:
 80057fa:	b530      	push	{r4, r5, lr}
 80057fc:	b085      	sub	sp, #20
 80057fe:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8005802:	9203      	str	r2, [sp, #12]
 8005804:	2406      	movs	r4, #6
 8005806:	ad01      	add	r5, sp, #4
 8005808:	4620      	mov	r0, r4
 800580a:	4629      	mov	r1, r5
 800580c:	beab      	bkpt	0x00ab
 800580e:	4604      	mov	r4, r0
 8005810:	4620      	mov	r0, r4
 8005812:	f7ff ffed 	bl	80057f0 <checkerror>
 8005816:	b005      	add	sp, #20
 8005818:	bd30      	pop	{r4, r5, pc}

0800581a <_read>:
 800581a:	b570      	push	{r4, r5, r6, lr}
 800581c:	460e      	mov	r6, r1
 800581e:	4614      	mov	r4, r2
 8005820:	f7ff ffbe 	bl	80057a0 <findslot>
 8005824:	4605      	mov	r5, r0
 8005826:	b930      	cbnz	r0, 8005836 <_read+0x1c>
 8005828:	f000 fcb2 	bl	8006190 <__errno>
 800582c:	2309      	movs	r3, #9
 800582e:	6003      	str	r3, [r0, #0]
 8005830:	f04f 30ff 	mov.w	r0, #4294967295
 8005834:	bd70      	pop	{r4, r5, r6, pc}
 8005836:	6800      	ldr	r0, [r0, #0]
 8005838:	4622      	mov	r2, r4
 800583a:	4631      	mov	r1, r6
 800583c:	f7ff ffdd 	bl	80057fa <_swiread>
 8005840:	1c43      	adds	r3, r0, #1
 8005842:	d0f5      	beq.n	8005830 <_read+0x16>
 8005844:	686b      	ldr	r3, [r5, #4]
 8005846:	1a20      	subs	r0, r4, r0
 8005848:	4403      	add	r3, r0
 800584a:	606b      	str	r3, [r5, #4]
 800584c:	e7f2      	b.n	8005834 <_read+0x1a>

0800584e <_swilseek>:
 800584e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005850:	460c      	mov	r4, r1
 8005852:	4616      	mov	r6, r2
 8005854:	f7ff ffa4 	bl	80057a0 <findslot>
 8005858:	4605      	mov	r5, r0
 800585a:	b940      	cbnz	r0, 800586e <_swilseek+0x20>
 800585c:	f000 fc98 	bl	8006190 <__errno>
 8005860:	2309      	movs	r3, #9
 8005862:	6003      	str	r3, [r0, #0]
 8005864:	f04f 34ff 	mov.w	r4, #4294967295
 8005868:	4620      	mov	r0, r4
 800586a:	b003      	add	sp, #12
 800586c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800586e:	2e02      	cmp	r6, #2
 8005870:	d903      	bls.n	800587a <_swilseek+0x2c>
 8005872:	f000 fc8d 	bl	8006190 <__errno>
 8005876:	2316      	movs	r3, #22
 8005878:	e7f3      	b.n	8005862 <_swilseek+0x14>
 800587a:	2e01      	cmp	r6, #1
 800587c:	d112      	bne.n	80058a4 <_swilseek+0x56>
 800587e:	6843      	ldr	r3, [r0, #4]
 8005880:	18e4      	adds	r4, r4, r3
 8005882:	d4f6      	bmi.n	8005872 <_swilseek+0x24>
 8005884:	682b      	ldr	r3, [r5, #0]
 8005886:	260a      	movs	r6, #10
 8005888:	e9cd 3400 	strd	r3, r4, [sp]
 800588c:	466f      	mov	r7, sp
 800588e:	4630      	mov	r0, r6
 8005890:	4639      	mov	r1, r7
 8005892:	beab      	bkpt	0x00ab
 8005894:	4606      	mov	r6, r0
 8005896:	4630      	mov	r0, r6
 8005898:	f7ff ffaa 	bl	80057f0 <checkerror>
 800589c:	2800      	cmp	r0, #0
 800589e:	dbe1      	blt.n	8005864 <_swilseek+0x16>
 80058a0:	606c      	str	r4, [r5, #4]
 80058a2:	e7e1      	b.n	8005868 <_swilseek+0x1a>
 80058a4:	2e02      	cmp	r6, #2
 80058a6:	6803      	ldr	r3, [r0, #0]
 80058a8:	d1ec      	bne.n	8005884 <_swilseek+0x36>
 80058aa:	9300      	str	r3, [sp, #0]
 80058ac:	260c      	movs	r6, #12
 80058ae:	466f      	mov	r7, sp
 80058b0:	4630      	mov	r0, r6
 80058b2:	4639      	mov	r1, r7
 80058b4:	beab      	bkpt	0x00ab
 80058b6:	4606      	mov	r6, r0
 80058b8:	4630      	mov	r0, r6
 80058ba:	f7ff ff99 	bl	80057f0 <checkerror>
 80058be:	1c43      	adds	r3, r0, #1
 80058c0:	d0d0      	beq.n	8005864 <_swilseek+0x16>
 80058c2:	4404      	add	r4, r0
 80058c4:	e7de      	b.n	8005884 <_swilseek+0x36>

080058c6 <_lseek>:
 80058c6:	f7ff bfc2 	b.w	800584e <_swilseek>

080058ca <_swiwrite>:
 80058ca:	b530      	push	{r4, r5, lr}
 80058cc:	b085      	sub	sp, #20
 80058ce:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80058d2:	9203      	str	r2, [sp, #12]
 80058d4:	2405      	movs	r4, #5
 80058d6:	ad01      	add	r5, sp, #4
 80058d8:	4620      	mov	r0, r4
 80058da:	4629      	mov	r1, r5
 80058dc:	beab      	bkpt	0x00ab
 80058de:	4604      	mov	r4, r0
 80058e0:	4620      	mov	r0, r4
 80058e2:	f7ff ff85 	bl	80057f0 <checkerror>
 80058e6:	b005      	add	sp, #20
 80058e8:	bd30      	pop	{r4, r5, pc}

080058ea <_write>:
 80058ea:	b570      	push	{r4, r5, r6, lr}
 80058ec:	460e      	mov	r6, r1
 80058ee:	4615      	mov	r5, r2
 80058f0:	f7ff ff56 	bl	80057a0 <findslot>
 80058f4:	4604      	mov	r4, r0
 80058f6:	b930      	cbnz	r0, 8005906 <_write+0x1c>
 80058f8:	f000 fc4a 	bl	8006190 <__errno>
 80058fc:	2309      	movs	r3, #9
 80058fe:	6003      	str	r3, [r0, #0]
 8005900:	f04f 30ff 	mov.w	r0, #4294967295
 8005904:	bd70      	pop	{r4, r5, r6, pc}
 8005906:	6800      	ldr	r0, [r0, #0]
 8005908:	462a      	mov	r2, r5
 800590a:	4631      	mov	r1, r6
 800590c:	f7ff ffdd 	bl	80058ca <_swiwrite>
 8005910:	1e03      	subs	r3, r0, #0
 8005912:	dbf5      	blt.n	8005900 <_write+0x16>
 8005914:	6862      	ldr	r2, [r4, #4]
 8005916:	1ae8      	subs	r0, r5, r3
 8005918:	4402      	add	r2, r0
 800591a:	42ab      	cmp	r3, r5
 800591c:	6062      	str	r2, [r4, #4]
 800591e:	d1f1      	bne.n	8005904 <_write+0x1a>
 8005920:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005924:	2000      	movs	r0, #0
 8005926:	f7ff bf55 	b.w	80057d4 <error>

0800592a <_swiclose>:
 800592a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800592c:	2402      	movs	r4, #2
 800592e:	9001      	str	r0, [sp, #4]
 8005930:	ad01      	add	r5, sp, #4
 8005932:	4620      	mov	r0, r4
 8005934:	4629      	mov	r1, r5
 8005936:	beab      	bkpt	0x00ab
 8005938:	4604      	mov	r4, r0
 800593a:	4620      	mov	r0, r4
 800593c:	f7ff ff58 	bl	80057f0 <checkerror>
 8005940:	b003      	add	sp, #12
 8005942:	bd30      	pop	{r4, r5, pc}

08005944 <_close>:
 8005944:	b538      	push	{r3, r4, r5, lr}
 8005946:	4605      	mov	r5, r0
 8005948:	f7ff ff2a 	bl	80057a0 <findslot>
 800594c:	4604      	mov	r4, r0
 800594e:	b930      	cbnz	r0, 800595e <_close+0x1a>
 8005950:	f000 fc1e 	bl	8006190 <__errno>
 8005954:	2309      	movs	r3, #9
 8005956:	6003      	str	r3, [r0, #0]
 8005958:	f04f 30ff 	mov.w	r0, #4294967295
 800595c:	bd38      	pop	{r3, r4, r5, pc}
 800595e:	3d01      	subs	r5, #1
 8005960:	2d01      	cmp	r5, #1
 8005962:	d809      	bhi.n	8005978 <_close+0x34>
 8005964:	4b09      	ldr	r3, [pc, #36]	@ (800598c <_close+0x48>)
 8005966:	689a      	ldr	r2, [r3, #8]
 8005968:	691b      	ldr	r3, [r3, #16]
 800596a:	429a      	cmp	r2, r3
 800596c:	d104      	bne.n	8005978 <_close+0x34>
 800596e:	f04f 33ff 	mov.w	r3, #4294967295
 8005972:	6003      	str	r3, [r0, #0]
 8005974:	2000      	movs	r0, #0
 8005976:	e7f1      	b.n	800595c <_close+0x18>
 8005978:	6820      	ldr	r0, [r4, #0]
 800597a:	f7ff ffd6 	bl	800592a <_swiclose>
 800597e:	2800      	cmp	r0, #0
 8005980:	d1ec      	bne.n	800595c <_close+0x18>
 8005982:	f04f 33ff 	mov.w	r3, #4294967295
 8005986:	6023      	str	r3, [r4, #0]
 8005988:	e7e8      	b.n	800595c <_close+0x18>
 800598a:	bf00      	nop
 800598c:	200041b8 	.word	0x200041b8

08005990 <_swistat>:
 8005990:	b570      	push	{r4, r5, r6, lr}
 8005992:	460c      	mov	r4, r1
 8005994:	f7ff ff04 	bl	80057a0 <findslot>
 8005998:	4605      	mov	r5, r0
 800599a:	b930      	cbnz	r0, 80059aa <_swistat+0x1a>
 800599c:	f000 fbf8 	bl	8006190 <__errno>
 80059a0:	2309      	movs	r3, #9
 80059a2:	6003      	str	r3, [r0, #0]
 80059a4:	f04f 30ff 	mov.w	r0, #4294967295
 80059a8:	bd70      	pop	{r4, r5, r6, pc}
 80059aa:	6863      	ldr	r3, [r4, #4]
 80059ac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80059b0:	6063      	str	r3, [r4, #4]
 80059b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80059b6:	64a3      	str	r3, [r4, #72]	@ 0x48
 80059b8:	260c      	movs	r6, #12
 80059ba:	4630      	mov	r0, r6
 80059bc:	4629      	mov	r1, r5
 80059be:	beab      	bkpt	0x00ab
 80059c0:	4605      	mov	r5, r0
 80059c2:	4628      	mov	r0, r5
 80059c4:	f7ff ff14 	bl	80057f0 <checkerror>
 80059c8:	1c43      	adds	r3, r0, #1
 80059ca:	d0eb      	beq.n	80059a4 <_swistat+0x14>
 80059cc:	6120      	str	r0, [r4, #16]
 80059ce:	2000      	movs	r0, #0
 80059d0:	e7ea      	b.n	80059a8 <_swistat+0x18>

080059d2 <_fstat>:
 80059d2:	460b      	mov	r3, r1
 80059d4:	b510      	push	{r4, lr}
 80059d6:	2100      	movs	r1, #0
 80059d8:	4604      	mov	r4, r0
 80059da:	2258      	movs	r2, #88	@ 0x58
 80059dc:	4618      	mov	r0, r3
 80059de:	f000 fb88 	bl	80060f2 <memset>
 80059e2:	4601      	mov	r1, r0
 80059e4:	4620      	mov	r0, r4
 80059e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059ea:	f7ff bfd1 	b.w	8005990 <_swistat>

080059ee <_stat>:
 80059ee:	b538      	push	{r3, r4, r5, lr}
 80059f0:	460d      	mov	r5, r1
 80059f2:	4604      	mov	r4, r0
 80059f4:	2258      	movs	r2, #88	@ 0x58
 80059f6:	2100      	movs	r1, #0
 80059f8:	4628      	mov	r0, r5
 80059fa:	f000 fb7a 	bl	80060f2 <memset>
 80059fe:	4620      	mov	r0, r4
 8005a00:	2100      	movs	r1, #0
 8005a02:	f000 f811 	bl	8005a28 <_swiopen>
 8005a06:	1c43      	adds	r3, r0, #1
 8005a08:	4604      	mov	r4, r0
 8005a0a:	d00b      	beq.n	8005a24 <_stat+0x36>
 8005a0c:	686b      	ldr	r3, [r5, #4]
 8005a0e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005a12:	606b      	str	r3, [r5, #4]
 8005a14:	4629      	mov	r1, r5
 8005a16:	f7ff ffbb 	bl	8005990 <_swistat>
 8005a1a:	4605      	mov	r5, r0
 8005a1c:	4620      	mov	r0, r4
 8005a1e:	f7ff ff91 	bl	8005944 <_close>
 8005a22:	462c      	mov	r4, r5
 8005a24:	4620      	mov	r0, r4
 8005a26:	bd38      	pop	{r3, r4, r5, pc}

08005a28 <_swiopen>:
 8005a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a2c:	f8df 90a8 	ldr.w	r9, [pc, #168]	@ 8005ad8 <_swiopen+0xb0>
 8005a30:	b096      	sub	sp, #88	@ 0x58
 8005a32:	4607      	mov	r7, r0
 8005a34:	460e      	mov	r6, r1
 8005a36:	2400      	movs	r4, #0
 8005a38:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8005a42:	d032      	beq.n	8005aaa <_swiopen+0x82>
 8005a44:	3401      	adds	r4, #1
 8005a46:	2c14      	cmp	r4, #20
 8005a48:	d1f6      	bne.n	8005a38 <_swiopen+0x10>
 8005a4a:	f000 fba1 	bl	8006190 <__errno>
 8005a4e:	2318      	movs	r3, #24
 8005a50:	e03a      	b.n	8005ac8 <_swiopen+0xa0>
 8005a52:	f3c6 4500 	ubfx	r5, r6, #16, #1
 8005a56:	f240 6301 	movw	r3, #1537	@ 0x601
 8005a5a:	07b2      	lsls	r2, r6, #30
 8005a5c:	bf48      	it	mi
 8005a5e:	f045 0502 	orrmi.w	r5, r5, #2
 8005a62:	421e      	tst	r6, r3
 8005a64:	bf18      	it	ne
 8005a66:	f045 0504 	orrne.w	r5, r5, #4
 8005a6a:	0733      	lsls	r3, r6, #28
 8005a6c:	bf48      	it	mi
 8005a6e:	f025 0504 	bicmi.w	r5, r5, #4
 8005a72:	4638      	mov	r0, r7
 8005a74:	bf48      	it	mi
 8005a76:	f045 0508 	orrmi.w	r5, r5, #8
 8005a7a:	9700      	str	r7, [sp, #0]
 8005a7c:	f7fa fbc8 	bl	8000210 <strlen>
 8005a80:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8005a84:	2501      	movs	r5, #1
 8005a86:	4628      	mov	r0, r5
 8005a88:	4651      	mov	r1, sl
 8005a8a:	beab      	bkpt	0x00ab
 8005a8c:	4605      	mov	r5, r0
 8005a8e:	2d00      	cmp	r5, #0
 8005a90:	db06      	blt.n	8005aa0 <_swiopen+0x78>
 8005a92:	44c8      	add	r8, r9
 8005a94:	2300      	movs	r3, #0
 8005a96:	f849 5034 	str.w	r5, [r9, r4, lsl #3]
 8005a9a:	f8c8 3004 	str.w	r3, [r8, #4]
 8005a9e:	e016      	b.n	8005ace <_swiopen+0xa6>
 8005aa0:	4628      	mov	r0, r5
 8005aa2:	f7ff fe97 	bl	80057d4 <error>
 8005aa6:	4604      	mov	r4, r0
 8005aa8:	e011      	b.n	8005ace <_swiopen+0xa6>
 8005aaa:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8005aae:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005ab2:	46ea      	mov	sl, sp
 8005ab4:	d1cd      	bne.n	8005a52 <_swiopen+0x2a>
 8005ab6:	4651      	mov	r1, sl
 8005ab8:	4638      	mov	r0, r7
 8005aba:	f7ff ff98 	bl	80059ee <_stat>
 8005abe:	3001      	adds	r0, #1
 8005ac0:	d0c7      	beq.n	8005a52 <_swiopen+0x2a>
 8005ac2:	f000 fb65 	bl	8006190 <__errno>
 8005ac6:	2311      	movs	r3, #17
 8005ac8:	6003      	str	r3, [r0, #0]
 8005aca:	f04f 34ff 	mov.w	r4, #4294967295
 8005ace:	4620      	mov	r0, r4
 8005ad0:	b016      	add	sp, #88	@ 0x58
 8005ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ad6:	bf00      	nop
 8005ad8:	200041b8 	.word	0x200041b8

08005adc <_get_semihosting_exts>:
 8005adc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005ae0:	4606      	mov	r6, r0
 8005ae2:	460f      	mov	r7, r1
 8005ae4:	4829      	ldr	r0, [pc, #164]	@ (8005b8c <_get_semihosting_exts+0xb0>)
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	4615      	mov	r5, r2
 8005aea:	f7ff ff9d 	bl	8005a28 <_swiopen>
 8005aee:	462a      	mov	r2, r5
 8005af0:	4604      	mov	r4, r0
 8005af2:	2100      	movs	r1, #0
 8005af4:	4630      	mov	r0, r6
 8005af6:	f000 fafc 	bl	80060f2 <memset>
 8005afa:	1c63      	adds	r3, r4, #1
 8005afc:	d014      	beq.n	8005b28 <_get_semihosting_exts+0x4c>
 8005afe:	4620      	mov	r0, r4
 8005b00:	f7ff fe4e 	bl	80057a0 <findslot>
 8005b04:	f04f 080c 	mov.w	r8, #12
 8005b08:	4681      	mov	r9, r0
 8005b0a:	4640      	mov	r0, r8
 8005b0c:	4649      	mov	r1, r9
 8005b0e:	beab      	bkpt	0x00ab
 8005b10:	4680      	mov	r8, r0
 8005b12:	4640      	mov	r0, r8
 8005b14:	f7ff fe6c 	bl	80057f0 <checkerror>
 8005b18:	2803      	cmp	r0, #3
 8005b1a:	dd02      	ble.n	8005b22 <_get_semihosting_exts+0x46>
 8005b1c:	1ec3      	subs	r3, r0, #3
 8005b1e:	42ab      	cmp	r3, r5
 8005b20:	dc07      	bgt.n	8005b32 <_get_semihosting_exts+0x56>
 8005b22:	4620      	mov	r0, r4
 8005b24:	f7ff ff0e 	bl	8005944 <_close>
 8005b28:	f04f 30ff 	mov.w	r0, #4294967295
 8005b2c:	b003      	add	sp, #12
 8005b2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005b32:	2204      	movs	r2, #4
 8005b34:	eb0d 0102 	add.w	r1, sp, r2
 8005b38:	4620      	mov	r0, r4
 8005b3a:	f7ff fe6e 	bl	800581a <_read>
 8005b3e:	2803      	cmp	r0, #3
 8005b40:	ddef      	ble.n	8005b22 <_get_semihosting_exts+0x46>
 8005b42:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005b46:	2b53      	cmp	r3, #83	@ 0x53
 8005b48:	d1eb      	bne.n	8005b22 <_get_semihosting_exts+0x46>
 8005b4a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8005b4e:	2b48      	cmp	r3, #72	@ 0x48
 8005b50:	d1e7      	bne.n	8005b22 <_get_semihosting_exts+0x46>
 8005b52:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8005b56:	2b46      	cmp	r3, #70	@ 0x46
 8005b58:	d1e3      	bne.n	8005b22 <_get_semihosting_exts+0x46>
 8005b5a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005b5e:	2b42      	cmp	r3, #66	@ 0x42
 8005b60:	d1df      	bne.n	8005b22 <_get_semihosting_exts+0x46>
 8005b62:	2201      	movs	r2, #1
 8005b64:	4639      	mov	r1, r7
 8005b66:	4620      	mov	r0, r4
 8005b68:	f7ff fe71 	bl	800584e <_swilseek>
 8005b6c:	2800      	cmp	r0, #0
 8005b6e:	dbd8      	blt.n	8005b22 <_get_semihosting_exts+0x46>
 8005b70:	462a      	mov	r2, r5
 8005b72:	4631      	mov	r1, r6
 8005b74:	4620      	mov	r0, r4
 8005b76:	f7ff fe50 	bl	800581a <_read>
 8005b7a:	4605      	mov	r5, r0
 8005b7c:	4620      	mov	r0, r4
 8005b7e:	f7ff fee1 	bl	8005944 <_close>
 8005b82:	4628      	mov	r0, r5
 8005b84:	f7ff fe34 	bl	80057f0 <checkerror>
 8005b88:	e7d0      	b.n	8005b2c <_get_semihosting_exts+0x50>
 8005b8a:	bf00      	nop
 8005b8c:	080070ac 	.word	0x080070ac

08005b90 <initialise_semihosting_exts>:
 8005b90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005b92:	4d0a      	ldr	r5, [pc, #40]	@ (8005bbc <initialise_semihosting_exts+0x2c>)
 8005b94:	4c0a      	ldr	r4, [pc, #40]	@ (8005bc0 <initialise_semihosting_exts+0x30>)
 8005b96:	2100      	movs	r1, #0
 8005b98:	2201      	movs	r2, #1
 8005b9a:	a801      	add	r0, sp, #4
 8005b9c:	6029      	str	r1, [r5, #0]
 8005b9e:	6022      	str	r2, [r4, #0]
 8005ba0:	f7ff ff9c 	bl	8005adc <_get_semihosting_exts>
 8005ba4:	2800      	cmp	r0, #0
 8005ba6:	dd07      	ble.n	8005bb8 <initialise_semihosting_exts+0x28>
 8005ba8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005bac:	f003 0201 	and.w	r2, r3, #1
 8005bb0:	f003 0302 	and.w	r3, r3, #2
 8005bb4:	602a      	str	r2, [r5, #0]
 8005bb6:	6023      	str	r3, [r4, #0]
 8005bb8:	b003      	add	sp, #12
 8005bba:	bd30      	pop	{r4, r5, pc}
 8005bbc:	20000028 	.word	0x20000028
 8005bc0:	20000024 	.word	0x20000024

08005bc4 <_has_ext_stdout_stderr>:
 8005bc4:	b510      	push	{r4, lr}
 8005bc6:	4c04      	ldr	r4, [pc, #16]	@ (8005bd8 <_has_ext_stdout_stderr+0x14>)
 8005bc8:	6823      	ldr	r3, [r4, #0]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	da01      	bge.n	8005bd2 <_has_ext_stdout_stderr+0xe>
 8005bce:	f7ff ffdf 	bl	8005b90 <initialise_semihosting_exts>
 8005bd2:	6820      	ldr	r0, [r4, #0]
 8005bd4:	bd10      	pop	{r4, pc}
 8005bd6:	bf00      	nop
 8005bd8:	20000024 	.word	0x20000024

08005bdc <initialise_monitor_handles>:
 8005bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005be0:	b085      	sub	sp, #20
 8005be2:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 8005c94 <initialise_monitor_handles+0xb8>
 8005be6:	f8cd 9004 	str.w	r9, [sp, #4]
 8005bea:	2303      	movs	r3, #3
 8005bec:	2400      	movs	r4, #0
 8005bee:	9303      	str	r3, [sp, #12]
 8005bf0:	af01      	add	r7, sp, #4
 8005bf2:	9402      	str	r4, [sp, #8]
 8005bf4:	2501      	movs	r5, #1
 8005bf6:	4628      	mov	r0, r5
 8005bf8:	4639      	mov	r1, r7
 8005bfa:	beab      	bkpt	0x00ab
 8005bfc:	4605      	mov	r5, r0
 8005bfe:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8005c98 <initialise_monitor_handles+0xbc>
 8005c02:	4623      	mov	r3, r4
 8005c04:	4c20      	ldr	r4, [pc, #128]	@ (8005c88 <initialise_monitor_handles+0xac>)
 8005c06:	f8c8 5000 	str.w	r5, [r8]
 8005c0a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c0e:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 8005c12:	3301      	adds	r3, #1
 8005c14:	2b14      	cmp	r3, #20
 8005c16:	d1fa      	bne.n	8005c0e <initialise_monitor_handles+0x32>
 8005c18:	f7ff ffd4 	bl	8005bc4 <_has_ext_stdout_stderr>
 8005c1c:	4d1b      	ldr	r5, [pc, #108]	@ (8005c8c <initialise_monitor_handles+0xb0>)
 8005c1e:	b1d0      	cbz	r0, 8005c56 <initialise_monitor_handles+0x7a>
 8005c20:	f04f 0a03 	mov.w	sl, #3
 8005c24:	2304      	movs	r3, #4
 8005c26:	f8cd 9004 	str.w	r9, [sp, #4]
 8005c2a:	2601      	movs	r6, #1
 8005c2c:	f8cd a00c 	str.w	sl, [sp, #12]
 8005c30:	9302      	str	r3, [sp, #8]
 8005c32:	4630      	mov	r0, r6
 8005c34:	4639      	mov	r1, r7
 8005c36:	beab      	bkpt	0x00ab
 8005c38:	4683      	mov	fp, r0
 8005c3a:	4b15      	ldr	r3, [pc, #84]	@ (8005c90 <initialise_monitor_handles+0xb4>)
 8005c3c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005c40:	f8c3 b000 	str.w	fp, [r3]
 8005c44:	2308      	movs	r3, #8
 8005c46:	f8cd a00c 	str.w	sl, [sp, #12]
 8005c4a:	9302      	str	r3, [sp, #8]
 8005c4c:	4630      	mov	r0, r6
 8005c4e:	4639      	mov	r1, r7
 8005c50:	beab      	bkpt	0x00ab
 8005c52:	4606      	mov	r6, r0
 8005c54:	602e      	str	r6, [r5, #0]
 8005c56:	682b      	ldr	r3, [r5, #0]
 8005c58:	3301      	adds	r3, #1
 8005c5a:	bf02      	ittt	eq
 8005c5c:	4b0c      	ldreq	r3, [pc, #48]	@ (8005c90 <initialise_monitor_handles+0xb4>)
 8005c5e:	681b      	ldreq	r3, [r3, #0]
 8005c60:	602b      	streq	r3, [r5, #0]
 8005c62:	2600      	movs	r6, #0
 8005c64:	f8d8 3000 	ldr.w	r3, [r8]
 8005c68:	6023      	str	r3, [r4, #0]
 8005c6a:	6066      	str	r6, [r4, #4]
 8005c6c:	f7ff ffaa 	bl	8005bc4 <_has_ext_stdout_stderr>
 8005c70:	b130      	cbz	r0, 8005c80 <initialise_monitor_handles+0xa4>
 8005c72:	4b07      	ldr	r3, [pc, #28]	@ (8005c90 <initialise_monitor_handles+0xb4>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8005c7a:	682b      	ldr	r3, [r5, #0]
 8005c7c:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8005c80:	b005      	add	sp, #20
 8005c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c86:	bf00      	nop
 8005c88:	200041b8 	.word	0x200041b8
 8005c8c:	200041ac 	.word	0x200041ac
 8005c90:	200041b0 	.word	0x200041b0
 8005c94:	080070c2 	.word	0x080070c2
 8005c98:	200041b4 	.word	0x200041b4

08005c9c <_isatty>:
 8005c9c:	b570      	push	{r4, r5, r6, lr}
 8005c9e:	f7ff fd7f 	bl	80057a0 <findslot>
 8005ca2:	2409      	movs	r4, #9
 8005ca4:	4605      	mov	r5, r0
 8005ca6:	b920      	cbnz	r0, 8005cb2 <_isatty+0x16>
 8005ca8:	f000 fa72 	bl	8006190 <__errno>
 8005cac:	6004      	str	r4, [r0, #0]
 8005cae:	2000      	movs	r0, #0
 8005cb0:	bd70      	pop	{r4, r5, r6, pc}
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	4629      	mov	r1, r5
 8005cb6:	beab      	bkpt	0x00ab
 8005cb8:	4604      	mov	r4, r0
 8005cba:	2c01      	cmp	r4, #1
 8005cbc:	4620      	mov	r0, r4
 8005cbe:	d0f7      	beq.n	8005cb0 <_isatty+0x14>
 8005cc0:	f000 fa66 	bl	8006190 <__errno>
 8005cc4:	2513      	movs	r5, #19
 8005cc6:	4604      	mov	r4, r0
 8005cc8:	2600      	movs	r6, #0
 8005cca:	4628      	mov	r0, r5
 8005ccc:	4631      	mov	r1, r6
 8005cce:	beab      	bkpt	0x00ab
 8005cd0:	4605      	mov	r5, r0
 8005cd2:	6025      	str	r5, [r4, #0]
 8005cd4:	e7eb      	b.n	8005cae <_isatty+0x12>
	...

08005cd8 <__sflush_r>:
 8005cd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ce0:	0716      	lsls	r6, r2, #28
 8005ce2:	4605      	mov	r5, r0
 8005ce4:	460c      	mov	r4, r1
 8005ce6:	d454      	bmi.n	8005d92 <__sflush_r+0xba>
 8005ce8:	684b      	ldr	r3, [r1, #4]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	dc02      	bgt.n	8005cf4 <__sflush_r+0x1c>
 8005cee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	dd48      	ble.n	8005d86 <__sflush_r+0xae>
 8005cf4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005cf6:	2e00      	cmp	r6, #0
 8005cf8:	d045      	beq.n	8005d86 <__sflush_r+0xae>
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005d00:	682f      	ldr	r7, [r5, #0]
 8005d02:	6a21      	ldr	r1, [r4, #32]
 8005d04:	602b      	str	r3, [r5, #0]
 8005d06:	d030      	beq.n	8005d6a <__sflush_r+0x92>
 8005d08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005d0a:	89a3      	ldrh	r3, [r4, #12]
 8005d0c:	0759      	lsls	r1, r3, #29
 8005d0e:	d505      	bpl.n	8005d1c <__sflush_r+0x44>
 8005d10:	6863      	ldr	r3, [r4, #4]
 8005d12:	1ad2      	subs	r2, r2, r3
 8005d14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005d16:	b10b      	cbz	r3, 8005d1c <__sflush_r+0x44>
 8005d18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005d1a:	1ad2      	subs	r2, r2, r3
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d20:	6a21      	ldr	r1, [r4, #32]
 8005d22:	4628      	mov	r0, r5
 8005d24:	47b0      	blx	r6
 8005d26:	1c43      	adds	r3, r0, #1
 8005d28:	89a3      	ldrh	r3, [r4, #12]
 8005d2a:	d106      	bne.n	8005d3a <__sflush_r+0x62>
 8005d2c:	6829      	ldr	r1, [r5, #0]
 8005d2e:	291d      	cmp	r1, #29
 8005d30:	d82b      	bhi.n	8005d8a <__sflush_r+0xb2>
 8005d32:	4a2a      	ldr	r2, [pc, #168]	@ (8005ddc <__sflush_r+0x104>)
 8005d34:	40ca      	lsrs	r2, r1
 8005d36:	07d6      	lsls	r6, r2, #31
 8005d38:	d527      	bpl.n	8005d8a <__sflush_r+0xb2>
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	6062      	str	r2, [r4, #4]
 8005d3e:	04d9      	lsls	r1, r3, #19
 8005d40:	6922      	ldr	r2, [r4, #16]
 8005d42:	6022      	str	r2, [r4, #0]
 8005d44:	d504      	bpl.n	8005d50 <__sflush_r+0x78>
 8005d46:	1c42      	adds	r2, r0, #1
 8005d48:	d101      	bne.n	8005d4e <__sflush_r+0x76>
 8005d4a:	682b      	ldr	r3, [r5, #0]
 8005d4c:	b903      	cbnz	r3, 8005d50 <__sflush_r+0x78>
 8005d4e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005d50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d52:	602f      	str	r7, [r5, #0]
 8005d54:	b1b9      	cbz	r1, 8005d86 <__sflush_r+0xae>
 8005d56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d5a:	4299      	cmp	r1, r3
 8005d5c:	d002      	beq.n	8005d64 <__sflush_r+0x8c>
 8005d5e:	4628      	mov	r0, r5
 8005d60:	f000 fa52 	bl	8006208 <_free_r>
 8005d64:	2300      	movs	r3, #0
 8005d66:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d68:	e00d      	b.n	8005d86 <__sflush_r+0xae>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	4628      	mov	r0, r5
 8005d6e:	47b0      	blx	r6
 8005d70:	4602      	mov	r2, r0
 8005d72:	1c50      	adds	r0, r2, #1
 8005d74:	d1c9      	bne.n	8005d0a <__sflush_r+0x32>
 8005d76:	682b      	ldr	r3, [r5, #0]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d0c6      	beq.n	8005d0a <__sflush_r+0x32>
 8005d7c:	2b1d      	cmp	r3, #29
 8005d7e:	d001      	beq.n	8005d84 <__sflush_r+0xac>
 8005d80:	2b16      	cmp	r3, #22
 8005d82:	d11e      	bne.n	8005dc2 <__sflush_r+0xea>
 8005d84:	602f      	str	r7, [r5, #0]
 8005d86:	2000      	movs	r0, #0
 8005d88:	e022      	b.n	8005dd0 <__sflush_r+0xf8>
 8005d8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d8e:	b21b      	sxth	r3, r3
 8005d90:	e01b      	b.n	8005dca <__sflush_r+0xf2>
 8005d92:	690f      	ldr	r7, [r1, #16]
 8005d94:	2f00      	cmp	r7, #0
 8005d96:	d0f6      	beq.n	8005d86 <__sflush_r+0xae>
 8005d98:	0793      	lsls	r3, r2, #30
 8005d9a:	680e      	ldr	r6, [r1, #0]
 8005d9c:	bf08      	it	eq
 8005d9e:	694b      	ldreq	r3, [r1, #20]
 8005da0:	600f      	str	r7, [r1, #0]
 8005da2:	bf18      	it	ne
 8005da4:	2300      	movne	r3, #0
 8005da6:	eba6 0807 	sub.w	r8, r6, r7
 8005daa:	608b      	str	r3, [r1, #8]
 8005dac:	f1b8 0f00 	cmp.w	r8, #0
 8005db0:	dde9      	ble.n	8005d86 <__sflush_r+0xae>
 8005db2:	6a21      	ldr	r1, [r4, #32]
 8005db4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005db6:	4643      	mov	r3, r8
 8005db8:	463a      	mov	r2, r7
 8005dba:	4628      	mov	r0, r5
 8005dbc:	47b0      	blx	r6
 8005dbe:	2800      	cmp	r0, #0
 8005dc0:	dc08      	bgt.n	8005dd4 <__sflush_r+0xfc>
 8005dc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005dca:	81a3      	strh	r3, [r4, #12]
 8005dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8005dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005dd4:	4407      	add	r7, r0
 8005dd6:	eba8 0800 	sub.w	r8, r8, r0
 8005dda:	e7e7      	b.n	8005dac <__sflush_r+0xd4>
 8005ddc:	20400001 	.word	0x20400001

08005de0 <_fflush_r>:
 8005de0:	b538      	push	{r3, r4, r5, lr}
 8005de2:	690b      	ldr	r3, [r1, #16]
 8005de4:	4605      	mov	r5, r0
 8005de6:	460c      	mov	r4, r1
 8005de8:	b913      	cbnz	r3, 8005df0 <_fflush_r+0x10>
 8005dea:	2500      	movs	r5, #0
 8005dec:	4628      	mov	r0, r5
 8005dee:	bd38      	pop	{r3, r4, r5, pc}
 8005df0:	b118      	cbz	r0, 8005dfa <_fflush_r+0x1a>
 8005df2:	6a03      	ldr	r3, [r0, #32]
 8005df4:	b90b      	cbnz	r3, 8005dfa <_fflush_r+0x1a>
 8005df6:	f000 f8bb 	bl	8005f70 <__sinit>
 8005dfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d0f3      	beq.n	8005dea <_fflush_r+0xa>
 8005e02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005e04:	07d0      	lsls	r0, r2, #31
 8005e06:	d404      	bmi.n	8005e12 <_fflush_r+0x32>
 8005e08:	0599      	lsls	r1, r3, #22
 8005e0a:	d402      	bmi.n	8005e12 <_fflush_r+0x32>
 8005e0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e0e:	f000 f9ea 	bl	80061e6 <__retarget_lock_acquire_recursive>
 8005e12:	4628      	mov	r0, r5
 8005e14:	4621      	mov	r1, r4
 8005e16:	f7ff ff5f 	bl	8005cd8 <__sflush_r>
 8005e1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e1c:	07da      	lsls	r2, r3, #31
 8005e1e:	4605      	mov	r5, r0
 8005e20:	d4e4      	bmi.n	8005dec <_fflush_r+0xc>
 8005e22:	89a3      	ldrh	r3, [r4, #12]
 8005e24:	059b      	lsls	r3, r3, #22
 8005e26:	d4e1      	bmi.n	8005dec <_fflush_r+0xc>
 8005e28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e2a:	f000 f9dd 	bl	80061e8 <__retarget_lock_release_recursive>
 8005e2e:	e7dd      	b.n	8005dec <_fflush_r+0xc>

08005e30 <fflush>:
 8005e30:	4601      	mov	r1, r0
 8005e32:	b920      	cbnz	r0, 8005e3e <fflush+0xe>
 8005e34:	4a04      	ldr	r2, [pc, #16]	@ (8005e48 <fflush+0x18>)
 8005e36:	4905      	ldr	r1, [pc, #20]	@ (8005e4c <fflush+0x1c>)
 8005e38:	4805      	ldr	r0, [pc, #20]	@ (8005e50 <fflush+0x20>)
 8005e3a:	f000 b8b1 	b.w	8005fa0 <_fwalk_sglue>
 8005e3e:	4b05      	ldr	r3, [pc, #20]	@ (8005e54 <fflush+0x24>)
 8005e40:	6818      	ldr	r0, [r3, #0]
 8005e42:	f7ff bfcd 	b.w	8005de0 <_fflush_r>
 8005e46:	bf00      	nop
 8005e48:	2000002c 	.word	0x2000002c
 8005e4c:	08005de1 	.word	0x08005de1
 8005e50:	2000003c 	.word	0x2000003c
 8005e54:	20000038 	.word	0x20000038

08005e58 <std>:
 8005e58:	2300      	movs	r3, #0
 8005e5a:	b510      	push	{r4, lr}
 8005e5c:	4604      	mov	r4, r0
 8005e5e:	e9c0 3300 	strd	r3, r3, [r0]
 8005e62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e66:	6083      	str	r3, [r0, #8]
 8005e68:	8181      	strh	r1, [r0, #12]
 8005e6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005e6c:	81c2      	strh	r2, [r0, #14]
 8005e6e:	6183      	str	r3, [r0, #24]
 8005e70:	4619      	mov	r1, r3
 8005e72:	2208      	movs	r2, #8
 8005e74:	305c      	adds	r0, #92	@ 0x5c
 8005e76:	f000 f93c 	bl	80060f2 <memset>
 8005e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005eb0 <std+0x58>)
 8005e7c:	6263      	str	r3, [r4, #36]	@ 0x24
 8005e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8005eb4 <std+0x5c>)
 8005e80:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005e82:	4b0d      	ldr	r3, [pc, #52]	@ (8005eb8 <std+0x60>)
 8005e84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005e86:	4b0d      	ldr	r3, [pc, #52]	@ (8005ebc <std+0x64>)
 8005e88:	6323      	str	r3, [r4, #48]	@ 0x30
 8005e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8005ec0 <std+0x68>)
 8005e8c:	6224      	str	r4, [r4, #32]
 8005e8e:	429c      	cmp	r4, r3
 8005e90:	d006      	beq.n	8005ea0 <std+0x48>
 8005e92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005e96:	4294      	cmp	r4, r2
 8005e98:	d002      	beq.n	8005ea0 <std+0x48>
 8005e9a:	33d0      	adds	r3, #208	@ 0xd0
 8005e9c:	429c      	cmp	r4, r3
 8005e9e:	d105      	bne.n	8005eac <std+0x54>
 8005ea0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005ea4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ea8:	f000 b99c 	b.w	80061e4 <__retarget_lock_init_recursive>
 8005eac:	bd10      	pop	{r4, pc}
 8005eae:	bf00      	nop
 8005eb0:	0800606d 	.word	0x0800606d
 8005eb4:	0800608f 	.word	0x0800608f
 8005eb8:	080060c7 	.word	0x080060c7
 8005ebc:	080060eb 	.word	0x080060eb
 8005ec0:	20004258 	.word	0x20004258

08005ec4 <stdio_exit_handler>:
 8005ec4:	4a02      	ldr	r2, [pc, #8]	@ (8005ed0 <stdio_exit_handler+0xc>)
 8005ec6:	4903      	ldr	r1, [pc, #12]	@ (8005ed4 <stdio_exit_handler+0x10>)
 8005ec8:	4803      	ldr	r0, [pc, #12]	@ (8005ed8 <stdio_exit_handler+0x14>)
 8005eca:	f000 b869 	b.w	8005fa0 <_fwalk_sglue>
 8005ece:	bf00      	nop
 8005ed0:	2000002c 	.word	0x2000002c
 8005ed4:	08005de1 	.word	0x08005de1
 8005ed8:	2000003c 	.word	0x2000003c

08005edc <cleanup_stdio>:
 8005edc:	6841      	ldr	r1, [r0, #4]
 8005ede:	4b0c      	ldr	r3, [pc, #48]	@ (8005f10 <cleanup_stdio+0x34>)
 8005ee0:	4299      	cmp	r1, r3
 8005ee2:	b510      	push	{r4, lr}
 8005ee4:	4604      	mov	r4, r0
 8005ee6:	d001      	beq.n	8005eec <cleanup_stdio+0x10>
 8005ee8:	f7ff ff7a 	bl	8005de0 <_fflush_r>
 8005eec:	68a1      	ldr	r1, [r4, #8]
 8005eee:	4b09      	ldr	r3, [pc, #36]	@ (8005f14 <cleanup_stdio+0x38>)
 8005ef0:	4299      	cmp	r1, r3
 8005ef2:	d002      	beq.n	8005efa <cleanup_stdio+0x1e>
 8005ef4:	4620      	mov	r0, r4
 8005ef6:	f7ff ff73 	bl	8005de0 <_fflush_r>
 8005efa:	68e1      	ldr	r1, [r4, #12]
 8005efc:	4b06      	ldr	r3, [pc, #24]	@ (8005f18 <cleanup_stdio+0x3c>)
 8005efe:	4299      	cmp	r1, r3
 8005f00:	d004      	beq.n	8005f0c <cleanup_stdio+0x30>
 8005f02:	4620      	mov	r0, r4
 8005f04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f08:	f7ff bf6a 	b.w	8005de0 <_fflush_r>
 8005f0c:	bd10      	pop	{r4, pc}
 8005f0e:	bf00      	nop
 8005f10:	20004258 	.word	0x20004258
 8005f14:	200042c0 	.word	0x200042c0
 8005f18:	20004328 	.word	0x20004328

08005f1c <global_stdio_init.part.0>:
 8005f1c:	b510      	push	{r4, lr}
 8005f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f4c <global_stdio_init.part.0+0x30>)
 8005f20:	4c0b      	ldr	r4, [pc, #44]	@ (8005f50 <global_stdio_init.part.0+0x34>)
 8005f22:	4a0c      	ldr	r2, [pc, #48]	@ (8005f54 <global_stdio_init.part.0+0x38>)
 8005f24:	601a      	str	r2, [r3, #0]
 8005f26:	4620      	mov	r0, r4
 8005f28:	2200      	movs	r2, #0
 8005f2a:	2104      	movs	r1, #4
 8005f2c:	f7ff ff94 	bl	8005e58 <std>
 8005f30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005f34:	2201      	movs	r2, #1
 8005f36:	2109      	movs	r1, #9
 8005f38:	f7ff ff8e 	bl	8005e58 <std>
 8005f3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005f40:	2202      	movs	r2, #2
 8005f42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f46:	2112      	movs	r1, #18
 8005f48:	f7ff bf86 	b.w	8005e58 <std>
 8005f4c:	20004390 	.word	0x20004390
 8005f50:	20004258 	.word	0x20004258
 8005f54:	08005ec5 	.word	0x08005ec5

08005f58 <__sfp_lock_acquire>:
 8005f58:	4801      	ldr	r0, [pc, #4]	@ (8005f60 <__sfp_lock_acquire+0x8>)
 8005f5a:	f000 b944 	b.w	80061e6 <__retarget_lock_acquire_recursive>
 8005f5e:	bf00      	nop
 8005f60:	20004399 	.word	0x20004399

08005f64 <__sfp_lock_release>:
 8005f64:	4801      	ldr	r0, [pc, #4]	@ (8005f6c <__sfp_lock_release+0x8>)
 8005f66:	f000 b93f 	b.w	80061e8 <__retarget_lock_release_recursive>
 8005f6a:	bf00      	nop
 8005f6c:	20004399 	.word	0x20004399

08005f70 <__sinit>:
 8005f70:	b510      	push	{r4, lr}
 8005f72:	4604      	mov	r4, r0
 8005f74:	f7ff fff0 	bl	8005f58 <__sfp_lock_acquire>
 8005f78:	6a23      	ldr	r3, [r4, #32]
 8005f7a:	b11b      	cbz	r3, 8005f84 <__sinit+0x14>
 8005f7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f80:	f7ff bff0 	b.w	8005f64 <__sfp_lock_release>
 8005f84:	4b04      	ldr	r3, [pc, #16]	@ (8005f98 <__sinit+0x28>)
 8005f86:	6223      	str	r3, [r4, #32]
 8005f88:	4b04      	ldr	r3, [pc, #16]	@ (8005f9c <__sinit+0x2c>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d1f5      	bne.n	8005f7c <__sinit+0xc>
 8005f90:	f7ff ffc4 	bl	8005f1c <global_stdio_init.part.0>
 8005f94:	e7f2      	b.n	8005f7c <__sinit+0xc>
 8005f96:	bf00      	nop
 8005f98:	08005edd 	.word	0x08005edd
 8005f9c:	20004390 	.word	0x20004390

08005fa0 <_fwalk_sglue>:
 8005fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fa4:	4607      	mov	r7, r0
 8005fa6:	4688      	mov	r8, r1
 8005fa8:	4614      	mov	r4, r2
 8005faa:	2600      	movs	r6, #0
 8005fac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fb0:	f1b9 0901 	subs.w	r9, r9, #1
 8005fb4:	d505      	bpl.n	8005fc2 <_fwalk_sglue+0x22>
 8005fb6:	6824      	ldr	r4, [r4, #0]
 8005fb8:	2c00      	cmp	r4, #0
 8005fba:	d1f7      	bne.n	8005fac <_fwalk_sglue+0xc>
 8005fbc:	4630      	mov	r0, r6
 8005fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fc2:	89ab      	ldrh	r3, [r5, #12]
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d907      	bls.n	8005fd8 <_fwalk_sglue+0x38>
 8005fc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005fcc:	3301      	adds	r3, #1
 8005fce:	d003      	beq.n	8005fd8 <_fwalk_sglue+0x38>
 8005fd0:	4629      	mov	r1, r5
 8005fd2:	4638      	mov	r0, r7
 8005fd4:	47c0      	blx	r8
 8005fd6:	4306      	orrs	r6, r0
 8005fd8:	3568      	adds	r5, #104	@ 0x68
 8005fda:	e7e9      	b.n	8005fb0 <_fwalk_sglue+0x10>

08005fdc <iprintf>:
 8005fdc:	b40f      	push	{r0, r1, r2, r3}
 8005fde:	b507      	push	{r0, r1, r2, lr}
 8005fe0:	4906      	ldr	r1, [pc, #24]	@ (8005ffc <iprintf+0x20>)
 8005fe2:	ab04      	add	r3, sp, #16
 8005fe4:	6808      	ldr	r0, [r1, #0]
 8005fe6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fea:	6881      	ldr	r1, [r0, #8]
 8005fec:	9301      	str	r3, [sp, #4]
 8005fee:	f000 fb85 	bl	80066fc <_vfiprintf_r>
 8005ff2:	b003      	add	sp, #12
 8005ff4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ff8:	b004      	add	sp, #16
 8005ffa:	4770      	bx	lr
 8005ffc:	20000038 	.word	0x20000038

08006000 <sniprintf>:
 8006000:	b40c      	push	{r2, r3}
 8006002:	b530      	push	{r4, r5, lr}
 8006004:	4b18      	ldr	r3, [pc, #96]	@ (8006068 <sniprintf+0x68>)
 8006006:	1e0c      	subs	r4, r1, #0
 8006008:	681d      	ldr	r5, [r3, #0]
 800600a:	b09d      	sub	sp, #116	@ 0x74
 800600c:	da08      	bge.n	8006020 <sniprintf+0x20>
 800600e:	238b      	movs	r3, #139	@ 0x8b
 8006010:	602b      	str	r3, [r5, #0]
 8006012:	f04f 30ff 	mov.w	r0, #4294967295
 8006016:	b01d      	add	sp, #116	@ 0x74
 8006018:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800601c:	b002      	add	sp, #8
 800601e:	4770      	bx	lr
 8006020:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006024:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006028:	f04f 0300 	mov.w	r3, #0
 800602c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800602e:	bf14      	ite	ne
 8006030:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006034:	4623      	moveq	r3, r4
 8006036:	9304      	str	r3, [sp, #16]
 8006038:	9307      	str	r3, [sp, #28]
 800603a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800603e:	9002      	str	r0, [sp, #8]
 8006040:	9006      	str	r0, [sp, #24]
 8006042:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006046:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006048:	ab21      	add	r3, sp, #132	@ 0x84
 800604a:	a902      	add	r1, sp, #8
 800604c:	4628      	mov	r0, r5
 800604e:	9301      	str	r3, [sp, #4]
 8006050:	f000 fa2e 	bl	80064b0 <_svfiprintf_r>
 8006054:	1c43      	adds	r3, r0, #1
 8006056:	bfbc      	itt	lt
 8006058:	238b      	movlt	r3, #139	@ 0x8b
 800605a:	602b      	strlt	r3, [r5, #0]
 800605c:	2c00      	cmp	r4, #0
 800605e:	d0da      	beq.n	8006016 <sniprintf+0x16>
 8006060:	9b02      	ldr	r3, [sp, #8]
 8006062:	2200      	movs	r2, #0
 8006064:	701a      	strb	r2, [r3, #0]
 8006066:	e7d6      	b.n	8006016 <sniprintf+0x16>
 8006068:	20000038 	.word	0x20000038

0800606c <__sread>:
 800606c:	b510      	push	{r4, lr}
 800606e:	460c      	mov	r4, r1
 8006070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006074:	f000 f868 	bl	8006148 <_read_r>
 8006078:	2800      	cmp	r0, #0
 800607a:	bfab      	itete	ge
 800607c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800607e:	89a3      	ldrhlt	r3, [r4, #12]
 8006080:	181b      	addge	r3, r3, r0
 8006082:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006086:	bfac      	ite	ge
 8006088:	6563      	strge	r3, [r4, #84]	@ 0x54
 800608a:	81a3      	strhlt	r3, [r4, #12]
 800608c:	bd10      	pop	{r4, pc}

0800608e <__swrite>:
 800608e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006092:	461f      	mov	r7, r3
 8006094:	898b      	ldrh	r3, [r1, #12]
 8006096:	05db      	lsls	r3, r3, #23
 8006098:	4605      	mov	r5, r0
 800609a:	460c      	mov	r4, r1
 800609c:	4616      	mov	r6, r2
 800609e:	d505      	bpl.n	80060ac <__swrite+0x1e>
 80060a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060a4:	2302      	movs	r3, #2
 80060a6:	2200      	movs	r2, #0
 80060a8:	f000 f83c 	bl	8006124 <_lseek_r>
 80060ac:	89a3      	ldrh	r3, [r4, #12]
 80060ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80060b6:	81a3      	strh	r3, [r4, #12]
 80060b8:	4632      	mov	r2, r6
 80060ba:	463b      	mov	r3, r7
 80060bc:	4628      	mov	r0, r5
 80060be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060c2:	f000 b853 	b.w	800616c <_write_r>

080060c6 <__sseek>:
 80060c6:	b510      	push	{r4, lr}
 80060c8:	460c      	mov	r4, r1
 80060ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ce:	f000 f829 	bl	8006124 <_lseek_r>
 80060d2:	1c43      	adds	r3, r0, #1
 80060d4:	89a3      	ldrh	r3, [r4, #12]
 80060d6:	bf15      	itete	ne
 80060d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80060da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80060de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80060e2:	81a3      	strheq	r3, [r4, #12]
 80060e4:	bf18      	it	ne
 80060e6:	81a3      	strhne	r3, [r4, #12]
 80060e8:	bd10      	pop	{r4, pc}

080060ea <__sclose>:
 80060ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ee:	f000 b809 	b.w	8006104 <_close_r>

080060f2 <memset>:
 80060f2:	4402      	add	r2, r0
 80060f4:	4603      	mov	r3, r0
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d100      	bne.n	80060fc <memset+0xa>
 80060fa:	4770      	bx	lr
 80060fc:	f803 1b01 	strb.w	r1, [r3], #1
 8006100:	e7f9      	b.n	80060f6 <memset+0x4>
	...

08006104 <_close_r>:
 8006104:	b538      	push	{r3, r4, r5, lr}
 8006106:	4d06      	ldr	r5, [pc, #24]	@ (8006120 <_close_r+0x1c>)
 8006108:	2300      	movs	r3, #0
 800610a:	4604      	mov	r4, r0
 800610c:	4608      	mov	r0, r1
 800610e:	602b      	str	r3, [r5, #0]
 8006110:	f7ff fc18 	bl	8005944 <_close>
 8006114:	1c43      	adds	r3, r0, #1
 8006116:	d102      	bne.n	800611e <_close_r+0x1a>
 8006118:	682b      	ldr	r3, [r5, #0]
 800611a:	b103      	cbz	r3, 800611e <_close_r+0x1a>
 800611c:	6023      	str	r3, [r4, #0]
 800611e:	bd38      	pop	{r3, r4, r5, pc}
 8006120:	20004394 	.word	0x20004394

08006124 <_lseek_r>:
 8006124:	b538      	push	{r3, r4, r5, lr}
 8006126:	4d07      	ldr	r5, [pc, #28]	@ (8006144 <_lseek_r+0x20>)
 8006128:	4604      	mov	r4, r0
 800612a:	4608      	mov	r0, r1
 800612c:	4611      	mov	r1, r2
 800612e:	2200      	movs	r2, #0
 8006130:	602a      	str	r2, [r5, #0]
 8006132:	461a      	mov	r2, r3
 8006134:	f7ff fbc7 	bl	80058c6 <_lseek>
 8006138:	1c43      	adds	r3, r0, #1
 800613a:	d102      	bne.n	8006142 <_lseek_r+0x1e>
 800613c:	682b      	ldr	r3, [r5, #0]
 800613e:	b103      	cbz	r3, 8006142 <_lseek_r+0x1e>
 8006140:	6023      	str	r3, [r4, #0]
 8006142:	bd38      	pop	{r3, r4, r5, pc}
 8006144:	20004394 	.word	0x20004394

08006148 <_read_r>:
 8006148:	b538      	push	{r3, r4, r5, lr}
 800614a:	4d07      	ldr	r5, [pc, #28]	@ (8006168 <_read_r+0x20>)
 800614c:	4604      	mov	r4, r0
 800614e:	4608      	mov	r0, r1
 8006150:	4611      	mov	r1, r2
 8006152:	2200      	movs	r2, #0
 8006154:	602a      	str	r2, [r5, #0]
 8006156:	461a      	mov	r2, r3
 8006158:	f7ff fb5f 	bl	800581a <_read>
 800615c:	1c43      	adds	r3, r0, #1
 800615e:	d102      	bne.n	8006166 <_read_r+0x1e>
 8006160:	682b      	ldr	r3, [r5, #0]
 8006162:	b103      	cbz	r3, 8006166 <_read_r+0x1e>
 8006164:	6023      	str	r3, [r4, #0]
 8006166:	bd38      	pop	{r3, r4, r5, pc}
 8006168:	20004394 	.word	0x20004394

0800616c <_write_r>:
 800616c:	b538      	push	{r3, r4, r5, lr}
 800616e:	4d07      	ldr	r5, [pc, #28]	@ (800618c <_write_r+0x20>)
 8006170:	4604      	mov	r4, r0
 8006172:	4608      	mov	r0, r1
 8006174:	4611      	mov	r1, r2
 8006176:	2200      	movs	r2, #0
 8006178:	602a      	str	r2, [r5, #0]
 800617a:	461a      	mov	r2, r3
 800617c:	f7ff fbb5 	bl	80058ea <_write>
 8006180:	1c43      	adds	r3, r0, #1
 8006182:	d102      	bne.n	800618a <_write_r+0x1e>
 8006184:	682b      	ldr	r3, [r5, #0]
 8006186:	b103      	cbz	r3, 800618a <_write_r+0x1e>
 8006188:	6023      	str	r3, [r4, #0]
 800618a:	bd38      	pop	{r3, r4, r5, pc}
 800618c:	20004394 	.word	0x20004394

08006190 <__errno>:
 8006190:	4b01      	ldr	r3, [pc, #4]	@ (8006198 <__errno+0x8>)
 8006192:	6818      	ldr	r0, [r3, #0]
 8006194:	4770      	bx	lr
 8006196:	bf00      	nop
 8006198:	20000038 	.word	0x20000038

0800619c <__libc_init_array>:
 800619c:	b570      	push	{r4, r5, r6, lr}
 800619e:	4d0d      	ldr	r5, [pc, #52]	@ (80061d4 <__libc_init_array+0x38>)
 80061a0:	4c0d      	ldr	r4, [pc, #52]	@ (80061d8 <__libc_init_array+0x3c>)
 80061a2:	1b64      	subs	r4, r4, r5
 80061a4:	10a4      	asrs	r4, r4, #2
 80061a6:	2600      	movs	r6, #0
 80061a8:	42a6      	cmp	r6, r4
 80061aa:	d109      	bne.n	80061c0 <__libc_init_array+0x24>
 80061ac:	4d0b      	ldr	r5, [pc, #44]	@ (80061dc <__libc_init_array+0x40>)
 80061ae:	4c0c      	ldr	r4, [pc, #48]	@ (80061e0 <__libc_init_array+0x44>)
 80061b0:	f000 fec0 	bl	8006f34 <_init>
 80061b4:	1b64      	subs	r4, r4, r5
 80061b6:	10a4      	asrs	r4, r4, #2
 80061b8:	2600      	movs	r6, #0
 80061ba:	42a6      	cmp	r6, r4
 80061bc:	d105      	bne.n	80061ca <__libc_init_array+0x2e>
 80061be:	bd70      	pop	{r4, r5, r6, pc}
 80061c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80061c4:	4798      	blx	r3
 80061c6:	3601      	adds	r6, #1
 80061c8:	e7ee      	b.n	80061a8 <__libc_init_array+0xc>
 80061ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80061ce:	4798      	blx	r3
 80061d0:	3601      	adds	r6, #1
 80061d2:	e7f2      	b.n	80061ba <__libc_init_array+0x1e>
 80061d4:	08007104 	.word	0x08007104
 80061d8:	08007104 	.word	0x08007104
 80061dc:	08007104 	.word	0x08007104
 80061e0:	08007108 	.word	0x08007108

080061e4 <__retarget_lock_init_recursive>:
 80061e4:	4770      	bx	lr

080061e6 <__retarget_lock_acquire_recursive>:
 80061e6:	4770      	bx	lr

080061e8 <__retarget_lock_release_recursive>:
 80061e8:	4770      	bx	lr

080061ea <memcpy>:
 80061ea:	440a      	add	r2, r1
 80061ec:	4291      	cmp	r1, r2
 80061ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80061f2:	d100      	bne.n	80061f6 <memcpy+0xc>
 80061f4:	4770      	bx	lr
 80061f6:	b510      	push	{r4, lr}
 80061f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006200:	4291      	cmp	r1, r2
 8006202:	d1f9      	bne.n	80061f8 <memcpy+0xe>
 8006204:	bd10      	pop	{r4, pc}
	...

08006208 <_free_r>:
 8006208:	b538      	push	{r3, r4, r5, lr}
 800620a:	4605      	mov	r5, r0
 800620c:	2900      	cmp	r1, #0
 800620e:	d041      	beq.n	8006294 <_free_r+0x8c>
 8006210:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006214:	1f0c      	subs	r4, r1, #4
 8006216:	2b00      	cmp	r3, #0
 8006218:	bfb8      	it	lt
 800621a:	18e4      	addlt	r4, r4, r3
 800621c:	f000 f8e0 	bl	80063e0 <__malloc_lock>
 8006220:	4a1d      	ldr	r2, [pc, #116]	@ (8006298 <_free_r+0x90>)
 8006222:	6813      	ldr	r3, [r2, #0]
 8006224:	b933      	cbnz	r3, 8006234 <_free_r+0x2c>
 8006226:	6063      	str	r3, [r4, #4]
 8006228:	6014      	str	r4, [r2, #0]
 800622a:	4628      	mov	r0, r5
 800622c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006230:	f000 b8dc 	b.w	80063ec <__malloc_unlock>
 8006234:	42a3      	cmp	r3, r4
 8006236:	d908      	bls.n	800624a <_free_r+0x42>
 8006238:	6820      	ldr	r0, [r4, #0]
 800623a:	1821      	adds	r1, r4, r0
 800623c:	428b      	cmp	r3, r1
 800623e:	bf01      	itttt	eq
 8006240:	6819      	ldreq	r1, [r3, #0]
 8006242:	685b      	ldreq	r3, [r3, #4]
 8006244:	1809      	addeq	r1, r1, r0
 8006246:	6021      	streq	r1, [r4, #0]
 8006248:	e7ed      	b.n	8006226 <_free_r+0x1e>
 800624a:	461a      	mov	r2, r3
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	b10b      	cbz	r3, 8006254 <_free_r+0x4c>
 8006250:	42a3      	cmp	r3, r4
 8006252:	d9fa      	bls.n	800624a <_free_r+0x42>
 8006254:	6811      	ldr	r1, [r2, #0]
 8006256:	1850      	adds	r0, r2, r1
 8006258:	42a0      	cmp	r0, r4
 800625a:	d10b      	bne.n	8006274 <_free_r+0x6c>
 800625c:	6820      	ldr	r0, [r4, #0]
 800625e:	4401      	add	r1, r0
 8006260:	1850      	adds	r0, r2, r1
 8006262:	4283      	cmp	r3, r0
 8006264:	6011      	str	r1, [r2, #0]
 8006266:	d1e0      	bne.n	800622a <_free_r+0x22>
 8006268:	6818      	ldr	r0, [r3, #0]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	6053      	str	r3, [r2, #4]
 800626e:	4408      	add	r0, r1
 8006270:	6010      	str	r0, [r2, #0]
 8006272:	e7da      	b.n	800622a <_free_r+0x22>
 8006274:	d902      	bls.n	800627c <_free_r+0x74>
 8006276:	230c      	movs	r3, #12
 8006278:	602b      	str	r3, [r5, #0]
 800627a:	e7d6      	b.n	800622a <_free_r+0x22>
 800627c:	6820      	ldr	r0, [r4, #0]
 800627e:	1821      	adds	r1, r4, r0
 8006280:	428b      	cmp	r3, r1
 8006282:	bf04      	itt	eq
 8006284:	6819      	ldreq	r1, [r3, #0]
 8006286:	685b      	ldreq	r3, [r3, #4]
 8006288:	6063      	str	r3, [r4, #4]
 800628a:	bf04      	itt	eq
 800628c:	1809      	addeq	r1, r1, r0
 800628e:	6021      	streq	r1, [r4, #0]
 8006290:	6054      	str	r4, [r2, #4]
 8006292:	e7ca      	b.n	800622a <_free_r+0x22>
 8006294:	bd38      	pop	{r3, r4, r5, pc}
 8006296:	bf00      	nop
 8006298:	200043a0 	.word	0x200043a0

0800629c <sbrk_aligned>:
 800629c:	b570      	push	{r4, r5, r6, lr}
 800629e:	4e0f      	ldr	r6, [pc, #60]	@ (80062dc <sbrk_aligned+0x40>)
 80062a0:	460c      	mov	r4, r1
 80062a2:	6831      	ldr	r1, [r6, #0]
 80062a4:	4605      	mov	r5, r0
 80062a6:	b911      	cbnz	r1, 80062ae <sbrk_aligned+0x12>
 80062a8:	f000 fd7a 	bl	8006da0 <_sbrk_r>
 80062ac:	6030      	str	r0, [r6, #0]
 80062ae:	4621      	mov	r1, r4
 80062b0:	4628      	mov	r0, r5
 80062b2:	f000 fd75 	bl	8006da0 <_sbrk_r>
 80062b6:	1c43      	adds	r3, r0, #1
 80062b8:	d103      	bne.n	80062c2 <sbrk_aligned+0x26>
 80062ba:	f04f 34ff 	mov.w	r4, #4294967295
 80062be:	4620      	mov	r0, r4
 80062c0:	bd70      	pop	{r4, r5, r6, pc}
 80062c2:	1cc4      	adds	r4, r0, #3
 80062c4:	f024 0403 	bic.w	r4, r4, #3
 80062c8:	42a0      	cmp	r0, r4
 80062ca:	d0f8      	beq.n	80062be <sbrk_aligned+0x22>
 80062cc:	1a21      	subs	r1, r4, r0
 80062ce:	4628      	mov	r0, r5
 80062d0:	f000 fd66 	bl	8006da0 <_sbrk_r>
 80062d4:	3001      	adds	r0, #1
 80062d6:	d1f2      	bne.n	80062be <sbrk_aligned+0x22>
 80062d8:	e7ef      	b.n	80062ba <sbrk_aligned+0x1e>
 80062da:	bf00      	nop
 80062dc:	2000439c 	.word	0x2000439c

080062e0 <_malloc_r>:
 80062e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062e4:	1ccd      	adds	r5, r1, #3
 80062e6:	f025 0503 	bic.w	r5, r5, #3
 80062ea:	3508      	adds	r5, #8
 80062ec:	2d0c      	cmp	r5, #12
 80062ee:	bf38      	it	cc
 80062f0:	250c      	movcc	r5, #12
 80062f2:	2d00      	cmp	r5, #0
 80062f4:	4606      	mov	r6, r0
 80062f6:	db01      	blt.n	80062fc <_malloc_r+0x1c>
 80062f8:	42a9      	cmp	r1, r5
 80062fa:	d904      	bls.n	8006306 <_malloc_r+0x26>
 80062fc:	230c      	movs	r3, #12
 80062fe:	6033      	str	r3, [r6, #0]
 8006300:	2000      	movs	r0, #0
 8006302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006306:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80063dc <_malloc_r+0xfc>
 800630a:	f000 f869 	bl	80063e0 <__malloc_lock>
 800630e:	f8d8 3000 	ldr.w	r3, [r8]
 8006312:	461c      	mov	r4, r3
 8006314:	bb44      	cbnz	r4, 8006368 <_malloc_r+0x88>
 8006316:	4629      	mov	r1, r5
 8006318:	4630      	mov	r0, r6
 800631a:	f7ff ffbf 	bl	800629c <sbrk_aligned>
 800631e:	1c43      	adds	r3, r0, #1
 8006320:	4604      	mov	r4, r0
 8006322:	d158      	bne.n	80063d6 <_malloc_r+0xf6>
 8006324:	f8d8 4000 	ldr.w	r4, [r8]
 8006328:	4627      	mov	r7, r4
 800632a:	2f00      	cmp	r7, #0
 800632c:	d143      	bne.n	80063b6 <_malloc_r+0xd6>
 800632e:	2c00      	cmp	r4, #0
 8006330:	d04b      	beq.n	80063ca <_malloc_r+0xea>
 8006332:	6823      	ldr	r3, [r4, #0]
 8006334:	4639      	mov	r1, r7
 8006336:	4630      	mov	r0, r6
 8006338:	eb04 0903 	add.w	r9, r4, r3
 800633c:	f000 fd30 	bl	8006da0 <_sbrk_r>
 8006340:	4581      	cmp	r9, r0
 8006342:	d142      	bne.n	80063ca <_malloc_r+0xea>
 8006344:	6821      	ldr	r1, [r4, #0]
 8006346:	1a6d      	subs	r5, r5, r1
 8006348:	4629      	mov	r1, r5
 800634a:	4630      	mov	r0, r6
 800634c:	f7ff ffa6 	bl	800629c <sbrk_aligned>
 8006350:	3001      	adds	r0, #1
 8006352:	d03a      	beq.n	80063ca <_malloc_r+0xea>
 8006354:	6823      	ldr	r3, [r4, #0]
 8006356:	442b      	add	r3, r5
 8006358:	6023      	str	r3, [r4, #0]
 800635a:	f8d8 3000 	ldr.w	r3, [r8]
 800635e:	685a      	ldr	r2, [r3, #4]
 8006360:	bb62      	cbnz	r2, 80063bc <_malloc_r+0xdc>
 8006362:	f8c8 7000 	str.w	r7, [r8]
 8006366:	e00f      	b.n	8006388 <_malloc_r+0xa8>
 8006368:	6822      	ldr	r2, [r4, #0]
 800636a:	1b52      	subs	r2, r2, r5
 800636c:	d420      	bmi.n	80063b0 <_malloc_r+0xd0>
 800636e:	2a0b      	cmp	r2, #11
 8006370:	d917      	bls.n	80063a2 <_malloc_r+0xc2>
 8006372:	1961      	adds	r1, r4, r5
 8006374:	42a3      	cmp	r3, r4
 8006376:	6025      	str	r5, [r4, #0]
 8006378:	bf18      	it	ne
 800637a:	6059      	strne	r1, [r3, #4]
 800637c:	6863      	ldr	r3, [r4, #4]
 800637e:	bf08      	it	eq
 8006380:	f8c8 1000 	streq.w	r1, [r8]
 8006384:	5162      	str	r2, [r4, r5]
 8006386:	604b      	str	r3, [r1, #4]
 8006388:	4630      	mov	r0, r6
 800638a:	f000 f82f 	bl	80063ec <__malloc_unlock>
 800638e:	f104 000b 	add.w	r0, r4, #11
 8006392:	1d23      	adds	r3, r4, #4
 8006394:	f020 0007 	bic.w	r0, r0, #7
 8006398:	1ac2      	subs	r2, r0, r3
 800639a:	bf1c      	itt	ne
 800639c:	1a1b      	subne	r3, r3, r0
 800639e:	50a3      	strne	r3, [r4, r2]
 80063a0:	e7af      	b.n	8006302 <_malloc_r+0x22>
 80063a2:	6862      	ldr	r2, [r4, #4]
 80063a4:	42a3      	cmp	r3, r4
 80063a6:	bf0c      	ite	eq
 80063a8:	f8c8 2000 	streq.w	r2, [r8]
 80063ac:	605a      	strne	r2, [r3, #4]
 80063ae:	e7eb      	b.n	8006388 <_malloc_r+0xa8>
 80063b0:	4623      	mov	r3, r4
 80063b2:	6864      	ldr	r4, [r4, #4]
 80063b4:	e7ae      	b.n	8006314 <_malloc_r+0x34>
 80063b6:	463c      	mov	r4, r7
 80063b8:	687f      	ldr	r7, [r7, #4]
 80063ba:	e7b6      	b.n	800632a <_malloc_r+0x4a>
 80063bc:	461a      	mov	r2, r3
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	42a3      	cmp	r3, r4
 80063c2:	d1fb      	bne.n	80063bc <_malloc_r+0xdc>
 80063c4:	2300      	movs	r3, #0
 80063c6:	6053      	str	r3, [r2, #4]
 80063c8:	e7de      	b.n	8006388 <_malloc_r+0xa8>
 80063ca:	230c      	movs	r3, #12
 80063cc:	6033      	str	r3, [r6, #0]
 80063ce:	4630      	mov	r0, r6
 80063d0:	f000 f80c 	bl	80063ec <__malloc_unlock>
 80063d4:	e794      	b.n	8006300 <_malloc_r+0x20>
 80063d6:	6005      	str	r5, [r0, #0]
 80063d8:	e7d6      	b.n	8006388 <_malloc_r+0xa8>
 80063da:	bf00      	nop
 80063dc:	200043a0 	.word	0x200043a0

080063e0 <__malloc_lock>:
 80063e0:	4801      	ldr	r0, [pc, #4]	@ (80063e8 <__malloc_lock+0x8>)
 80063e2:	f7ff bf00 	b.w	80061e6 <__retarget_lock_acquire_recursive>
 80063e6:	bf00      	nop
 80063e8:	20004398 	.word	0x20004398

080063ec <__malloc_unlock>:
 80063ec:	4801      	ldr	r0, [pc, #4]	@ (80063f4 <__malloc_unlock+0x8>)
 80063ee:	f7ff befb 	b.w	80061e8 <__retarget_lock_release_recursive>
 80063f2:	bf00      	nop
 80063f4:	20004398 	.word	0x20004398

080063f8 <__ssputs_r>:
 80063f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063fc:	688e      	ldr	r6, [r1, #8]
 80063fe:	461f      	mov	r7, r3
 8006400:	42be      	cmp	r6, r7
 8006402:	680b      	ldr	r3, [r1, #0]
 8006404:	4682      	mov	sl, r0
 8006406:	460c      	mov	r4, r1
 8006408:	4690      	mov	r8, r2
 800640a:	d82d      	bhi.n	8006468 <__ssputs_r+0x70>
 800640c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006410:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006414:	d026      	beq.n	8006464 <__ssputs_r+0x6c>
 8006416:	6965      	ldr	r5, [r4, #20]
 8006418:	6909      	ldr	r1, [r1, #16]
 800641a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800641e:	eba3 0901 	sub.w	r9, r3, r1
 8006422:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006426:	1c7b      	adds	r3, r7, #1
 8006428:	444b      	add	r3, r9
 800642a:	106d      	asrs	r5, r5, #1
 800642c:	429d      	cmp	r5, r3
 800642e:	bf38      	it	cc
 8006430:	461d      	movcc	r5, r3
 8006432:	0553      	lsls	r3, r2, #21
 8006434:	d527      	bpl.n	8006486 <__ssputs_r+0x8e>
 8006436:	4629      	mov	r1, r5
 8006438:	f7ff ff52 	bl	80062e0 <_malloc_r>
 800643c:	4606      	mov	r6, r0
 800643e:	b360      	cbz	r0, 800649a <__ssputs_r+0xa2>
 8006440:	6921      	ldr	r1, [r4, #16]
 8006442:	464a      	mov	r2, r9
 8006444:	f7ff fed1 	bl	80061ea <memcpy>
 8006448:	89a3      	ldrh	r3, [r4, #12]
 800644a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800644e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006452:	81a3      	strh	r3, [r4, #12]
 8006454:	6126      	str	r6, [r4, #16]
 8006456:	6165      	str	r5, [r4, #20]
 8006458:	444e      	add	r6, r9
 800645a:	eba5 0509 	sub.w	r5, r5, r9
 800645e:	6026      	str	r6, [r4, #0]
 8006460:	60a5      	str	r5, [r4, #8]
 8006462:	463e      	mov	r6, r7
 8006464:	42be      	cmp	r6, r7
 8006466:	d900      	bls.n	800646a <__ssputs_r+0x72>
 8006468:	463e      	mov	r6, r7
 800646a:	6820      	ldr	r0, [r4, #0]
 800646c:	4632      	mov	r2, r6
 800646e:	4641      	mov	r1, r8
 8006470:	f000 fc7c 	bl	8006d6c <memmove>
 8006474:	68a3      	ldr	r3, [r4, #8]
 8006476:	1b9b      	subs	r3, r3, r6
 8006478:	60a3      	str	r3, [r4, #8]
 800647a:	6823      	ldr	r3, [r4, #0]
 800647c:	4433      	add	r3, r6
 800647e:	6023      	str	r3, [r4, #0]
 8006480:	2000      	movs	r0, #0
 8006482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006486:	462a      	mov	r2, r5
 8006488:	f000 fc9a 	bl	8006dc0 <_realloc_r>
 800648c:	4606      	mov	r6, r0
 800648e:	2800      	cmp	r0, #0
 8006490:	d1e0      	bne.n	8006454 <__ssputs_r+0x5c>
 8006492:	6921      	ldr	r1, [r4, #16]
 8006494:	4650      	mov	r0, sl
 8006496:	f7ff feb7 	bl	8006208 <_free_r>
 800649a:	230c      	movs	r3, #12
 800649c:	f8ca 3000 	str.w	r3, [sl]
 80064a0:	89a3      	ldrh	r3, [r4, #12]
 80064a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064a6:	81a3      	strh	r3, [r4, #12]
 80064a8:	f04f 30ff 	mov.w	r0, #4294967295
 80064ac:	e7e9      	b.n	8006482 <__ssputs_r+0x8a>
	...

080064b0 <_svfiprintf_r>:
 80064b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064b4:	4698      	mov	r8, r3
 80064b6:	898b      	ldrh	r3, [r1, #12]
 80064b8:	061b      	lsls	r3, r3, #24
 80064ba:	b09d      	sub	sp, #116	@ 0x74
 80064bc:	4607      	mov	r7, r0
 80064be:	460d      	mov	r5, r1
 80064c0:	4614      	mov	r4, r2
 80064c2:	d510      	bpl.n	80064e6 <_svfiprintf_r+0x36>
 80064c4:	690b      	ldr	r3, [r1, #16]
 80064c6:	b973      	cbnz	r3, 80064e6 <_svfiprintf_r+0x36>
 80064c8:	2140      	movs	r1, #64	@ 0x40
 80064ca:	f7ff ff09 	bl	80062e0 <_malloc_r>
 80064ce:	6028      	str	r0, [r5, #0]
 80064d0:	6128      	str	r0, [r5, #16]
 80064d2:	b930      	cbnz	r0, 80064e2 <_svfiprintf_r+0x32>
 80064d4:	230c      	movs	r3, #12
 80064d6:	603b      	str	r3, [r7, #0]
 80064d8:	f04f 30ff 	mov.w	r0, #4294967295
 80064dc:	b01d      	add	sp, #116	@ 0x74
 80064de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064e2:	2340      	movs	r3, #64	@ 0x40
 80064e4:	616b      	str	r3, [r5, #20]
 80064e6:	2300      	movs	r3, #0
 80064e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80064ea:	2320      	movs	r3, #32
 80064ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80064f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80064f4:	2330      	movs	r3, #48	@ 0x30
 80064f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006694 <_svfiprintf_r+0x1e4>
 80064fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80064fe:	f04f 0901 	mov.w	r9, #1
 8006502:	4623      	mov	r3, r4
 8006504:	469a      	mov	sl, r3
 8006506:	f813 2b01 	ldrb.w	r2, [r3], #1
 800650a:	b10a      	cbz	r2, 8006510 <_svfiprintf_r+0x60>
 800650c:	2a25      	cmp	r2, #37	@ 0x25
 800650e:	d1f9      	bne.n	8006504 <_svfiprintf_r+0x54>
 8006510:	ebba 0b04 	subs.w	fp, sl, r4
 8006514:	d00b      	beq.n	800652e <_svfiprintf_r+0x7e>
 8006516:	465b      	mov	r3, fp
 8006518:	4622      	mov	r2, r4
 800651a:	4629      	mov	r1, r5
 800651c:	4638      	mov	r0, r7
 800651e:	f7ff ff6b 	bl	80063f8 <__ssputs_r>
 8006522:	3001      	adds	r0, #1
 8006524:	f000 80a7 	beq.w	8006676 <_svfiprintf_r+0x1c6>
 8006528:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800652a:	445a      	add	r2, fp
 800652c:	9209      	str	r2, [sp, #36]	@ 0x24
 800652e:	f89a 3000 	ldrb.w	r3, [sl]
 8006532:	2b00      	cmp	r3, #0
 8006534:	f000 809f 	beq.w	8006676 <_svfiprintf_r+0x1c6>
 8006538:	2300      	movs	r3, #0
 800653a:	f04f 32ff 	mov.w	r2, #4294967295
 800653e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006542:	f10a 0a01 	add.w	sl, sl, #1
 8006546:	9304      	str	r3, [sp, #16]
 8006548:	9307      	str	r3, [sp, #28]
 800654a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800654e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006550:	4654      	mov	r4, sl
 8006552:	2205      	movs	r2, #5
 8006554:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006558:	484e      	ldr	r0, [pc, #312]	@ (8006694 <_svfiprintf_r+0x1e4>)
 800655a:	f7f9 fe61 	bl	8000220 <memchr>
 800655e:	9a04      	ldr	r2, [sp, #16]
 8006560:	b9d8      	cbnz	r0, 800659a <_svfiprintf_r+0xea>
 8006562:	06d0      	lsls	r0, r2, #27
 8006564:	bf44      	itt	mi
 8006566:	2320      	movmi	r3, #32
 8006568:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800656c:	0711      	lsls	r1, r2, #28
 800656e:	bf44      	itt	mi
 8006570:	232b      	movmi	r3, #43	@ 0x2b
 8006572:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006576:	f89a 3000 	ldrb.w	r3, [sl]
 800657a:	2b2a      	cmp	r3, #42	@ 0x2a
 800657c:	d015      	beq.n	80065aa <_svfiprintf_r+0xfa>
 800657e:	9a07      	ldr	r2, [sp, #28]
 8006580:	4654      	mov	r4, sl
 8006582:	2000      	movs	r0, #0
 8006584:	f04f 0c0a 	mov.w	ip, #10
 8006588:	4621      	mov	r1, r4
 800658a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800658e:	3b30      	subs	r3, #48	@ 0x30
 8006590:	2b09      	cmp	r3, #9
 8006592:	d94b      	bls.n	800662c <_svfiprintf_r+0x17c>
 8006594:	b1b0      	cbz	r0, 80065c4 <_svfiprintf_r+0x114>
 8006596:	9207      	str	r2, [sp, #28]
 8006598:	e014      	b.n	80065c4 <_svfiprintf_r+0x114>
 800659a:	eba0 0308 	sub.w	r3, r0, r8
 800659e:	fa09 f303 	lsl.w	r3, r9, r3
 80065a2:	4313      	orrs	r3, r2
 80065a4:	9304      	str	r3, [sp, #16]
 80065a6:	46a2      	mov	sl, r4
 80065a8:	e7d2      	b.n	8006550 <_svfiprintf_r+0xa0>
 80065aa:	9b03      	ldr	r3, [sp, #12]
 80065ac:	1d19      	adds	r1, r3, #4
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	9103      	str	r1, [sp, #12]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	bfbb      	ittet	lt
 80065b6:	425b      	neglt	r3, r3
 80065b8:	f042 0202 	orrlt.w	r2, r2, #2
 80065bc:	9307      	strge	r3, [sp, #28]
 80065be:	9307      	strlt	r3, [sp, #28]
 80065c0:	bfb8      	it	lt
 80065c2:	9204      	strlt	r2, [sp, #16]
 80065c4:	7823      	ldrb	r3, [r4, #0]
 80065c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80065c8:	d10a      	bne.n	80065e0 <_svfiprintf_r+0x130>
 80065ca:	7863      	ldrb	r3, [r4, #1]
 80065cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80065ce:	d132      	bne.n	8006636 <_svfiprintf_r+0x186>
 80065d0:	9b03      	ldr	r3, [sp, #12]
 80065d2:	1d1a      	adds	r2, r3, #4
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	9203      	str	r2, [sp, #12]
 80065d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80065dc:	3402      	adds	r4, #2
 80065de:	9305      	str	r3, [sp, #20]
 80065e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80066a4 <_svfiprintf_r+0x1f4>
 80065e4:	7821      	ldrb	r1, [r4, #0]
 80065e6:	2203      	movs	r2, #3
 80065e8:	4650      	mov	r0, sl
 80065ea:	f7f9 fe19 	bl	8000220 <memchr>
 80065ee:	b138      	cbz	r0, 8006600 <_svfiprintf_r+0x150>
 80065f0:	9b04      	ldr	r3, [sp, #16]
 80065f2:	eba0 000a 	sub.w	r0, r0, sl
 80065f6:	2240      	movs	r2, #64	@ 0x40
 80065f8:	4082      	lsls	r2, r0
 80065fa:	4313      	orrs	r3, r2
 80065fc:	3401      	adds	r4, #1
 80065fe:	9304      	str	r3, [sp, #16]
 8006600:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006604:	4824      	ldr	r0, [pc, #144]	@ (8006698 <_svfiprintf_r+0x1e8>)
 8006606:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800660a:	2206      	movs	r2, #6
 800660c:	f7f9 fe08 	bl	8000220 <memchr>
 8006610:	2800      	cmp	r0, #0
 8006612:	d036      	beq.n	8006682 <_svfiprintf_r+0x1d2>
 8006614:	4b21      	ldr	r3, [pc, #132]	@ (800669c <_svfiprintf_r+0x1ec>)
 8006616:	bb1b      	cbnz	r3, 8006660 <_svfiprintf_r+0x1b0>
 8006618:	9b03      	ldr	r3, [sp, #12]
 800661a:	3307      	adds	r3, #7
 800661c:	f023 0307 	bic.w	r3, r3, #7
 8006620:	3308      	adds	r3, #8
 8006622:	9303      	str	r3, [sp, #12]
 8006624:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006626:	4433      	add	r3, r6
 8006628:	9309      	str	r3, [sp, #36]	@ 0x24
 800662a:	e76a      	b.n	8006502 <_svfiprintf_r+0x52>
 800662c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006630:	460c      	mov	r4, r1
 8006632:	2001      	movs	r0, #1
 8006634:	e7a8      	b.n	8006588 <_svfiprintf_r+0xd8>
 8006636:	2300      	movs	r3, #0
 8006638:	3401      	adds	r4, #1
 800663a:	9305      	str	r3, [sp, #20]
 800663c:	4619      	mov	r1, r3
 800663e:	f04f 0c0a 	mov.w	ip, #10
 8006642:	4620      	mov	r0, r4
 8006644:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006648:	3a30      	subs	r2, #48	@ 0x30
 800664a:	2a09      	cmp	r2, #9
 800664c:	d903      	bls.n	8006656 <_svfiprintf_r+0x1a6>
 800664e:	2b00      	cmp	r3, #0
 8006650:	d0c6      	beq.n	80065e0 <_svfiprintf_r+0x130>
 8006652:	9105      	str	r1, [sp, #20]
 8006654:	e7c4      	b.n	80065e0 <_svfiprintf_r+0x130>
 8006656:	fb0c 2101 	mla	r1, ip, r1, r2
 800665a:	4604      	mov	r4, r0
 800665c:	2301      	movs	r3, #1
 800665e:	e7f0      	b.n	8006642 <_svfiprintf_r+0x192>
 8006660:	ab03      	add	r3, sp, #12
 8006662:	9300      	str	r3, [sp, #0]
 8006664:	462a      	mov	r2, r5
 8006666:	4b0e      	ldr	r3, [pc, #56]	@ (80066a0 <_svfiprintf_r+0x1f0>)
 8006668:	a904      	add	r1, sp, #16
 800666a:	4638      	mov	r0, r7
 800666c:	f3af 8000 	nop.w
 8006670:	1c42      	adds	r2, r0, #1
 8006672:	4606      	mov	r6, r0
 8006674:	d1d6      	bne.n	8006624 <_svfiprintf_r+0x174>
 8006676:	89ab      	ldrh	r3, [r5, #12]
 8006678:	065b      	lsls	r3, r3, #25
 800667a:	f53f af2d 	bmi.w	80064d8 <_svfiprintf_r+0x28>
 800667e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006680:	e72c      	b.n	80064dc <_svfiprintf_r+0x2c>
 8006682:	ab03      	add	r3, sp, #12
 8006684:	9300      	str	r3, [sp, #0]
 8006686:	462a      	mov	r2, r5
 8006688:	4b05      	ldr	r3, [pc, #20]	@ (80066a0 <_svfiprintf_r+0x1f0>)
 800668a:	a904      	add	r1, sp, #16
 800668c:	4638      	mov	r0, r7
 800668e:	f000 f9bb 	bl	8006a08 <_printf_i>
 8006692:	e7ed      	b.n	8006670 <_svfiprintf_r+0x1c0>
 8006694:	080070c6 	.word	0x080070c6
 8006698:	080070d0 	.word	0x080070d0
 800669c:	00000000 	.word	0x00000000
 80066a0:	080063f9 	.word	0x080063f9
 80066a4:	080070cc 	.word	0x080070cc

080066a8 <__sfputc_r>:
 80066a8:	6893      	ldr	r3, [r2, #8]
 80066aa:	3b01      	subs	r3, #1
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	b410      	push	{r4}
 80066b0:	6093      	str	r3, [r2, #8]
 80066b2:	da08      	bge.n	80066c6 <__sfputc_r+0x1e>
 80066b4:	6994      	ldr	r4, [r2, #24]
 80066b6:	42a3      	cmp	r3, r4
 80066b8:	db01      	blt.n	80066be <__sfputc_r+0x16>
 80066ba:	290a      	cmp	r1, #10
 80066bc:	d103      	bne.n	80066c6 <__sfputc_r+0x1e>
 80066be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80066c2:	f000 babf 	b.w	8006c44 <__swbuf_r>
 80066c6:	6813      	ldr	r3, [r2, #0]
 80066c8:	1c58      	adds	r0, r3, #1
 80066ca:	6010      	str	r0, [r2, #0]
 80066cc:	7019      	strb	r1, [r3, #0]
 80066ce:	4608      	mov	r0, r1
 80066d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80066d4:	4770      	bx	lr

080066d6 <__sfputs_r>:
 80066d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066d8:	4606      	mov	r6, r0
 80066da:	460f      	mov	r7, r1
 80066dc:	4614      	mov	r4, r2
 80066de:	18d5      	adds	r5, r2, r3
 80066e0:	42ac      	cmp	r4, r5
 80066e2:	d101      	bne.n	80066e8 <__sfputs_r+0x12>
 80066e4:	2000      	movs	r0, #0
 80066e6:	e007      	b.n	80066f8 <__sfputs_r+0x22>
 80066e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066ec:	463a      	mov	r2, r7
 80066ee:	4630      	mov	r0, r6
 80066f0:	f7ff ffda 	bl	80066a8 <__sfputc_r>
 80066f4:	1c43      	adds	r3, r0, #1
 80066f6:	d1f3      	bne.n	80066e0 <__sfputs_r+0xa>
 80066f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080066fc <_vfiprintf_r>:
 80066fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006700:	460d      	mov	r5, r1
 8006702:	b09d      	sub	sp, #116	@ 0x74
 8006704:	4614      	mov	r4, r2
 8006706:	4698      	mov	r8, r3
 8006708:	4606      	mov	r6, r0
 800670a:	b118      	cbz	r0, 8006714 <_vfiprintf_r+0x18>
 800670c:	6a03      	ldr	r3, [r0, #32]
 800670e:	b90b      	cbnz	r3, 8006714 <_vfiprintf_r+0x18>
 8006710:	f7ff fc2e 	bl	8005f70 <__sinit>
 8006714:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006716:	07d9      	lsls	r1, r3, #31
 8006718:	d405      	bmi.n	8006726 <_vfiprintf_r+0x2a>
 800671a:	89ab      	ldrh	r3, [r5, #12]
 800671c:	059a      	lsls	r2, r3, #22
 800671e:	d402      	bmi.n	8006726 <_vfiprintf_r+0x2a>
 8006720:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006722:	f7ff fd60 	bl	80061e6 <__retarget_lock_acquire_recursive>
 8006726:	89ab      	ldrh	r3, [r5, #12]
 8006728:	071b      	lsls	r3, r3, #28
 800672a:	d501      	bpl.n	8006730 <_vfiprintf_r+0x34>
 800672c:	692b      	ldr	r3, [r5, #16]
 800672e:	b99b      	cbnz	r3, 8006758 <_vfiprintf_r+0x5c>
 8006730:	4629      	mov	r1, r5
 8006732:	4630      	mov	r0, r6
 8006734:	f000 fac4 	bl	8006cc0 <__swsetup_r>
 8006738:	b170      	cbz	r0, 8006758 <_vfiprintf_r+0x5c>
 800673a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800673c:	07dc      	lsls	r4, r3, #31
 800673e:	d504      	bpl.n	800674a <_vfiprintf_r+0x4e>
 8006740:	f04f 30ff 	mov.w	r0, #4294967295
 8006744:	b01d      	add	sp, #116	@ 0x74
 8006746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800674a:	89ab      	ldrh	r3, [r5, #12]
 800674c:	0598      	lsls	r0, r3, #22
 800674e:	d4f7      	bmi.n	8006740 <_vfiprintf_r+0x44>
 8006750:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006752:	f7ff fd49 	bl	80061e8 <__retarget_lock_release_recursive>
 8006756:	e7f3      	b.n	8006740 <_vfiprintf_r+0x44>
 8006758:	2300      	movs	r3, #0
 800675a:	9309      	str	r3, [sp, #36]	@ 0x24
 800675c:	2320      	movs	r3, #32
 800675e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006762:	f8cd 800c 	str.w	r8, [sp, #12]
 8006766:	2330      	movs	r3, #48	@ 0x30
 8006768:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006918 <_vfiprintf_r+0x21c>
 800676c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006770:	f04f 0901 	mov.w	r9, #1
 8006774:	4623      	mov	r3, r4
 8006776:	469a      	mov	sl, r3
 8006778:	f813 2b01 	ldrb.w	r2, [r3], #1
 800677c:	b10a      	cbz	r2, 8006782 <_vfiprintf_r+0x86>
 800677e:	2a25      	cmp	r2, #37	@ 0x25
 8006780:	d1f9      	bne.n	8006776 <_vfiprintf_r+0x7a>
 8006782:	ebba 0b04 	subs.w	fp, sl, r4
 8006786:	d00b      	beq.n	80067a0 <_vfiprintf_r+0xa4>
 8006788:	465b      	mov	r3, fp
 800678a:	4622      	mov	r2, r4
 800678c:	4629      	mov	r1, r5
 800678e:	4630      	mov	r0, r6
 8006790:	f7ff ffa1 	bl	80066d6 <__sfputs_r>
 8006794:	3001      	adds	r0, #1
 8006796:	f000 80a7 	beq.w	80068e8 <_vfiprintf_r+0x1ec>
 800679a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800679c:	445a      	add	r2, fp
 800679e:	9209      	str	r2, [sp, #36]	@ 0x24
 80067a0:	f89a 3000 	ldrb.w	r3, [sl]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	f000 809f 	beq.w	80068e8 <_vfiprintf_r+0x1ec>
 80067aa:	2300      	movs	r3, #0
 80067ac:	f04f 32ff 	mov.w	r2, #4294967295
 80067b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067b4:	f10a 0a01 	add.w	sl, sl, #1
 80067b8:	9304      	str	r3, [sp, #16]
 80067ba:	9307      	str	r3, [sp, #28]
 80067bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80067c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80067c2:	4654      	mov	r4, sl
 80067c4:	2205      	movs	r2, #5
 80067c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067ca:	4853      	ldr	r0, [pc, #332]	@ (8006918 <_vfiprintf_r+0x21c>)
 80067cc:	f7f9 fd28 	bl	8000220 <memchr>
 80067d0:	9a04      	ldr	r2, [sp, #16]
 80067d2:	b9d8      	cbnz	r0, 800680c <_vfiprintf_r+0x110>
 80067d4:	06d1      	lsls	r1, r2, #27
 80067d6:	bf44      	itt	mi
 80067d8:	2320      	movmi	r3, #32
 80067da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067de:	0713      	lsls	r3, r2, #28
 80067e0:	bf44      	itt	mi
 80067e2:	232b      	movmi	r3, #43	@ 0x2b
 80067e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067e8:	f89a 3000 	ldrb.w	r3, [sl]
 80067ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80067ee:	d015      	beq.n	800681c <_vfiprintf_r+0x120>
 80067f0:	9a07      	ldr	r2, [sp, #28]
 80067f2:	4654      	mov	r4, sl
 80067f4:	2000      	movs	r0, #0
 80067f6:	f04f 0c0a 	mov.w	ip, #10
 80067fa:	4621      	mov	r1, r4
 80067fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006800:	3b30      	subs	r3, #48	@ 0x30
 8006802:	2b09      	cmp	r3, #9
 8006804:	d94b      	bls.n	800689e <_vfiprintf_r+0x1a2>
 8006806:	b1b0      	cbz	r0, 8006836 <_vfiprintf_r+0x13a>
 8006808:	9207      	str	r2, [sp, #28]
 800680a:	e014      	b.n	8006836 <_vfiprintf_r+0x13a>
 800680c:	eba0 0308 	sub.w	r3, r0, r8
 8006810:	fa09 f303 	lsl.w	r3, r9, r3
 8006814:	4313      	orrs	r3, r2
 8006816:	9304      	str	r3, [sp, #16]
 8006818:	46a2      	mov	sl, r4
 800681a:	e7d2      	b.n	80067c2 <_vfiprintf_r+0xc6>
 800681c:	9b03      	ldr	r3, [sp, #12]
 800681e:	1d19      	adds	r1, r3, #4
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	9103      	str	r1, [sp, #12]
 8006824:	2b00      	cmp	r3, #0
 8006826:	bfbb      	ittet	lt
 8006828:	425b      	neglt	r3, r3
 800682a:	f042 0202 	orrlt.w	r2, r2, #2
 800682e:	9307      	strge	r3, [sp, #28]
 8006830:	9307      	strlt	r3, [sp, #28]
 8006832:	bfb8      	it	lt
 8006834:	9204      	strlt	r2, [sp, #16]
 8006836:	7823      	ldrb	r3, [r4, #0]
 8006838:	2b2e      	cmp	r3, #46	@ 0x2e
 800683a:	d10a      	bne.n	8006852 <_vfiprintf_r+0x156>
 800683c:	7863      	ldrb	r3, [r4, #1]
 800683e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006840:	d132      	bne.n	80068a8 <_vfiprintf_r+0x1ac>
 8006842:	9b03      	ldr	r3, [sp, #12]
 8006844:	1d1a      	adds	r2, r3, #4
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	9203      	str	r2, [sp, #12]
 800684a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800684e:	3402      	adds	r4, #2
 8006850:	9305      	str	r3, [sp, #20]
 8006852:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006928 <_vfiprintf_r+0x22c>
 8006856:	7821      	ldrb	r1, [r4, #0]
 8006858:	2203      	movs	r2, #3
 800685a:	4650      	mov	r0, sl
 800685c:	f7f9 fce0 	bl	8000220 <memchr>
 8006860:	b138      	cbz	r0, 8006872 <_vfiprintf_r+0x176>
 8006862:	9b04      	ldr	r3, [sp, #16]
 8006864:	eba0 000a 	sub.w	r0, r0, sl
 8006868:	2240      	movs	r2, #64	@ 0x40
 800686a:	4082      	lsls	r2, r0
 800686c:	4313      	orrs	r3, r2
 800686e:	3401      	adds	r4, #1
 8006870:	9304      	str	r3, [sp, #16]
 8006872:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006876:	4829      	ldr	r0, [pc, #164]	@ (800691c <_vfiprintf_r+0x220>)
 8006878:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800687c:	2206      	movs	r2, #6
 800687e:	f7f9 fccf 	bl	8000220 <memchr>
 8006882:	2800      	cmp	r0, #0
 8006884:	d03f      	beq.n	8006906 <_vfiprintf_r+0x20a>
 8006886:	4b26      	ldr	r3, [pc, #152]	@ (8006920 <_vfiprintf_r+0x224>)
 8006888:	bb1b      	cbnz	r3, 80068d2 <_vfiprintf_r+0x1d6>
 800688a:	9b03      	ldr	r3, [sp, #12]
 800688c:	3307      	adds	r3, #7
 800688e:	f023 0307 	bic.w	r3, r3, #7
 8006892:	3308      	adds	r3, #8
 8006894:	9303      	str	r3, [sp, #12]
 8006896:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006898:	443b      	add	r3, r7
 800689a:	9309      	str	r3, [sp, #36]	@ 0x24
 800689c:	e76a      	b.n	8006774 <_vfiprintf_r+0x78>
 800689e:	fb0c 3202 	mla	r2, ip, r2, r3
 80068a2:	460c      	mov	r4, r1
 80068a4:	2001      	movs	r0, #1
 80068a6:	e7a8      	b.n	80067fa <_vfiprintf_r+0xfe>
 80068a8:	2300      	movs	r3, #0
 80068aa:	3401      	adds	r4, #1
 80068ac:	9305      	str	r3, [sp, #20]
 80068ae:	4619      	mov	r1, r3
 80068b0:	f04f 0c0a 	mov.w	ip, #10
 80068b4:	4620      	mov	r0, r4
 80068b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068ba:	3a30      	subs	r2, #48	@ 0x30
 80068bc:	2a09      	cmp	r2, #9
 80068be:	d903      	bls.n	80068c8 <_vfiprintf_r+0x1cc>
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d0c6      	beq.n	8006852 <_vfiprintf_r+0x156>
 80068c4:	9105      	str	r1, [sp, #20]
 80068c6:	e7c4      	b.n	8006852 <_vfiprintf_r+0x156>
 80068c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80068cc:	4604      	mov	r4, r0
 80068ce:	2301      	movs	r3, #1
 80068d0:	e7f0      	b.n	80068b4 <_vfiprintf_r+0x1b8>
 80068d2:	ab03      	add	r3, sp, #12
 80068d4:	9300      	str	r3, [sp, #0]
 80068d6:	462a      	mov	r2, r5
 80068d8:	4b12      	ldr	r3, [pc, #72]	@ (8006924 <_vfiprintf_r+0x228>)
 80068da:	a904      	add	r1, sp, #16
 80068dc:	4630      	mov	r0, r6
 80068de:	f3af 8000 	nop.w
 80068e2:	4607      	mov	r7, r0
 80068e4:	1c78      	adds	r0, r7, #1
 80068e6:	d1d6      	bne.n	8006896 <_vfiprintf_r+0x19a>
 80068e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80068ea:	07d9      	lsls	r1, r3, #31
 80068ec:	d405      	bmi.n	80068fa <_vfiprintf_r+0x1fe>
 80068ee:	89ab      	ldrh	r3, [r5, #12]
 80068f0:	059a      	lsls	r2, r3, #22
 80068f2:	d402      	bmi.n	80068fa <_vfiprintf_r+0x1fe>
 80068f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80068f6:	f7ff fc77 	bl	80061e8 <__retarget_lock_release_recursive>
 80068fa:	89ab      	ldrh	r3, [r5, #12]
 80068fc:	065b      	lsls	r3, r3, #25
 80068fe:	f53f af1f 	bmi.w	8006740 <_vfiprintf_r+0x44>
 8006902:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006904:	e71e      	b.n	8006744 <_vfiprintf_r+0x48>
 8006906:	ab03      	add	r3, sp, #12
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	462a      	mov	r2, r5
 800690c:	4b05      	ldr	r3, [pc, #20]	@ (8006924 <_vfiprintf_r+0x228>)
 800690e:	a904      	add	r1, sp, #16
 8006910:	4630      	mov	r0, r6
 8006912:	f000 f879 	bl	8006a08 <_printf_i>
 8006916:	e7e4      	b.n	80068e2 <_vfiprintf_r+0x1e6>
 8006918:	080070c6 	.word	0x080070c6
 800691c:	080070d0 	.word	0x080070d0
 8006920:	00000000 	.word	0x00000000
 8006924:	080066d7 	.word	0x080066d7
 8006928:	080070cc 	.word	0x080070cc

0800692c <_printf_common>:
 800692c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006930:	4616      	mov	r6, r2
 8006932:	4698      	mov	r8, r3
 8006934:	688a      	ldr	r2, [r1, #8]
 8006936:	690b      	ldr	r3, [r1, #16]
 8006938:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800693c:	4293      	cmp	r3, r2
 800693e:	bfb8      	it	lt
 8006940:	4613      	movlt	r3, r2
 8006942:	6033      	str	r3, [r6, #0]
 8006944:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006948:	4607      	mov	r7, r0
 800694a:	460c      	mov	r4, r1
 800694c:	b10a      	cbz	r2, 8006952 <_printf_common+0x26>
 800694e:	3301      	adds	r3, #1
 8006950:	6033      	str	r3, [r6, #0]
 8006952:	6823      	ldr	r3, [r4, #0]
 8006954:	0699      	lsls	r1, r3, #26
 8006956:	bf42      	ittt	mi
 8006958:	6833      	ldrmi	r3, [r6, #0]
 800695a:	3302      	addmi	r3, #2
 800695c:	6033      	strmi	r3, [r6, #0]
 800695e:	6825      	ldr	r5, [r4, #0]
 8006960:	f015 0506 	ands.w	r5, r5, #6
 8006964:	d106      	bne.n	8006974 <_printf_common+0x48>
 8006966:	f104 0a19 	add.w	sl, r4, #25
 800696a:	68e3      	ldr	r3, [r4, #12]
 800696c:	6832      	ldr	r2, [r6, #0]
 800696e:	1a9b      	subs	r3, r3, r2
 8006970:	42ab      	cmp	r3, r5
 8006972:	dc26      	bgt.n	80069c2 <_printf_common+0x96>
 8006974:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006978:	6822      	ldr	r2, [r4, #0]
 800697a:	3b00      	subs	r3, #0
 800697c:	bf18      	it	ne
 800697e:	2301      	movne	r3, #1
 8006980:	0692      	lsls	r2, r2, #26
 8006982:	d42b      	bmi.n	80069dc <_printf_common+0xb0>
 8006984:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006988:	4641      	mov	r1, r8
 800698a:	4638      	mov	r0, r7
 800698c:	47c8      	blx	r9
 800698e:	3001      	adds	r0, #1
 8006990:	d01e      	beq.n	80069d0 <_printf_common+0xa4>
 8006992:	6823      	ldr	r3, [r4, #0]
 8006994:	6922      	ldr	r2, [r4, #16]
 8006996:	f003 0306 	and.w	r3, r3, #6
 800699a:	2b04      	cmp	r3, #4
 800699c:	bf02      	ittt	eq
 800699e:	68e5      	ldreq	r5, [r4, #12]
 80069a0:	6833      	ldreq	r3, [r6, #0]
 80069a2:	1aed      	subeq	r5, r5, r3
 80069a4:	68a3      	ldr	r3, [r4, #8]
 80069a6:	bf0c      	ite	eq
 80069a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069ac:	2500      	movne	r5, #0
 80069ae:	4293      	cmp	r3, r2
 80069b0:	bfc4      	itt	gt
 80069b2:	1a9b      	subgt	r3, r3, r2
 80069b4:	18ed      	addgt	r5, r5, r3
 80069b6:	2600      	movs	r6, #0
 80069b8:	341a      	adds	r4, #26
 80069ba:	42b5      	cmp	r5, r6
 80069bc:	d11a      	bne.n	80069f4 <_printf_common+0xc8>
 80069be:	2000      	movs	r0, #0
 80069c0:	e008      	b.n	80069d4 <_printf_common+0xa8>
 80069c2:	2301      	movs	r3, #1
 80069c4:	4652      	mov	r2, sl
 80069c6:	4641      	mov	r1, r8
 80069c8:	4638      	mov	r0, r7
 80069ca:	47c8      	blx	r9
 80069cc:	3001      	adds	r0, #1
 80069ce:	d103      	bne.n	80069d8 <_printf_common+0xac>
 80069d0:	f04f 30ff 	mov.w	r0, #4294967295
 80069d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069d8:	3501      	adds	r5, #1
 80069da:	e7c6      	b.n	800696a <_printf_common+0x3e>
 80069dc:	18e1      	adds	r1, r4, r3
 80069de:	1c5a      	adds	r2, r3, #1
 80069e0:	2030      	movs	r0, #48	@ 0x30
 80069e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80069e6:	4422      	add	r2, r4
 80069e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80069ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80069f0:	3302      	adds	r3, #2
 80069f2:	e7c7      	b.n	8006984 <_printf_common+0x58>
 80069f4:	2301      	movs	r3, #1
 80069f6:	4622      	mov	r2, r4
 80069f8:	4641      	mov	r1, r8
 80069fa:	4638      	mov	r0, r7
 80069fc:	47c8      	blx	r9
 80069fe:	3001      	adds	r0, #1
 8006a00:	d0e6      	beq.n	80069d0 <_printf_common+0xa4>
 8006a02:	3601      	adds	r6, #1
 8006a04:	e7d9      	b.n	80069ba <_printf_common+0x8e>
	...

08006a08 <_printf_i>:
 8006a08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a0c:	7e0f      	ldrb	r7, [r1, #24]
 8006a0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a10:	2f78      	cmp	r7, #120	@ 0x78
 8006a12:	4691      	mov	r9, r2
 8006a14:	4680      	mov	r8, r0
 8006a16:	460c      	mov	r4, r1
 8006a18:	469a      	mov	sl, r3
 8006a1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a1e:	d807      	bhi.n	8006a30 <_printf_i+0x28>
 8006a20:	2f62      	cmp	r7, #98	@ 0x62
 8006a22:	d80a      	bhi.n	8006a3a <_printf_i+0x32>
 8006a24:	2f00      	cmp	r7, #0
 8006a26:	f000 80d1 	beq.w	8006bcc <_printf_i+0x1c4>
 8006a2a:	2f58      	cmp	r7, #88	@ 0x58
 8006a2c:	f000 80b8 	beq.w	8006ba0 <_printf_i+0x198>
 8006a30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a38:	e03a      	b.n	8006ab0 <_printf_i+0xa8>
 8006a3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a3e:	2b15      	cmp	r3, #21
 8006a40:	d8f6      	bhi.n	8006a30 <_printf_i+0x28>
 8006a42:	a101      	add	r1, pc, #4	@ (adr r1, 8006a48 <_printf_i+0x40>)
 8006a44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a48:	08006aa1 	.word	0x08006aa1
 8006a4c:	08006ab5 	.word	0x08006ab5
 8006a50:	08006a31 	.word	0x08006a31
 8006a54:	08006a31 	.word	0x08006a31
 8006a58:	08006a31 	.word	0x08006a31
 8006a5c:	08006a31 	.word	0x08006a31
 8006a60:	08006ab5 	.word	0x08006ab5
 8006a64:	08006a31 	.word	0x08006a31
 8006a68:	08006a31 	.word	0x08006a31
 8006a6c:	08006a31 	.word	0x08006a31
 8006a70:	08006a31 	.word	0x08006a31
 8006a74:	08006bb3 	.word	0x08006bb3
 8006a78:	08006adf 	.word	0x08006adf
 8006a7c:	08006b6d 	.word	0x08006b6d
 8006a80:	08006a31 	.word	0x08006a31
 8006a84:	08006a31 	.word	0x08006a31
 8006a88:	08006bd5 	.word	0x08006bd5
 8006a8c:	08006a31 	.word	0x08006a31
 8006a90:	08006adf 	.word	0x08006adf
 8006a94:	08006a31 	.word	0x08006a31
 8006a98:	08006a31 	.word	0x08006a31
 8006a9c:	08006b75 	.word	0x08006b75
 8006aa0:	6833      	ldr	r3, [r6, #0]
 8006aa2:	1d1a      	adds	r2, r3, #4
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	6032      	str	r2, [r6, #0]
 8006aa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006aac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	e09c      	b.n	8006bee <_printf_i+0x1e6>
 8006ab4:	6833      	ldr	r3, [r6, #0]
 8006ab6:	6820      	ldr	r0, [r4, #0]
 8006ab8:	1d19      	adds	r1, r3, #4
 8006aba:	6031      	str	r1, [r6, #0]
 8006abc:	0606      	lsls	r6, r0, #24
 8006abe:	d501      	bpl.n	8006ac4 <_printf_i+0xbc>
 8006ac0:	681d      	ldr	r5, [r3, #0]
 8006ac2:	e003      	b.n	8006acc <_printf_i+0xc4>
 8006ac4:	0645      	lsls	r5, r0, #25
 8006ac6:	d5fb      	bpl.n	8006ac0 <_printf_i+0xb8>
 8006ac8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006acc:	2d00      	cmp	r5, #0
 8006ace:	da03      	bge.n	8006ad8 <_printf_i+0xd0>
 8006ad0:	232d      	movs	r3, #45	@ 0x2d
 8006ad2:	426d      	negs	r5, r5
 8006ad4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ad8:	4858      	ldr	r0, [pc, #352]	@ (8006c3c <_printf_i+0x234>)
 8006ada:	230a      	movs	r3, #10
 8006adc:	e011      	b.n	8006b02 <_printf_i+0xfa>
 8006ade:	6821      	ldr	r1, [r4, #0]
 8006ae0:	6833      	ldr	r3, [r6, #0]
 8006ae2:	0608      	lsls	r0, r1, #24
 8006ae4:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ae8:	d402      	bmi.n	8006af0 <_printf_i+0xe8>
 8006aea:	0649      	lsls	r1, r1, #25
 8006aec:	bf48      	it	mi
 8006aee:	b2ad      	uxthmi	r5, r5
 8006af0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006af2:	4852      	ldr	r0, [pc, #328]	@ (8006c3c <_printf_i+0x234>)
 8006af4:	6033      	str	r3, [r6, #0]
 8006af6:	bf14      	ite	ne
 8006af8:	230a      	movne	r3, #10
 8006afa:	2308      	moveq	r3, #8
 8006afc:	2100      	movs	r1, #0
 8006afe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006b02:	6866      	ldr	r6, [r4, #4]
 8006b04:	60a6      	str	r6, [r4, #8]
 8006b06:	2e00      	cmp	r6, #0
 8006b08:	db05      	blt.n	8006b16 <_printf_i+0x10e>
 8006b0a:	6821      	ldr	r1, [r4, #0]
 8006b0c:	432e      	orrs	r6, r5
 8006b0e:	f021 0104 	bic.w	r1, r1, #4
 8006b12:	6021      	str	r1, [r4, #0]
 8006b14:	d04b      	beq.n	8006bae <_printf_i+0x1a6>
 8006b16:	4616      	mov	r6, r2
 8006b18:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b1c:	fb03 5711 	mls	r7, r3, r1, r5
 8006b20:	5dc7      	ldrb	r7, [r0, r7]
 8006b22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b26:	462f      	mov	r7, r5
 8006b28:	42bb      	cmp	r3, r7
 8006b2a:	460d      	mov	r5, r1
 8006b2c:	d9f4      	bls.n	8006b18 <_printf_i+0x110>
 8006b2e:	2b08      	cmp	r3, #8
 8006b30:	d10b      	bne.n	8006b4a <_printf_i+0x142>
 8006b32:	6823      	ldr	r3, [r4, #0]
 8006b34:	07df      	lsls	r7, r3, #31
 8006b36:	d508      	bpl.n	8006b4a <_printf_i+0x142>
 8006b38:	6923      	ldr	r3, [r4, #16]
 8006b3a:	6861      	ldr	r1, [r4, #4]
 8006b3c:	4299      	cmp	r1, r3
 8006b3e:	bfde      	ittt	le
 8006b40:	2330      	movle	r3, #48	@ 0x30
 8006b42:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b46:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006b4a:	1b92      	subs	r2, r2, r6
 8006b4c:	6122      	str	r2, [r4, #16]
 8006b4e:	f8cd a000 	str.w	sl, [sp]
 8006b52:	464b      	mov	r3, r9
 8006b54:	aa03      	add	r2, sp, #12
 8006b56:	4621      	mov	r1, r4
 8006b58:	4640      	mov	r0, r8
 8006b5a:	f7ff fee7 	bl	800692c <_printf_common>
 8006b5e:	3001      	adds	r0, #1
 8006b60:	d14a      	bne.n	8006bf8 <_printf_i+0x1f0>
 8006b62:	f04f 30ff 	mov.w	r0, #4294967295
 8006b66:	b004      	add	sp, #16
 8006b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b6c:	6823      	ldr	r3, [r4, #0]
 8006b6e:	f043 0320 	orr.w	r3, r3, #32
 8006b72:	6023      	str	r3, [r4, #0]
 8006b74:	4832      	ldr	r0, [pc, #200]	@ (8006c40 <_printf_i+0x238>)
 8006b76:	2778      	movs	r7, #120	@ 0x78
 8006b78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006b7c:	6823      	ldr	r3, [r4, #0]
 8006b7e:	6831      	ldr	r1, [r6, #0]
 8006b80:	061f      	lsls	r7, r3, #24
 8006b82:	f851 5b04 	ldr.w	r5, [r1], #4
 8006b86:	d402      	bmi.n	8006b8e <_printf_i+0x186>
 8006b88:	065f      	lsls	r7, r3, #25
 8006b8a:	bf48      	it	mi
 8006b8c:	b2ad      	uxthmi	r5, r5
 8006b8e:	6031      	str	r1, [r6, #0]
 8006b90:	07d9      	lsls	r1, r3, #31
 8006b92:	bf44      	itt	mi
 8006b94:	f043 0320 	orrmi.w	r3, r3, #32
 8006b98:	6023      	strmi	r3, [r4, #0]
 8006b9a:	b11d      	cbz	r5, 8006ba4 <_printf_i+0x19c>
 8006b9c:	2310      	movs	r3, #16
 8006b9e:	e7ad      	b.n	8006afc <_printf_i+0xf4>
 8006ba0:	4826      	ldr	r0, [pc, #152]	@ (8006c3c <_printf_i+0x234>)
 8006ba2:	e7e9      	b.n	8006b78 <_printf_i+0x170>
 8006ba4:	6823      	ldr	r3, [r4, #0]
 8006ba6:	f023 0320 	bic.w	r3, r3, #32
 8006baa:	6023      	str	r3, [r4, #0]
 8006bac:	e7f6      	b.n	8006b9c <_printf_i+0x194>
 8006bae:	4616      	mov	r6, r2
 8006bb0:	e7bd      	b.n	8006b2e <_printf_i+0x126>
 8006bb2:	6833      	ldr	r3, [r6, #0]
 8006bb4:	6825      	ldr	r5, [r4, #0]
 8006bb6:	6961      	ldr	r1, [r4, #20]
 8006bb8:	1d18      	adds	r0, r3, #4
 8006bba:	6030      	str	r0, [r6, #0]
 8006bbc:	062e      	lsls	r6, r5, #24
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	d501      	bpl.n	8006bc6 <_printf_i+0x1be>
 8006bc2:	6019      	str	r1, [r3, #0]
 8006bc4:	e002      	b.n	8006bcc <_printf_i+0x1c4>
 8006bc6:	0668      	lsls	r0, r5, #25
 8006bc8:	d5fb      	bpl.n	8006bc2 <_printf_i+0x1ba>
 8006bca:	8019      	strh	r1, [r3, #0]
 8006bcc:	2300      	movs	r3, #0
 8006bce:	6123      	str	r3, [r4, #16]
 8006bd0:	4616      	mov	r6, r2
 8006bd2:	e7bc      	b.n	8006b4e <_printf_i+0x146>
 8006bd4:	6833      	ldr	r3, [r6, #0]
 8006bd6:	1d1a      	adds	r2, r3, #4
 8006bd8:	6032      	str	r2, [r6, #0]
 8006bda:	681e      	ldr	r6, [r3, #0]
 8006bdc:	6862      	ldr	r2, [r4, #4]
 8006bde:	2100      	movs	r1, #0
 8006be0:	4630      	mov	r0, r6
 8006be2:	f7f9 fb1d 	bl	8000220 <memchr>
 8006be6:	b108      	cbz	r0, 8006bec <_printf_i+0x1e4>
 8006be8:	1b80      	subs	r0, r0, r6
 8006bea:	6060      	str	r0, [r4, #4]
 8006bec:	6863      	ldr	r3, [r4, #4]
 8006bee:	6123      	str	r3, [r4, #16]
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bf6:	e7aa      	b.n	8006b4e <_printf_i+0x146>
 8006bf8:	6923      	ldr	r3, [r4, #16]
 8006bfa:	4632      	mov	r2, r6
 8006bfc:	4649      	mov	r1, r9
 8006bfe:	4640      	mov	r0, r8
 8006c00:	47d0      	blx	sl
 8006c02:	3001      	adds	r0, #1
 8006c04:	d0ad      	beq.n	8006b62 <_printf_i+0x15a>
 8006c06:	6823      	ldr	r3, [r4, #0]
 8006c08:	079b      	lsls	r3, r3, #30
 8006c0a:	d413      	bmi.n	8006c34 <_printf_i+0x22c>
 8006c0c:	68e0      	ldr	r0, [r4, #12]
 8006c0e:	9b03      	ldr	r3, [sp, #12]
 8006c10:	4298      	cmp	r0, r3
 8006c12:	bfb8      	it	lt
 8006c14:	4618      	movlt	r0, r3
 8006c16:	e7a6      	b.n	8006b66 <_printf_i+0x15e>
 8006c18:	2301      	movs	r3, #1
 8006c1a:	4632      	mov	r2, r6
 8006c1c:	4649      	mov	r1, r9
 8006c1e:	4640      	mov	r0, r8
 8006c20:	47d0      	blx	sl
 8006c22:	3001      	adds	r0, #1
 8006c24:	d09d      	beq.n	8006b62 <_printf_i+0x15a>
 8006c26:	3501      	adds	r5, #1
 8006c28:	68e3      	ldr	r3, [r4, #12]
 8006c2a:	9903      	ldr	r1, [sp, #12]
 8006c2c:	1a5b      	subs	r3, r3, r1
 8006c2e:	42ab      	cmp	r3, r5
 8006c30:	dcf2      	bgt.n	8006c18 <_printf_i+0x210>
 8006c32:	e7eb      	b.n	8006c0c <_printf_i+0x204>
 8006c34:	2500      	movs	r5, #0
 8006c36:	f104 0619 	add.w	r6, r4, #25
 8006c3a:	e7f5      	b.n	8006c28 <_printf_i+0x220>
 8006c3c:	080070d7 	.word	0x080070d7
 8006c40:	080070e8 	.word	0x080070e8

08006c44 <__swbuf_r>:
 8006c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c46:	460e      	mov	r6, r1
 8006c48:	4614      	mov	r4, r2
 8006c4a:	4605      	mov	r5, r0
 8006c4c:	b118      	cbz	r0, 8006c56 <__swbuf_r+0x12>
 8006c4e:	6a03      	ldr	r3, [r0, #32]
 8006c50:	b90b      	cbnz	r3, 8006c56 <__swbuf_r+0x12>
 8006c52:	f7ff f98d 	bl	8005f70 <__sinit>
 8006c56:	69a3      	ldr	r3, [r4, #24]
 8006c58:	60a3      	str	r3, [r4, #8]
 8006c5a:	89a3      	ldrh	r3, [r4, #12]
 8006c5c:	071a      	lsls	r2, r3, #28
 8006c5e:	d501      	bpl.n	8006c64 <__swbuf_r+0x20>
 8006c60:	6923      	ldr	r3, [r4, #16]
 8006c62:	b943      	cbnz	r3, 8006c76 <__swbuf_r+0x32>
 8006c64:	4621      	mov	r1, r4
 8006c66:	4628      	mov	r0, r5
 8006c68:	f000 f82a 	bl	8006cc0 <__swsetup_r>
 8006c6c:	b118      	cbz	r0, 8006c76 <__swbuf_r+0x32>
 8006c6e:	f04f 37ff 	mov.w	r7, #4294967295
 8006c72:	4638      	mov	r0, r7
 8006c74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c76:	6823      	ldr	r3, [r4, #0]
 8006c78:	6922      	ldr	r2, [r4, #16]
 8006c7a:	1a98      	subs	r0, r3, r2
 8006c7c:	6963      	ldr	r3, [r4, #20]
 8006c7e:	b2f6      	uxtb	r6, r6
 8006c80:	4283      	cmp	r3, r0
 8006c82:	4637      	mov	r7, r6
 8006c84:	dc05      	bgt.n	8006c92 <__swbuf_r+0x4e>
 8006c86:	4621      	mov	r1, r4
 8006c88:	4628      	mov	r0, r5
 8006c8a:	f7ff f8a9 	bl	8005de0 <_fflush_r>
 8006c8e:	2800      	cmp	r0, #0
 8006c90:	d1ed      	bne.n	8006c6e <__swbuf_r+0x2a>
 8006c92:	68a3      	ldr	r3, [r4, #8]
 8006c94:	3b01      	subs	r3, #1
 8006c96:	60a3      	str	r3, [r4, #8]
 8006c98:	6823      	ldr	r3, [r4, #0]
 8006c9a:	1c5a      	adds	r2, r3, #1
 8006c9c:	6022      	str	r2, [r4, #0]
 8006c9e:	701e      	strb	r6, [r3, #0]
 8006ca0:	6962      	ldr	r2, [r4, #20]
 8006ca2:	1c43      	adds	r3, r0, #1
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d004      	beq.n	8006cb2 <__swbuf_r+0x6e>
 8006ca8:	89a3      	ldrh	r3, [r4, #12]
 8006caa:	07db      	lsls	r3, r3, #31
 8006cac:	d5e1      	bpl.n	8006c72 <__swbuf_r+0x2e>
 8006cae:	2e0a      	cmp	r6, #10
 8006cb0:	d1df      	bne.n	8006c72 <__swbuf_r+0x2e>
 8006cb2:	4621      	mov	r1, r4
 8006cb4:	4628      	mov	r0, r5
 8006cb6:	f7ff f893 	bl	8005de0 <_fflush_r>
 8006cba:	2800      	cmp	r0, #0
 8006cbc:	d0d9      	beq.n	8006c72 <__swbuf_r+0x2e>
 8006cbe:	e7d6      	b.n	8006c6e <__swbuf_r+0x2a>

08006cc0 <__swsetup_r>:
 8006cc0:	b538      	push	{r3, r4, r5, lr}
 8006cc2:	4b29      	ldr	r3, [pc, #164]	@ (8006d68 <__swsetup_r+0xa8>)
 8006cc4:	4605      	mov	r5, r0
 8006cc6:	6818      	ldr	r0, [r3, #0]
 8006cc8:	460c      	mov	r4, r1
 8006cca:	b118      	cbz	r0, 8006cd4 <__swsetup_r+0x14>
 8006ccc:	6a03      	ldr	r3, [r0, #32]
 8006cce:	b90b      	cbnz	r3, 8006cd4 <__swsetup_r+0x14>
 8006cd0:	f7ff f94e 	bl	8005f70 <__sinit>
 8006cd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cd8:	0719      	lsls	r1, r3, #28
 8006cda:	d422      	bmi.n	8006d22 <__swsetup_r+0x62>
 8006cdc:	06da      	lsls	r2, r3, #27
 8006cde:	d407      	bmi.n	8006cf0 <__swsetup_r+0x30>
 8006ce0:	2209      	movs	r2, #9
 8006ce2:	602a      	str	r2, [r5, #0]
 8006ce4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ce8:	81a3      	strh	r3, [r4, #12]
 8006cea:	f04f 30ff 	mov.w	r0, #4294967295
 8006cee:	e033      	b.n	8006d58 <__swsetup_r+0x98>
 8006cf0:	0758      	lsls	r0, r3, #29
 8006cf2:	d512      	bpl.n	8006d1a <__swsetup_r+0x5a>
 8006cf4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006cf6:	b141      	cbz	r1, 8006d0a <__swsetup_r+0x4a>
 8006cf8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006cfc:	4299      	cmp	r1, r3
 8006cfe:	d002      	beq.n	8006d06 <__swsetup_r+0x46>
 8006d00:	4628      	mov	r0, r5
 8006d02:	f7ff fa81 	bl	8006208 <_free_r>
 8006d06:	2300      	movs	r3, #0
 8006d08:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d0a:	89a3      	ldrh	r3, [r4, #12]
 8006d0c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006d10:	81a3      	strh	r3, [r4, #12]
 8006d12:	2300      	movs	r3, #0
 8006d14:	6063      	str	r3, [r4, #4]
 8006d16:	6923      	ldr	r3, [r4, #16]
 8006d18:	6023      	str	r3, [r4, #0]
 8006d1a:	89a3      	ldrh	r3, [r4, #12]
 8006d1c:	f043 0308 	orr.w	r3, r3, #8
 8006d20:	81a3      	strh	r3, [r4, #12]
 8006d22:	6923      	ldr	r3, [r4, #16]
 8006d24:	b94b      	cbnz	r3, 8006d3a <__swsetup_r+0x7a>
 8006d26:	89a3      	ldrh	r3, [r4, #12]
 8006d28:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006d2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d30:	d003      	beq.n	8006d3a <__swsetup_r+0x7a>
 8006d32:	4621      	mov	r1, r4
 8006d34:	4628      	mov	r0, r5
 8006d36:	f000 f897 	bl	8006e68 <__smakebuf_r>
 8006d3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d3e:	f013 0201 	ands.w	r2, r3, #1
 8006d42:	d00a      	beq.n	8006d5a <__swsetup_r+0x9a>
 8006d44:	2200      	movs	r2, #0
 8006d46:	60a2      	str	r2, [r4, #8]
 8006d48:	6962      	ldr	r2, [r4, #20]
 8006d4a:	4252      	negs	r2, r2
 8006d4c:	61a2      	str	r2, [r4, #24]
 8006d4e:	6922      	ldr	r2, [r4, #16]
 8006d50:	b942      	cbnz	r2, 8006d64 <__swsetup_r+0xa4>
 8006d52:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006d56:	d1c5      	bne.n	8006ce4 <__swsetup_r+0x24>
 8006d58:	bd38      	pop	{r3, r4, r5, pc}
 8006d5a:	0799      	lsls	r1, r3, #30
 8006d5c:	bf58      	it	pl
 8006d5e:	6962      	ldrpl	r2, [r4, #20]
 8006d60:	60a2      	str	r2, [r4, #8]
 8006d62:	e7f4      	b.n	8006d4e <__swsetup_r+0x8e>
 8006d64:	2000      	movs	r0, #0
 8006d66:	e7f7      	b.n	8006d58 <__swsetup_r+0x98>
 8006d68:	20000038 	.word	0x20000038

08006d6c <memmove>:
 8006d6c:	4288      	cmp	r0, r1
 8006d6e:	b510      	push	{r4, lr}
 8006d70:	eb01 0402 	add.w	r4, r1, r2
 8006d74:	d902      	bls.n	8006d7c <memmove+0x10>
 8006d76:	4284      	cmp	r4, r0
 8006d78:	4623      	mov	r3, r4
 8006d7a:	d807      	bhi.n	8006d8c <memmove+0x20>
 8006d7c:	1e43      	subs	r3, r0, #1
 8006d7e:	42a1      	cmp	r1, r4
 8006d80:	d008      	beq.n	8006d94 <memmove+0x28>
 8006d82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006d8a:	e7f8      	b.n	8006d7e <memmove+0x12>
 8006d8c:	4402      	add	r2, r0
 8006d8e:	4601      	mov	r1, r0
 8006d90:	428a      	cmp	r2, r1
 8006d92:	d100      	bne.n	8006d96 <memmove+0x2a>
 8006d94:	bd10      	pop	{r4, pc}
 8006d96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006d9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006d9e:	e7f7      	b.n	8006d90 <memmove+0x24>

08006da0 <_sbrk_r>:
 8006da0:	b538      	push	{r3, r4, r5, lr}
 8006da2:	4d06      	ldr	r5, [pc, #24]	@ (8006dbc <_sbrk_r+0x1c>)
 8006da4:	2300      	movs	r3, #0
 8006da6:	4604      	mov	r4, r0
 8006da8:	4608      	mov	r0, r1
 8006daa:	602b      	str	r3, [r5, #0]
 8006dac:	f7f9 ff24 	bl	8000bf8 <_sbrk>
 8006db0:	1c43      	adds	r3, r0, #1
 8006db2:	d102      	bne.n	8006dba <_sbrk_r+0x1a>
 8006db4:	682b      	ldr	r3, [r5, #0]
 8006db6:	b103      	cbz	r3, 8006dba <_sbrk_r+0x1a>
 8006db8:	6023      	str	r3, [r4, #0]
 8006dba:	bd38      	pop	{r3, r4, r5, pc}
 8006dbc:	20004394 	.word	0x20004394

08006dc0 <_realloc_r>:
 8006dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dc4:	4607      	mov	r7, r0
 8006dc6:	4614      	mov	r4, r2
 8006dc8:	460d      	mov	r5, r1
 8006dca:	b921      	cbnz	r1, 8006dd6 <_realloc_r+0x16>
 8006dcc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dd0:	4611      	mov	r1, r2
 8006dd2:	f7ff ba85 	b.w	80062e0 <_malloc_r>
 8006dd6:	b92a      	cbnz	r2, 8006de4 <_realloc_r+0x24>
 8006dd8:	f7ff fa16 	bl	8006208 <_free_r>
 8006ddc:	4625      	mov	r5, r4
 8006dde:	4628      	mov	r0, r5
 8006de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006de4:	f000 f89e 	bl	8006f24 <_malloc_usable_size_r>
 8006de8:	4284      	cmp	r4, r0
 8006dea:	4606      	mov	r6, r0
 8006dec:	d802      	bhi.n	8006df4 <_realloc_r+0x34>
 8006dee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006df2:	d8f4      	bhi.n	8006dde <_realloc_r+0x1e>
 8006df4:	4621      	mov	r1, r4
 8006df6:	4638      	mov	r0, r7
 8006df8:	f7ff fa72 	bl	80062e0 <_malloc_r>
 8006dfc:	4680      	mov	r8, r0
 8006dfe:	b908      	cbnz	r0, 8006e04 <_realloc_r+0x44>
 8006e00:	4645      	mov	r5, r8
 8006e02:	e7ec      	b.n	8006dde <_realloc_r+0x1e>
 8006e04:	42b4      	cmp	r4, r6
 8006e06:	4622      	mov	r2, r4
 8006e08:	4629      	mov	r1, r5
 8006e0a:	bf28      	it	cs
 8006e0c:	4632      	movcs	r2, r6
 8006e0e:	f7ff f9ec 	bl	80061ea <memcpy>
 8006e12:	4629      	mov	r1, r5
 8006e14:	4638      	mov	r0, r7
 8006e16:	f7ff f9f7 	bl	8006208 <_free_r>
 8006e1a:	e7f1      	b.n	8006e00 <_realloc_r+0x40>

08006e1c <__swhatbuf_r>:
 8006e1c:	b570      	push	{r4, r5, r6, lr}
 8006e1e:	460c      	mov	r4, r1
 8006e20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e24:	2900      	cmp	r1, #0
 8006e26:	b096      	sub	sp, #88	@ 0x58
 8006e28:	4615      	mov	r5, r2
 8006e2a:	461e      	mov	r6, r3
 8006e2c:	da0d      	bge.n	8006e4a <__swhatbuf_r+0x2e>
 8006e2e:	89a3      	ldrh	r3, [r4, #12]
 8006e30:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006e34:	f04f 0100 	mov.w	r1, #0
 8006e38:	bf14      	ite	ne
 8006e3a:	2340      	movne	r3, #64	@ 0x40
 8006e3c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006e40:	2000      	movs	r0, #0
 8006e42:	6031      	str	r1, [r6, #0]
 8006e44:	602b      	str	r3, [r5, #0]
 8006e46:	b016      	add	sp, #88	@ 0x58
 8006e48:	bd70      	pop	{r4, r5, r6, pc}
 8006e4a:	466a      	mov	r2, sp
 8006e4c:	f000 f848 	bl	8006ee0 <_fstat_r>
 8006e50:	2800      	cmp	r0, #0
 8006e52:	dbec      	blt.n	8006e2e <__swhatbuf_r+0x12>
 8006e54:	9901      	ldr	r1, [sp, #4]
 8006e56:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006e5a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006e5e:	4259      	negs	r1, r3
 8006e60:	4159      	adcs	r1, r3
 8006e62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006e66:	e7eb      	b.n	8006e40 <__swhatbuf_r+0x24>

08006e68 <__smakebuf_r>:
 8006e68:	898b      	ldrh	r3, [r1, #12]
 8006e6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e6c:	079d      	lsls	r5, r3, #30
 8006e6e:	4606      	mov	r6, r0
 8006e70:	460c      	mov	r4, r1
 8006e72:	d507      	bpl.n	8006e84 <__smakebuf_r+0x1c>
 8006e74:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006e78:	6023      	str	r3, [r4, #0]
 8006e7a:	6123      	str	r3, [r4, #16]
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	6163      	str	r3, [r4, #20]
 8006e80:	b003      	add	sp, #12
 8006e82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e84:	ab01      	add	r3, sp, #4
 8006e86:	466a      	mov	r2, sp
 8006e88:	f7ff ffc8 	bl	8006e1c <__swhatbuf_r>
 8006e8c:	9f00      	ldr	r7, [sp, #0]
 8006e8e:	4605      	mov	r5, r0
 8006e90:	4639      	mov	r1, r7
 8006e92:	4630      	mov	r0, r6
 8006e94:	f7ff fa24 	bl	80062e0 <_malloc_r>
 8006e98:	b948      	cbnz	r0, 8006eae <__smakebuf_r+0x46>
 8006e9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e9e:	059a      	lsls	r2, r3, #22
 8006ea0:	d4ee      	bmi.n	8006e80 <__smakebuf_r+0x18>
 8006ea2:	f023 0303 	bic.w	r3, r3, #3
 8006ea6:	f043 0302 	orr.w	r3, r3, #2
 8006eaa:	81a3      	strh	r3, [r4, #12]
 8006eac:	e7e2      	b.n	8006e74 <__smakebuf_r+0xc>
 8006eae:	89a3      	ldrh	r3, [r4, #12]
 8006eb0:	6020      	str	r0, [r4, #0]
 8006eb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006eb6:	81a3      	strh	r3, [r4, #12]
 8006eb8:	9b01      	ldr	r3, [sp, #4]
 8006eba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006ebe:	b15b      	cbz	r3, 8006ed8 <__smakebuf_r+0x70>
 8006ec0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ec4:	4630      	mov	r0, r6
 8006ec6:	f000 f81d 	bl	8006f04 <_isatty_r>
 8006eca:	b128      	cbz	r0, 8006ed8 <__smakebuf_r+0x70>
 8006ecc:	89a3      	ldrh	r3, [r4, #12]
 8006ece:	f023 0303 	bic.w	r3, r3, #3
 8006ed2:	f043 0301 	orr.w	r3, r3, #1
 8006ed6:	81a3      	strh	r3, [r4, #12]
 8006ed8:	89a3      	ldrh	r3, [r4, #12]
 8006eda:	431d      	orrs	r5, r3
 8006edc:	81a5      	strh	r5, [r4, #12]
 8006ede:	e7cf      	b.n	8006e80 <__smakebuf_r+0x18>

08006ee0 <_fstat_r>:
 8006ee0:	b538      	push	{r3, r4, r5, lr}
 8006ee2:	4d07      	ldr	r5, [pc, #28]	@ (8006f00 <_fstat_r+0x20>)
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	4604      	mov	r4, r0
 8006ee8:	4608      	mov	r0, r1
 8006eea:	4611      	mov	r1, r2
 8006eec:	602b      	str	r3, [r5, #0]
 8006eee:	f7fe fd70 	bl	80059d2 <_fstat>
 8006ef2:	1c43      	adds	r3, r0, #1
 8006ef4:	d102      	bne.n	8006efc <_fstat_r+0x1c>
 8006ef6:	682b      	ldr	r3, [r5, #0]
 8006ef8:	b103      	cbz	r3, 8006efc <_fstat_r+0x1c>
 8006efa:	6023      	str	r3, [r4, #0]
 8006efc:	bd38      	pop	{r3, r4, r5, pc}
 8006efe:	bf00      	nop
 8006f00:	20004394 	.word	0x20004394

08006f04 <_isatty_r>:
 8006f04:	b538      	push	{r3, r4, r5, lr}
 8006f06:	4d06      	ldr	r5, [pc, #24]	@ (8006f20 <_isatty_r+0x1c>)
 8006f08:	2300      	movs	r3, #0
 8006f0a:	4604      	mov	r4, r0
 8006f0c:	4608      	mov	r0, r1
 8006f0e:	602b      	str	r3, [r5, #0]
 8006f10:	f7fe fec4 	bl	8005c9c <_isatty>
 8006f14:	1c43      	adds	r3, r0, #1
 8006f16:	d102      	bne.n	8006f1e <_isatty_r+0x1a>
 8006f18:	682b      	ldr	r3, [r5, #0]
 8006f1a:	b103      	cbz	r3, 8006f1e <_isatty_r+0x1a>
 8006f1c:	6023      	str	r3, [r4, #0]
 8006f1e:	bd38      	pop	{r3, r4, r5, pc}
 8006f20:	20004394 	.word	0x20004394

08006f24 <_malloc_usable_size_r>:
 8006f24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f28:	1f18      	subs	r0, r3, #4
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	bfbc      	itt	lt
 8006f2e:	580b      	ldrlt	r3, [r1, r0]
 8006f30:	18c0      	addlt	r0, r0, r3
 8006f32:	4770      	bx	lr

08006f34 <_init>:
 8006f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f36:	bf00      	nop
 8006f38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f3a:	bc08      	pop	{r3}
 8006f3c:	469e      	mov	lr, r3
 8006f3e:	4770      	bx	lr

08006f40 <_fini>:
 8006f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f42:	bf00      	nop
 8006f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f46:	bc08      	pop	{r3}
 8006f48:	469e      	mov	lr, r3
 8006f4a:	4770      	bx	lr
