// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiocq_H__
#define __myip_v1_0_HLS_weiocq_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiocq_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiocq_ram) {
        ram[0] = "0b00111110000011111000100101010010";
        ram[1] = "0b00111110001010100111110111011000";
        ram[2] = "0b10111101111010001101011111010001";
        ram[3] = "0b10111110010000101111010101100001";
        ram[4] = "0b10111101101101011110011010110100";
        ram[5] = "0b10111101101001101110000110101110";
        ram[6] = "0b10111101111001011100010000011110";
        ram[7] = "0b00111110001111010110100100000011";
        ram[8] = "0b10111101011010100111110111101110";
        ram[9] = "0b00111101100100101111100000000111";
        ram[10] = "0b10111100101001011100001110110010";
        ram[11] = "0b10111110001011100010011100000101";
        ram[12] = "0b00111110010000110100110010000001";
        ram[13] = "0b10111110001101111110101111111110";
        ram[14] = "0b00111101111000111111000001100001";
        ram[15] = "0b00111101100101000001000011101010";
        ram[16] = "0b00111100111000011011010011100111";
        ram[17] = "0b00111101100100101011001111111001";
        ram[18] = "0b00111101111011000011110111000100";
        ram[19] = "0b00111101010001001110101001101001";
        ram[20] = "0b00111110010100010110101010011000";
        ram[21] = "0b00111101100001001100001001000000";
        ram[22] = "0b00111100101000100001110000111001";
        ram[23] = "0b10111101100101000110011100001010";
        ram[24] = "0b00111101000010011110100010011000";
        ram[25] = "0b10111110001100101011010111010100";
        ram[26] = "0b00111101010100010110000010110110";
        ram[27] = "0b10111101110111010111010101101011";
        ram[28] = "0b00111100101110000100010001010110";
        ram[29] = "0b00111101001100110111010101100010";
        ram[30] = "0b00111110010111111000010011001010";
        ram[31] = "0b10111101111010001101110011110000";
        ram[32] = "0b10111110001010011011101011111101";
        ram[33] = "0b00111101010111000011111000000100";
        ram[34] = "0b00111110000001101101001011111100";
        ram[35] = "0b00111101100100000011110101011111";
        ram[36] = "0b10111110000000001000010101001010";
        ram[37] = "0b10111101110011011111000000101100";
        ram[38] = "0b00111101010100001100111011100000";
        ram[39] = "0b00111100000111010001000000101111";
        ram[40] = "0b10111101111000010100111100111111";
        ram[41] = "0b00111101111001010111001001111000";
        ram[42] = "0b00111110010001111010000000010110";
        ram[43] = "0b10111110000101100100001110111100";
        ram[44] = "0b00111110100001101111000010011000";
        ram[45] = "0b10111101000010001000101101000111";
        ram[46] = "0b10111110001100001110100100001000";
        ram[47] = "0b00111101111110010111110011001010";
        ram[48] = "0b10111110000101000000011011100100";
        ram[49] = "0b10111110010011110110110100111110";
        ram[50] = "0b00111100110001011001111111110111";
        ram[51] = "0b00111110000000111011100110010110";
        ram[52] = "0b10111101000011110101110001110010";
        ram[53] = "0b00111010101110110001101010011101";
        ram[54] = "0b00111011110100111111010000110110";
        ram[55] = "0b10111101100001011011100111001000";
        ram[56] = "0b00111100110011101110001001001111";
        ram[57] = "0b10111110000110010011000101011101";
        ram[58] = "0b00111110000110101011000000110011";
        ram[59] = "0b10111101011011011111101001000101";
        ram[60] = "0b10111100111111011011111011011010";
        ram[61] = "0b00111110010101101000000000100101";
        ram[62] = "0b00111101100001110111110000110101";
        ram[63] = "0b10111110000001011110101010101100";
        ram[64] = "0b10111110000001001101100000111101";
        ram[65] = "0b10111110001010011111111110100111";
        ram[66] = "0b00111100101011000001111011001000";
        ram[67] = "0b00111100101100011101101011000000";
        ram[68] = "0b10111110001101110010011000001110";
        ram[69] = "0b00111110100000011000111010111100";
        ram[70] = "0b10111110011001101011110001110001";
        ram[71] = "0b10111110000011100110011000101101";
        ram[72] = "0b00111101110001000100101110101011";
        ram[73] = "0b00111110001111110111110010000111";
        ram[74] = "0b10111100001100110010011110001010";
        ram[75] = "0b10111110000010110001101101010001";
        ram[76] = "0b00111110001010010101111011110001";
        ram[77] = "0b00111110000010001111110001000010";
        ram[78] = "0b00111101100111000111111000111100";
        ram[79] = "0b10111110100010001101110101010110";
        ram[80] = "0b00111110100010010010101011101110";
        ram[81] = "0b10111101101100110000000111101101";
        ram[82] = "0b10111110000100101010100111101100";
        ram[83] = "0b10111101101010100011011010110011";
        ram[84] = "0b00111101100100111100111101000010";
        ram[85] = "0b00111101111100000011111010001100";
        ram[86] = "0b10111101101111111110000000000001";
        ram[87] = "0b10111110001110101101001100111100";
        ram[88] = "0b00111100111011101001000000101110";
        ram[89] = "0b00111110010000010110100111010110";
        ram[90] = "0b10111101010111010101101001110100";
        ram[91] = "0b10111101011100101001100101111001";
        ram[92] = "0b10111101110000111010000000100001";
        ram[93] = "0b10111110000000111011001001011011";
        ram[94] = "0b10111110000010101101101010000000";
        ram[95] = "0b10111101111100000001101011101001";
        ram[96] = "0b10111101111111011110000011000100";
        ram[97] = "0b00111011001000000111010010110110";
        ram[98] = "0b10111110011010111011110010111011";
        ram[99] = "0b00111101101110100100010111000010";
        ram[100] = "0b10111100100110001101010101100000";
        ram[101] = "0b00111101000011000111001001100001";
        ram[102] = "0b10111101010000010100101010111010";
        ram[103] = "0b00111101001111110110111111001111";
        ram[104] = "0b00111100100100000011101011001000";
        ram[105] = "0b10111110001101101001000011001000";
        ram[106] = "0b10111101111011111110101010100101";
        ram[107] = "0b00111110010000101101101000000000";
        ram[108] = "0b10111101010001100110000100101001";
        ram[109] = "0b10111101001010111111110001111110";
        ram[110] = "0b10111101110101011011001001000100";
        ram[111] = "0b00111110001001101010000101011111";
        ram[112] = "0b00111101110110111100100011001011";
        ram[113] = "0b10111101100010000111110111111010";
        ram[114] = "0b10111101011100010111010101010001";
        ram[115] = "0b10111110000000000011000111101001";
        ram[116] = "0b00111110000000011001010000001101";
        ram[117] = "0b00111101000000101110100010011101";
        ram[118] = "0b00111101110110011011001000011100";
        ram[119] = "0b10111101101001111111101100011011";
        ram[120] = "0b10111101101111111001101100000010";
        ram[121] = "0b10111010000111100101100011100000";
        ram[122] = "0b10111101001011001001110010001110";
        ram[123] = "0b10111110000101001100101110000010";
        ram[124] = "0b00111110010010011111110110101100";
        ram[125] = "0b10111110000111100111111010000010";
        ram[126] = "0b00111110000101111001101100010101";
        ram[127] = "0b10111011111000100010011011101001";
        ram[128] = "0b10111110011000100001011100101101";
        ram[129] = "0b00111110010011010011100000001110";
        ram[130] = "0b00111011100110000101010101010110";
        ram[131] = "0b10111100000011000010010001111000";
        ram[132] = "0b00111100101111110111000011001011";
        ram[133] = "0b10111101011000101110011111100111";
        ram[134] = "0b10111100111101100110010111110000";
        ram[135] = "0b10111100100100000011111001100111";
        ram[136] = "0b00111101101011100100111101100111";
        ram[137] = "0b00111101111100111110110001101011";
        ram[138] = "0b00111101111101011010011101100001";
        ram[139] = "0b10111101000001001001000000100000";
        ram[140] = "0b00111101101011001110000100000110";
        ram[141] = "0b00111101001011001001100101010000";
        ram[142] = "0b00111110000101001010101111011100";
        ram[143] = "0b00111100010010110011110000010010";
        ram[144] = "0b10111101100111101001010111011101";
        ram[145] = "0b10111101011110110111101111011110";
        ram[146] = "0b00111110000010010011110011001110";
        ram[147] = "0b10111011111111101111010011111101";
        ram[148] = "0b00111110000000101000000111111000";
        ram[149] = "0b10111101110111000011011111011100";
        ram[150] = "0b10111101011000010110111101011011";
        ram[151] = "0b10111101110100110000010101101111";
        ram[152] = "0b10111110000010110100111100011110";
        ram[153] = "0b10111101101011010011010100001110";
        ram[154] = "0b00111110000111010000101001011011";
        ram[155] = "0b00111101100101010000010110010000";
        ram[156] = "0b00111100000010111000001010100000";
        ram[157] = "0b00111110000111001010111111100100";
        ram[158] = "0b10111101111111100110101000110101";
        ram[159] = "0b10111101010000111000011011111011";
        ram[160] = "0b10111110100101011100100110110100";
        ram[161] = "0b00111110001101110110110010101001";
        ram[162] = "0b10111110011101110011110000001101";
        ram[163] = "0b00111100001000100101001000100001";
        ram[164] = "0b10111101001000001010101111001000";
        ram[165] = "0b10111101100010101101000001110010";
        ram[166] = "0b00111110001000001111000101010111";
        ram[167] = "0b10111100110000110101000010001010";
        ram[168] = "0b00111101110001111010101001000011";
        ram[169] = "0b00111110010000100101101110110110";
        ram[170] = "0b00111100100001100010000011100010";
        ram[171] = "0b10111101001101100111010101110010";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiocq) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiocq_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiocq) {
meminst = new myip_v1_0_HLS_weiocq_ram("myip_v1_0_HLS_weiocq_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiocq() {
    delete meminst;
}


};//endmodule
#endif
