# DPRAM-Design-and-UVM-based-Verification
RTL design for a DUAL-PORT RAM and a UVM based testbench for functional verification. This project was undertaken to gain familiarity with UVM constructs.
