$date
	Sun Oct 23 02:47:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#964039
b111 !
1"
#964042
b111 &
b111 %
1$
#964043
0"
#964046
b10110 &
b10110 %
#964050
b1011 &
b1011 %
#964054
b100010 &
b100010 %
#964058
b10001 &
b10001 %
#964062
b110100 &
b110100 %
#964066
b11010 &
b11010 %
#964070
b1101 &
b1101 %
#964074
b101000 &
b101000 %
#964078
b10100 &
b10100 %
#964082
b1010 &
b1010 %
#964086
b101 &
b101 %
#964090
b10000 &
b10000 %
#964094
b1000 &
b1000 %
#964098
b100 &
b100 %
#964102
b10 &
b10 %
#964106
b1 &
b1 %
1#
#964110
b0 &
0#
b0 %
0$
#1923370
b1011 &
b1011 %
1$
b1011 !
1"
#1923371
0"
#1923374
b100010 &
b100010 %
#1923378
b10001 &
b10001 %
#1923382
b110100 &
b110100 %
#1923386
b11010 &
b11010 %
#1923390
b1101 &
b1101 %
#1923394
b101000 &
b101000 %
#1923398
b10100 &
b10100 %
#1923402
b1010 &
b1010 %
#1923406
b101 &
b101 %
#1923410
b10000 &
b10000 %
#1923414
b1000 &
b1000 %
#1923418
b100 &
b100 %
#1923422
b10 &
b10 %
#1923426
b1 &
b1 %
1#
#1923430
b0 &
0#
b0 %
0$
#2974858
b1010 &
b1010 %
1$
b1010 !
1"
#2974859
0"
#2974862
b101 &
b101 %
#2974866
b10000 &
b10000 %
#2974870
b1000 &
b1000 %
#2974874
b100 &
b100 %
#2974878
b10 &
b10 %
#2974882
b1 &
b1 %
1#
#2974886
b0 &
0#
b0 %
0$
#4500012
