C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\synpbase\bin64\c_ver.exe  -osyn C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\impl1\synwork\ecp3_ddr3_impl1_compiler.srs  -top ddr3_test_top  -dspmac -fixsmult -infer_seqShift -nram -divnmod -I C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\core\ddr_p_eval\ddr3core\src\params  -I C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond  -I C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\impl1\  -I C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\synpbase\lib  -v2001  -devicelib  C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\synpbase\lib\lucent\ecp3.v  -encrypt  -pro  -dmgen  C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\impl1\dm  -ll 2000 -compiler_compatible  -ui -fid2 -ram -sharing on -autosm -lib work C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\cae_library\synthesis\verilog\ecp3.v -lib work C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\ddr3core\src\params\ddr3_sdram_mem_params.v -lib work C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr3_test_params.v -lib work C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\led_15seg_drv.v -lib work C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\lfsr128.v -lib work C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\data_gen_chk.v -lib work C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr_ulogic.v -lib work C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_phase.v -lib work C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\jitter_filter.v -lib work C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\clk_stop.v -lib work C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\pll_control.v -lib work C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_pll.v -lib work C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\models\ecp3\ddr3_clks.v -lib work C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr3core_bb.v -lib work C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\..\core\ddr_p_eval\ddr3core\src\rtl\top\ecp3\ddr3_sdram_mem_top_wrapper.v -lib work C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\..\..\src\ddr3_test_top.v -loga  C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\impl1\ecp3_ddr3_impl1.srf 
rc:1 success:1
C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\synpbase\lib\lucent\ecp3.v|i|1304357820|117634
C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\impl1\dm|o|1319583346|0
C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\impl1\ecp3_ddr3_impl1.srf|o|1319583437|206
C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\synpbase\bin64\c_ver.exe|i|1304123800|5532160
C:\lscc\1.3_20110802-1_3p.92\diamond\1.3\synpbase\bin\c_ver.exe|i|1304123810|1855488
