#ifndef	INC_DEFINE_H
#define INC_DEFINE_H

#include <stdint.h>
#define __IO	volatile

#define SET		1
#define RESET	0

#define DISABLE		0
#define ENABLE		1

			/*Bus AHB1*/
#define AHB1_BASE_ADDR			0x40020000UL
/*GPIOx_BASE_ADDR*/
#define GPIOA_BASE_ADDR			0x40020000UL
#define GPIOB_BASE_ADDR			0x40020400UL
#define GPIOC_BASE_ADDR			0x40020800UL
#define GPIOD_BASE_ADDR			0x40020C00UL
#define GPIOE_BASE_ADDR			0x40021000UL
#define GPIOF_BASE_ADDR			0x40021400UL

//#define RCC_BASE_ADDR			0x40023800UL
#define DMA1_BASE_ADDR			0x40026000UL
#define DMA2_BASE_ADDR			0x40026400UL

#define FLASH_REG_BASE_ADDR		0x40023C00UL

typedef struct
{
  __IO uint32_t ACR;      /*!< FLASH access control register,   Address offset: 0x00 */
  __IO uint32_t KEYR;     /*!< FLASH key register,              Address offset: 0x04 */
  __IO uint32_t OPTKEYR;  /*!< FLASH option key register,       Address offset: 0x08 */
  __IO uint32_t SR;       /*!< FLASH status register,           Address offset: 0x0C */
  __IO uint32_t CR;       /*!< FLASH control register,          Address offset: 0x10 */
  __IO uint32_t OPTCR;    /*!< FLASH option control register ,  Address offset: 0x14 */
  __IO uint32_t OPTCR1;   /*!< FLASH option control register 1, Address offset: 0x18 */
} FLASH_TypeDef;

#define FLASH ((FLASH_TypeDef*)FLASH_REG_BASE_ADDR)


			/*Bus APB2*/
#define APB2_BASE_ADDR			0x40010000UL
#define TIM1_BASE_ADDR			0x40010000UL
#define TIM8_BASE_ADDR			0x40010400UL
#define USART1_BASE_ADDR		0x40011000UL
#define USART6_BASE_ADDR		0x40011400UL
#define ADC1_BASE_ADDR			0x40012000UL
#define ADC2_BASE_ADDR			0x40012000UL
#define ADC3_BASE_ADDR			0x40012000UL
#define SDIO_BASE_ADDR			0x40012C00UL
#define SPI1_BASE_ADDR			0x40013000UL
#define SPI4_BASE_ADDR			0x40013400UL
#define SYSCFG_BASE_ADDR		0x40013800UL
#define EXTI_BASE_ADDR			0x40013C00UL
#define TIM9_BASE_ADDR			0x40014000UL
#define TIM10_BASE_ADDR			0x40014400UL
#define TIM11_BASE_ADDR			0x40014800UL
#define SPI5_BASE_ADDR			0x40015000UL
#define SPI6_BASE_ADDR			0x40015400UL


			/*Bus APB1*/
#define TIM2_BASE_ADDR			0x40000000UL
#define TIM3_BASE_ADDR			0x40000400UL
#define TIM4_BASE_ADDR			0x40000800UL
#define TIM5_BASE_ADDR			0x40000C00UL
#define TIM6_BASE_ADDR			0x40001000UL
#define TIM7_BASE_ADDR			0x40001400UL
#define TIM12_BASE_ADDR			0x40001800UL
#define TIM13_BASE_ADDR			0x40001C00UL
#define TIM14_BASE_ADDR			0x40002000UL
#define RTC_BASE_ADDR			0x40002800UL
#define BKP_BASE_ADDR			0x40002800UL
#define WWDG_BASE_ADDR			0x40002C00UL
#define IWDG_BASE_ADDR			0x40003000UL
#define SPI2_BASE_ADDR			0x40003800UL
#define I2S2_BASE_ADDR			0x40003800UL
#define SPI3_BASE_ADDR			0x40013C00UL
#define I2S3_BASE_ADDR			0x40013C00UL
#define USART2_BASE_ADDR		0x40004400UL
#define USART3_BASE_ADDR		0x40004800UL
#define UART4_BASE_ADDR			0x40004C00UL
#define UART5_BASE_ADDR			0x40005000UL
#define I2C1_BASE_ADDR			0x40005400UL
#define I2C2_BASE_ADDR			0x40005800UL
#define I2C3_BASE_ADDR			0x40005C00UL
#define CAN1_BASE_ADDR			0x40006400UL
#define CAN2_BASE_ADDR			0x40006800UL
#define PWR_BASE_ADDR			0x40007000UL
#define DAC_BASE_ADDR			0x40007400UL
#define UART7_BASE_ADDR			0x40007800UL
#define UART8_BASE_ADDR			0x40007C00UL




#endif

