Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar 16 15:39:20 2018
| Host         : Ferrari running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file DataMemory_control_sets_placed.rpt
| Design       : DataMemory
| Device       : xc7k160ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | memory_reg_0_31_0_0_i_1_n_0    |                  |                3 |             10 |
|  clk_IBUF_BUFG | memory_reg_0_15_0_0_i_1_n_0    |                  |                3 |             10 |
|  clk_IBUF_BUFG | memory_reg_0_63_0_0_i_1_n_0    |                  |                3 |             10 |
|  clk_IBUF_BUFG | memory_reg_0_15_0_0__0_i_1_n_0 |                  |                3 |             10 |
|  clk_IBUF_BUFG | memory_reg_0_127_0_0_i_1_n_0   |                  |                5 |             20 |
|  clk_IBUF_BUFG | memory_reg_0_255_0_0_i_1_n_0   |                  |               10 |             40 |
|  clk_IBUF_BUFG | memory_reg_256_511_0_0_i_1_n_0 |                  |               10 |             40 |
|  clk_IBUF_BUFG | memory_reg_512_767_0_0_i_1_n_0 |                  |               10 |             40 |
+----------------+--------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 10     |                     4 |
| 16+    |                     4 |
+--------+-----------------------+


