// Seed: 1606897715
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd24,
    parameter id_14 = 32'd28,
    parameter id_2  = 32'd35,
    parameter id_3  = 32'd8,
    parameter id_7  = 32'd62
) (
    inout  logic id_0,
    output wand  id_1,
    inout  wand  _id_2,
    input  wire  _id_3,
    input  wor   id_4,
    input  uwire id_5
);
  wire _id_7;
  logic [7:0] id_8;
  logic id_9 = -1 + id_5;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  logic [id_7 : id_7] id_10;
  reg id_11;
  ;
  parameter id_12 = -1;
  always begin : LABEL_0
    @(id_9) @* assert ("");
  end
  wire id_13;
  assign id_0 = -1'b0;
  wire _id_14;
  assign id_8[1 : id_14] = id_13;
  assign id_13 = (id_11);
  always begin : LABEL_1
    id_0 = id_9 - id_8;
    id_11 <= id_8;
  end
  tri0 [id_2 : -1] id_15, id_16, id_17;
  assign id_17 = -1;
  wire [id_12 : id_3] id_18;
endmodule
