#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x191b060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18e9320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18f06b0 .functor NOT 1, L_0x1947870, C4<0>, C4<0>, C4<0>;
L_0x1947650 .functor XOR 2, L_0x19474f0, L_0x19475b0, C4<00>, C4<00>;
L_0x1947760 .functor XOR 2, L_0x1947650, L_0x19476c0, C4<00>, C4<00>;
v0x1943c60_0 .net *"_ivl_10", 1 0, L_0x19476c0;  1 drivers
v0x1943d60_0 .net *"_ivl_12", 1 0, L_0x1947760;  1 drivers
v0x1943e40_0 .net *"_ivl_2", 1 0, L_0x1947450;  1 drivers
v0x1943f00_0 .net *"_ivl_4", 1 0, L_0x19474f0;  1 drivers
v0x1943fe0_0 .net *"_ivl_6", 1 0, L_0x19475b0;  1 drivers
v0x1944110_0 .net *"_ivl_8", 1 0, L_0x1947650;  1 drivers
v0x19441f0_0 .net "a", 0 0, v0x19418c0_0;  1 drivers
v0x1944290_0 .net "b", 0 0, v0x1941960_0;  1 drivers
v0x1944330_0 .net "c", 0 0, v0x1941a00_0;  1 drivers
v0x19443d0_0 .var "clk", 0 0;
v0x1944470_0 .net "d", 0 0, v0x1941b40_0;  1 drivers
v0x1944510_0 .net "out_pos_dut", 0 0, L_0x19472c0;  1 drivers
v0x19445b0_0 .net "out_pos_ref", 0 0, L_0x1945bf0;  1 drivers
v0x1944650_0 .net "out_sop_dut", 0 0, L_0x1946460;  1 drivers
v0x19446f0_0 .net "out_sop_ref", 0 0, L_0x191c570;  1 drivers
v0x1944790_0 .var/2u "stats1", 223 0;
v0x1944830_0 .var/2u "strobe", 0 0;
v0x19449e0_0 .net "tb_match", 0 0, L_0x1947870;  1 drivers
v0x1944ab0_0 .net "tb_mismatch", 0 0, L_0x18f06b0;  1 drivers
v0x1944b50_0 .net "wavedrom_enable", 0 0, v0x1941e10_0;  1 drivers
v0x1944c20_0 .net "wavedrom_title", 511 0, v0x1941eb0_0;  1 drivers
L_0x1947450 .concat [ 1 1 0 0], L_0x1945bf0, L_0x191c570;
L_0x19474f0 .concat [ 1 1 0 0], L_0x1945bf0, L_0x191c570;
L_0x19475b0 .concat [ 1 1 0 0], L_0x19472c0, L_0x1946460;
L_0x19476c0 .concat [ 1 1 0 0], L_0x1945bf0, L_0x191c570;
L_0x1947870 .cmp/eeq 2, L_0x1947450, L_0x1947760;
S_0x18ed3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x18e9320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18f0a90 .functor AND 1, v0x1941a00_0, v0x1941b40_0, C4<1>, C4<1>;
L_0x18f0e70 .functor NOT 1, v0x19418c0_0, C4<0>, C4<0>, C4<0>;
L_0x18f1250 .functor NOT 1, v0x1941960_0, C4<0>, C4<0>, C4<0>;
L_0x18f14d0 .functor AND 1, L_0x18f0e70, L_0x18f1250, C4<1>, C4<1>;
L_0x1908440 .functor AND 1, L_0x18f14d0, v0x1941a00_0, C4<1>, C4<1>;
L_0x191c570 .functor OR 1, L_0x18f0a90, L_0x1908440, C4<0>, C4<0>;
L_0x1945070 .functor NOT 1, v0x1941960_0, C4<0>, C4<0>, C4<0>;
L_0x19450e0 .functor OR 1, L_0x1945070, v0x1941b40_0, C4<0>, C4<0>;
L_0x19451f0 .functor AND 1, v0x1941a00_0, L_0x19450e0, C4<1>, C4<1>;
L_0x19452b0 .functor NOT 1, v0x19418c0_0, C4<0>, C4<0>, C4<0>;
L_0x1945380 .functor OR 1, L_0x19452b0, v0x1941960_0, C4<0>, C4<0>;
L_0x19453f0 .functor AND 1, L_0x19451f0, L_0x1945380, C4<1>, C4<1>;
L_0x1945570 .functor NOT 1, v0x1941960_0, C4<0>, C4<0>, C4<0>;
L_0x19455e0 .functor OR 1, L_0x1945570, v0x1941b40_0, C4<0>, C4<0>;
L_0x1945500 .functor AND 1, v0x1941a00_0, L_0x19455e0, C4<1>, C4<1>;
L_0x1945770 .functor NOT 1, v0x19418c0_0, C4<0>, C4<0>, C4<0>;
L_0x1945870 .functor OR 1, L_0x1945770, v0x1941b40_0, C4<0>, C4<0>;
L_0x1945930 .functor AND 1, L_0x1945500, L_0x1945870, C4<1>, C4<1>;
L_0x1945ae0 .functor XNOR 1, L_0x19453f0, L_0x1945930, C4<0>, C4<0>;
v0x18effe0_0 .net *"_ivl_0", 0 0, L_0x18f0a90;  1 drivers
v0x18f03e0_0 .net *"_ivl_12", 0 0, L_0x1945070;  1 drivers
v0x18f07c0_0 .net *"_ivl_14", 0 0, L_0x19450e0;  1 drivers
v0x18f0ba0_0 .net *"_ivl_16", 0 0, L_0x19451f0;  1 drivers
v0x18f0f80_0 .net *"_ivl_18", 0 0, L_0x19452b0;  1 drivers
v0x18f1360_0 .net *"_ivl_2", 0 0, L_0x18f0e70;  1 drivers
v0x18f15e0_0 .net *"_ivl_20", 0 0, L_0x1945380;  1 drivers
v0x193fe30_0 .net *"_ivl_24", 0 0, L_0x1945570;  1 drivers
v0x193ff10_0 .net *"_ivl_26", 0 0, L_0x19455e0;  1 drivers
v0x193fff0_0 .net *"_ivl_28", 0 0, L_0x1945500;  1 drivers
v0x19400d0_0 .net *"_ivl_30", 0 0, L_0x1945770;  1 drivers
v0x19401b0_0 .net *"_ivl_32", 0 0, L_0x1945870;  1 drivers
v0x1940290_0 .net *"_ivl_36", 0 0, L_0x1945ae0;  1 drivers
L_0x7f4aab2f4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1940350_0 .net *"_ivl_38", 0 0, L_0x7f4aab2f4018;  1 drivers
v0x1940430_0 .net *"_ivl_4", 0 0, L_0x18f1250;  1 drivers
v0x1940510_0 .net *"_ivl_6", 0 0, L_0x18f14d0;  1 drivers
v0x19405f0_0 .net *"_ivl_8", 0 0, L_0x1908440;  1 drivers
v0x19406d0_0 .net "a", 0 0, v0x19418c0_0;  alias, 1 drivers
v0x1940790_0 .net "b", 0 0, v0x1941960_0;  alias, 1 drivers
v0x1940850_0 .net "c", 0 0, v0x1941a00_0;  alias, 1 drivers
v0x1940910_0 .net "d", 0 0, v0x1941b40_0;  alias, 1 drivers
v0x19409d0_0 .net "out_pos", 0 0, L_0x1945bf0;  alias, 1 drivers
v0x1940a90_0 .net "out_sop", 0 0, L_0x191c570;  alias, 1 drivers
v0x1940b50_0 .net "pos0", 0 0, L_0x19453f0;  1 drivers
v0x1940c10_0 .net "pos1", 0 0, L_0x1945930;  1 drivers
L_0x1945bf0 .functor MUXZ 1, L_0x7f4aab2f4018, L_0x19453f0, L_0x1945ae0, C4<>;
S_0x1940d90 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x18e9320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x19418c0_0 .var "a", 0 0;
v0x1941960_0 .var "b", 0 0;
v0x1941a00_0 .var "c", 0 0;
v0x1941aa0_0 .net "clk", 0 0, v0x19443d0_0;  1 drivers
v0x1941b40_0 .var "d", 0 0;
v0x1941c30_0 .var/2u "fail", 0 0;
v0x1941cd0_0 .var/2u "fail1", 0 0;
v0x1941d70_0 .net "tb_match", 0 0, L_0x1947870;  alias, 1 drivers
v0x1941e10_0 .var "wavedrom_enable", 0 0;
v0x1941eb0_0 .var "wavedrom_title", 511 0;
E_0x18fbf40/0 .event negedge, v0x1941aa0_0;
E_0x18fbf40/1 .event posedge, v0x1941aa0_0;
E_0x18fbf40 .event/or E_0x18fbf40/0, E_0x18fbf40/1;
S_0x19410c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1940d90;
 .timescale -12 -12;
v0x1941300_0 .var/2s "i", 31 0;
E_0x18fbde0 .event posedge, v0x1941aa0_0;
S_0x1941400 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1940d90;
 .timescale -12 -12;
v0x1941600_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19416e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1940d90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1942090 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x18e9320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1945da0 .functor AND 1, v0x1941a00_0, v0x1941b40_0, C4<1>, C4<1>;
L_0x1946050 .functor NOT 1, v0x19418c0_0, C4<0>, C4<0>, C4<0>;
L_0x19460e0 .functor NOT 1, v0x1941960_0, C4<0>, C4<0>, C4<0>;
L_0x1946260 .functor AND 1, L_0x1946050, L_0x19460e0, C4<1>, C4<1>;
L_0x19463a0 .functor AND 1, L_0x1946260, v0x1941a00_0, C4<1>, C4<1>;
L_0x1946460 .functor OR 1, L_0x1945da0, L_0x19463a0, C4<0>, C4<0>;
L_0x1946600 .functor NOT 1, v0x1941960_0, C4<0>, C4<0>, C4<0>;
L_0x1946670 .functor OR 1, L_0x1946600, v0x1941b40_0, C4<0>, C4<0>;
L_0x1946780 .functor NOT 1, v0x19418c0_0, C4<0>, C4<0>, C4<0>;
L_0x1946900 .functor OR 1, L_0x1946780, v0x1941960_0, C4<0>, C4<0>;
L_0x1946a20 .functor AND 1, L_0x1946670, L_0x1946900, C4<1>, C4<1>;
L_0x1946ae0 .functor AND 1, v0x1941a00_0, L_0x1946a20, C4<1>, C4<1>;
L_0x1946c10 .functor NOT 1, v0x19418c0_0, C4<0>, C4<0>, C4<0>;
L_0x1946c80 .functor OR 1, L_0x1946c10, v0x1941b40_0, C4<0>, C4<0>;
L_0x1946ba0 .functor NOT 1, v0x19418c0_0, C4<0>, C4<0>, C4<0>;
L_0x1946dc0 .functor OR 1, L_0x1946ba0, v0x1941960_0, C4<0>, C4<0>;
L_0x1946f10 .functor AND 1, L_0x1946c80, L_0x1946dc0, C4<1>, C4<1>;
L_0x1947020 .functor AND 1, v0x1941a00_0, L_0x1946f10, C4<1>, C4<1>;
v0x1942250_0 .net *"_ivl_0", 0 0, L_0x1945da0;  1 drivers
v0x1942330_0 .net *"_ivl_12", 0 0, L_0x1946600;  1 drivers
v0x1942410_0 .net *"_ivl_14", 0 0, L_0x1946670;  1 drivers
v0x1942500_0 .net *"_ivl_16", 0 0, L_0x1946780;  1 drivers
v0x19425e0_0 .net *"_ivl_18", 0 0, L_0x1946900;  1 drivers
v0x1942710_0 .net *"_ivl_2", 0 0, L_0x1946050;  1 drivers
v0x19427f0_0 .net *"_ivl_20", 0 0, L_0x1946a20;  1 drivers
v0x19428d0_0 .net *"_ivl_24", 0 0, L_0x1946c10;  1 drivers
v0x19429b0_0 .net *"_ivl_26", 0 0, L_0x1946c80;  1 drivers
v0x1942b20_0 .net *"_ivl_28", 0 0, L_0x1946ba0;  1 drivers
v0x1942c00_0 .net *"_ivl_30", 0 0, L_0x1946dc0;  1 drivers
v0x1942ce0_0 .net *"_ivl_32", 0 0, L_0x1946f10;  1 drivers
v0x1942dc0_0 .net *"_ivl_36", 0 0, L_0x1947180;  1 drivers
L_0x7f4aab2f4060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1942e80_0 .net *"_ivl_38", 0 0, L_0x7f4aab2f4060;  1 drivers
v0x1942f60_0 .net *"_ivl_4", 0 0, L_0x19460e0;  1 drivers
v0x1943040_0 .net *"_ivl_6", 0 0, L_0x1946260;  1 drivers
v0x1943120_0 .net *"_ivl_8", 0 0, L_0x19463a0;  1 drivers
v0x1943310_0 .net "a", 0 0, v0x19418c0_0;  alias, 1 drivers
v0x19433b0_0 .net "b", 0 0, v0x1941960_0;  alias, 1 drivers
v0x19434a0_0 .net "c", 0 0, v0x1941a00_0;  alias, 1 drivers
v0x1943590_0 .net "d", 0 0, v0x1941b40_0;  alias, 1 drivers
v0x1943680_0 .net "out_pos", 0 0, L_0x19472c0;  alias, 1 drivers
v0x1943740_0 .net "out_sop", 0 0, L_0x1946460;  alias, 1 drivers
v0x1943800_0 .net "pos0", 0 0, L_0x1946ae0;  1 drivers
v0x19438c0_0 .net "pos1", 0 0, L_0x1947020;  1 drivers
L_0x1947180 .cmp/eeq 1, L_0x1946ae0, L_0x1947020;
L_0x19472c0 .functor MUXZ 1, L_0x7f4aab2f4060, L_0x1946ae0, L_0x1947180, C4<>;
S_0x1943a40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x18e9320;
 .timescale -12 -12;
E_0x18e59f0 .event anyedge, v0x1944830_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1944830_0;
    %nor/r;
    %assign/vec4 v0x1944830_0, 0;
    %wait E_0x18e59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1940d90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1941c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1941cd0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1940d90;
T_4 ;
    %wait E_0x18fbf40;
    %load/vec4 v0x1941d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1941c30_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1940d90;
T_5 ;
    %wait E_0x18fbde0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1941b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941960_0, 0;
    %assign/vec4 v0x19418c0_0, 0;
    %wait E_0x18fbde0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1941b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941960_0, 0;
    %assign/vec4 v0x19418c0_0, 0;
    %wait E_0x18fbde0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1941b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941960_0, 0;
    %assign/vec4 v0x19418c0_0, 0;
    %wait E_0x18fbde0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1941b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941960_0, 0;
    %assign/vec4 v0x19418c0_0, 0;
    %wait E_0x18fbde0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1941b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941960_0, 0;
    %assign/vec4 v0x19418c0_0, 0;
    %wait E_0x18fbde0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1941b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941960_0, 0;
    %assign/vec4 v0x19418c0_0, 0;
    %wait E_0x18fbde0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1941b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941960_0, 0;
    %assign/vec4 v0x19418c0_0, 0;
    %wait E_0x18fbde0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1941b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941960_0, 0;
    %assign/vec4 v0x19418c0_0, 0;
    %wait E_0x18fbde0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1941b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941960_0, 0;
    %assign/vec4 v0x19418c0_0, 0;
    %wait E_0x18fbde0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1941b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941960_0, 0;
    %assign/vec4 v0x19418c0_0, 0;
    %wait E_0x18fbde0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1941b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941960_0, 0;
    %assign/vec4 v0x19418c0_0, 0;
    %wait E_0x18fbde0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1941b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941960_0, 0;
    %assign/vec4 v0x19418c0_0, 0;
    %wait E_0x18fbde0;
    %load/vec4 v0x1941c30_0;
    %store/vec4 v0x1941cd0_0, 0, 1;
    %fork t_1, S_0x19410c0;
    %jmp t_0;
    .scope S_0x19410c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1941300_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1941300_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x18fbde0;
    %load/vec4 v0x1941300_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1941b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941960_0, 0;
    %assign/vec4 v0x19418c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1941300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1941300_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1940d90;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18fbf40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1941b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1941960_0, 0;
    %assign/vec4 v0x19418c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1941c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1941cd0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18e9320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19443d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1944830_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x18e9320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x19443d0_0;
    %inv;
    %store/vec4 v0x19443d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x18e9320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1941aa0_0, v0x1944ab0_0, v0x19441f0_0, v0x1944290_0, v0x1944330_0, v0x1944470_0, v0x19446f0_0, v0x1944650_0, v0x19445b0_0, v0x1944510_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x18e9320;
T_9 ;
    %load/vec4 v0x1944790_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1944790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1944790_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1944790_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1944790_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1944790_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1944790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1944790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1944790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1944790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x18e9320;
T_10 ;
    %wait E_0x18fbf40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1944790_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1944790_0, 4, 32;
    %load/vec4 v0x19449e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1944790_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1944790_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1944790_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1944790_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x19446f0_0;
    %load/vec4 v0x19446f0_0;
    %load/vec4 v0x1944650_0;
    %xor;
    %load/vec4 v0x19446f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1944790_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1944790_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1944790_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1944790_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x19445b0_0;
    %load/vec4 v0x19445b0_0;
    %load/vec4 v0x1944510_0;
    %xor;
    %load/vec4 v0x19445b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1944790_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1944790_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1944790_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1944790_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response25/top_module.sv";
