<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: TIM2_3_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">TIM2_3_t Struct Reference<div class="ingroups"><a class="el" href="group___s_t_m8_l10_x.html">STM8L10X</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>struct for controlling 16-Bit Timer 2+3 (TIM2, TIM3)  
 <a href="struct_t_i_m2__3__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:acab5d1e5fb79550688836e88079201ed"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa135eabba2d2ab06a3dfcd20e204582f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#aa135eabba2d2ab06a3dfcd20e204582f">CEN</a>: 1</td></tr>
<tr class="memdesc:aa135eabba2d2ab06a3dfcd20e204582f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter enable.  <a href="#aa135eabba2d2ab06a3dfcd20e204582f">More...</a><br /></td></tr>
<tr class="separator:aa135eabba2d2ab06a3dfcd20e204582f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9173caa18e2a594401adb0492d6bc5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a1f9173caa18e2a594401adb0492d6bc5">UDIS</a>: 1</td></tr>
<tr class="memdesc:a1f9173caa18e2a594401adb0492d6bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update disable.  <a href="#a1f9173caa18e2a594401adb0492d6bc5">More...</a><br /></td></tr>
<tr class="separator:a1f9173caa18e2a594401adb0492d6bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa928c16362c796aad8b3c4de6a0c3601"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#aa928c16362c796aad8b3c4de6a0c3601">URS</a>: 1</td></tr>
<tr class="memdesc:aa928c16362c796aad8b3c4de6a0c3601"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update request source.  <a href="#aa928c16362c796aad8b3c4de6a0c3601">More...</a><br /></td></tr>
<tr class="separator:aa928c16362c796aad8b3c4de6a0c3601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3d1e5d51741ac35dd05159e43d53f4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#acf3d1e5d51741ac35dd05159e43d53f4">OPM</a>: 1</td></tr>
<tr class="memdesc:acf3d1e5d51741ac35dd05159e43d53f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">One-pulse mode.  <a href="#acf3d1e5d51741ac35dd05159e43d53f4">More...</a><br /></td></tr>
<tr class="separator:acf3d1e5d51741ac35dd05159e43d53f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4203830019d61b5ea2fc142113251120"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a4203830019d61b5ea2fc142113251120">DIR</a>: 1</td></tr>
<tr class="memdesc:a4203830019d61b5ea2fc142113251120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direction.  <a href="#a4203830019d61b5ea2fc142113251120">More...</a><br /></td></tr>
<tr class="separator:a4203830019d61b5ea2fc142113251120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a1a25f10c8a00c3e95e06c5c03fe6f76a">ARPE</a>: 1</td></tr>
<tr class="memdesc:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-reload preload enable.  <a href="#a1a25f10c8a00c3e95e06c5c03fe6f76a">More...</a><br /></td></tr>
<tr class="separator:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab5d1e5fb79550688836e88079201ed"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#acab5d1e5fb79550688836e88079201ed">CR1</a></td></tr>
<tr class="memdesc:acab5d1e5fb79550688836e88079201ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Control register 1 (TIM2/3_CR1)  <a href="#acab5d1e5fb79550688836e88079201ed">More...</a><br /></td></tr>
<tr class="separator:acab5d1e5fb79550688836e88079201ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36392abfa5cca968c400473a8f3be04e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 4</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6f44e90aa84f0854fc74932ce16a95"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a2e6f44e90aa84f0854fc74932ce16a95">MMS</a>: 3</td></tr>
<tr class="memdesc:a2e6f44e90aa84f0854fc74932ce16a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master mode selection.  <a href="#a2e6f44e90aa84f0854fc74932ce16a95">More...</a><br /></td></tr>
<tr class="separator:a2e6f44e90aa84f0854fc74932ce16a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 1</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36392abfa5cca968c400473a8f3be04e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a36392abfa5cca968c400473a8f3be04e">CR2</a></td></tr>
<tr class="memdesc:a36392abfa5cca968c400473a8f3be04e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Control register 2 (TIM2/3_CR2)  <a href="#a36392abfa5cca968c400473a8f3be04e">More...</a><br /></td></tr>
<tr class="separator:a36392abfa5cca968c400473a8f3be04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5677ff73f2000c8560a9de08d8502ad8"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8aee8772fcc50120138ec95c28cbabc9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a8aee8772fcc50120138ec95c28cbabc9">SMS</a>: 3</td></tr>
<tr class="memdesc:a8aee8772fcc50120138ec95c28cbabc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock/trigger/slave mode selection.  <a href="#a8aee8772fcc50120138ec95c28cbabc9">More...</a><br /></td></tr>
<tr class="separator:a8aee8772fcc50120138ec95c28cbabc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e668c5ec02fb2ddf7a6d73286f28a4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#ad1e668c5ec02fb2ddf7a6d73286f28a4">TS</a>: 3</td></tr>
<tr class="memdesc:ad1e668c5ec02fb2ddf7a6d73286f28a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger selection.  <a href="#ad1e668c5ec02fb2ddf7a6d73286f28a4">More...</a><br /></td></tr>
<tr class="separator:ad1e668c5ec02fb2ddf7a6d73286f28a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1953b84f6a61619f4250b3fa829bbbe0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a1953b84f6a61619f4250b3fa829bbbe0">MSM</a>: 1</td></tr>
<tr class="memdesc:a1953b84f6a61619f4250b3fa829bbbe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master/slave mode.  <a href="#a1953b84f6a61619f4250b3fa829bbbe0">More...</a><br /></td></tr>
<tr class="separator:a1953b84f6a61619f4250b3fa829bbbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5677ff73f2000c8560a9de08d8502ad8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a5677ff73f2000c8560a9de08d8502ad8">SMCR</a></td></tr>
<tr class="memdesc:a5677ff73f2000c8560a9de08d8502ad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Slave mode control register (TIM2/3_SMCR)  <a href="#a5677ff73f2000c8560a9de08d8502ad8">More...</a><br /></td></tr>
<tr class="separator:a5677ff73f2000c8560a9de08d8502ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a6a44763b5e223674cf16e0fe713fa"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a497b5006ea3c22be50d783e42674614f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a497b5006ea3c22be50d783e42674614f">ETF</a>: 4</td></tr>
<tr class="memdesc:a497b5006ea3c22be50d783e42674614f"><td class="mdescLeft">&#160;</td><td class="mdescRight">External trigger filter.  <a href="#a497b5006ea3c22be50d783e42674614f">More...</a><br /></td></tr>
<tr class="separator:a497b5006ea3c22be50d783e42674614f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5f113e7f9654de7d5eb889970ede41"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a5c5f113e7f9654de7d5eb889970ede41">ETPS</a>: 2</td></tr>
<tr class="memdesc:a5c5f113e7f9654de7d5eb889970ede41"><td class="mdescLeft">&#160;</td><td class="mdescRight">External trigger prescaler.  <a href="#a5c5f113e7f9654de7d5eb889970ede41">More...</a><br /></td></tr>
<tr class="separator:a5c5f113e7f9654de7d5eb889970ede41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca58a09b2286e2352a6dc69a144f4fd2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#aca58a09b2286e2352a6dc69a144f4fd2">ECE</a>: 1</td></tr>
<tr class="memdesc:aca58a09b2286e2352a6dc69a144f4fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock enable.  <a href="#aca58a09b2286e2352a6dc69a144f4fd2">More...</a><br /></td></tr>
<tr class="separator:aca58a09b2286e2352a6dc69a144f4fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30ce6bdbe15a16e21c26b7dab053f30a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a30ce6bdbe15a16e21c26b7dab053f30a">ETP</a>: 1</td></tr>
<tr class="memdesc:a30ce6bdbe15a16e21c26b7dab053f30a"><td class="mdescLeft">&#160;</td><td class="mdescRight">External trigger polarity.  <a href="#a30ce6bdbe15a16e21c26b7dab053f30a">More...</a><br /></td></tr>
<tr class="separator:a30ce6bdbe15a16e21c26b7dab053f30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a6a44763b5e223674cf16e0fe713fa"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#ae8a6a44763b5e223674cf16e0fe713fa">ETR</a></td></tr>
<tr class="memdesc:ae8a6a44763b5e223674cf16e0fe713fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 External trigger register (TIM2/3_ETR)  <a href="#ae8a6a44763b5e223674cf16e0fe713fa">More...</a><br /></td></tr>
<tr class="separator:ae8a6a44763b5e223674cf16e0fe713fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7840c972901358993ae01cb09f9b10b"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a8dfc88e5d4e806c2f0d5252efab3b772">UIE</a>: 1</td></tr>
<tr class="memdesc:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update interrupt enable.  <a href="#a8dfc88e5d4e806c2f0d5252efab3b772">More...</a><br /></td></tr>
<tr class="separator:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786f82f4352d8d6cd17020c14a6ee0f5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a786f82f4352d8d6cd17020c14a6ee0f5">CC1IE</a>: 1</td></tr>
<tr class="memdesc:a786f82f4352d8d6cd17020c14a6ee0f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 interrupt enable.  <a href="#a786f82f4352d8d6cd17020c14a6ee0f5">More...</a><br /></td></tr>
<tr class="separator:a786f82f4352d8d6cd17020c14a6ee0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f393cf61f6e08b243f8b0c23e2e3d47"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a4f393cf61f6e08b243f8b0c23e2e3d47">CC2IE</a>: 1</td></tr>
<tr class="memdesc:a4f393cf61f6e08b243f8b0c23e2e3d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 interrupt enable.  <a href="#a4f393cf61f6e08b243f8b0c23e2e3d47">More...</a><br /></td></tr>
<tr class="separator:a4f393cf61f6e08b243f8b0c23e2e3d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac726fa713c51789cda4bb6921135fb62"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#ac726fa713c51789cda4bb6921135fb62">TIE</a>: 1</td></tr>
<tr class="memdesc:ac726fa713c51789cda4bb6921135fb62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger interrupt enable.  <a href="#ac726fa713c51789cda4bb6921135fb62">More...</a><br /></td></tr>
<tr class="separator:ac726fa713c51789cda4bb6921135fb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4dcdbaee0d27b7690b9b6dfbb33c85c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#ab4dcdbaee0d27b7690b9b6dfbb33c85c">BIE</a>: 1</td></tr>
<tr class="memdesc:ab4dcdbaee0d27b7690b9b6dfbb33c85c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break interrupt enable.  <a href="#ab4dcdbaee0d27b7690b9b6dfbb33c85c">More...</a><br /></td></tr>
<tr class="separator:ab4dcdbaee0d27b7690b9b6dfbb33c85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7840c972901358993ae01cb09f9b10b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#af7840c972901358993ae01cb09f9b10b">IER</a></td></tr>
<tr class="memdesc:af7840c972901358993ae01cb09f9b10b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Interrupt enable register (TIM2/3_IER)  <a href="#af7840c972901358993ae01cb09f9b10b">More...</a><br /></td></tr>
<tr class="separator:af7840c972901358993ae01cb09f9b10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea2a1556ac0f28d66c76655671d9167"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a85578cbe14a06c87e9f99ac131850646"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a85578cbe14a06c87e9f99ac131850646">UIF</a>: 1</td></tr>
<tr class="memdesc:a85578cbe14a06c87e9f99ac131850646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update interrupt flag.  <a href="#a85578cbe14a06c87e9f99ac131850646">More...</a><br /></td></tr>
<tr class="separator:a85578cbe14a06c87e9f99ac131850646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af991572dee03433db23951072e32ce3e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#af991572dee03433db23951072e32ce3e">CC1IF</a>: 1</td></tr>
<tr class="memdesc:af991572dee03433db23951072e32ce3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 interrupt flag.  <a href="#af991572dee03433db23951072e32ce3e">More...</a><br /></td></tr>
<tr class="separator:af991572dee03433db23951072e32ce3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef0d6244965d131d1d1d491392092eb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#acef0d6244965d131d1d1d491392092eb">CC2IF</a>: 1</td></tr>
<tr class="memdesc:acef0d6244965d131d1d1d491392092eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 interrupt flag.  <a href="#acef0d6244965d131d1d1d491392092eb">More...</a><br /></td></tr>
<tr class="separator:acef0d6244965d131d1d1d491392092eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1a257dde7650e00f3ab13c0fc30968"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a9e1a257dde7650e00f3ab13c0fc30968">TIF</a>: 1</td></tr>
<tr class="memdesc:a9e1a257dde7650e00f3ab13c0fc30968"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger interrupt flag.  <a href="#a9e1a257dde7650e00f3ab13c0fc30968">More...</a><br /></td></tr>
<tr class="separator:a9e1a257dde7650e00f3ab13c0fc30968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6952584e960681948826fb66e4ef9f7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#af6952584e960681948826fb66e4ef9f7">BIF</a>: 1</td></tr>
<tr class="memdesc:af6952584e960681948826fb66e4ef9f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break interrupt flag.  <a href="#af6952584e960681948826fb66e4ef9f7">More...</a><br /></td></tr>
<tr class="separator:af6952584e960681948826fb66e4ef9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea2a1556ac0f28d66c76655671d9167"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#adea2a1556ac0f28d66c76655671d9167">SR1</a></td></tr>
<tr class="memdesc:adea2a1556ac0f28d66c76655671d9167"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Status register 1 (TIM2/3_SR1)  <a href="#adea2a1556ac0f28d66c76655671d9167">More...</a><br /></td></tr>
<tr class="separator:adea2a1556ac0f28d66c76655671d9167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e2330a4aa0c8775c5d55aa3e1f15d1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d21e1619a56d503d10a8f66e2fe29f2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a1d21e1619a56d503d10a8f66e2fe29f2">CC1OF</a>: 1</td></tr>
<tr class="memdesc:a1d21e1619a56d503d10a8f66e2fe29f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 overcapture flag.  <a href="#a1d21e1619a56d503d10a8f66e2fe29f2">More...</a><br /></td></tr>
<tr class="separator:a1d21e1619a56d503d10a8f66e2fe29f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1e0cedd6607094bc43202ea0da9fd2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#aeb1e0cedd6607094bc43202ea0da9fd2">CC2OF</a>: 1</td></tr>
<tr class="memdesc:aeb1e0cedd6607094bc43202ea0da9fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 overcapture flag.  <a href="#aeb1e0cedd6607094bc43202ea0da9fd2">More...</a><br /></td></tr>
<tr class="separator:aeb1e0cedd6607094bc43202ea0da9fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 5</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e2330a4aa0c8775c5d55aa3e1f15d1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a42e2330a4aa0c8775c5d55aa3e1f15d1">SR2</a></td></tr>
<tr class="memdesc:a42e2330a4aa0c8775c5d55aa3e1f15d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Status register 2 (TIM2/3_SR2)  <a href="#a42e2330a4aa0c8775c5d55aa3e1f15d1">More...</a><br /></td></tr>
<tr class="separator:a42e2330a4aa0c8775c5d55aa3e1f15d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cbd99240f7c906cbf324024e6ee58f5"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ae8af8e3293040dc287ebb6b2d747a856"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#ae8af8e3293040dc287ebb6b2d747a856">UG</a>: 1</td></tr>
<tr class="memdesc:ae8af8e3293040dc287ebb6b2d747a856"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update generation.  <a href="#ae8af8e3293040dc287ebb6b2d747a856">More...</a><br /></td></tr>
<tr class="separator:ae8af8e3293040dc287ebb6b2d747a856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47af85b92b7c6dfebfb31e509e5914a7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a47af85b92b7c6dfebfb31e509e5914a7">CC1G</a>: 1</td></tr>
<tr class="memdesc:a47af85b92b7c6dfebfb31e509e5914a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 generation.  <a href="#a47af85b92b7c6dfebfb31e509e5914a7">More...</a><br /></td></tr>
<tr class="separator:a47af85b92b7c6dfebfb31e509e5914a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730b44d8805d024c7ad59842347d9799"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a730b44d8805d024c7ad59842347d9799">CC2G</a>: 1</td></tr>
<tr class="memdesc:a730b44d8805d024c7ad59842347d9799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 generation.  <a href="#a730b44d8805d024c7ad59842347d9799">More...</a><br /></td></tr>
<tr class="separator:a730b44d8805d024c7ad59842347d9799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dad1e81dd2c1ee680f1c6718042cf8f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a4dad1e81dd2c1ee680f1c6718042cf8f">TG</a>: 1</td></tr>
<tr class="memdesc:a4dad1e81dd2c1ee680f1c6718042cf8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger generation.  <a href="#a4dad1e81dd2c1ee680f1c6718042cf8f">More...</a><br /></td></tr>
<tr class="separator:a4dad1e81dd2c1ee680f1c6718042cf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabe199420cf874f7fbeaa97d5f311b0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#adabe199420cf874f7fbeaa97d5f311b0">BG</a>: 1</td></tr>
<tr class="memdesc:adabe199420cf874f7fbeaa97d5f311b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break generation.  <a href="#adabe199420cf874f7fbeaa97d5f311b0">More...</a><br /></td></tr>
<tr class="separator:adabe199420cf874f7fbeaa97d5f311b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cbd99240f7c906cbf324024e6ee58f5"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a2cbd99240f7c906cbf324024e6ee58f5">EGR</a></td></tr>
<tr class="memdesc:a2cbd99240f7c906cbf324024e6ee58f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Event generation register (TIM2/3_EGR)  <a href="#a2cbd99240f7c906cbf324024e6ee58f5">More...</a><br /></td></tr>
<tr class="separator:a2cbd99240f7c906cbf324024e6ee58f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2fc8b8eeeda60ba0a581841c45d1d2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a269aacbe15fa596d89ecedfd04343322"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a04661b216d1e723db7c426269d51e8f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a04661b216d1e723db7c426269d51e8f3">CC1S</a>: 2</td></tr>
<tr class="memdesc:a04661b216d1e723db7c426269d51e8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 1 selection.  <a href="#a04661b216d1e723db7c426269d51e8f3">More...</a><br /></td></tr>
<tr class="separator:a04661b216d1e723db7c426269d51e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b29dc236e2ead96ca7194fdc4c88ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a23b29dc236e2ead96ca7194fdc4c88ec">OC1FE</a>: 1</td></tr>
<tr class="memdesc:a23b29dc236e2ead96ca7194fdc4c88ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 1 fast enable.  <a href="#a23b29dc236e2ead96ca7194fdc4c88ec">More...</a><br /></td></tr>
<tr class="separator:a23b29dc236e2ead96ca7194fdc4c88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0dbe5e3e005a7270c60577b75b9b82"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#aee0dbe5e3e005a7270c60577b75b9b82">OC1PE</a>: 1</td></tr>
<tr class="memdesc:aee0dbe5e3e005a7270c60577b75b9b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 1 preload enable.  <a href="#aee0dbe5e3e005a7270c60577b75b9b82">More...</a><br /></td></tr>
<tr class="separator:aee0dbe5e3e005a7270c60577b75b9b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090729f68e2b9ef131375f2d72015984"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a090729f68e2b9ef131375f2d72015984">OC1M</a>: 3</td></tr>
<tr class="memdesc:a090729f68e2b9ef131375f2d72015984"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 1 mode.  <a href="#a090729f68e2b9ef131375f2d72015984">More...</a><br /></td></tr>
<tr class="separator:a090729f68e2b9ef131375f2d72015984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a269aacbe15fa596d89ecedfd04343322"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a269aacbe15fa596d89ecedfd04343322">OUT</a></td></tr>
<tr class="memdesc:a269aacbe15fa596d89ecedfd04343322"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (output mode)  <a href="#a269aacbe15fa596d89ecedfd04343322">More...</a><br /></td></tr>
<tr class="separator:a269aacbe15fa596d89ecedfd04343322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc94a53fcd945671de68e48740651c3d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a04661b216d1e723db7c426269d51e8f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a04661b216d1e723db7c426269d51e8f3">CC1S</a>: 2</td></tr>
<tr class="memdesc:a04661b216d1e723db7c426269d51e8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture 1 selection.  <a href="#a04661b216d1e723db7c426269d51e8f3">More...</a><br /></td></tr>
<tr class="separator:a04661b216d1e723db7c426269d51e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada38c245d766cef8dcb61d94bb8161d6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#ada38c245d766cef8dcb61d94bb8161d6">IC1PSC</a>: 2</td></tr>
<tr class="memdesc:ada38c245d766cef8dcb61d94bb8161d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 1 prescaler.  <a href="#ada38c245d766cef8dcb61d94bb8161d6">More...</a><br /></td></tr>
<tr class="separator:ada38c245d766cef8dcb61d94bb8161d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedacb49f1f3f651258e0194f6fc76d3a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#aedacb49f1f3f651258e0194f6fc76d3a">IC1F</a>: 4</td></tr>
<tr class="memdesc:aedacb49f1f3f651258e0194f6fc76d3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 1 filter.  <a href="#aedacb49f1f3f651258e0194f6fc76d3a">More...</a><br /></td></tr>
<tr class="separator:aedacb49f1f3f651258e0194f6fc76d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc94a53fcd945671de68e48740651c3d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#adc94a53fcd945671de68e48740651c3d">IN</a></td></tr>
<tr class="memdesc:adc94a53fcd945671de68e48740651c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (input mode)  <a href="#adc94a53fcd945671de68e48740651c3d">More...</a><br /></td></tr>
<tr class="separator:adc94a53fcd945671de68e48740651c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2fc8b8eeeda60ba0a581841c45d1d2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a8e2fc8b8eeeda60ba0a581841c45d1d2">CCMR1</a></td></tr>
<tr class="memdesc:a8e2fc8b8eeeda60ba0a581841c45d1d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare mode register 1 (TIM2/3_CCMR1)  <a href="#a8e2fc8b8eeeda60ba0a581841c45d1d2">More...</a><br /></td></tr>
<tr class="separator:a8e2fc8b8eeeda60ba0a581841c45d1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a652f599a04f06c2b7179f83b45478524"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab39d0a951e45362f91cb469a180b26b8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a7de79d1dac80e8b8ffafa028fe020ac0">CC2S</a>: 2</td></tr>
<tr class="memdesc:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 2 selection.  <a href="#a7de79d1dac80e8b8ffafa028fe020ac0">More...</a><br /></td></tr>
<tr class="separator:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad56665fa9b7b5f347fdef9f5c7d73311"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#ad56665fa9b7b5f347fdef9f5c7d73311">OC2FE</a>: 1</td></tr>
<tr class="memdesc:ad56665fa9b7b5f347fdef9f5c7d73311"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 2 fast enable.  <a href="#ad56665fa9b7b5f347fdef9f5c7d73311">More...</a><br /></td></tr>
<tr class="separator:ad56665fa9b7b5f347fdef9f5c7d73311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282a4700eaa8aca44472de464d9eb3e7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a282a4700eaa8aca44472de464d9eb3e7">OC2PE</a>: 1</td></tr>
<tr class="memdesc:a282a4700eaa8aca44472de464d9eb3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 2 preload enable.  <a href="#a282a4700eaa8aca44472de464d9eb3e7">More...</a><br /></td></tr>
<tr class="separator:a282a4700eaa8aca44472de464d9eb3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae04507194748a39088df02964361587d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#ae04507194748a39088df02964361587d">OC2M</a>: 3</td></tr>
<tr class="memdesc:ae04507194748a39088df02964361587d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 2 mode.  <a href="#ae04507194748a39088df02964361587d">More...</a><br /></td></tr>
<tr class="separator:ae04507194748a39088df02964361587d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39d0a951e45362f91cb469a180b26b8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#ab39d0a951e45362f91cb469a180b26b8">OUT</a></td></tr>
<tr class="memdesc:ab39d0a951e45362f91cb469a180b26b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (output mode)  <a href="#ab39d0a951e45362f91cb469a180b26b8">More...</a><br /></td></tr>
<tr class="separator:ab39d0a951e45362f91cb469a180b26b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e3fadb6fa218ee356ec003e58aa3f9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a7de79d1dac80e8b8ffafa028fe020ac0">CC2S</a>: 2</td></tr>
<tr class="memdesc:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 selection.  <a href="#a7de79d1dac80e8b8ffafa028fe020ac0">More...</a><br /></td></tr>
<tr class="separator:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea9aa7b0d42c9c5516059de5e39d2c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a2ea9aa7b0d42c9c5516059de5e39d2c7">IC2PSC</a>: 2</td></tr>
<tr class="memdesc:a2ea9aa7b0d42c9c5516059de5e39d2c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 2 prescaler.  <a href="#a2ea9aa7b0d42c9c5516059de5e39d2c7">More...</a><br /></td></tr>
<tr class="separator:a2ea9aa7b0d42c9c5516059de5e39d2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e17a285899e142fce3d91a93768ede1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a7e17a285899e142fce3d91a93768ede1">IC2F</a>: 4</td></tr>
<tr class="memdesc:a7e17a285899e142fce3d91a93768ede1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 2 filter.  <a href="#a7e17a285899e142fce3d91a93768ede1">More...</a><br /></td></tr>
<tr class="separator:a7e17a285899e142fce3d91a93768ede1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e3fadb6fa218ee356ec003e58aa3f9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#ae3e3fadb6fa218ee356ec003e58aa3f9">IN</a></td></tr>
<tr class="memdesc:ae3e3fadb6fa218ee356ec003e58aa3f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (input mode)  <a href="#ae3e3fadb6fa218ee356ec003e58aa3f9">More...</a><br /></td></tr>
<tr class="separator:ae3e3fadb6fa218ee356ec003e58aa3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a652f599a04f06c2b7179f83b45478524"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a652f599a04f06c2b7179f83b45478524">CCMR2</a></td></tr>
<tr class="memdesc:a652f599a04f06c2b7179f83b45478524"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare mode register 2 (TIM2/3_CCMR2)  <a href="#a652f599a04f06c2b7179f83b45478524">More...</a><br /></td></tr>
<tr class="separator:a652f599a04f06c2b7179f83b45478524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a048a6f479e8c613191e355b9bbd5adcd"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ad85d687178cd0defcca4901c8c10cbcc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#ad85d687178cd0defcca4901c8c10cbcc">CC1E</a>: 1</td></tr>
<tr class="memdesc:ad85d687178cd0defcca4901c8c10cbcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 output enable.  <a href="#ad85d687178cd0defcca4901c8c10cbcc">More...</a><br /></td></tr>
<tr class="separator:ad85d687178cd0defcca4901c8c10cbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c47cd05a0f3e8c46f9dc73aba500059"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a4c47cd05a0f3e8c46f9dc73aba500059">CC1P</a>: 1</td></tr>
<tr class="memdesc:a4c47cd05a0f3e8c46f9dc73aba500059"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 output polarity.  <a href="#a4c47cd05a0f3e8c46f9dc73aba500059">More...</a><br /></td></tr>
<tr class="separator:a4c47cd05a0f3e8c46f9dc73aba500059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeafe470ccca1ea4c34545e39bae84128"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#aeafe470ccca1ea4c34545e39bae84128">CC2E</a>: 1</td></tr>
<tr class="memdesc:aeafe470ccca1ea4c34545e39bae84128"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 output enable.  <a href="#aeafe470ccca1ea4c34545e39bae84128">More...</a><br /></td></tr>
<tr class="separator:aeafe470ccca1ea4c34545e39bae84128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9e7029fce1cd69e7e10ebec8940994"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#abb9e7029fce1cd69e7e10ebec8940994">CC2P</a>: 1</td></tr>
<tr class="memdesc:abb9e7029fce1cd69e7e10ebec8940994"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 output polarity.  <a href="#abb9e7029fce1cd69e7e10ebec8940994">More...</a><br /></td></tr>
<tr class="separator:abb9e7029fce1cd69e7e10ebec8940994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 2</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a048a6f479e8c613191e355b9bbd5adcd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a048a6f479e8c613191e355b9bbd5adcd">CCER1</a></td></tr>
<tr class="memdesc:a048a6f479e8c613191e355b9bbd5adcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare enable register 1 (TIM2/3_CCER1)  <a href="#a048a6f479e8c613191e355b9bbd5adcd">More...</a><br /></td></tr>
<tr class="separator:a048a6f479e8c613191e355b9bbd5adcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69661cf22a848b2341f34d73cfd4baff"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6a7b8966748a63ca3b15dc1143f1694c">CNT</a>: 8</td></tr>
<tr class="memdesc:a6a7b8966748a63ca3b15dc1143f1694c"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit counter [15:8]  <a href="#a6a7b8966748a63ca3b15dc1143f1694c">More...</a><br /></td></tr>
<tr class="separator:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69661cf22a848b2341f34d73cfd4baff"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a69661cf22a848b2341f34d73cfd4baff">CNTRH</a></td></tr>
<tr class="memdesc:a69661cf22a848b2341f34d73cfd4baff"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit counter high byte (TIM2/3_CNTRH)  <a href="#a69661cf22a848b2341f34d73cfd4baff">More...</a><br /></td></tr>
<tr class="separator:a69661cf22a848b2341f34d73cfd4baff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3131c4d3c0c62da01c156bdef6df653a"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6a7b8966748a63ca3b15dc1143f1694c">CNT</a>: 8</td></tr>
<tr class="memdesc:a6a7b8966748a63ca3b15dc1143f1694c"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit counter [7:0]  <a href="#a6a7b8966748a63ca3b15dc1143f1694c">More...</a><br /></td></tr>
<tr class="separator:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3131c4d3c0c62da01c156bdef6df653a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a3131c4d3c0c62da01c156bdef6df653a">CNTRL</a></td></tr>
<tr class="memdesc:a3131c4d3c0c62da01c156bdef6df653a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit counter low byte (TIM2/3_CNTRL)  <a href="#a3131c4d3c0c62da01c156bdef6df653a">More...</a><br /></td></tr>
<tr class="separator:a3131c4d3c0c62da01c156bdef6df653a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f0a24f2217e01989f80dd2797075f6"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a44274c2a73e369853b32d7d10086fb8b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a44274c2a73e369853b32d7d10086fb8b">PSC</a>: 3</td></tr>
<tr class="memdesc:a44274c2a73e369853b32d7d10086fb8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">prescaler [2:0]  <a href="#a44274c2a73e369853b32d7d10086fb8b">More...</a><br /></td></tr>
<tr class="separator:a44274c2a73e369853b32d7d10086fb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 5</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f0a24f2217e01989f80dd2797075f6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a35f0a24f2217e01989f80dd2797075f6">PSCR</a></td></tr>
<tr class="memdesc:a35f0a24f2217e01989f80dd2797075f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit prescaler (TIM2/3_PSCR)  <a href="#a35f0a24f2217e01989f80dd2797075f6">More...</a><br /></td></tr>
<tr class="separator:a35f0a24f2217e01989f80dd2797075f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf7be93b03a8cece8434fba188c65ec"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a508baa83f767ffdb3b09a80870fc6b62"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a508baa83f767ffdb3b09a80870fc6b62">ARR</a>: 8</td></tr>
<tr class="memdesc:a508baa83f767ffdb3b09a80870fc6b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit auto-reload value [15:8]  <a href="#a508baa83f767ffdb3b09a80870fc6b62">More...</a><br /></td></tr>
<tr class="separator:a508baa83f767ffdb3b09a80870fc6b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf7be93b03a8cece8434fba188c65ec"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a9cf7be93b03a8cece8434fba188c65ec">ARRH</a></td></tr>
<tr class="memdesc:a9cf7be93b03a8cece8434fba188c65ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit auto-reload value high byte (TIM2/3_ARRH)  <a href="#a9cf7be93b03a8cece8434fba188c65ec">More...</a><br /></td></tr>
<tr class="separator:a9cf7be93b03a8cece8434fba188c65ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a748153dc52ea13bd16e1e2e9157033db"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a508baa83f767ffdb3b09a80870fc6b62"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a508baa83f767ffdb3b09a80870fc6b62">ARR</a>: 8</td></tr>
<tr class="memdesc:a508baa83f767ffdb3b09a80870fc6b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit auto-reload value [7:0]  <a href="#a508baa83f767ffdb3b09a80870fc6b62">More...</a><br /></td></tr>
<tr class="separator:a508baa83f767ffdb3b09a80870fc6b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a748153dc52ea13bd16e1e2e9157033db"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a748153dc52ea13bd16e1e2e9157033db">ARRL</a></td></tr>
<tr class="memdesc:a748153dc52ea13bd16e1e2e9157033db"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit auto-reload value low byte (TIM2/3_ARRL)  <a href="#a748153dc52ea13bd16e1e2e9157033db">More...</a><br /></td></tr>
<tr class="separator:a748153dc52ea13bd16e1e2e9157033db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a291613b8cdcd806af7b131066b2797"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af5f3738385663b19875c6053a4aa1d80"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#af5f3738385663b19875c6053a4aa1d80">CCR1</a>: 8</td></tr>
<tr class="memdesc:af5f3738385663b19875c6053a4aa1d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 1 [15:8]  <a href="#af5f3738385663b19875c6053a4aa1d80">More...</a><br /></td></tr>
<tr class="separator:af5f3738385663b19875c6053a4aa1d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a291613b8cdcd806af7b131066b2797"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a2a291613b8cdcd806af7b131066b2797">CCR1H</a></td></tr>
<tr class="memdesc:a2a291613b8cdcd806af7b131066b2797"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit capture/compare value 1 high byte (TIM2/3_CCR1H)  <a href="#a2a291613b8cdcd806af7b131066b2797">More...</a><br /></td></tr>
<tr class="separator:a2a291613b8cdcd806af7b131066b2797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0bedf92d0aa059ea820b1ed23487faa"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af5f3738385663b19875c6053a4aa1d80"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#af5f3738385663b19875c6053a4aa1d80">CCR1</a>: 8</td></tr>
<tr class="memdesc:af5f3738385663b19875c6053a4aa1d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 1 [7:0]  <a href="#af5f3738385663b19875c6053a4aa1d80">More...</a><br /></td></tr>
<tr class="separator:af5f3738385663b19875c6053a4aa1d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0bedf92d0aa059ea820b1ed23487faa"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#ae0bedf92d0aa059ea820b1ed23487faa">CCR1L</a></td></tr>
<tr class="memdesc:ae0bedf92d0aa059ea820b1ed23487faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit capture/compare value 1 low byte (TIM2/3_CCR1L)  <a href="#ae0bedf92d0aa059ea820b1ed23487faa">More...</a><br /></td></tr>
<tr class="separator:ae0bedf92d0aa059ea820b1ed23487faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76d6cc8e5ce0dcf1002e1e54c172175"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6519708591488ea351447dc78942dc79"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6519708591488ea351447dc78942dc79">CCR2</a>: 8</td></tr>
<tr class="memdesc:a6519708591488ea351447dc78942dc79"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 2 [15:8]  <a href="#a6519708591488ea351447dc78942dc79">More...</a><br /></td></tr>
<tr class="separator:a6519708591488ea351447dc78942dc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76d6cc8e5ce0dcf1002e1e54c172175"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#aa76d6cc8e5ce0dcf1002e1e54c172175">CCR2H</a></td></tr>
<tr class="memdesc:aa76d6cc8e5ce0dcf1002e1e54c172175"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit capture/compare value 2 high byte (TIM2/3_CCR2H)  <a href="#aa76d6cc8e5ce0dcf1002e1e54c172175">More...</a><br /></td></tr>
<tr class="separator:aa76d6cc8e5ce0dcf1002e1e54c172175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8152ceb620e302b7cc1bc4ee640f27"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6519708591488ea351447dc78942dc79"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6519708591488ea351447dc78942dc79">CCR2</a>: 8</td></tr>
<tr class="memdesc:a6519708591488ea351447dc78942dc79"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 2 [7:0]  <a href="#a6519708591488ea351447dc78942dc79">More...</a><br /></td></tr>
<tr class="separator:a6519708591488ea351447dc78942dc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8152ceb620e302b7cc1bc4ee640f27"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a1f8152ceb620e302b7cc1bc4ee640f27">CCR2L</a></td></tr>
<tr class="memdesc:a1f8152ceb620e302b7cc1bc4ee640f27"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit capture/compare value 2 low byte (TIM2/3_CCR2L)  <a href="#a1f8152ceb620e302b7cc1bc4ee640f27">More...</a><br /></td></tr>
<tr class="separator:a1f8152ceb620e302b7cc1bc4ee640f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c8e1b253cad9e8868283c5addc32c3"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:afc268151ce237c25d291952499e88133"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#afc268151ce237c25d291952499e88133">LOCK</a>: 2</td></tr>
<tr class="memdesc:afc268151ce237c25d291952499e88133"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock configuration.  <a href="#afc268151ce237c25d291952499e88133">More...</a><br /></td></tr>
<tr class="separator:afc268151ce237c25d291952499e88133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6406765fee95b4365d50c4512931d3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#afa6406765fee95b4365d50c4512931d3">OSSI</a>: 1</td></tr>
<tr class="memdesc:afa6406765fee95b4365d50c4512931d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Off state selection for idle mode.  <a href="#afa6406765fee95b4365d50c4512931d3">More...</a><br /></td></tr>
<tr class="separator:afa6406765fee95b4365d50c4512931d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="memdesc:a6eee014176c0152c7a8c6bfd4920c77b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a6eee014176c0152c7a8c6bfd4920c77b">More...</a><br /></td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b8e0a2e38a34a09a5b71a6f82a76c7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a07b8e0a2e38a34a09a5b71a6f82a76c7">BKE</a>: 1</td></tr>
<tr class="memdesc:a07b8e0a2e38a34a09a5b71a6f82a76c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break enable.  <a href="#a07b8e0a2e38a34a09a5b71a6f82a76c7">More...</a><br /></td></tr>
<tr class="separator:a07b8e0a2e38a34a09a5b71a6f82a76c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c1f5f9b28fd98c04a5e6b082e953b7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#af1c1f5f9b28fd98c04a5e6b082e953b7">BKP</a>: 1</td></tr>
<tr class="memdesc:af1c1f5f9b28fd98c04a5e6b082e953b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break polarity.  <a href="#af1c1f5f9b28fd98c04a5e6b082e953b7">More...</a><br /></td></tr>
<tr class="separator:af1c1f5f9b28fd98c04a5e6b082e953b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d29ed6ad35f391bf74aeeec95d320d5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a5d29ed6ad35f391bf74aeeec95d320d5">AOE</a>: 1</td></tr>
<tr class="memdesc:a5d29ed6ad35f391bf74aeeec95d320d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Automatic output enable.  <a href="#a5d29ed6ad35f391bf74aeeec95d320d5">More...</a><br /></td></tr>
<tr class="separator:a5d29ed6ad35f391bf74aeeec95d320d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec5f1f65072cb6b335d398f14de730d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a9ec5f1f65072cb6b335d398f14de730d">MOE</a>: 1</td></tr>
<tr class="memdesc:a9ec5f1f65072cb6b335d398f14de730d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main output enable.  <a href="#a9ec5f1f65072cb6b335d398f14de730d">More...</a><br /></td></tr>
<tr class="separator:a9ec5f1f65072cb6b335d398f14de730d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c8e1b253cad9e8868283c5addc32c3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a63c8e1b253cad9e8868283c5addc32c3">BKR</a></td></tr>
<tr class="memdesc:a63c8e1b253cad9e8868283c5addc32c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Break register (TIM2/3_BKR)  <a href="#a63c8e1b253cad9e8868283c5addc32c3">More...</a><br /></td></tr>
<tr class="separator:a63c8e1b253cad9e8868283c5addc32c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98532fdaa077f5e93c252b6b57b54077"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a2fa6439a19c5c96a8048efb4f1b64eac"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a2fa6439a19c5c96a8048efb4f1b64eac">OIS1</a>: 1</td></tr>
<tr class="memdesc:a2fa6439a19c5c96a8048efb4f1b64eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output idle state 1 (OC1 output)  <a href="#a2fa6439a19c5c96a8048efb4f1b64eac">More...</a><br /></td></tr>
<tr class="separator:a2fa6439a19c5c96a8048efb4f1b64eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="memdesc:a6eee014176c0152c7a8c6bfd4920c77b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a6eee014176c0152c7a8c6bfd4920c77b">More...</a><br /></td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53666c7e984f1cfe2579f024ed264c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#aa53666c7e984f1cfe2579f024ed264c5">OIS2</a>: 1</td></tr>
<tr class="memdesc:aa53666c7e984f1cfe2579f024ed264c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output idle state 2 (OC2 output)  <a href="#aa53666c7e984f1cfe2579f024ed264c5">More...</a><br /></td></tr>
<tr class="separator:aa53666c7e984f1cfe2579f024ed264c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m2__3__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 5</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98532fdaa077f5e93c252b6b57b54077"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html#a98532fdaa077f5e93c252b6b57b54077">OISR</a></td></tr>
<tr class="memdesc:a98532fdaa077f5e93c252b6b57b54077"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Output idle state register (TIM2/3_OISR)  <a href="#a98532fdaa077f5e93c252b6b57b54077">More...</a><br /></td></tr>
<tr class="separator:a98532fdaa077f5e93c252b6b57b54077"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>struct for controlling 16-Bit Timer 2+3 (TIM2, TIM3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01553">1553</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6eee014176c0152c7a8c6bfd4920c77b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eee014176c0152c7a8c6bfd4920c77b">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01562">1562</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="aadd889df1eefe254a8a6288898cf36c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd889df1eefe254a8a6288898cf36c5">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01571">1571</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a5d29ed6ad35f391bf74aeeec95d320d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d29ed6ad35f391bf74aeeec95d320d5">&#9670;&nbsp;</a></span>AOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> AOE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Automatic output enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01752">1752</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a1a25f10c8a00c3e95e06c5c03fe6f76a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a25f10c8a00c3e95e06c5c03fe6f76a">&#9670;&nbsp;</a></span>ARPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ARPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-reload preload enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01563">1563</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a508baa83f767ffdb3b09a80870fc6b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a508baa83f767ffdb3b09a80870fc6b62">&#9670;&nbsp;</a></span>ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ARR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16-bit auto-reload value [15:8] </p>
<p>16-bit auto-reload value [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01711">1711</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a9cf7be93b03a8cece8434fba188c65ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf7be93b03a8cece8434fba188c65ec">&#9670;&nbsp;</a></span>ARRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ARRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 16-bit auto-reload value high byte (TIM2/3_ARRH) </p>

</div>
</div>
<a id="a748153dc52ea13bd16e1e2e9157033db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a748153dc52ea13bd16e1e2e9157033db">&#9670;&nbsp;</a></span>ARRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ARRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 16-bit auto-reload value low byte (TIM2/3_ARRL) </p>

</div>
</div>
<a id="adabe199420cf874f7fbeaa97d5f311b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adabe199420cf874f7fbeaa97d5f311b0">&#9670;&nbsp;</a></span>BG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> BG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Break generation. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01631">1631</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ab4dcdbaee0d27b7690b9b6dfbb33c85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4dcdbaee0d27b7690b9b6dfbb33c85c">&#9670;&nbsp;</a></span>BIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> BIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Break interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01600">1600</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="af6952584e960681948826fb66e4ef9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6952584e960681948826fb66e4ef9f7">&#9670;&nbsp;</a></span>BIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> BIF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Break interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01611">1611</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a07b8e0a2e38a34a09a5b71a6f82a76c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07b8e0a2e38a34a09a5b71a6f82a76c7">&#9670;&nbsp;</a></span>BKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> BKE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Break enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01750">1750</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="af1c1f5f9b28fd98c04a5e6b082e953b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c1f5f9b28fd98c04a5e6b082e953b7">&#9670;&nbsp;</a></span>BKP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> BKP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Break polarity. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01751">1751</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a63c8e1b253cad9e8868283c5addc32c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63c8e1b253cad9e8868283c5addc32c3">&#9670;&nbsp;</a></span>BKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   BKR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 Break register (TIM2/3_BKR) </p>

</div>
</div>
<a id="ad85d687178cd0defcca4901c8c10cbcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85d687178cd0defcca4901c8c10cbcc">&#9670;&nbsp;</a></span>CC1E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC1E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 1 output enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01681">1681</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a47af85b92b7c6dfebfb31e509e5914a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47af85b92b7c6dfebfb31e509e5914a7">&#9670;&nbsp;</a></span>CC1G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC1G</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 1 generation. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01627">1627</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a786f82f4352d8d6cd17020c14a6ee0f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a786f82f4352d8d6cd17020c14a6ee0f5">&#9670;&nbsp;</a></span>CC1IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC1IE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 1 interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01596">1596</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="af991572dee03433db23951072e32ce3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af991572dee03433db23951072e32ce3e">&#9670;&nbsp;</a></span>CC1IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC1IF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 1 interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01607">1607</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a1d21e1619a56d503d10a8f66e2fe29f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d21e1619a56d503d10a8f66e2fe29f2">&#9670;&nbsp;</a></span>CC1OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC1OF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 1 overcapture flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01618">1618</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a4c47cd05a0f3e8c46f9dc73aba500059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c47cd05a0f3e8c46f9dc73aba500059">&#9670;&nbsp;</a></span>CC1P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC1P</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 1 output polarity. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01682">1682</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a04661b216d1e723db7c426269d51e8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04661b216d1e723db7c426269d51e8f3">&#9670;&nbsp;</a></span>CC1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC1S</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compare 1 selection. </p>
<p>Capture 1 selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01640">1640</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="aeafe470ccca1ea4c34545e39bae84128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeafe470ccca1ea4c34545e39bae84128">&#9670;&nbsp;</a></span>CC2E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC2E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 2 output enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01684">1684</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a730b44d8805d024c7ad59842347d9799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730b44d8805d024c7ad59842347d9799">&#9670;&nbsp;</a></span>CC2G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC2G</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 2 generation. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01628">1628</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a4f393cf61f6e08b243f8b0c23e2e3d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f393cf61f6e08b243f8b0c23e2e3d47">&#9670;&nbsp;</a></span>CC2IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC2IE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 2 interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01597">1597</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="acef0d6244965d131d1d1d491392092eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acef0d6244965d131d1d1d491392092eb">&#9670;&nbsp;</a></span>CC2IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC2IF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 2 interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01608">1608</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="aeb1e0cedd6607094bc43202ea0da9fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb1e0cedd6607094bc43202ea0da9fd2">&#9670;&nbsp;</a></span>CC2OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC2OF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 2 overcapture flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01619">1619</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="abb9e7029fce1cd69e7e10ebec8940994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb9e7029fce1cd69e7e10ebec8940994">&#9670;&nbsp;</a></span>CC2P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC2P</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 2 output polarity. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01685">1685</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a7de79d1dac80e8b8ffafa028fe020ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7de79d1dac80e8b8ffafa028fe020ac0">&#9670;&nbsp;</a></span>CC2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC2S</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compare 2 selection. </p>
<p>Capture/compare 2 selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01662">1662</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a048a6f479e8c613191e355b9bbd5adcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a048a6f479e8c613191e355b9bbd5adcd">&#9670;&nbsp;</a></span>CCER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCER1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 Capture/compare enable register 1 (TIM2/3_CCER1) </p>

</div>
</div>
<a id="a8e2fc8b8eeeda60ba0a581841c45d1d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e2fc8b8eeeda60ba0a581841c45d1d2">&#9670;&nbsp;</a></span>CCMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CCMR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 Capture/compare mode register 1 (TIM2/3_CCMR1) </p>

</div>
</div>
<a id="a652f599a04f06c2b7179f83b45478524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a652f599a04f06c2b7179f83b45478524">&#9670;&nbsp;</a></span>CCMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CCMR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 Capture/compare mode register 2 (TIM2/3_CCMR2) </p>

</div>
</div>
<a id="af5f3738385663b19875c6053a4aa1d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5f3738385663b19875c6053a4aa1d80">&#9670;&nbsp;</a></span>CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16-bit capture/compare value 1 [15:8] </p>
<p>16-bit capture/compare value 1 [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01723">1723</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a2a291613b8cdcd806af7b131066b2797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a291613b8cdcd806af7b131066b2797">&#9670;&nbsp;</a></span>CCR1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR1H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 16-bit capture/compare value 1 high byte (TIM2/3_CCR1H) </p>

</div>
</div>
<a id="ae0bedf92d0aa059ea820b1ed23487faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0bedf92d0aa059ea820b1ed23487faa">&#9670;&nbsp;</a></span>CCR1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR1L</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 16-bit capture/compare value 1 low byte (TIM2/3_CCR1L) </p>

</div>
</div>
<a id="a6519708591488ea351447dc78942dc79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6519708591488ea351447dc78942dc79">&#9670;&nbsp;</a></span>CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CCR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16-bit capture/compare value 2 [15:8] </p>
<p>16-bit capture/compare value 2 [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01735">1735</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="aa76d6cc8e5ce0dcf1002e1e54c172175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa76d6cc8e5ce0dcf1002e1e54c172175">&#9670;&nbsp;</a></span>CCR2H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR2H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 16-bit capture/compare value 2 high byte (TIM2/3_CCR2H) </p>

</div>
</div>
<a id="a1f8152ceb620e302b7cc1bc4ee640f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8152ceb620e302b7cc1bc4ee640f27">&#9670;&nbsp;</a></span>CCR2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR2L</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 16-bit capture/compare value 2 low byte (TIM2/3_CCR2L) </p>

</div>
</div>
<a id="aa135eabba2d2ab06a3dfcd20e204582f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa135eabba2d2ab06a3dfcd20e204582f">&#9670;&nbsp;</a></span>CEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01557">1557</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a6a7b8966748a63ca3b15dc1143f1694c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7b8966748a63ca3b15dc1143f1694c">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16-bit counter [15:8] </p>
<p>16-bit counter [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01692">1692</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a69661cf22a848b2341f34d73cfd4baff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69661cf22a848b2341f34d73cfd4baff">&#9670;&nbsp;</a></span>CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 16-bit counter high byte (TIM2/3_CNTRH) </p>

</div>
</div>
<a id="a3131c4d3c0c62da01c156bdef6df653a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3131c4d3c0c62da01c156bdef6df653a">&#9670;&nbsp;</a></span>CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 16-bit counter low byte (TIM2/3_CNTRL) </p>

</div>
</div>
<a id="acab5d1e5fb79550688836e88079201ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acab5d1e5fb79550688836e88079201ed">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 Control register 1 (TIM2/3_CR1) </p>

</div>
</div>
<a id="a36392abfa5cca968c400473a8f3be04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36392abfa5cca968c400473a8f3be04e">&#9670;&nbsp;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 Control register 2 (TIM2/3_CR2) </p>

</div>
</div>
<a id="a4203830019d61b5ea2fc142113251120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4203830019d61b5ea2fc142113251120">&#9670;&nbsp;</a></span>DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Direction. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01561">1561</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="aca58a09b2286e2352a6dc69a144f4fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca58a09b2286e2352a6dc69a144f4fd2">&#9670;&nbsp;</a></span>ECE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ECE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External clock enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01588">1588</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a2cbd99240f7c906cbf324024e6ee58f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cbd99240f7c906cbf324024e6ee58f5">&#9670;&nbsp;</a></span>EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   EGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 Event generation register (TIM2/3_EGR) </p>

</div>
</div>
<a id="a497b5006ea3c22be50d783e42674614f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a497b5006ea3c22be50d783e42674614f">&#9670;&nbsp;</a></span>ETF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ETF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External trigger filter. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01586">1586</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a30ce6bdbe15a16e21c26b7dab053f30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30ce6bdbe15a16e21c26b7dab053f30a">&#9670;&nbsp;</a></span>ETP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ETP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External trigger polarity. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01589">1589</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a5c5f113e7f9654de7d5eb889970ede41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c5f113e7f9654de7d5eb889970ede41">&#9670;&nbsp;</a></span>ETPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ETPS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External trigger prescaler. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01587">1587</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ae8a6a44763b5e223674cf16e0fe713fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8a6a44763b5e223674cf16e0fe713fa">&#9670;&nbsp;</a></span>ETR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ETR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 External trigger register (TIM2/3_ETR) </p>

</div>
</div>
<a id="aedacb49f1f3f651258e0194f6fc76d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedacb49f1f3f651258e0194f6fc76d3a">&#9670;&nbsp;</a></span>IC1F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> IC1F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input capture 1 filter. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01651">1651</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ada38c245d766cef8dcb61d94bb8161d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada38c245d766cef8dcb61d94bb8161d6">&#9670;&nbsp;</a></span>IC1PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> IC1PSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input capture 1 prescaler. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01650">1650</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a7e17a285899e142fce3d91a93768ede1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e17a285899e142fce3d91a93768ede1">&#9670;&nbsp;</a></span>IC2F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> IC2F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input capture 2 filter. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01673">1673</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a2ea9aa7b0d42c9c5516059de5e39d2c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea9aa7b0d42c9c5516059de5e39d2c7">&#9670;&nbsp;</a></span>IC2PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> IC2PSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input capture 2 prescaler. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01672">1672</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="af7840c972901358993ae01cb09f9b10b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7840c972901358993ae01cb09f9b10b">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 Interrupt enable register (TIM2/3_IER) </p>

</div>
</div>
<a id="adc94a53fcd945671de68e48740651c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc94a53fcd945671de68e48740651c3d">&#9670;&nbsp;</a></span>IN <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   IN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (input mode) </p>

</div>
</div>
<a id="ae3e3fadb6fa218ee356ec003e58aa3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3e3fadb6fa218ee356ec003e58aa3f9">&#9670;&nbsp;</a></span>IN <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   IN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (input mode) </p>

</div>
</div>
<a id="afc268151ce237c25d291952499e88133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc268151ce237c25d291952499e88133">&#9670;&nbsp;</a></span>LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LOCK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock configuration. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01747">1747</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a2e6f44e90aa84f0854fc74932ce16a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6f44e90aa84f0854fc74932ce16a95">&#9670;&nbsp;</a></span>MMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master mode selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01570">1570</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a9ec5f1f65072cb6b335d398f14de730d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ec5f1f65072cb6b335d398f14de730d">&#9670;&nbsp;</a></span>MOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MOE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main output enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01753">1753</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a1953b84f6a61619f4250b3fa829bbbe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1953b84f6a61619f4250b3fa829bbbe0">&#9670;&nbsp;</a></span>MSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MSM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master/slave mode. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01580">1580</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a23b29dc236e2ead96ca7194fdc4c88ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23b29dc236e2ead96ca7194fdc4c88ec">&#9670;&nbsp;</a></span>OC1FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OC1FE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output compare 1 fast enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01641">1641</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a090729f68e2b9ef131375f2d72015984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090729f68e2b9ef131375f2d72015984">&#9670;&nbsp;</a></span>OC1M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OC1M</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output compare 1 mode. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01643">1643</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="aee0dbe5e3e005a7270c60577b75b9b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0dbe5e3e005a7270c60577b75b9b82">&#9670;&nbsp;</a></span>OC1PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OC1PE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output compare 1 preload enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01642">1642</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ad56665fa9b7b5f347fdef9f5c7d73311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad56665fa9b7b5f347fdef9f5c7d73311">&#9670;&nbsp;</a></span>OC2FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OC2FE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output compare 2 fast enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01663">1663</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ae04507194748a39088df02964361587d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae04507194748a39088df02964361587d">&#9670;&nbsp;</a></span>OC2M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OC2M</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output compare 2 mode. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01665">1665</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a282a4700eaa8aca44472de464d9eb3e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a282a4700eaa8aca44472de464d9eb3e7">&#9670;&nbsp;</a></span>OC2PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OC2PE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output compare 2 preload enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01664">1664</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a2fa6439a19c5c96a8048efb4f1b64eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fa6439a19c5c96a8048efb4f1b64eac">&#9670;&nbsp;</a></span>OIS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OIS1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output idle state 1 (OC1 output) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01759">1759</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="aa53666c7e984f1cfe2579f024ed264c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53666c7e984f1cfe2579f024ed264c5">&#9670;&nbsp;</a></span>OIS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OIS2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output idle state 2 (OC2 output) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01761">1761</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a98532fdaa077f5e93c252b6b57b54077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98532fdaa077f5e93c252b6b57b54077">&#9670;&nbsp;</a></span>OISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   OISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 Output idle state register (TIM2/3_OISR) </p>

</div>
</div>
<a id="acf3d1e5d51741ac35dd05159e43d53f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf3d1e5d51741ac35dd05159e43d53f4">&#9670;&nbsp;</a></span>OPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OPM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>One-pulse mode. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01560">1560</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="afa6406765fee95b4365d50c4512931d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6406765fee95b4365d50c4512931d3">&#9670;&nbsp;</a></span>OSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OSSI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Off state selection for idle mode. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01748">1748</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a269aacbe15fa596d89ecedfd04343322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a269aacbe15fa596d89ecedfd04343322">&#9670;&nbsp;</a></span>OUT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   OUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (output mode) </p>

</div>
</div>
<a id="ab39d0a951e45362f91cb469a180b26b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab39d0a951e45362f91cb469a180b26b8">&#9670;&nbsp;</a></span>OUT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   OUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (output mode) </p>

</div>
</div>
<a id="a44274c2a73e369853b32d7d10086fb8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44274c2a73e369853b32d7d10086fb8b">&#9670;&nbsp;</a></span>PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>prescaler [2:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01704">1704</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a35f0a24f2217e01989f80dd2797075f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35f0a24f2217e01989f80dd2797075f6">&#9670;&nbsp;</a></span>PSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 16-bit prescaler (TIM2/3_PSCR) </p>

</div>
</div>
<a id="a5677ff73f2000c8560a9de08d8502ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5677ff73f2000c8560a9de08d8502ad8">&#9670;&nbsp;</a></span>SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 Slave mode control register (TIM2/3_SMCR) </p>

</div>
</div>
<a id="a8aee8772fcc50120138ec95c28cbabc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aee8772fcc50120138ec95c28cbabc9">&#9670;&nbsp;</a></span>SMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock/trigger/slave mode selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01577">1577</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="adea2a1556ac0f28d66c76655671d9167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea2a1556ac0f28d66c76655671d9167">&#9670;&nbsp;</a></span>SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 Status register 1 (TIM2/3_SR1) </p>

</div>
</div>
<a id="a42e2330a4aa0c8775c5d55aa3e1f15d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e2330a4aa0c8775c5d55aa3e1f15d1">&#9670;&nbsp;</a></span>SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2/3 Status register 2 (TIM2/3_SR2) </p>

</div>
</div>
<a id="a4dad1e81dd2c1ee680f1c6718042cf8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dad1e81dd2c1ee680f1c6718042cf8f">&#9670;&nbsp;</a></span>TG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger generation. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01630">1630</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ac726fa713c51789cda4bb6921135fb62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac726fa713c51789cda4bb6921135fb62">&#9670;&nbsp;</a></span>TIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01599">1599</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a9e1a257dde7650e00f3ab13c0fc30968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e1a257dde7650e00f3ab13c0fc30968">&#9670;&nbsp;</a></span>TIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TIF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01610">1610</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ad1e668c5ec02fb2ddf7a6d73286f28a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e668c5ec02fb2ddf7a6d73286f28a4">&#9670;&nbsp;</a></span>TS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01579">1579</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a1f9173caa18e2a594401adb0492d6bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9173caa18e2a594401adb0492d6bc5">&#9670;&nbsp;</a></span>UDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UDIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update disable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01558">1558</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ae8af8e3293040dc287ebb6b2d747a856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8af8e3293040dc287ebb6b2d747a856">&#9670;&nbsp;</a></span>UG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update generation. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01626">1626</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a8dfc88e5d4e806c2f0d5252efab3b772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfc88e5d4e806c2f0d5252efab3b772">&#9670;&nbsp;</a></span>UIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01595">1595</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a85578cbe14a06c87e9f99ac131850646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85578cbe14a06c87e9f99ac131850646">&#9670;&nbsp;</a></span>UIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UIF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01606">1606</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="aa928c16362c796aad8b3c4de6a0c3601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa928c16362c796aad8b3c4de6a0c3601">&#9670;&nbsp;</a></span>URS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> URS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update request source. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l01559">1559</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8l10x/<a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
