<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_PAR_VPAC_MSC_CFG_VP_CFG_VP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_revision" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_revision" offset="0x0" width="32" description="The REVISION Register contains the major and minor revisions for the VPAC MSC HWA module. ">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Used to  distinguish between old scheme and new scheme. Spare bit to encode future schemes" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="BU indicator DSPS ==> 0x0  WTBU ==> 0x1  Processors ==> 0x2" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x1218" description="Function indicates a software compatible module family. If there is no level of software compatibility a new FUNC number, and hence PID, should be assigned." range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="0x0" description="RTL Version.  R as described in PDR with additional clarifications and definitions below.  Must be easily ECO-able or controlled during fabrication.  Ideally through a top level metal mask or e-fuse. This number is maintained/owned by IP design owner.   RTL follows a numbering such as X.Y.R.Z which are explained in this table.   R changes ONLY when :  (1) PDS uploads occur which may have been due to spec changes  (2) Bug fixes occur  (3) Resets to '0' when X or Y changes.   Design team has an internal 'Z' (customer invisible) number which increments on every drop that happens due to DV and RTL updates. Z resets to 0 when R increments. " range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major Revision.   X as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner.  X is part of IP numbering X.Y.R.Z.  X changes ONLY when:  (1) There is a major feature addition. An example would be adding Master Mode to Utopia Level2. The Func field (or Class/Type in old PID format) will remain the same.   X does NOT change due to:  (1) Bug fixes  (2) Change in feature parameters. " range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Indicates a special version for a particular device.  Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers.   0 if non-c ustom. " range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor Revision.   Y as described in PDR with additional clarifications/definitions below.  This number is owned/maintained by IP specification owne r.   Y changes ONLY when:  (1) Features are scaled (up or down). Flexibility exists in that this feature scalability may either be represented in the Y change or a specific register in the IP that indica tes which features are exactly available.  (2) When feature creeps from Is-Not list to Is list. But this may not be the case once it sees silicon - in which case X will change.   Y does NOT change due to :  (1) Bug fixes  (2) Typos or clarifications  (3) major functional/feature change/addition/deletion. Instead these changes may be reflected via R, S, X as applicable.   Spec owner maintains a customer-invisible number 'S' which changes due to:  (1) Typos/clarifications  (2) Bug documentation. Note that this bug is not due to a spec change but due to implementation. Nevertheless, the spec tracks the I P bugs. An RTL release (say for silicon PG1.1) that occurs due to bug fix should document the corresponding spec number (X.Y.S) in its release notes. " range="5 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_control" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_control" offset="0x4" width="32" description="The CONTROL Register allows the CPU to control various aspects of the module. ">
		<bitfield id="MSC_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="MSC Core Enable: Enables the MSC HWA. (Must be enabled even when MSC is strictly in the loopback-only mode.  Individual resizing filter is enabled only when the output buffer associated with the filter is enabled in the LSE configuration.)  0: Disable  1: Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_cfg" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_cfg" offset="0x10" width="32" description="The FILT[a]_CFG register configures the modes of FILTER channel [a].">
		<bitfield id="SIGNED_DATA" width="1" begin="22" end="22" resetval="0x0" description="Integer type of input and output frame data:  0 : Unsigned 12-bit (default)  1 : Signed 12-bit" range="22" rwaccess="R/W"/> 
		<bitfield id="COEF_SHIFT" width="4" begin="21" end="18" resetval="0x8" description="Coef Shift Size: configures the precision of the 10-bit signed filter coefficients (valid Shift range:  5~9) :     5: Shift by 5 (5-bit fraction)     6: Shift by 6 (6-bit fraction)     7: Shift by 7 (7-bit fraction)     8: Shift by 8 (8-bit fraction)     9: Shift by 9 (9-bit fraction) Integer size = 9 - #_of_fraction_bits" range="21 - 18" rwaccess="R/W"/> 
		<bitfield id="UV_MODE" width="1" begin="17" end="17" resetval="0x0" description="Source data interleave format:  0 - non-interleaved (Y data)  1 - interleaved (UV data)" range="17" rwaccess="R/W"/> 
		<bitfield id="SAT_MODE" width="1" begin="16" end="16" resetval="0x0" description="Filter Output Saturation Mode  0 - [0..4095] clipping  1 - [-2048.. 2047] clip followed by +2048 This is used only when signed_data=0 (unsigned data type)." range="16" rwaccess="R/W"/> 
		<bitfield id="SP_VS_COEF_SEL" width="4" begin="15" end="12" resetval="0x0" description="Single Phase Vertical Filter Coef Selection (sp_vs_coef_src = 0)   0000 :  Use Dedicated SP coef-0   0001 :  Use Dedicated SP coef-1   (sp_hs_coef_src = 1)   N  :  Use (N+16)th entry of 5-tap/32-phase filter coef       set 0 (N = 0..15)" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="SP_VS_COEF_SRC" width="1" begin="11" end="11" resetval="0x0" description="Single Phase Vertical Filter Coef Source Selection  0 : Use one of two dedicated single phase coeffs  1 : Use the custom single phase coeff table      (5-tap/32-phase Filter coef set 0)   If set to 1, 5-tap/32-phase filter coef set-0 is to be  dedicated for specifying addtional single phase filter coefficients." range="11" rwaccess="R/W"/> 
		<bitfield id="SP_HS_COEF_SEL" width="4" begin="10" end="7" resetval="0x0" description="Single Phase Horizontal Filter Coef Selection (sp_hs_coef_src = 0)   0000 :  Use Dedicated SP coef-0   0001 :  Use Dedicated SP coef-1   (sp_hs_coef_src = 1)   N  :  Use Nth entry of 5-tap/32-phase filter coef        set 0 (N = 0..15)" range="10 - 7" rwaccess="R/W"/> 
		<bitfield id="SP_HS_COEF_SRC" width="1" begin="6" end="6" resetval="0x0" description="Single Phase Horizontal Filter Coef Source Selection  0 : Use one of two dedicated single phase coeffs  1 : Use the custom single phase coeff table      (5-tap/32-phase Filter coef set 0)   If set to 1, 5-tap/32-phase filter coef set-0 is to be  dedicated for specifying additional single phase filter coefficients." range="6" rwaccess="R/W"/> 
		<bitfield id="VS_COEF_SEL" width="2" begin="5" end="4" resetval="0x0" description="Multi-phase Vertical Coef Selection (Phase_mode=0)  00 :  5-tap/32-phase Filter coef sets 0 &#38; 1  10 :  5-tap/32-phase Filter Coef sets 2 &#38; 3   (Phase_mode=1)  00 :   5-tap/32-phase Filter coef set 0  01 :   5-tap/32-phase Filter coef set 1  10 :   5-tap/32-phase Filter coef set 2  11 :   5-tap/32-phase Filter coef set 3" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="HS_COEF_SEL" width="2" begin="3" end="2" resetval="0x0" description="Multi-phase Horizontal Coef Selection (Phase_mode=0)  00 :  5-tap/32-phase Filter coef sets 0 &#38; 1  10 :  5-tap/32-phase Filter Coef sets 2 &#38; 3   (Phase_mode=1)  00 :   5-tap/32-phase Filter coef set 0  01 :   5-tap/32-phase Filter coef set 1  10 :   5-tap/32-phase Filter coef set 2  11 :   5-tap/32-phase Filter coef set 3" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PHASE_MODE" width="1" begin="1" end="1" resetval="0x0" description="Filter Phase mode selection  0 -  64 phases  1 -  32 phases" range="1" rwaccess="R/W"/> 
		<bitfield id="FILTER_MODE" width="1" begin="0" end="0" resetval="0x0" description="Filter Mode  0 : Single Phase Filter (e.g., Gaussian Filter for Pyramid generation)  1:  Multi-phase Scaling Filter" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_src_roi" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_src_roi" offset="0x14" width="32" description="The FILT[a]_SRC_ROI register configures the input ROI position within the input super frame for FILTER channel [a]. Set to 0 if ROI is full-size.">
		<bitfield id="Y_OFFSET" width="13" begin="28" end="16" resetval="0x0" description="Source Y offset" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="X_OFFSET" width="13" begin="12" end="0" resetval="0x0" description="Source X offset  (Must be an even # when FILT_CFG.uv_mode=1)" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_out_size" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_out_size" offset="0x18" width="32" description="The FILT[a]_OUT_SIZE configures the output size for FILTER channel [a].">
		<bitfield id="HEIGHT" width="13" begin="28" end="16" resetval="0x0" description="Output Height" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WIDTH" width="13" begin="12" end="0" resetval="0x0" description="Output Width" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_firinc" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_firinc" offset="0x1C" width="32" description="The FILT[a]_FIRINC register configures the FIRINC attributes of FILTER channel [a].">
		<bitfield id="VS" width="15" begin="30" end="16" resetval="0x0" description="FIRINC of VS filter " range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="HS" width="15" begin="14" end="0" resetval="0x0" description="FIRINC of HS filter " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_acc_init" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_acc_init" offset="0x20" width="32" description="The FILT[a]_ACC_INIT register configures the FIRINC attributes of FILTER channel [a].">
		<bitfield id="VS" width="12" begin="27" end="16" resetval="0x0" description="ACC_INIT of VS filter " range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="HS" width="12" begin="11" end="0" resetval="0x0" description="ACC_INIT of HS filter " range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_c210" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_c210" offset="0x180" width="32" description="Single Phase Coef Set[a] coefficients C2/C1/C0">
		<bitfield id="FIR_C2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIR_C1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1" range="19 - 10" rwaccess="R/W"/> 
		<bitfield id="FIR_C0" width="10" begin="9" end="0" resetval="0x0" description="Signed coefficient C0" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_c43" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_c43" offset="0x184" width="32" description="Single Phase Coef Set[a] coefficients C4/C3">
		<bitfield id="FIR_C4" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C4" range="19 - 10" rwaccess="R/W"/> 
		<bitfield id="FIR_C3" width="10" begin="9" end="0" resetval="0x0" description="Signed coefficient C3" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_c210" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_c210" offset="0x200" width="32" description="Multi Phase Coef Set[a] Phase[b] coefficients C2/C1/C0">
		<bitfield id="FIR_C2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2" range="29 - 20" rwaccess="R/W"/> 
		<bitfield id="FIR_C1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1" range="19 - 10" rwaccess="R/W"/> 
		<bitfield id="FIR_C0" width="10" begin="9" end="0" resetval="0x0" description="Signed coefficient C0" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_c43" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__CFG__VP__REGS_c43" offset="0x204" width="32" description="Multi Phase Coef Set[a] Phase[b] coefficients C4/C3">
		<bitfield id="FIR_C4" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C4" range="19 - 10" rwaccess="R/W"/> 
		<bitfield id="FIR_C3" width="10" begin="9" end="0" resetval="0x0" description="Signed coefficient C3" range="9 - 0" rwaccess="R/W"/>
	</register>
</module>