$date
	Sun Aug 31 13:36:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & din $end
$var wire 1 ' rst $end
$var wire 1 ! y $end
$var reg 2 ( ns [1:0] $end
$var reg 2 ) s [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
1'
x&
0%
1$
x#
0"
x!
$end
#5000
b0x (
0!
b0 )
1"
1%
#10000
b0 (
0"
0%
0#
0&
0$
0'
#15000
1"
1%
#20000
b1 (
0"
0%
1#
1&
#25000
b10 (
b1 )
1"
1%
#30000
b0 (
0"
0%
0#
0&
#35000
b0 )
1"
1%
#40000
b1 (
0"
0%
1#
1&
#45000
b10 (
b1 )
1"
1%
#50000
0"
0%
#55000
b10 )
1"
1%
#60000
b11 (
0"
0%
0#
0&
#65000
b0 (
b11 )
1"
1%
#70000
1!
b1 (
0"
0%
1#
1&
#75000
b10 (
0!
b1 )
1"
1%
#80000
b0 (
0"
0%
0#
0&
#85000
b0 )
1"
1%
#90000
b1 (
0"
0%
1#
1&
#95000
b10 (
b1 )
1"
1%
#100000
0"
0%
#105000
b10 )
1"
1%
#110000
0"
0%
#115000
1"
1%
#120000
b11 (
0"
0%
0#
0&
#125000
b0 (
b11 )
1"
1%
#130000
1!
b1 (
0"
0%
1#
1&
#135000
b10 (
0!
b1 )
1"
1%
#140000
b0 (
0"
0%
0#
0&
#145000
b0 )
1"
1%
#150000
0"
0%
#155000
1"
1%
#160000
b1 (
0"
0%
1#
1&
#165000
b10 (
b1 )
1"
1%
#170000
0"
0%
