Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Feb 28 09:34:54 2023
| Host         : pc-eii144 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_wrapper_wrapper_timing_summary_routed.rpt -pb design_wrapper_wrapper_timing_summary_routed.pb -rpx design_wrapper_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_wrapper_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               32          
TIMING-23  Warning   Combinational loop found        18          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (51)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (51)
----------------------
 There are 51 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.750ns  (logic 25.942ns (55.491%)  route 20.808ns (44.509%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X85Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.179     2.521    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.124     2.645 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.645    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.892 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.757    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.327     4.084 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.084    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.448 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.155    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.303     5.458 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.458    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.038 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.742    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.302     7.044 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.044    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.396 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.594    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.306     7.900 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.900    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.301    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.734    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.299     9.033 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.033    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.457 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.162    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.303    10.465 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.465    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.045 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.702    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.302    12.004 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    12.004    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.553    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.306    12.859 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.859    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.260 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.260    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.482 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.678    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.299    13.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.977    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.401 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.124    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.303    15.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.427    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.007 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.711    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.302    17.013 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    17.013    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.365 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.579    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.306    17.885 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.885    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.286 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.286    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.508 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.703    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.299    19.002 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    19.002    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.426 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.131    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.303    20.434 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.434    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.014 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.718    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.302    22.020 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    22.020    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.372 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.569    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.306    22.875 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.875    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.276 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.276    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.498 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.693    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.299    23.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.992    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.416 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.250    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.303    25.553 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.553    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.133 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.835    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.302    27.137 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.137    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.686    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.306    27.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.992    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.393 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.393    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.615 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.796    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.299    29.095 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.095    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.519 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.210    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.303    30.513 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.513    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.093 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.797    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.302    32.099 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.099    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.451 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.649    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.306    32.955 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.955    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.356    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.578 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.758    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.299    34.057 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.057    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.481 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.172    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.303    35.475 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.475    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.055 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.759    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.302    37.061 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.061    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.413 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.596    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.306    37.902 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.902    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.303 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.303    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.525 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.706    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.299    39.005 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    39.005    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.429 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.135    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.303    40.438 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.438    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.018 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.707    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.302    42.009 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    42.009    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.361 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.187    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X85Y142        LUT5 (Prop_lut5_I4_O)        0.306    43.493 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.478    43.971    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    44.095 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.561    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I4_O)        0.124    44.685 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.133    45.818    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.124    45.942 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[19]_i_1/O
                         net (fo=1, routed)           0.808    46.750    design_wrapper_i/imginfile_0/U0/n_line__0[19]
    SLICE_X87Y142        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.734ns  (logic 25.942ns (55.510%)  route 20.792ns (44.490%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X85Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.179     2.521    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.124     2.645 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.645    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.892 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.757    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.327     4.084 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.084    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.448 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.155    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.303     5.458 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.458    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.038 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.742    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.302     7.044 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.044    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.396 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.594    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.306     7.900 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.900    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.301    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.734    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.299     9.033 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.033    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.457 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.162    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.303    10.465 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.465    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.045 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.702    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.302    12.004 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    12.004    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.553    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.306    12.859 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.859    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.260 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.260    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.482 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.678    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.299    13.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.977    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.401 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.124    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.303    15.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.427    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.007 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.711    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.302    17.013 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    17.013    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.365 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.579    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.306    17.885 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.885    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.286 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.286    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.508 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.703    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.299    19.002 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    19.002    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.426 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.131    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.303    20.434 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.434    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.014 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.718    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.302    22.020 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    22.020    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.372 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.569    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.306    22.875 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.875    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.276 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.276    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.498 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.693    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.299    23.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.992    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.416 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.250    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.303    25.553 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.553    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.133 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.835    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.302    27.137 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.137    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.686    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.306    27.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.992    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.393 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.393    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.615 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.796    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.299    29.095 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.095    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.519 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.210    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.303    30.513 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.513    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.093 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.797    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.302    32.099 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.099    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.451 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.649    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.306    32.955 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.955    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.356    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.578 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.758    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.299    34.057 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.057    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.481 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.172    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.303    35.475 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.475    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.055 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.759    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.302    37.061 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.061    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.413 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.596    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.306    37.902 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.902    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.303 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.303    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.525 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.706    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.299    39.005 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    39.005    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.429 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.135    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.303    40.438 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.438    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.018 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.707    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.302    42.009 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    42.009    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.361 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.187    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X85Y142        LUT5 (Prop_lut5_I4_O)        0.306    43.493 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.478    43.971    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    44.095 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.561    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I4_O)        0.124    44.685 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.546    46.231    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X86Y143        LUT2 (Prop_lut2_I1_O)        0.124    46.355 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]_i_1/O
                         net (fo=1, routed)           0.379    46.734    design_wrapper_i/imginfile_0/U0/n_line__0[27]
    SLICE_X86Y143        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.715ns  (logic 25.942ns (55.533%)  route 20.773ns (44.467%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X85Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.179     2.521    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.124     2.645 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.645    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.892 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.757    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.327     4.084 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.084    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.448 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.155    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.303     5.458 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.458    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.038 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.742    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.302     7.044 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.044    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.396 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.594    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.306     7.900 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.900    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.301    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.734    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.299     9.033 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.033    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.457 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.162    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.303    10.465 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.465    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.045 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.702    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.302    12.004 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    12.004    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.553    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.306    12.859 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.859    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.260 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.260    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.482 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.678    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.299    13.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.977    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.401 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.124    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.303    15.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.427    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.007 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.711    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.302    17.013 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    17.013    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.365 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.579    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.306    17.885 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.885    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.286 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.286    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.508 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.703    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.299    19.002 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    19.002    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.426 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.131    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.303    20.434 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.434    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.014 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.718    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.302    22.020 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    22.020    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.372 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.569    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.306    22.875 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.875    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.276 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.276    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.498 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.693    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.299    23.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.992    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.416 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.250    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.303    25.553 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.553    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.133 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.835    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.302    27.137 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.137    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.686    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.306    27.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.992    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.393 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.393    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.615 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.796    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.299    29.095 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.095    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.519 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.210    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.303    30.513 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.513    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.093 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.797    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.302    32.099 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.099    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.451 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.649    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.306    32.955 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.955    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.356    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.578 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.758    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.299    34.057 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.057    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.481 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.172    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.303    35.475 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.475    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.055 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.759    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.302    37.061 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.061    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.413 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.596    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.306    37.902 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.902    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.303 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.303    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.525 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.706    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.299    39.005 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    39.005    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.429 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.135    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.303    40.438 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.438    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.018 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.707    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.302    42.009 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    42.009    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.361 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.187    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X85Y142        LUT5 (Prop_lut5_I4_O)        0.306    43.493 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.478    43.971    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    44.095 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.561    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I4_O)        0.124    44.685 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.527    46.212    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X86Y143        LUT2 (Prop_lut2_I1_O)        0.124    46.336 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[25]_i_1/O
                         net (fo=1, routed)           0.379    46.715    design_wrapper_i/imginfile_0/U0/n_line__0[25]
    SLICE_X86Y143        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.699ns  (logic 25.971ns (55.613%)  route 20.728ns (44.387%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X85Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.179     2.521    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.124     2.645 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.645    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.892 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.757    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.327     4.084 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.084    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.448 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.155    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.303     5.458 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.458    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.038 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.742    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.302     7.044 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.044    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.396 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.594    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.306     7.900 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.900    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.301    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.734    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.299     9.033 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.033    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.457 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.162    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.303    10.465 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.465    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.045 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.702    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.302    12.004 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    12.004    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.553    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.306    12.859 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.859    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.260 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.260    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.482 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.678    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.299    13.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.977    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.401 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.124    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.303    15.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.427    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.007 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.711    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.302    17.013 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    17.013    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.365 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.579    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.306    17.885 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.885    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.286 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.286    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.508 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.703    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.299    19.002 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    19.002    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.426 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.131    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.303    20.434 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.434    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.014 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.718    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.302    22.020 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    22.020    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.372 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.569    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.306    22.875 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.875    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.276 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.276    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.498 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.693    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.299    23.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.992    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.416 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.250    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.303    25.553 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.553    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.133 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.835    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.302    27.137 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.137    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.686    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.306    27.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.992    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.393 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.393    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.615 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.796    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.299    29.095 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.095    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.519 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.210    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.303    30.513 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.513    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.093 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.797    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.302    32.099 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.099    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.451 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.649    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.306    32.955 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.955    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.356    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.578 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.758    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.299    34.057 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.057    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.481 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.172    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.303    35.475 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.475    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.055 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.759    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.302    37.061 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.061    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.413 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.596    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.306    37.902 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.902    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.303 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.303    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.525 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.706    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.299    39.005 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    39.005    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.429 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.135    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.303    40.438 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.438    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.018 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.707    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.302    42.009 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    42.009    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.361 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.187    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X85Y142        LUT5 (Prop_lut5_I4_O)        0.306    43.493 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.478    43.971    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    44.095 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.561    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I4_O)        0.124    44.685 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.527    46.212    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X86Y143        LUT2 (Prop_lut2_I1_O)        0.153    46.365 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[28]_i_1/O
                         net (fo=1, routed)           0.334    46.699    design_wrapper_i/imginfile_0/U0/n_line__0[28]
    SLICE_X86Y143        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.661ns  (logic 25.942ns (55.596%)  route 20.719ns (44.404%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X85Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.179     2.521    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.124     2.645 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.645    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.892 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.757    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.327     4.084 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.084    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.448 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.155    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.303     5.458 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.458    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.038 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.742    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.302     7.044 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.044    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.396 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.594    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.306     7.900 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.900    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.301    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.734    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.299     9.033 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.033    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.457 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.162    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.303    10.465 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.465    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.045 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.702    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.302    12.004 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    12.004    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.553    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.306    12.859 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.859    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.260 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.260    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.482 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.678    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.299    13.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.977    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.401 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.124    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.303    15.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.427    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.007 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.711    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.302    17.013 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    17.013    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.365 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.579    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.306    17.885 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.885    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.286 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.286    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.508 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.703    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.299    19.002 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    19.002    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.426 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.131    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.303    20.434 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.434    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.014 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.718    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.302    22.020 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    22.020    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.372 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.569    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.306    22.875 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.875    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.276 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.276    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.498 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.693    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.299    23.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.992    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.416 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.250    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.303    25.553 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.553    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.133 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.835    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.302    27.137 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.137    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.686    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.306    27.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.992    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.393 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.393    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.615 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.796    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.299    29.095 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.095    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.519 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.210    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.303    30.513 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.513    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.093 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.797    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.302    32.099 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.099    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.451 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.649    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.306    32.955 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.955    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.356    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.578 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.758    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.299    34.057 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.057    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.481 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.172    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.303    35.475 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.475    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.055 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.759    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.302    37.061 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.061    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.413 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.596    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.306    37.902 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.902    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.303 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.303    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.525 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.706    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.299    39.005 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    39.005    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.429 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.135    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.303    40.438 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.438    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.018 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.707    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.302    42.009 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    42.009    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.361 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.187    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X85Y142        LUT5 (Prop_lut5_I4_O)        0.306    43.493 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.478    43.971    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    44.095 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.561    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I4_O)        0.124    44.685 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.047    45.732    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X88Y141        LUT2 (Prop_lut2_I1_O)        0.124    45.856 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[17]_i_1/O
                         net (fo=1, routed)           0.806    46.661    design_wrapper_i/imginfile_0/U0/n_line__0[17]
    SLICE_X87Y142        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.623ns  (logic 25.934ns (55.624%)  route 20.689ns (44.376%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X85Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.179     2.521    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.124     2.645 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.645    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.892 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.757    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.327     4.084 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.084    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.448 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.155    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.303     5.458 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.458    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.038 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.742    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.302     7.044 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.044    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.396 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.594    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.306     7.900 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.900    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.301    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.734    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.299     9.033 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.033    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.457 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.162    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.303    10.465 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.465    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.045 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.702    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.302    12.004 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    12.004    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.553    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.306    12.859 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.859    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.260 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.260    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.482 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.678    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.299    13.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.977    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.401 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.124    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.303    15.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.427    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.007 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.711    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.302    17.013 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    17.013    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.365 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.579    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.306    17.885 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.885    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.286 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.286    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.508 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.703    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.299    19.002 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    19.002    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.426 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.131    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.303    20.434 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.434    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.014 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.718    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.302    22.020 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    22.020    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.372 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.569    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.306    22.875 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.875    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.276 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.276    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.498 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.693    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.299    23.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.992    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.416 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.250    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.303    25.553 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.553    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.133 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.835    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.302    27.137 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.137    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.686    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.306    27.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.992    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.393 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.393    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.615 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.796    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.299    29.095 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.095    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.519 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.210    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.303    30.513 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.513    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.093 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.797    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.302    32.099 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.099    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.451 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.649    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.306    32.955 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.955    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.356    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.578 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.758    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.299    34.057 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.057    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.481 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.172    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.303    35.475 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.475    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.055 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.759    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.302    37.061 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.061    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.413 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.596    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.306    37.902 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.902    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.303 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.303    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.525 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.706    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.299    39.005 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    39.005    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.429 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.135    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.303    40.438 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.438    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.018 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.707    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.302    42.009 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    42.009    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.361 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.187    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X85Y142        LUT5 (Prop_lut5_I4_O)        0.306    43.493 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.478    43.971    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    44.095 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.561    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I4_O)        0.124    44.685 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.132    45.817    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X86Y143        LUT2 (Prop_lut2_I1_O)        0.116    45.933 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[23]_i_1/O
                         net (fo=1, routed)           0.691    46.623    design_wrapper_i/imginfile_0/U0/n_line__0[23]
    SLICE_X87Y143        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.608ns  (logic 25.942ns (55.660%)  route 20.666ns (44.340%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X85Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.179     2.521    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.124     2.645 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.645    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.892 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.757    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.327     4.084 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.084    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.448 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.155    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.303     5.458 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.458    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.038 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.742    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.302     7.044 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.044    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.396 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.594    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.306     7.900 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.900    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.301    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.734    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.299     9.033 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.033    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.457 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.162    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.303    10.465 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.465    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.045 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.702    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.302    12.004 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    12.004    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.553    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.306    12.859 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.859    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.260 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.260    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.482 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.678    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.299    13.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.977    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.401 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.124    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.303    15.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.427    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.007 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.711    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.302    17.013 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    17.013    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.365 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.579    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.306    17.885 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.885    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.286 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.286    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.508 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.703    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.299    19.002 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    19.002    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.426 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.131    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.303    20.434 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.434    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.014 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.718    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.302    22.020 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    22.020    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.372 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.569    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.306    22.875 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.875    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.276 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.276    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.498 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.693    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.299    23.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.992    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.416 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.250    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.303    25.553 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.553    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.133 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.835    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.302    27.137 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.137    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.686    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.306    27.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.992    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.393 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.393    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.615 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.796    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.299    29.095 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.095    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.519 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.210    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.303    30.513 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.513    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.093 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.797    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.302    32.099 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.099    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.451 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.649    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.306    32.955 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.955    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.356    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.578 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.758    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.299    34.057 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.057    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.481 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.172    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.303    35.475 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.475    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.055 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.759    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.302    37.061 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.061    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.413 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.596    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.306    37.902 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.902    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.303 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.303    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.525 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.706    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.299    39.005 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    39.005    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.429 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.135    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.303    40.438 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.438    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.018 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.707    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.302    42.009 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    42.009    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.361 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.187    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X85Y142        LUT5 (Prop_lut5_I4_O)        0.306    43.493 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.478    43.971    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    44.095 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.561    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I4_O)        0.124    44.685 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.143    45.828    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X86Y143        LUT2 (Prop_lut2_I1_O)        0.124    45.952 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[22]_i_1/O
                         net (fo=1, routed)           0.656    46.608    design_wrapper_i/imginfile_0/U0/n_line__0[22]
    SLICE_X87Y143        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.478ns  (logic 25.935ns (55.801%)  route 20.543ns (44.199%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X85Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.179     2.521    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.124     2.645 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.645    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.892 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.757    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.327     4.084 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.084    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.448 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.155    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.303     5.458 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.458    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.038 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.742    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.302     7.044 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.044    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.396 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.594    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.306     7.900 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.900    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.301    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.734    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.299     9.033 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.033    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.457 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.162    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.303    10.465 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.465    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.045 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.702    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.302    12.004 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    12.004    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.553    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.306    12.859 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.859    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.260 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.260    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.482 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.678    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.299    13.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.977    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.401 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.124    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.303    15.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.427    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.007 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.711    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.302    17.013 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    17.013    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.365 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.579    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.306    17.885 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.885    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.286 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.286    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.508 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.703    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.299    19.002 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    19.002    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.426 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.131    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.303    20.434 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.434    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.014 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.718    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.302    22.020 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    22.020    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.372 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.569    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.306    22.875 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.875    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.276 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.276    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.498 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.693    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.299    23.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.992    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.416 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.250    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.303    25.553 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.553    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.133 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.835    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.302    27.137 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.137    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.686    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.306    27.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.992    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.393 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.393    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.615 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.796    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.299    29.095 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.095    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.519 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.210    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.303    30.513 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.513    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.093 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.797    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.302    32.099 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.099    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.451 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.649    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.306    32.955 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.955    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.356    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.578 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.758    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.299    34.057 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.057    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.481 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.172    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.303    35.475 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.475    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.055 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.759    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.302    37.061 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.061    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.413 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.596    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.306    37.902 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.902    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.303 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.303    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.525 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.706    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.299    39.005 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    39.005    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.429 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.135    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.303    40.438 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.438    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.018 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.707    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.302    42.009 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    42.009    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.361 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.187    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X85Y142        LUT5 (Prop_lut5_I4_O)        0.306    43.493 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.478    43.971    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    44.095 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.561    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I4_O)        0.124    44.685 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.293    45.978    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X86Y144        LUT2 (Prop_lut2_I1_O)        0.117    46.095 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_1/O
                         net (fo=1, routed)           0.383    46.478    design_wrapper_i/imginfile_0/U0/n_line__0[31]
    SLICE_X86Y144        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.473ns  (logic 25.942ns (55.822%)  route 20.531ns (44.178%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X85Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.179     2.521    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.124     2.645 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.645    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.892 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.757    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.327     4.084 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.084    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.448 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.155    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.303     5.458 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.458    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.038 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.742    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.302     7.044 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.044    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.396 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.594    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.306     7.900 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.900    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.301    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.734    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.299     9.033 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.033    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.457 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.162    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.303    10.465 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.465    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.045 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.702    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.302    12.004 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    12.004    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.553    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.306    12.859 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.859    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.260 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.260    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.482 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.678    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.299    13.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.977    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.401 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.124    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.303    15.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.427    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.007 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.711    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.302    17.013 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    17.013    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.365 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.579    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.306    17.885 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.885    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.286 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.286    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.508 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.703    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.299    19.002 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    19.002    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.426 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.131    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.303    20.434 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.434    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.014 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.718    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.302    22.020 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    22.020    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.372 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.569    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.306    22.875 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.875    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.276 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.276    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.498 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.693    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.299    23.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.992    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.416 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.250    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.303    25.553 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.553    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.133 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.835    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.302    27.137 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.137    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.686    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.306    27.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.992    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.393 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.393    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.615 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.796    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.299    29.095 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.095    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.519 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.210    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.303    30.513 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.513    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.093 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.797    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.302    32.099 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.099    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.451 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.649    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.306    32.955 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.955    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.356    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.578 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.758    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.299    34.057 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.057    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.481 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.172    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.303    35.475 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.475    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.055 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.759    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.302    37.061 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.061    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.413 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.596    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.306    37.902 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.902    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.303 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.303    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.525 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.706    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.299    39.005 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    39.005    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.429 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.135    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.303    40.438 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.438    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.018 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.707    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.302    42.009 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    42.009    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.361 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.187    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X85Y142        LUT5 (Prop_lut5_I4_O)        0.306    43.493 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.478    43.971    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    44.095 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.561    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I4_O)        0.124    44.685 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          0.653    45.338    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X88Y141        LUT2 (Prop_lut2_I1_O)        0.124    45.462 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[12]_i_1/O
                         net (fo=1, routed)           1.011    46.473    design_wrapper_i/imginfile_0/U0/n_line__0[12]
    SLICE_X87Y141        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.343ns  (logic 25.970ns (56.039%)  route 20.373ns (43.961%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X85Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.179     2.521    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.124     2.645 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.645    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.892 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.757    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X84Y136        LUT2 (Prop_lut2_I0_O)        0.327     4.084 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.084    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.448 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.155    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.303     5.458 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.458    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.038 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.742    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.302     7.044 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.044    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.396 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.594    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X84Y136        LUT2 (Prop_lut2_I1_O)        0.306     7.900 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.900    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.301    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.734    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.299     9.033 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.033    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.457 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.162    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.303    10.465 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.465    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.045 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.702    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.302    12.004 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    12.004    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.553    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.306    12.859 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.859    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X84Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.260 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.260    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.482 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.678    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.299    13.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.977    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.401 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.124    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.303    15.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.427    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.007 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.711    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.302    17.013 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    17.013    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.365 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.579    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X84Y138        LUT2 (Prop_lut2_I1_O)        0.306    17.885 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.885    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.286 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.286    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.508 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.703    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.299    19.002 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    19.002    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.426 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.131    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.303    20.434 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.434    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.014 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.718    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.302    22.020 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    22.020    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.372 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.569    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.306    22.875 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.875    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X84Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.276 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.276    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.498 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.693    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.299    23.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.992    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.416 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.250    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.303    25.553 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.553    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.133 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.835    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.302    27.137 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.137    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.686    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X84Y140        LUT2 (Prop_lut2_I1_O)        0.306    27.992 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.992    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.393 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.393    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.615 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.796    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.299    29.095 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.095    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.519 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.210    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.303    30.513 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.513    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.093 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.797    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.302    32.099 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.099    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.451 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.649    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.306    32.955 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.955    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.356 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.356    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.578 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.758    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.299    34.057 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.057    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.481 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.172    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.303    35.475 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.475    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.055 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.759    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.302    37.061 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.061    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.413 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.596    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.306    37.902 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.902    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.303 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.303    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.525 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.706    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.299    39.005 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    39.005    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.429 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.135    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.303    40.438 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.438    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    41.018 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.707    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X84Y143        LUT2 (Prop_lut2_I1_O)        0.302    42.009 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    42.009    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.361 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.187    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X85Y142        LUT5 (Prop_lut5_I4_O)        0.306    43.493 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.478    43.971    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    44.095 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.561    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I4_O)        0.124    44.685 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          0.696    45.381    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X88Y140        LUT2 (Prop_lut2_I1_O)        0.152    45.533 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[11]_i_1/O
                         net (fo=1, routed)           0.809    46.343    design_wrapper_i/imginfile_0/U0/n_line__0[11]
    SLICE_X87Y140        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.223ns (54.324%)  route 0.188ns (45.676%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
    SLICE_X86Y138        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/Q
                         net (fo=8, routed)           0.188     0.366    design_wrapper_i/imginfile_0/U0/n_line[0]
    SLICE_X86Y138        LUT6 (Prop_lut6_I5_O)        0.045     0.411 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.411    design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]_i_1_n_0
    SLICE_X86Y138        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.268ns (38.457%)  route 0.429ns (61.543%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
    SLICE_X86Y138        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/Q
                         net (fo=8, routed)           0.164     0.342    design_wrapper_i/imginfile_0/U0/n_line[0]
    SLICE_X86Y139        LUT6 (Prop_lut6_I2_O)        0.045     0.387 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          0.265     0.652    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X86Y139        LUT2 (Prop_lut2_I1_O)        0.045     0.697 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.697    design_wrapper_i/imginfile_0/U0/n_line__0[5]
    SLICE_X86Y139        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.271ns (38.473%)  route 0.433ns (61.527%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
    SLICE_X86Y138        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/Q
                         net (fo=8, routed)           0.164     0.342    design_wrapper_i/imginfile_0/U0/n_line[0]
    SLICE_X86Y139        LUT6 (Prop_lut6_I2_O)        0.045     0.387 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          0.270     0.656    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X88Y139        LUT2 (Prop_lut2_I1_O)        0.048     0.704 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.704    design_wrapper_i/imginfile_0/U0/n_line__0[4]
    SLICE_X88Y139        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.400ns (56.390%)  route 0.309ns (43.610%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[21]/G
    SLICE_X86Y143        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[21]/Q
                         net (fo=2, routed)           0.094     0.272    design_wrapper_i/imginfile_0/U0/n_line[21]
    SLICE_X87Y143        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.387 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]_i_2/O[0]
                         net (fo=2, routed)           0.215     0.602    design_wrapper_i/imginfile_0/U0/data0[21]
    SLICE_X86Y143        LUT2 (Prop_lut2_I0_O)        0.107     0.709 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     0.709    design_wrapper_i/imginfile_0/U0/n_line__0[21]
    SLICE_X86Y143        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.396ns (55.647%)  route 0.316ns (44.353%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]/G
    SLICE_X86Y142        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]/Q
                         net (fo=2, routed)           0.119     0.297    design_wrapper_i/imginfile_0/U0/n_line[24]
    SLICE_X87Y143        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.405 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]_i_2/O[3]
                         net (fo=2, routed)           0.197     0.602    design_wrapper_i/imginfile_0/U0/data0[24]
    SLICE_X86Y142        LUT2 (Prop_lut2_I0_O)        0.110     0.712 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     0.712    design_wrapper_i/imginfile_0/U0/n_line__0[24]
    SLICE_X86Y142        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.271ns (36.901%)  route 0.463ns (63.099%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
    SLICE_X86Y138        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/Q
                         net (fo=8, routed)           0.164     0.342    design_wrapper_i/imginfile_0/U0/n_line[0]
    SLICE_X86Y139        LUT6 (Prop_lut6_I2_O)        0.045     0.387 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          0.300     0.686    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X88Y141        LUT2 (Prop_lut2_I1_O)        0.048     0.734 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.734    design_wrapper_i/imginfile_0/U0/n_line__0[13]
    SLICE_X88Y141        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.268ns (35.881%)  route 0.479ns (64.119%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
    SLICE_X86Y138        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/Q
                         net (fo=8, routed)           0.164     0.342    design_wrapper_i/imginfile_0/U0/n_line[0]
    SLICE_X86Y139        LUT6 (Prop_lut6_I2_O)        0.045     0.387 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          0.315     0.702    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X86Y140        LUT2 (Prop_lut2_I1_O)        0.045     0.747 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.747    design_wrapper_i/imginfile_0/U0/n_line__0[8]
    SLICE_X86Y140        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.376ns (49.988%)  route 0.376ns (50.012%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[16]/G
    SLICE_X88Y142        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[16]/Q
                         net (fo=2, routed)           0.168     0.326    design_wrapper_i/imginfile_0/U0/n_line[16]
    SLICE_X87Y141        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.434 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[16]_i_2/O[3]
                         net (fo=2, routed)           0.208     0.642    design_wrapper_i/imginfile_0/U0/data0[16]
    SLICE_X88Y142        LUT2 (Prop_lut2_I0_O)        0.110     0.752 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.752    design_wrapper_i/imginfile_0/U0/n_line__0[16]
    SLICE_X88Y142        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.754ns  (logic 0.268ns (35.524%)  route 0.486ns (64.476%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
    SLICE_X86Y138        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/Q
                         net (fo=8, routed)           0.164     0.342    design_wrapper_i/imginfile_0/U0/n_line[0]
    SLICE_X86Y139        LUT6 (Prop_lut6_I2_O)        0.045     0.387 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          0.323     0.709    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X88Y138        LUT2 (Prop_lut2_I1_O)        0.045     0.754 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.754    design_wrapper_i/imginfile_0/U0/n_line__0[1]
    SLICE_X88Y138        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.397ns (51.588%)  route 0.373ns (48.412%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]/G
    SLICE_X86Y143        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]/Q
                         net (fo=2, routed)           0.113     0.291    design_wrapper_i/imginfile_0/U0/n_line[27]
    SLICE_X87Y144        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.402 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[28]_i_2/O[2]
                         net (fo=2, routed)           0.143     0.545    design_wrapper_i/imginfile_0/U0/data0[27]
    SLICE_X86Y143        LUT2 (Prop_lut2_I0_O)        0.108     0.653 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]_i_1/O
                         net (fo=1, routed)           0.116     0.770    design_wrapper_i/imginfile_0/U0/n_line__0[27]
    SLICE_X86Y143        LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]/D
  -------------------------------------------------------------------    -------------------





