{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642366638110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642366638122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 16 21:57:17 2022 " "Processing started: Sun Jan 16 21:57:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642366638122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366638122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sonar -c sonar " "Command: quartus_map --read_settings_files=on --write_settings_files=off sonar -c sonar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366638122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642366639801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642366639801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_7-Behavioral " "Found design unit 1: seg_7-Behavioral" {  } { { "seg_7.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/seg_7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642366657025 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_7 " "Found entity 1: seg_7" {  } { { "seg_7.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/seg_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642366657025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ultrasonic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ultrasonic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ultrasonic-rtl " "Found design unit 1: ultrasonic-rtl" {  } { { "ultrasonic.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/ultrasonic.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642366657040 ""} { "Info" "ISGN_ENTITY_NAME" "1 ultrasonic " "Found entity 1: ultrasonic" {  } { { "ultrasonic.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/ultrasonic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642366657040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonar-behaviour " "Found design unit 1: sonar-behaviour" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642366657055 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonar " "Found entity 1: sonar" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642366657055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-behaviour " "Found design unit 1: servo-behaviour" {  } { { "servo.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/servo.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642366657069 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "servo.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/servo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642366657069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sonar " "Elaborating entity \"sonar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642366657223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dist sonar.vhd(18) " "Verilog HDL or VHDL warning at sonar.vhd(18): object \"dist\" assigned a value but never read" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642366657225 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[0\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[0\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657232 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[1\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[1\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657232 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[2\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[2\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657232 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[3\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[3\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657233 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[4\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[4\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657233 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[5\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[5\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657233 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[6\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[6\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657233 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[7\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[7\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657233 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[8\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[8\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657233 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_next\[9\] sonar.vhd(70) " "Inferred latch for \"pulse_next\[9\]\" at sonar.vhd(70)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657233 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction sonar.vhd(68) " "Inferred latch for \"direction\" at sonar.vhd(68)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657233 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[0\] sonar.vhd(58) " "Inferred latch for \"angle\[0\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657233 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[1\] sonar.vhd(58) " "Inferred latch for \"angle\[1\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657233 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[2\] sonar.vhd(58) " "Inferred latch for \"angle\[2\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657234 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[3\] sonar.vhd(58) " "Inferred latch for \"angle\[3\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657234 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[4\] sonar.vhd(58) " "Inferred latch for \"angle\[4\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657234 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[5\] sonar.vhd(58) " "Inferred latch for \"angle\[5\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657234 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[6\] sonar.vhd(58) " "Inferred latch for \"angle\[6\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657234 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[7\] sonar.vhd(58) " "Inferred latch for \"angle\[7\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657234 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[8\] sonar.vhd(58) " "Inferred latch for \"angle\[8\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657234 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[9\] sonar.vhd(58) " "Inferred latch for \"angle\[9\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657234 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[10\] sonar.vhd(58) " "Inferred latch for \"angle\[10\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657234 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[11\] sonar.vhd(58) " "Inferred latch for \"angle\[11\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657234 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[12\] sonar.vhd(58) " "Inferred latch for \"angle\[12\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657234 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[13\] sonar.vhd(58) " "Inferred latch for \"angle\[13\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657234 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[14\] sonar.vhd(58) " "Inferred latch for \"angle\[14\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657235 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[15\] sonar.vhd(58) " "Inferred latch for \"angle\[15\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657235 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[16\] sonar.vhd(58) " "Inferred latch for \"angle\[16\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657235 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[17\] sonar.vhd(58) " "Inferred latch for \"angle\[17\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657235 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[18\] sonar.vhd(58) " "Inferred latch for \"angle\[18\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657235 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[19\] sonar.vhd(58) " "Inferred latch for \"angle\[19\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657235 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[20\] sonar.vhd(58) " "Inferred latch for \"angle\[20\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657235 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[21\] sonar.vhd(58) " "Inferred latch for \"angle\[21\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657235 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[22\] sonar.vhd(58) " "Inferred latch for \"angle\[22\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657235 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[23\] sonar.vhd(58) " "Inferred latch for \"angle\[23\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657235 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[24\] sonar.vhd(58) " "Inferred latch for \"angle\[24\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657235 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[25\] sonar.vhd(58) " "Inferred latch for \"angle\[25\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657236 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[26\] sonar.vhd(58) " "Inferred latch for \"angle\[26\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657236 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[27\] sonar.vhd(58) " "Inferred latch for \"angle\[27\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657236 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[28\] sonar.vhd(58) " "Inferred latch for \"angle\[28\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657236 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[29\] sonar.vhd(58) " "Inferred latch for \"angle\[29\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657236 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[30\] sonar.vhd(58) " "Inferred latch for \"angle\[30\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657236 "|sonar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "angle\[31\] sonar.vhd(58) " "Inferred latch for \"angle\[31\]\" at sonar.vhd(58)" {  } { { "sonar.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366657236 "|sonar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ultrasonic ultrasonic:H0 " "Elaborating entity \"ultrasonic\" for hierarchy \"ultrasonic:H0\"" {  } { { "sonar.vhd" "H0" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642366657264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo servo:H1 " "Elaborating entity \"servo\" for hierarchy \"servo:H1\"" {  } { { "sonar.vhd" "H1" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642366657271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7 seg_7:MSD " "Elaborating entity \"seg_7\" for hierarchy \"seg_7:MSD\"" {  } { { "sonar.vhd" "MSD" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/sonar.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642366657277 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ultrasonic:H0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ultrasonic:H0\|Div0\"" {  } { { "ultrasonic.vhd" "Div0" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/ultrasonic.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642366657963 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642366657963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonic:H0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ultrasonic:H0\|lpm_divide:Div0\"" {  } { { "ultrasonic.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/ultrasonic.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642366658105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonic:H0\|lpm_divide:Div0 " "Instantiated megafunction \"ultrasonic:H0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642366658105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642366658105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642366658105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642366658105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642366658105 ""}  } { { "ultrasonic.vhd" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/ultrasonic.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642366658105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbo " "Found entity 1: lpm_divide_hbo" {  } { { "db/lpm_divide_hbo.tdf" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/db/lpm_divide_hbo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642366658196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366658196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/db/abs_divider_mbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642366658261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366658261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/db/alt_u_div_0ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642366658359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366658359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642366658465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366658465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642366658564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366658564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_q99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_q99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_q99 " "Found entity 1: lpm_abs_q99" {  } { { "db/lpm_abs_q99.tdf" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/db/lpm_abs_q99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642366658622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366658622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/intelFPGA_lite/18.1/sonar/Sonar/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642366658682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366658682 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1642366659131 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1642366659131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642366659863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642366660926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642366660926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1245 " "Implemented 1245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642366661101 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642366661101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1217 " "Implemented 1217 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642366661101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642366661101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642366661125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 16 21:57:41 2022 " "Processing ended: Sun Jan 16 21:57:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642366661125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642366661125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642366661125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642366661125 ""}
