// Seed: 2307952808
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5
);
  wire id_7;
  assign id_1 = id_4;
  final $display(1, id_3);
endmodule
module module_1 (
    output tri1 id_0,
    input logic id_1,
    input tri1 id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    output logic id_8,
    output tri id_9,
    input supply0 id_10,
    input tri0 id_11
);
  always @(!id_2) if (1) id_8 <= #1 id_1;
  wire id_13;
  module_0(
      id_11, id_9, id_5, id_5, id_11, id_4
  );
endmodule
