<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › base › regmap › regcache.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>regcache.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Register cache access API</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2011 Wolfson Microelectronics plc</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Dimitris Papastamos &lt;dp@opensource.wolfsonmicro.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;trace/events/regmap.h&gt;</span>
<span class="cp">#include &lt;linux/bsearch.h&gt;</span>
<span class="cp">#include &lt;linux/sort.h&gt;</span>

<span class="cp">#include &quot;internal.h&quot;</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">regcache_ops</span> <span class="o">*</span><span class="n">cache_types</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">regcache_rbtree_ops</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">regcache_lzo_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">regcache_hw_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">regmap</span> <span class="o">*</span><span class="n">map</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">tmp_buf</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">num_reg_defaults_raw</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults_raw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">cache_bypass</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_bypass</span><span class="p">;</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No cache defaults, reading back from HW</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* Bypass the cache access till data read from HW*/</span>
		<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_bypass</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">tmp_buf</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_size_raw</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tmp_buf</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">regmap_bulk_read</span><span class="p">(</span><span class="n">map</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tmp_buf</span><span class="p">,</span>
				       <span class="n">map</span><span class="o">-&gt;</span><span class="n">num_reg_defaults_raw</span><span class="p">);</span>
		<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_bypass</span> <span class="o">=</span> <span class="n">cache_bypass</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">tmp_buf</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults_raw</span> <span class="o">=</span> <span class="n">tmp_buf</span><span class="p">;</span>
		<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_free</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* calculate the size of reg_defaults */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">num_reg_defaults_raw</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">regcache_get_val</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults_raw</span><span class="p">,</span>
				       <span class="n">i</span><span class="p">,</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_word_size</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">regmap_volatile</span><span class="p">(</span><span class="n">map</span><span class="p">,</span> <span class="n">i</span> <span class="o">*</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_stride</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">count</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="n">count</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">reg_default</span><span class="p">),</span>
				      <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_free</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* fill the reg_defaults */</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">num_reg_defaults</span> <span class="o">=</span> <span class="n">count</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">num_reg_defaults_raw</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">regcache_get_val</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults_raw</span><span class="p">,</span>
				       <span class="n">i</span><span class="p">,</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_word_size</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">regmap_volatile</span><span class="p">(</span><span class="n">map</span><span class="p">,</span> <span class="n">i</span> <span class="o">*</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_stride</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">reg</span> <span class="o">=</span> <span class="n">i</span> <span class="o">*</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_stride</span><span class="p">;</span>
		<span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">def</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
		<span class="n">j</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_free:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_free</span><span class="p">)</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults_raw</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">regcache_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">regmap</span> <span class="o">*</span><span class="n">map</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">regmap_config</span> <span class="o">*</span><span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">tmp_buf</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">num_reg_defaults</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">reg_defaults</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span> <span class="o">%</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_stride</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_type</span> <span class="o">==</span> <span class="n">REGCACHE_NONE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_bypass</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cache_types</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cache_types</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_type</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cache_types</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Could not match compress type: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_type</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">map</span><span class="o">-&gt;</span><span class="n">num_reg_defaults</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">num_reg_defaults</span><span class="p">;</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">num_reg_defaults_raw</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">num_reg_defaults_raw</span><span class="p">;</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults_raw</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">reg_defaults_raw</span><span class="p">;</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_word_size</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">val_bits</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_size_raw</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_word_size</span> <span class="o">*</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">num_reg_defaults_raw</span><span class="p">;</span>

	<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span> <span class="o">=</span> <span class="n">cache_types</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">read</span> <span class="o">||</span>
	    <span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">write</span> <span class="o">||</span>
	    <span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* We still need to ensure that the reg_defaults</span>
<span class="cm">	 * won&#39;t vanish from under us.  We&#39;ll need to make</span>
<span class="cm">	 * a copy of it.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">reg_defaults</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">num_reg_defaults</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="n">tmp_buf</span> <span class="o">=</span> <span class="n">kmemdup</span><span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">reg_defaults</span><span class="p">,</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">num_reg_defaults</span> <span class="o">*</span>
				  <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">reg_default</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tmp_buf</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults</span> <span class="o">=</span> <span class="n">tmp_buf</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">num_reg_defaults_raw</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Some devices such as PMICs don&#39;t have cache defaults,</span>
<span class="cm">		 * we cope with this by reading back the HW registers and</span>
<span class="cm">		 * crafting the cache defaults by hand.</span>
<span class="cm">		 */</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">regcache_hw_init</span><span class="p">(</span><span class="n">map</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">max_register</span><span class="p">)</span>
		<span class="n">map</span><span class="o">-&gt;</span><span class="n">max_register</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">num_reg_defaults_raw</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Initializing %s cache</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">(</span><span class="n">map</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err_free</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_free:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_free</span><span class="p">)</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults_raw</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">regcache_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">regmap</span> <span class="o">*</span><span class="n">map</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_type</span> <span class="o">==</span> <span class="n">REGCACHE_NONE</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="p">);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_free</span><span class="p">)</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults_raw</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">exit</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Destroying %s cache</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">exit</span><span class="p">(</span><span class="n">map</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * regcache_read: Fetch the value of a given register from the cache.</span>
<span class="cm"> *</span>
<span class="cm"> * @map: map to configure.</span>
<span class="cm"> * @reg: The register index.</span>
<span class="cm"> * @value: The value to be returned.</span>
<span class="cm"> *</span>
<span class="cm"> * Return a negative value on failure, 0 on success.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">regcache_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">regmap</span> <span class="o">*</span><span class="n">map</span><span class="p">,</span>
		  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_type</span> <span class="o">==</span> <span class="n">REGCACHE_NONE</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOSYS</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">regmap_volatile</span><span class="p">(</span><span class="n">map</span><span class="p">,</span> <span class="n">reg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">(</span><span class="n">map</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">trace_regmap_reg_read_cache</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="o">*</span><span class="n">value</span><span class="p">);</span>

		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * regcache_write: Set the value of a given register in the cache.</span>
<span class="cm"> *</span>
<span class="cm"> * @map: map to configure.</span>
<span class="cm"> * @reg: The register index.</span>
<span class="cm"> * @value: The new register value.</span>
<span class="cm"> *</span>
<span class="cm"> * Return a negative value on failure, 0 on success.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">regcache_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">regmap</span> <span class="o">*</span><span class="n">map</span><span class="p">,</span>
		   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_type</span> <span class="o">==</span> <span class="n">REGCACHE_NONE</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">regmap_writeable</span><span class="p">(</span><span class="n">map</span><span class="p">,</span> <span class="n">reg</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">regmap_volatile</span><span class="p">(</span><span class="n">map</span><span class="p">,</span> <span class="n">reg</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">(</span><span class="n">map</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * regcache_sync: Sync the register cache with the hardware.</span>
<span class="cm"> *</span>
<span class="cm"> * @map: map to configure.</span>
<span class="cm"> *</span>
<span class="cm"> * Any registers that should not be synced should be marked as</span>
<span class="cm"> * volatile.  In general drivers can choose not to use the provided</span>
<span class="cm"> * syncing functionality if they so require.</span>
<span class="cm"> *</span>
<span class="cm"> * Return a negative value on failure, 0 on success.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">regcache_sync</span><span class="p">(</span><span class="k">struct</span> <span class="n">regmap</span> <span class="o">*</span><span class="n">map</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bypass</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span> <span class="o">||</span> <span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">sync</span><span class="p">);</span>

	<span class="n">map</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">(</span><span class="n">map</span><span class="p">);</span>
	<span class="cm">/* Remember the initial bypass state */</span>
	<span class="n">bypass</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_bypass</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Syncing %s cache</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
	<span class="n">name</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">;</span>
	<span class="n">trace_regcache_sync</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="s">&quot;start&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_dirty</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="cm">/* Apply any patch first */</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_bypass</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">patch_regs</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">patch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span> <span class="o">%</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_stride</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">_regmap_write</span><span class="p">(</span><span class="n">map</span><span class="p">,</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">patch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span><span class="p">,</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">patch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">def</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to write %x = %x: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">map</span><span class="o">-&gt;</span><span class="n">patch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span><span class="p">,</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">patch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">def</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_bypass</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">sync</span><span class="p">(</span><span class="n">map</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">max_register</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_dirty</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

<span class="nl">out:</span>
	<span class="n">trace_regcache_sync</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="s">&quot;stop&quot;</span><span class="p">);</span>
	<span class="cm">/* Restore the bypass state */</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_bypass</span> <span class="o">=</span> <span class="n">bypass</span><span class="p">;</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">unlock</span><span class="p">(</span><span class="n">map</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">regcache_sync</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * regcache_sync_region: Sync part  of the register cache with the hardware.</span>
<span class="cm"> *</span>
<span class="cm"> * @map: map to sync.</span>
<span class="cm"> * @min: first register to sync</span>
<span class="cm"> * @max: last register to sync</span>
<span class="cm"> *</span>
<span class="cm"> * Write all non-default register values in the specified region to</span>
<span class="cm"> * the hardware.</span>
<span class="cm"> *</span>
<span class="cm"> * Return a negative value on failure, 0 on success.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">regcache_sync_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">regmap</span> <span class="o">*</span><span class="n">map</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">min</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">max</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bypass</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span> <span class="o">||</span> <span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">sync</span><span class="p">);</span>

	<span class="n">map</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">(</span><span class="n">map</span><span class="p">);</span>

	<span class="cm">/* Remember the initial bypass state */</span>
	<span class="n">bypass</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_bypass</span><span class="p">;</span>

	<span class="n">name</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Syncing %s cache from %d-%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">min</span><span class="p">,</span> <span class="n">max</span><span class="p">);</span>

	<span class="n">trace_regcache_sync</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="s">&quot;start region&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_dirty</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_ops</span><span class="o">-&gt;</span><span class="n">sync</span><span class="p">(</span><span class="n">map</span><span class="p">,</span> <span class="n">min</span><span class="p">,</span> <span class="n">max</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="n">trace_regcache_sync</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="s">&quot;stop region&quot;</span><span class="p">);</span>
	<span class="cm">/* Restore the bypass state */</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_bypass</span> <span class="o">=</span> <span class="n">bypass</span><span class="p">;</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">unlock</span><span class="p">(</span><span class="n">map</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">regcache_sync_region</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * regcache_cache_only: Put a register map into cache only mode</span>
<span class="cm"> *</span>
<span class="cm"> * @map: map to configure</span>
<span class="cm"> * @cache_only: flag if changes should be written to the hardware</span>
<span class="cm"> *</span>
<span class="cm"> * When a register map is marked as cache only writes to the register</span>
<span class="cm"> * map API will only update the register cache, they will not cause</span>
<span class="cm"> * any hardware changes.  This is useful for allowing portions of</span>
<span class="cm"> * drivers to act as though the device were functioning as normal when</span>
<span class="cm"> * it is disabled for power saving reasons.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">regcache_cache_only</span><span class="p">(</span><span class="k">struct</span> <span class="n">regmap</span> <span class="o">*</span><span class="n">map</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">(</span><span class="n">map</span><span class="p">);</span>
	<span class="n">WARN_ON</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_bypass</span> <span class="o">&amp;&amp;</span> <span class="n">enable</span><span class="p">);</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_only</span> <span class="o">=</span> <span class="n">enable</span><span class="p">;</span>
	<span class="n">trace_regmap_cache_only</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">unlock</span><span class="p">(</span><span class="n">map</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">regcache_cache_only</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * regcache_mark_dirty: Mark the register cache as dirty</span>
<span class="cm"> *</span>
<span class="cm"> * @map: map to mark</span>
<span class="cm"> *</span>
<span class="cm"> * Mark the register cache as dirty, for example due to the device</span>
<span class="cm"> * having been powered down for suspend.  If the cache is not marked</span>
<span class="cm"> * as dirty then the cache sync will be suppressed.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">regcache_mark_dirty</span><span class="p">(</span><span class="k">struct</span> <span class="n">regmap</span> <span class="o">*</span><span class="n">map</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">(</span><span class="n">map</span><span class="p">);</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">unlock</span><span class="p">(</span><span class="n">map</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">regcache_mark_dirty</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * regcache_cache_bypass: Put a register map into cache bypass mode</span>
<span class="cm"> *</span>
<span class="cm"> * @map: map to configure</span>
<span class="cm"> * @cache_bypass: flag if changes should not be written to the hardware</span>
<span class="cm"> *</span>
<span class="cm"> * When a register map is marked with the cache bypass option, writes</span>
<span class="cm"> * to the register map API will only update the hardware and not the</span>
<span class="cm"> * the cache directly.  This is useful when syncing the cache back to</span>
<span class="cm"> * the hardware.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">regcache_cache_bypass</span><span class="p">(</span><span class="k">struct</span> <span class="n">regmap</span> <span class="o">*</span><span class="n">map</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">(</span><span class="n">map</span><span class="p">);</span>
	<span class="n">WARN_ON</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_only</span> <span class="o">&amp;&amp;</span> <span class="n">enable</span><span class="p">);</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">cache_bypass</span> <span class="o">=</span> <span class="n">enable</span><span class="p">;</span>
	<span class="n">trace_regmap_cache_bypass</span><span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
	<span class="n">map</span><span class="o">-&gt;</span><span class="n">unlock</span><span class="p">(</span><span class="n">map</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">regcache_cache_bypass</span><span class="p">);</span>

<span class="n">bool</span> <span class="nf">regcache_set_val</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">,</span>
		      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">word_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">word_size</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>: <span class="p">{</span>
		<span class="n">u8</span> <span class="o">*</span><span class="n">cache</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cache</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">==</span> <span class="n">val</span><span class="p">)</span>
			<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">cache</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="mi">2</span>: <span class="p">{</span>
		<span class="n">u16</span> <span class="o">*</span><span class="n">cache</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cache</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">==</span> <span class="n">val</span><span class="p">)</span>
			<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">cache</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="mi">4</span>: <span class="p">{</span>
		<span class="n">u32</span> <span class="o">*</span><span class="n">cache</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cache</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">==</span> <span class="n">val</span><span class="p">)</span>
			<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">cache</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">regcache_get_val</span><span class="p">(</span><span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">,</span>
			      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">word_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">word_size</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>: <span class="p">{</span>
		<span class="k">const</span> <span class="n">u8</span> <span class="o">*</span><span class="n">cache</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">cache</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="mi">2</span>: <span class="p">{</span>
		<span class="k">const</span> <span class="n">u16</span> <span class="o">*</span><span class="n">cache</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">cache</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="mi">4</span>: <span class="p">{</span>
		<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">cache</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">cache</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>
	<span class="p">}</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="cm">/* unreachable */</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">regcache_default_cmp</span><span class="p">(</span><span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">a</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">b</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">reg_default</span> <span class="o">*</span><span class="n">_a</span> <span class="o">=</span> <span class="n">a</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">reg_default</span> <span class="o">*</span><span class="n">_b</span> <span class="o">=</span> <span class="n">b</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">_a</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">-</span> <span class="n">_b</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">regcache_lookup_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">regmap</span> <span class="o">*</span><span class="n">map</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">reg_default</span> <span class="n">key</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">reg_default</span> <span class="o">*</span><span class="n">r</span><span class="p">;</span>

	<span class="n">key</span><span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">key</span><span class="p">.</span><span class="n">def</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">bsearch</span><span class="p">(</span><span class="o">&amp;</span><span class="n">key</span><span class="p">,</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults</span><span class="p">,</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">num_reg_defaults</span><span class="p">,</span>
		    <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">reg_default</span><span class="p">),</span> <span class="n">regcache_default_cmp</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span> <span class="o">-</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">reg_defaults</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
