
BCs_Thesis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005624  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  08005738  08005738  00015738  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059d0  080059d0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080059d0  080059d0  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080059d0  080059d0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080059d0  080059d0  000159d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080059d4  080059d4  000159d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080059d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  200001dc  08005bb4  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002d4  08005bb4  000202d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b677  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002291  00000000  00000000  0002b87c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ce8  00000000  00000000  0002db10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bb0  00000000  00000000  0002e7f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000152a6  00000000  00000000  0002f3a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b5e5  00000000  00000000  0004464e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00072846  00000000  00000000  0004fc33  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c2479  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e90  00000000  00000000  000c24f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800571c 	.word	0x0800571c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	0800571c 	.word	0x0800571c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b44:	f1a2 0201 	sub.w	r2, r2, #1
 8000b48:	d1ed      	bne.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 8000f48:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <MX_CRC_Init+0x20>)
 8000f4a:	4a07      	ldr	r2, [pc, #28]	; (8000f68 <MX_CRC_Init+0x24>)
 8000f4c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000f4e:	4805      	ldr	r0, [pc, #20]	; (8000f64 <MX_CRC_Init+0x20>)
 8000f50:	f001 f965 	bl	800221e <HAL_CRC_Init>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000f5a:	f000 fb92 	bl	8001682 <Error_Handler>
  }

}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000208 	.word	0x20000208
 8000f68:	40023000 	.word	0x40023000

08000f6c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a09      	ldr	r2, [pc, #36]	; (8000fa0 <HAL_CRC_MspInit+0x34>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d10b      	bne.n	8000f96 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000f7e:	4b09      	ldr	r3, [pc, #36]	; (8000fa4 <HAL_CRC_MspInit+0x38>)
 8000f80:	695b      	ldr	r3, [r3, #20]
 8000f82:	4a08      	ldr	r2, [pc, #32]	; (8000fa4 <HAL_CRC_MspInit+0x38>)
 8000f84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f88:	6153      	str	r3, [r2, #20]
 8000f8a:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <HAL_CRC_MspInit+0x38>)
 8000f8c:	695b      	ldr	r3, [r3, #20]
 8000f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000f96:	bf00      	nop
 8000f98:	3714      	adds	r7, #20
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bc80      	pop	{r7}
 8000f9e:	4770      	bx	lr
 8000fa0:	40023000 	.word	0x40023000
 8000fa4:	40021000 	.word	0x40021000

08000fa8 <DS18B20_StartAll>:

//
//	Start conversion on all sensors
//
void DS18B20_StartAll()
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
	OneWire_Reset(&OneWire); // Reset the bus
 8000fac:	4806      	ldr	r0, [pc, #24]	; (8000fc8 <DS18B20_StartAll+0x20>)
 8000fae:	f000 fbbd 	bl	800172c <OneWire_Reset>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_SKIPROM); // Skip ROM command
 8000fb2:	21cc      	movs	r1, #204	; 0xcc
 8000fb4:	4804      	ldr	r0, [pc, #16]	; (8000fc8 <DS18B20_StartAll+0x20>)
 8000fb6:	f000 fc3c 	bl	8001832 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, DS18B20_CMD_CONVERTTEMP); // Start conversion on all sensors
 8000fba:	2144      	movs	r1, #68	; 0x44
 8000fbc:	4802      	ldr	r0, [pc, #8]	; (8000fc8 <DS18B20_StartAll+0x20>)
 8000fbe:	f000 fc38 	bl	8001832 <OneWire_WriteByte>
}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000224 	.word	0x20000224

08000fcc <DS18B20_Read>:

//
//	Read one sensor
//
uint8_t DS18B20_Read(uint8_t number, float *destination)
{
 8000fcc:	b590      	push	{r4, r7, lr}
 8000fce:	b087      	sub	sp, #28
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	6039      	str	r1, [r7, #0]
 8000fd6:	71fb      	strb	r3, [r7, #7]
	if( number >= TempSensorCount) // If read sensor is not availible
 8000fd8:	4b4f      	ldr	r3, [pc, #316]	; (8001118 <DS18B20_Read+0x14c>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	79fa      	ldrb	r2, [r7, #7]
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d301      	bcc.n	8000fe6 <DS18B20_Read+0x1a>
		return 0;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	e094      	b.n	8001110 <DS18B20_Read+0x144>

	uint16_t temperature;
	uint8_t resolution;
	float result;
	uint8_t i = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	74fb      	strb	r3, [r7, #19]
	uint8_t crc;

#endif


	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address)) // Check if sensor is DS18B20 family
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	011b      	lsls	r3, r3, #4
 8000fee:	4a4b      	ldr	r2, [pc, #300]	; (800111c <DS18B20_Read+0x150>)
 8000ff0:	4413      	add	r3, r2
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f93e 	bl	8001274 <DS18B20_Is>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d101      	bne.n	8001002 <DS18B20_Read+0x36>
		return 0;
 8000ffe:	2300      	movs	r3, #0
 8001000:	e086      	b.n	8001110 <DS18B20_Read+0x144>

	if (!OneWire_ReadBit(&OneWire)) // Check if the bus is released
 8001002:	4847      	ldr	r0, [pc, #284]	; (8001120 <DS18B20_Read+0x154>)
 8001004:	f000 fbeb 	bl	80017de <OneWire_ReadBit>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d101      	bne.n	8001012 <DS18B20_Read+0x46>
		return 0; // Busy bus - conversion is not finished
 800100e:	2300      	movs	r3, #0
 8001010:	e07e      	b.n	8001110 <DS18B20_Read+0x144>

	OneWire_Reset(&OneWire); // Reset the bus
 8001012:	4843      	ldr	r0, [pc, #268]	; (8001120 <DS18B20_Read+0x154>)
 8001014:	f000 fb8a 	bl	800172c <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	011b      	lsls	r3, r3, #4
 800101c:	4a3f      	ldr	r2, [pc, #252]	; (800111c <DS18B20_Read+0x150>)
 800101e:	4413      	add	r3, r2
 8001020:	4619      	mov	r1, r3
 8001022:	483f      	ldr	r0, [pc, #252]	; (8001120 <DS18B20_Read+0x154>)
 8001024:	f000 fd38 	bl	8001a98 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 8001028:	21be      	movs	r1, #190	; 0xbe
 800102a:	483d      	ldr	r0, [pc, #244]	; (8001120 <DS18B20_Read+0x154>)
 800102c:	f000 fc01 	bl	8001832 <OneWire_WriteByte>

	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 8001030:	2300      	movs	r3, #0
 8001032:	74fb      	strb	r3, [r7, #19]
 8001034:	e00d      	b.n	8001052 <DS18B20_Read+0x86>
		data[i] = OneWire_ReadByte(&OneWire);
 8001036:	7cfc      	ldrb	r4, [r7, #19]
 8001038:	4839      	ldr	r0, [pc, #228]	; (8001120 <DS18B20_Read+0x154>)
 800103a:	f000 fc17 	bl	800186c <OneWire_ReadByte>
 800103e:	4603      	mov	r3, r0
 8001040:	461a      	mov	r2, r3
 8001042:	f107 0318 	add.w	r3, r7, #24
 8001046:	4423      	add	r3, r4
 8001048:	f803 2c10 	strb.w	r2, [r3, #-16]
	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 800104c:	7cfb      	ldrb	r3, [r7, #19]
 800104e:	3301      	adds	r3, #1
 8001050:	74fb      	strb	r3, [r7, #19]
 8001052:	7cfb      	ldrb	r3, [r7, #19]
 8001054:	2b04      	cmp	r3, #4
 8001056:	d9ee      	bls.n	8001036 <DS18B20_Read+0x6a>
	crc = OneWire_CRC8(data, 8); // CRC calculation

	if (crc != data[8])
		return 0; // CRC invalid
#endif
	temperature = data[0] | (data[1] << 8); // Temperature is 16-bit length
 8001058:	7a3b      	ldrb	r3, [r7, #8]
 800105a:	b21a      	sxth	r2, r3
 800105c:	7a7b      	ldrb	r3, [r7, #9]
 800105e:	021b      	lsls	r3, r3, #8
 8001060:	b21b      	sxth	r3, r3
 8001062:	4313      	orrs	r3, r2
 8001064:	b21b      	sxth	r3, r3
 8001066:	823b      	strh	r3, [r7, #16]

	OneWire_Reset(&OneWire); // Reset the bus
 8001068:	482d      	ldr	r0, [pc, #180]	; (8001120 <DS18B20_Read+0x154>)
 800106a:	f000 fb5f 	bl	800172c <OneWire_Reset>

	resolution = ((data[4] & 0x60) >> 5) + 9; // Sensor's resolution from scratchpad's byte 4
 800106e:	7b3b      	ldrb	r3, [r7, #12]
 8001070:	115b      	asrs	r3, r3, #5
 8001072:	b2db      	uxtb	r3, r3
 8001074:	f003 0303 	and.w	r3, r3, #3
 8001078:	b2db      	uxtb	r3, r3
 800107a:	3309      	adds	r3, #9
 800107c:	73fb      	strb	r3, [r7, #15]

	switch (resolution) // Chceck the correct value dur to resolution
 800107e:	7bfb      	ldrb	r3, [r7, #15]
 8001080:	3b09      	subs	r3, #9
 8001082:	2b03      	cmp	r3, #3
 8001084:	d83e      	bhi.n	8001104 <DS18B20_Read+0x138>
 8001086:	a201      	add	r2, pc, #4	; (adr r2, 800108c <DS18B20_Read+0xc0>)
 8001088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800108c:	0800109d 	.word	0x0800109d
 8001090:	080010b7 	.word	0x080010b7
 8001094:	080010d1 	.word	0x080010d1
 8001098:	080010eb 	.word	0x080010eb
	{
		case DS18B20_Resolution_9bits:
			result = temperature*(float)DS18B20_STEP_9BIT;
 800109c:	8a3b      	ldrh	r3, [r7, #16]
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fdac 	bl	8000bfc <__aeabi_i2f>
 80010a4:	4603      	mov	r3, r0
 80010a6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff fdfa 	bl	8000ca4 <__aeabi_fmul>
 80010b0:	4603      	mov	r3, r0
 80010b2:	617b      	str	r3, [r7, #20]
		break;
 80010b4:	e028      	b.n	8001108 <DS18B20_Read+0x13c>
		case DS18B20_Resolution_10bits:
			result = temperature*(float)DS18B20_STEP_10BIT;
 80010b6:	8a3b      	ldrh	r3, [r7, #16]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff fd9f 	bl	8000bfc <__aeabi_i2f>
 80010be:	4603      	mov	r3, r0
 80010c0:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff fded 	bl	8000ca4 <__aeabi_fmul>
 80010ca:	4603      	mov	r3, r0
 80010cc:	617b      	str	r3, [r7, #20]
		 break;
 80010ce:	e01b      	b.n	8001108 <DS18B20_Read+0x13c>
		case DS18B20_Resolution_11bits:
			result = temperature*(float)DS18B20_STEP_11BIT;
 80010d0:	8a3b      	ldrh	r3, [r7, #16]
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff fd92 	bl	8000bfc <__aeabi_i2f>
 80010d8:	4603      	mov	r3, r0
 80010da:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 80010de:	4618      	mov	r0, r3
 80010e0:	f7ff fde0 	bl	8000ca4 <__aeabi_fmul>
 80010e4:	4603      	mov	r3, r0
 80010e6:	617b      	str	r3, [r7, #20]
		break;
 80010e8:	e00e      	b.n	8001108 <DS18B20_Read+0x13c>
		case DS18B20_Resolution_12bits:
			result = temperature*(float)DS18B20_STEP_12BIT;
 80010ea:	8a3b      	ldrh	r3, [r7, #16]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff fd85 	bl	8000bfc <__aeabi_i2f>
 80010f2:	4603      	mov	r3, r0
 80010f4:	f04f 5176 	mov.w	r1, #1031798784	; 0x3d800000
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff fdd3 	bl	8000ca4 <__aeabi_fmul>
 80010fe:	4603      	mov	r3, r0
 8001100:	617b      	str	r3, [r7, #20]
		 break;
 8001102:	e001      	b.n	8001108 <DS18B20_Read+0x13c>
		default:
			result = 0xFF;
 8001104:	4b07      	ldr	r3, [pc, #28]	; (8001124 <DS18B20_Read+0x158>)
 8001106:	617b      	str	r3, [r7, #20]
	}

	*destination = result;
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	697a      	ldr	r2, [r7, #20]
 800110c:	601a      	str	r2, [r3, #0]

	return 1; //temperature valid
 800110e:	2301      	movs	r3, #1
}
 8001110:	4618      	mov	r0, r3
 8001112:	371c      	adds	r7, #28
 8001114:	46bd      	mov	sp, r7
 8001116:	bd90      	pop	{r4, r7, pc}
 8001118:	200001f8 	.word	0x200001f8
 800111c:	20000214 	.word	0x20000214
 8001120:	20000224 	.word	0x20000224
 8001124:	437f0000 	.word	0x437f0000

08001128 <DS18B20_SetResolution>:

	return conf;
}

uint8_t DS18B20_SetResolution(uint8_t number, DS18B20_Resolution_t resolution)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	460a      	mov	r2, r1
 8001132:	71fb      	strb	r3, [r7, #7]
 8001134:	4613      	mov	r3, r2
 8001136:	71bb      	strb	r3, [r7, #6]
	if( number >= TempSensorCount)
 8001138:	4b4b      	ldr	r3, [pc, #300]	; (8001268 <DS18B20_SetResolution+0x140>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	79fa      	ldrb	r2, [r7, #7]
 800113e:	429a      	cmp	r2, r3
 8001140:	d301      	bcc.n	8001146 <DS18B20_SetResolution+0x1e>
		return 0;
 8001142:	2300      	movs	r3, #0
 8001144:	e08c      	b.n	8001260 <DS18B20_SetResolution+0x138>

	uint8_t th, tl, conf;
	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address))
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	011b      	lsls	r3, r3, #4
 800114a:	4a48      	ldr	r2, [pc, #288]	; (800126c <DS18B20_SetResolution+0x144>)
 800114c:	4413      	add	r3, r2
 800114e:	4618      	mov	r0, r3
 8001150:	f000 f890 	bl	8001274 <DS18B20_Is>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d101      	bne.n	800115e <DS18B20_SetResolution+0x36>
		return 0;
 800115a:	2300      	movs	r3, #0
 800115c:	e080      	b.n	8001260 <DS18B20_SetResolution+0x138>

	OneWire_Reset(&OneWire); // Reset the bus
 800115e:	4844      	ldr	r0, [pc, #272]	; (8001270 <DS18B20_SetResolution+0x148>)
 8001160:	f000 fae4 	bl	800172c <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	011b      	lsls	r3, r3, #4
 8001168:	4a40      	ldr	r2, [pc, #256]	; (800126c <DS18B20_SetResolution+0x144>)
 800116a:	4413      	add	r3, r2
 800116c:	4619      	mov	r1, r3
 800116e:	4840      	ldr	r0, [pc, #256]	; (8001270 <DS18B20_SetResolution+0x148>)
 8001170:	f000 fc92 	bl	8001a98 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 8001174:	21be      	movs	r1, #190	; 0xbe
 8001176:	483e      	ldr	r0, [pc, #248]	; (8001270 <DS18B20_SetResolution+0x148>)
 8001178:	f000 fb5b 	bl	8001832 <OneWire_WriteByte>

	OneWire_ReadByte(&OneWire);
 800117c:	483c      	ldr	r0, [pc, #240]	; (8001270 <DS18B20_SetResolution+0x148>)
 800117e:	f000 fb75 	bl	800186c <OneWire_ReadByte>
	OneWire_ReadByte(&OneWire);
 8001182:	483b      	ldr	r0, [pc, #236]	; (8001270 <DS18B20_SetResolution+0x148>)
 8001184:	f000 fb72 	bl	800186c <OneWire_ReadByte>

	th = OneWire_ReadByte(&OneWire); 	// Writing to scratchpad begins from the temperature alarms bytes
 8001188:	4839      	ldr	r0, [pc, #228]	; (8001270 <DS18B20_SetResolution+0x148>)
 800118a:	f000 fb6f 	bl	800186c <OneWire_ReadByte>
 800118e:	4603      	mov	r3, r0
 8001190:	73bb      	strb	r3, [r7, #14]
	tl = OneWire_ReadByte(&OneWire); 	// 	so i have to store them.
 8001192:	4837      	ldr	r0, [pc, #220]	; (8001270 <DS18B20_SetResolution+0x148>)
 8001194:	f000 fb6a 	bl	800186c <OneWire_ReadByte>
 8001198:	4603      	mov	r3, r0
 800119a:	737b      	strb	r3, [r7, #13]
	conf = OneWire_ReadByte(&OneWire);	// Config byte
 800119c:	4834      	ldr	r0, [pc, #208]	; (8001270 <DS18B20_SetResolution+0x148>)
 800119e:	f000 fb65 	bl	800186c <OneWire_ReadByte>
 80011a2:	4603      	mov	r3, r0
 80011a4:	73fb      	strb	r3, [r7, #15]

	if (resolution == DS18B20_Resolution_9bits) // Bits setting
 80011a6:	79bb      	ldrb	r3, [r7, #6]
 80011a8:	2b09      	cmp	r3, #9
 80011aa:	d108      	bne.n	80011be <DS18B20_SetResolution+0x96>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 80011ac:	7bfb      	ldrb	r3, [r7, #15]
 80011ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011b2:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 80011b4:	7bfb      	ldrb	r3, [r7, #15]
 80011b6:	f023 0320 	bic.w	r3, r3, #32
 80011ba:	73fb      	strb	r3, [r7, #15]
 80011bc:	e022      	b.n	8001204 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_10bits)
 80011be:	79bb      	ldrb	r3, [r7, #6]
 80011c0:	2b0a      	cmp	r3, #10
 80011c2:	d108      	bne.n	80011d6 <DS18B20_SetResolution+0xae>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
 80011c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011ca:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 80011cc:	7bfb      	ldrb	r3, [r7, #15]
 80011ce:	f043 0320 	orr.w	r3, r3, #32
 80011d2:	73fb      	strb	r3, [r7, #15]
 80011d4:	e016      	b.n	8001204 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 80011d6:	79bb      	ldrb	r3, [r7, #6]
 80011d8:	2b0b      	cmp	r3, #11
 80011da:	d108      	bne.n	80011ee <DS18B20_SetResolution+0xc6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 80011dc:	7bfb      	ldrb	r3, [r7, #15]
 80011de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011e2:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 80011e4:	7bfb      	ldrb	r3, [r7, #15]
 80011e6:	f023 0320 	bic.w	r3, r3, #32
 80011ea:	73fb      	strb	r3, [r7, #15]
 80011ec:	e00a      	b.n	8001204 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 80011ee:	79bb      	ldrb	r3, [r7, #6]
 80011f0:	2b0c      	cmp	r3, #12
 80011f2:	d107      	bne.n	8001204 <DS18B20_SetResolution+0xdc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 80011f4:	7bfb      	ldrb	r3, [r7, #15]
 80011f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011fa:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 80011fc:	7bfb      	ldrb	r3, [r7, #15]
 80011fe:	f043 0320 	orr.w	r3, r3, #32
 8001202:	73fb      	strb	r3, [r7, #15]
	}

	OneWire_Reset(&OneWire); // Reset the bus
 8001204:	481a      	ldr	r0, [pc, #104]	; (8001270 <DS18B20_SetResolution+0x148>)
 8001206:	f000 fa91 	bl	800172c <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	011b      	lsls	r3, r3, #4
 800120e:	4a17      	ldr	r2, [pc, #92]	; (800126c <DS18B20_SetResolution+0x144>)
 8001210:	4413      	add	r3, r2
 8001212:	4619      	mov	r1, r3
 8001214:	4816      	ldr	r0, [pc, #88]	; (8001270 <DS18B20_SetResolution+0x148>)
 8001216:	f000 fc3f 	bl	8001a98 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_WSCRATCHPAD); // Write scratchpad command
 800121a:	214e      	movs	r1, #78	; 0x4e
 800121c:	4814      	ldr	r0, [pc, #80]	; (8001270 <DS18B20_SetResolution+0x148>)
 800121e:	f000 fb08 	bl	8001832 <OneWire_WriteByte>

	OneWire_WriteByte(&OneWire, th); // Write 3 bytes to scratchpad
 8001222:	7bbb      	ldrb	r3, [r7, #14]
 8001224:	4619      	mov	r1, r3
 8001226:	4812      	ldr	r0, [pc, #72]	; (8001270 <DS18B20_SetResolution+0x148>)
 8001228:	f000 fb03 	bl	8001832 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, tl);
 800122c:	7b7b      	ldrb	r3, [r7, #13]
 800122e:	4619      	mov	r1, r3
 8001230:	480f      	ldr	r0, [pc, #60]	; (8001270 <DS18B20_SetResolution+0x148>)
 8001232:	f000 fafe 	bl	8001832 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, conf);
 8001236:	7bfb      	ldrb	r3, [r7, #15]
 8001238:	4619      	mov	r1, r3
 800123a:	480d      	ldr	r0, [pc, #52]	; (8001270 <DS18B20_SetResolution+0x148>)
 800123c:	f000 faf9 	bl	8001832 <OneWire_WriteByte>

	OneWire_Reset(&OneWire); // Reset the bus
 8001240:	480b      	ldr	r0, [pc, #44]	; (8001270 <DS18B20_SetResolution+0x148>)
 8001242:	f000 fa73 	bl	800172c <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	011b      	lsls	r3, r3, #4
 800124a:	4a08      	ldr	r2, [pc, #32]	; (800126c <DS18B20_SetResolution+0x144>)
 800124c:	4413      	add	r3, r2
 800124e:	4619      	mov	r1, r3
 8001250:	4807      	ldr	r0, [pc, #28]	; (8001270 <DS18B20_SetResolution+0x148>)
 8001252:	f000 fc21 	bl	8001a98 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_CPYSCRATCHPAD); // Copy scratchpad to EEPROM
 8001256:	2148      	movs	r1, #72	; 0x48
 8001258:	4805      	ldr	r0, [pc, #20]	; (8001270 <DS18B20_SetResolution+0x148>)
 800125a:	f000 faea 	bl	8001832 <OneWire_WriteByte>

	return 1;
 800125e:	2301      	movs	r3, #1
}
 8001260:	4618      	mov	r0, r3
 8001262:	3710      	adds	r7, #16
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	200001f8 	.word	0x200001f8
 800126c:	20000214 	.word	0x20000214
 8001270:	20000224 	.word	0x20000224

08001274 <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t* ROM)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
	if (*ROM == DS18B20_FAMILY_CODE) // Check family code
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b28      	cmp	r3, #40	; 0x28
 8001282:	d101      	bne.n	8001288 <DS18B20_Is+0x14>
		return 1;
 8001284:	2301      	movs	r3, #1
 8001286:	e000      	b.n	800128a <DS18B20_Is+0x16>
	return 0;
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr

08001294 <DS18B20_AllDone>:

uint8_t DS18B20_AllDone(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
	return OneWire_ReadBit(&OneWire); // Bus is down - busy
 8001298:	4802      	ldr	r0, [pc, #8]	; (80012a4 <DS18B20_AllDone+0x10>)
 800129a:	f000 faa0 	bl	80017de <OneWire_ReadBit>
 800129e:	4603      	mov	r3, r0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	20000224 	.word	0x20000224

080012a8 <DS18B20_ReadAll>:

void DS18B20_ReadAll(void)
{
 80012a8:	b590      	push	{r4, r7, lr}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
	uint8_t i;

	if (DS18B20_AllDone())
 80012ae:	f7ff fff1 	bl	8001294 <DS18B20_AllDone>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d02e      	beq.n	8001316 <DS18B20_ReadAll+0x6e>
	{
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 80012b8:	2300      	movs	r3, #0
 80012ba:	71fb      	strb	r3, [r7, #7]
 80012bc:	e026      	b.n	800130c <DS18B20_ReadAll+0x64>
		{
			ds18b20[i].ValidDataFlag = 0;
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	4a17      	ldr	r2, [pc, #92]	; (8001320 <DS18B20_ReadAll+0x78>)
 80012c2:	011b      	lsls	r3, r3, #4
 80012c4:	4413      	add	r3, r2
 80012c6:	330c      	adds	r3, #12
 80012c8:	2200      	movs	r2, #0
 80012ca:	701a      	strb	r2, [r3, #0]

			if (DS18B20_Is((uint8_t*)&ds18b20[i].Address))
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	011b      	lsls	r3, r3, #4
 80012d0:	4a13      	ldr	r2, [pc, #76]	; (8001320 <DS18B20_ReadAll+0x78>)
 80012d2:	4413      	add	r3, r2
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff ffcd 	bl	8001274 <DS18B20_Is>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d012      	beq.n	8001306 <DS18B20_ReadAll+0x5e>
			{
				ds18b20[i].ValidDataFlag = DS18B20_Read(i, &ds18b20[i].Temperature); // Read single sensor
 80012e0:	79fb      	ldrb	r3, [r7, #7]
 80012e2:	011b      	lsls	r3, r3, #4
 80012e4:	3308      	adds	r3, #8
 80012e6:	4a0e      	ldr	r2, [pc, #56]	; (8001320 <DS18B20_ReadAll+0x78>)
 80012e8:	441a      	add	r2, r3
 80012ea:	79fc      	ldrb	r4, [r7, #7]
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	4611      	mov	r1, r2
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff fe6b 	bl	8000fcc <DS18B20_Read>
 80012f6:	4603      	mov	r3, r0
 80012f8:	4619      	mov	r1, r3
 80012fa:	4a09      	ldr	r2, [pc, #36]	; (8001320 <DS18B20_ReadAll+0x78>)
 80012fc:	0123      	lsls	r3, r4, #4
 80012fe:	4413      	add	r3, r2
 8001300:	330c      	adds	r3, #12
 8001302:	460a      	mov	r2, r1
 8001304:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 8001306:	79fb      	ldrb	r3, [r7, #7]
 8001308:	3301      	adds	r3, #1
 800130a:	71fb      	strb	r3, [r7, #7]
 800130c:	4b05      	ldr	r3, [pc, #20]	; (8001324 <DS18B20_ReadAll+0x7c>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	79fa      	ldrb	r2, [r7, #7]
 8001312:	429a      	cmp	r2, r3
 8001314:	d3d3      	bcc.n	80012be <DS18B20_ReadAll+0x16>
			}
		}
	}
}
 8001316:	bf00      	nop
 8001318:	370c      	adds	r7, #12
 800131a:	46bd      	mov	sp, r7
 800131c:	bd90      	pop	{r4, r7, pc}
 800131e:	bf00      	nop
 8001320:	20000214 	.word	0x20000214
 8001324:	200001f8 	.word	0x200001f8

08001328 <DS18B20_GetROM>:

void DS18B20_GetROM(uint8_t number, uint8_t* ROM)
{
 8001328:	b480      	push	{r7}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	6039      	str	r1, [r7, #0]
 8001332:	71fb      	strb	r3, [r7, #7]
	if( number >= TempSensorCount)
 8001334:	4b10      	ldr	r3, [pc, #64]	; (8001378 <DS18B20_GetROM+0x50>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	79fa      	ldrb	r2, [r7, #7]
 800133a:	429a      	cmp	r2, r3
 800133c:	d302      	bcc.n	8001344 <DS18B20_GetROM+0x1c>
		number = TempSensorCount;
 800133e:	4b0e      	ldr	r3, [pc, #56]	; (8001378 <DS18B20_GetROM+0x50>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	71fb      	strb	r3, [r7, #7]

	uint8_t i;

	for(i = 0; i < 8; i++)
 8001344:	2300      	movs	r3, #0
 8001346:	73fb      	strb	r3, [r7, #15]
 8001348:	e00d      	b.n	8001366 <DS18B20_GetROM+0x3e>
		ROM[i] = ds18b20[number].Address[i];
 800134a:	79f9      	ldrb	r1, [r7, #7]
 800134c:	7bfa      	ldrb	r2, [r7, #15]
 800134e:	7bfb      	ldrb	r3, [r7, #15]
 8001350:	6838      	ldr	r0, [r7, #0]
 8001352:	4403      	add	r3, r0
 8001354:	4809      	ldr	r0, [pc, #36]	; (800137c <DS18B20_GetROM+0x54>)
 8001356:	0109      	lsls	r1, r1, #4
 8001358:	4401      	add	r1, r0
 800135a:	440a      	add	r2, r1
 800135c:	7812      	ldrb	r2, [r2, #0]
 800135e:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 8; i++)
 8001360:	7bfb      	ldrb	r3, [r7, #15]
 8001362:	3301      	adds	r3, #1
 8001364:	73fb      	strb	r3, [r7, #15]
 8001366:	7bfb      	ldrb	r3, [r7, #15]
 8001368:	2b07      	cmp	r3, #7
 800136a:	d9ee      	bls.n	800134a <DS18B20_GetROM+0x22>
}
 800136c:	bf00      	nop
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	200001f8 	.word	0x200001f8
 800137c:	20000214 	.word	0x20000214

08001380 <DS18B20_Quantity>:
	for(i = 0; i < 8; i++)
		ds18b20[number].Address[i] = ROM[i]; // Write ROM into sensor's structure
}

uint8_t DS18B20_Quantity(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
	return TempSensorCount;
 8001384:	4b02      	ldr	r3, [pc, #8]	; (8001390 <DS18B20_Quantity+0x10>)
 8001386:	781b      	ldrb	r3, [r3, #0]
}
 8001388:	4618      	mov	r0, r3
 800138a:	46bd      	mov	sp, r7
 800138c:	bc80      	pop	{r7}
 800138e:	4770      	bx	lr
 8001390:	200001f8 	.word	0x200001f8

08001394 <DS18B20_GetTemperature>:

uint8_t DS18B20_GetTemperature(uint8_t number, float* destination)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	6039      	str	r1, [r7, #0]
 800139e:	71fb      	strb	r3, [r7, #7]
	if(!ds18b20[number].ValidDataFlag)
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	4a0b      	ldr	r2, [pc, #44]	; (80013d0 <DS18B20_GetTemperature+0x3c>)
 80013a4:	011b      	lsls	r3, r3, #4
 80013a6:	4413      	add	r3, r2
 80013a8:	330c      	adds	r3, #12
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d101      	bne.n	80013b4 <DS18B20_GetTemperature+0x20>
		return 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	e008      	b.n	80013c6 <DS18B20_GetTemperature+0x32>

	*destination = ds18b20[number].Temperature;
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	4a06      	ldr	r2, [pc, #24]	; (80013d0 <DS18B20_GetTemperature+0x3c>)
 80013b8:	011b      	lsls	r3, r3, #4
 80013ba:	4413      	add	r3, r2
 80013bc:	3308      	adds	r3, #8
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	601a      	str	r2, [r3, #0]
	return 1;
 80013c4:	2301      	movs	r3, #1

}
 80013c6:	4618      	mov	r0, r3
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr
 80013d0:	20000214 	.word	0x20000214

080013d4 <DS18B20_Init>:

void DS18B20_Init(DS18B20_Resolution_t resolution)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	71fb      	strb	r3, [r7, #7]
	uint8_t next = 0, i = 0, j;
 80013de:	2300      	movs	r3, #0
 80013e0:	73fb      	strb	r3, [r7, #15]
 80013e2:	2300      	movs	r3, #0
 80013e4:	73bb      	strb	r3, [r7, #14]
	OneWire_Init(&OneWire, DS18B20_GPIO_Port, DS18B20_Pin); // Init OneWire bus
 80013e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013ea:	491f      	ldr	r1, [pc, #124]	; (8001468 <DS18B20_Init+0x94>)
 80013ec:	481f      	ldr	r0, [pc, #124]	; (800146c <DS18B20_Init+0x98>)
 80013ee:	f000 fb8c 	bl	8001b0a <OneWire_Init>

	next = OneWire_First(&OneWire); // Search first OneWire device
 80013f2:	481e      	ldr	r0, [pc, #120]	; (800146c <DS18B20_Init+0x98>)
 80013f4:	f000 fb33 	bl	8001a5e <OneWire_First>
 80013f8:	4603      	mov	r3, r0
 80013fa:	73fb      	strb	r3, [r7, #15]
	while(next)
 80013fc:	e018      	b.n	8001430 <DS18B20_Init+0x5c>
	{
		TempSensorCount++;
 80013fe:	4b1c      	ldr	r3, [pc, #112]	; (8001470 <DS18B20_Init+0x9c>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	3301      	adds	r3, #1
 8001404:	b2da      	uxtb	r2, r3
 8001406:	4b1a      	ldr	r3, [pc, #104]	; (8001470 <DS18B20_Init+0x9c>)
 8001408:	701a      	strb	r2, [r3, #0]
		OneWire_GetFullROM(&OneWire, (uint8_t*)&ds18b20[i++].Address); // Get the ROM of next sensor
 800140a:	7bbb      	ldrb	r3, [r7, #14]
 800140c:	1c5a      	adds	r2, r3, #1
 800140e:	73ba      	strb	r2, [r7, #14]
 8001410:	011b      	lsls	r3, r3, #4
 8001412:	4a18      	ldr	r2, [pc, #96]	; (8001474 <DS18B20_Init+0xa0>)
 8001414:	4413      	add	r3, r2
 8001416:	4619      	mov	r1, r3
 8001418:	4814      	ldr	r0, [pc, #80]	; (800146c <DS18B20_Init+0x98>)
 800141a:	f000 fb5b 	bl	8001ad4 <OneWire_GetFullROM>
		next = OneWire_Next(&OneWire);
 800141e:	4813      	ldr	r0, [pc, #76]	; (800146c <DS18B20_Init+0x98>)
 8001420:	f000 fb2d 	bl	8001a7e <OneWire_Next>
 8001424:	4603      	mov	r3, r0
 8001426:	73fb      	strb	r3, [r7, #15]
		if(TempSensorCount >= _DS18B20_MAX_SENSORS) // More sensors than set maximum is not allowed
 8001428:	4b11      	ldr	r3, [pc, #68]	; (8001470 <DS18B20_Init+0x9c>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d103      	bne.n	8001438 <DS18B20_Init+0x64>
	while(next)
 8001430:	7bfb      	ldrb	r3, [r7, #15]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d1e3      	bne.n	80013fe <DS18B20_Init+0x2a>
 8001436:	e000      	b.n	800143a <DS18B20_Init+0x66>
			break;
 8001438:	bf00      	nop
	}

	for(j = 0; j < i; j++)
 800143a:	2300      	movs	r3, #0
 800143c:	737b      	strb	r3, [r7, #13]
 800143e:	e00a      	b.n	8001456 <DS18B20_Init+0x82>
	{
		DS18B20_SetResolution(j, resolution); // Set the initial resolution to sensor
 8001440:	79fa      	ldrb	r2, [r7, #7]
 8001442:	7b7b      	ldrb	r3, [r7, #13]
 8001444:	4611      	mov	r1, r2
 8001446:	4618      	mov	r0, r3
 8001448:	f7ff fe6e 	bl	8001128 <DS18B20_SetResolution>

		DS18B20_StartAll(); // Start conversion on all sensors
 800144c:	f7ff fdac 	bl	8000fa8 <DS18B20_StartAll>
	for(j = 0; j < i; j++)
 8001450:	7b7b      	ldrb	r3, [r7, #13]
 8001452:	3301      	adds	r3, #1
 8001454:	737b      	strb	r3, [r7, #13]
 8001456:	7b7a      	ldrb	r2, [r7, #13]
 8001458:	7bbb      	ldrb	r3, [r7, #14]
 800145a:	429a      	cmp	r2, r3
 800145c:	d3f0      	bcc.n	8001440 <DS18B20_Init+0x6c>
	}
}
 800145e:	bf00      	nop
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40011000 	.word	0x40011000
 800146c:	20000224 	.word	0x20000224
 8001470:	200001f8 	.word	0x200001f8
 8001474:	20000214 	.word	0x20000214

08001478 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b088      	sub	sp, #32
 800147c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147e:	f107 0310 	add.w	r3, r7, #16
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800148c:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <MX_GPIO_Init+0x90>)
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	4a1d      	ldr	r2, [pc, #116]	; (8001508 <MX_GPIO_Init+0x90>)
 8001492:	f043 0320 	orr.w	r3, r3, #32
 8001496:	6193      	str	r3, [r2, #24]
 8001498:	4b1b      	ldr	r3, [pc, #108]	; (8001508 <MX_GPIO_Init+0x90>)
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	f003 0320 	and.w	r3, r3, #32
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a4:	4b18      	ldr	r3, [pc, #96]	; (8001508 <MX_GPIO_Init+0x90>)
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	4a17      	ldr	r2, [pc, #92]	; (8001508 <MX_GPIO_Init+0x90>)
 80014aa:	f043 0304 	orr.w	r3, r3, #4
 80014ae:	6193      	str	r3, [r2, #24]
 80014b0:	4b15      	ldr	r3, [pc, #84]	; (8001508 <MX_GPIO_Init+0x90>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	f003 0304 	and.w	r3, r3, #4
 80014b8:	60bb      	str	r3, [r7, #8]
 80014ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014bc:	4b12      	ldr	r3, [pc, #72]	; (8001508 <MX_GPIO_Init+0x90>)
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	4a11      	ldr	r2, [pc, #68]	; (8001508 <MX_GPIO_Init+0x90>)
 80014c2:	f043 0310 	orr.w	r3, r3, #16
 80014c6:	6193      	str	r3, [r2, #24]
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <MX_GPIO_Init+0x90>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	f003 0310 	and.w	r3, r3, #16
 80014d0:	607b      	str	r3, [r7, #4]
 80014d2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DS18B20_GPIO_Port, DS18B20_Pin, GPIO_PIN_RESET);
 80014d4:	2200      	movs	r2, #0
 80014d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014da:	480c      	ldr	r0, [pc, #48]	; (800150c <MX_GPIO_Init+0x94>)
 80014dc:	f001 f82d 	bl	800253a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DS18B20_Pin;
 80014e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e6:	2301      	movs	r3, #1
 80014e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ee:	2302      	movs	r3, #2
 80014f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 80014f2:	f107 0310 	add.w	r3, r7, #16
 80014f6:	4619      	mov	r1, r3
 80014f8:	4804      	ldr	r0, [pc, #16]	; (800150c <MX_GPIO_Init+0x94>)
 80014fa:	f000 fead 	bl	8002258 <HAL_GPIO_Init>

}
 80014fe:	bf00      	nop
 8001500:	3720      	adds	r7, #32
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40021000 	.word	0x40021000
 800150c:	40011000 	.word	0x40011000

08001510 <OneWire_Delay>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void OneWire_Delay(uint16_t us)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	80fb      	strh	r3, [r7, #6]
	  __HAL_TIM_SET_COUNTER(&htim1,0);
 800151a:	4b08      	ldr	r3, [pc, #32]	; (800153c <OneWire_Delay+0x2c>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	2200      	movs	r2, #0
 8001520:	625a      	str	r2, [r3, #36]	; 0x24
	    while ((__HAL_TIM_GET_COUNTER(&htim1))<us);
 8001522:	bf00      	nop
 8001524:	4b05      	ldr	r3, [pc, #20]	; (800153c <OneWire_Delay+0x2c>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800152a:	88fb      	ldrh	r3, [r7, #6]
 800152c:	429a      	cmp	r2, r3
 800152e:	d3f9      	bcc.n	8001524 <OneWire_Delay+0x14>
}
 8001530:	bf00      	nop
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	bc80      	pop	{r7}
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	2000024c 	.word	0x2000024c

08001540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b085      	sub	sp, #20
 8001544:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001546:	f000 fcd9 	bl	8001efc <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800154a:	f000 f855 	bl	80015f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800154e:	f7ff ff93 	bl	8001478 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001552:	f000 fc39 	bl	8001dc8 <MX_USART2_UART_Init>
  MX_CRC_Init();
 8001556:	f7ff fcf5 	bl	8000f44 <MX_CRC_Init>
  MX_TIM1_Init();
 800155a:	f000 fbc7 	bl	8001cec <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 800155e:	4821      	ldr	r0, [pc, #132]	; (80015e4 <main+0xa4>)
 8001560:	f001 fc4b 	bl	8002dfa <HAL_TIM_Base_Start>
  DS18B20_Init(DS18B20_Resolution_12bits);
 8001564:	200c      	movs	r0, #12
 8001566:	f7ff ff35 	bl	80013d4 <DS18B20_Init>
  /* USER CODE BEGIN WHILE */

  while (1)
  {

	  DS18B20_ReadAll();
 800156a:	f7ff fe9d 	bl	80012a8 <DS18B20_ReadAll>
	   DS18B20_StartAll();
 800156e:	f7ff fd1b 	bl	8000fa8 <DS18B20_StartAll>
	   uint8_t ROM_tmp[8];
	   uint8_t i;
	   for(i = 0; i < DS18B20_Quantity(); i++)
 8001572:	2300      	movs	r3, #0
 8001574:	73fb      	strb	r3, [r7, #15]
 8001576:	e028      	b.n	80015ca <main+0x8a>
	   {
	     if(DS18B20_GetTemperature(i, &temperature))
 8001578:	7bfb      	ldrb	r3, [r7, #15]
 800157a:	491b      	ldr	r1, [pc, #108]	; (80015e8 <main+0xa8>)
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff ff09 	bl	8001394 <DS18B20_GetTemperature>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d01d      	beq.n	80015c4 <main+0x84>
	     {
	       DS18B20_GetROM(i, ROM_tmp);
 8001588:	1d3a      	adds	r2, r7, #4
 800158a:	7bfb      	ldrb	r3, [r7, #15]
 800158c:	4611      	mov	r1, r2
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff feca 	bl	8001328 <DS18B20_GetROM>
	       memset(message, 0, sizeof(message));
 8001594:	2210      	movs	r2, #16
 8001596:	2100      	movs	r1, #0
 8001598:	4814      	ldr	r0, [pc, #80]	; (80015ec <main+0xac>)
 800159a:	f002 f879 	bl	8003690 <memset>
	       sprintf(message, "Temp : %f", temperature);
 800159e:	4b12      	ldr	r3, [pc, #72]	; (80015e8 <main+0xa8>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7fe ff40 	bl	8000428 <__aeabi_f2d>
 80015a8:	4603      	mov	r3, r0
 80015aa:	460c      	mov	r4, r1
 80015ac:	461a      	mov	r2, r3
 80015ae:	4623      	mov	r3, r4
 80015b0:	490f      	ldr	r1, [pc, #60]	; (80015f0 <main+0xb0>)
 80015b2:	480e      	ldr	r0, [pc, #56]	; (80015ec <main+0xac>)
 80015b4:	f002 fcc4 	bl	8003f40 <siprintf>
	       HAL_UART_Transmit(&huart2, (uint8_t*)message, sizeof(message), 100);
 80015b8:	2364      	movs	r3, #100	; 0x64
 80015ba:	2210      	movs	r2, #16
 80015bc:	490b      	ldr	r1, [pc, #44]	; (80015ec <main+0xac>)
 80015be:	480d      	ldr	r0, [pc, #52]	; (80015f4 <main+0xb4>)
 80015c0:	f001 fe7f 	bl	80032c2 <HAL_UART_Transmit>
	   for(i = 0; i < DS18B20_Quantity(); i++)
 80015c4:	7bfb      	ldrb	r3, [r7, #15]
 80015c6:	3301      	adds	r3, #1
 80015c8:	73fb      	strb	r3, [r7, #15]
 80015ca:	f7ff fed9 	bl	8001380 <DS18B20_Quantity>
 80015ce:	4603      	mov	r3, r0
 80015d0:	461a      	mov	r2, r3
 80015d2:	7bfb      	ldrb	r3, [r7, #15]
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d3cf      	bcc.n	8001578 <main+0x38>
	     }
	   }
	   HAL_Delay(1000);
 80015d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015dc:	f000 fcf0 	bl	8001fc0 <HAL_Delay>
  {
 80015e0:	e7c3      	b.n	800156a <main+0x2a>
 80015e2:	bf00      	nop
 80015e4:	2000024c 	.word	0x2000024c
 80015e8:	20000238 	.word	0x20000238
 80015ec:	2000023c 	.word	0x2000023c
 80015f0:	08005738 	.word	0x08005738
 80015f4:	2000028c 	.word	0x2000028c

080015f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b090      	sub	sp, #64	; 0x40
 80015fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015fe:	f107 0318 	add.w	r3, r7, #24
 8001602:	2228      	movs	r2, #40	; 0x28
 8001604:	2100      	movs	r1, #0
 8001606:	4618      	mov	r0, r3
 8001608:	f002 f842 	bl	8003690 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	605a      	str	r2, [r3, #4]
 8001614:	609a      	str	r2, [r3, #8]
 8001616:	60da      	str	r2, [r3, #12]
 8001618:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800161a:	2301      	movs	r3, #1
 800161c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800161e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001622:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001624:	2300      	movs	r3, #0
 8001626:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001628:	2301      	movs	r3, #1
 800162a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800162c:	2302      	movs	r3, #2
 800162e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001630:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001634:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001636:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800163a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800163c:	f107 0318 	add.w	r3, r7, #24
 8001640:	4618      	mov	r0, r3
 8001642:	f000 ff93 	bl	800256c <HAL_RCC_OscConfig>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800164c:	f000 f819 	bl	8001682 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001650:	230f      	movs	r3, #15
 8001652:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001654:	2302      	movs	r3, #2
 8001656:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001658:	2300      	movs	r3, #0
 800165a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800165c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001660:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001662:	2300      	movs	r3, #0
 8001664:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001666:	1d3b      	adds	r3, r7, #4
 8001668:	2102      	movs	r1, #2
 800166a:	4618      	mov	r0, r3
 800166c:	f001 f9fe 	bl	8002a6c <HAL_RCC_ClockConfig>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001676:	f000 f804 	bl	8001682 <Error_Handler>
  }
}
 800167a:	bf00      	nop
 800167c:	3740      	adds	r7, #64	; 0x40
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001682:	b480      	push	{r7}
 8001684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001686:	bf00      	nop
 8001688:	46bd      	mov	sp, r7
 800168a:	bc80      	pop	{r7}
 800168c:	4770      	bx	lr

0800168e <OneWire_BusInputDirection>:

//
//	Bus direction control
//
void OneWire_BusInputDirection(OneWire_t *onewire)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	b086      	sub	sp, #24
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT; // Set as input
 8001696:	2300      	movs	r3, #0
 8001698:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 800169a:	2300      	movs	r3, #0
 800169c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 800169e:	2301      	movs	r3, #1
 80016a0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	889b      	ldrh	r3, [r3, #4]
 80016a6:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f107 0208 	add.w	r2, r7, #8
 80016b0:	4611      	mov	r1, r2
 80016b2:	4618      	mov	r0, r3
 80016b4:	f000 fdd0 	bl	8002258 <HAL_GPIO_Init>
}
 80016b8:	bf00      	nop
 80016ba:	3718      	adds	r7, #24
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <OneWire_BusOutputDirection>:

void OneWire_BusOutputDirection(OneWire_t *onewire)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; // Set as open-drain output
 80016c8:	2311      	movs	r3, #17
 80016ca:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 80016cc:	2300      	movs	r3, #0
 80016ce:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 80016d0:	2301      	movs	r3, #1
 80016d2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	889b      	ldrh	r3, [r3, #4]
 80016d8:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f107 0208 	add.w	r2, r7, #8
 80016e2:	4611      	mov	r1, r2
 80016e4:	4618      	mov	r0, r3
 80016e6:	f000 fdb7 	bl	8002258 <HAL_GPIO_Init>
}
 80016ea:	bf00      	nop
 80016ec:	3718      	adds	r7, #24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <OneWire_OutputLow>:

//
//	Bus pin output state control
//
void OneWire_OutputLow(OneWire_t *onewire)
{
 80016f2:	b480      	push	{r7}
 80016f4:	b083      	sub	sp, #12
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin<<16; // Reset the 1-Wire pin
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	889b      	ldrh	r3, [r3, #4]
 80016fe:	041a      	lsls	r2, r3, #16
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	611a      	str	r2, [r3, #16]
}
 8001706:	bf00      	nop
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr

08001710 <OneWire_OutputHigh>:

void OneWire_OutputHigh(OneWire_t *onewire)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin; // Set the 1-Wire pin
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	889a      	ldrh	r2, [r3, #4]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	611a      	str	r2, [r3, #16]
}
 8001722:	bf00      	nop
 8001724:	370c      	adds	r7, #12
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr

0800172c <OneWire_Reset>:
//	Returns:
//	0 - Reset ok
//	1 - Error
//
uint8_t OneWire_Reset(OneWire_t* onewire)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
	uint8_t i;

	OneWire_OutputLow(onewire);  // Write bus output low
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff ffdc 	bl	80016f2 <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f7ff ffc0 	bl	80016c0 <OneWire_BusOutputDirection>
	OneWire_Delay(480); // Wait 480 us for reset
 8001740:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8001744:	f7ff fee4 	bl	8001510 <OneWire_Delay>

	OneWire_BusInputDirection(onewire); // Release the bus by switching to input
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7ff ffa0 	bl	800168e <OneWire_BusInputDirection>
	OneWire_Delay(70);
 800174e:	2046      	movs	r0, #70	; 0x46
 8001750:	f7ff fede 	bl	8001510 <OneWire_Delay>

	i = HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin); // Check if bus is low
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	889b      	ldrh	r3, [r3, #4]
 800175c:	4619      	mov	r1, r3
 800175e:	4610      	mov	r0, r2
 8001760:	f000 fed4 	bl	800250c <HAL_GPIO_ReadPin>
 8001764:	4603      	mov	r3, r0
 8001766:	73fb      	strb	r3, [r7, #15]
															 // if it's high - no device is presence on the bus
	OneWire_Delay(410);
 8001768:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 800176c:	f7ff fed0 	bl	8001510 <OneWire_Delay>

	return i;
 8001770:	7bfb      	ldrb	r3, [r7, #15]
}
 8001772:	4618      	mov	r0, r3
 8001774:	3710      	adds	r7, #16
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <OneWire_WriteBit>:

//
//	Writing/Reading operations
//
void OneWire_WriteBit(OneWire_t* onewire, uint8_t bit)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b082      	sub	sp, #8
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
 8001782:	460b      	mov	r3, r1
 8001784:	70fb      	strb	r3, [r7, #3]
	if (bit) // Send '1',
 8001786:	78fb      	ldrb	r3, [r7, #3]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d012      	beq.n	80017b2 <OneWire_WriteBit+0x38>
	{
		OneWire_OutputLow(onewire);	// Set the bus low
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f7ff ffb0 	bl	80016f2 <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f7ff ff94 	bl	80016c0 <OneWire_BusOutputDirection>
		OneWire_Delay(6);
 8001798:	2006      	movs	r0, #6
 800179a:	f7ff feb9 	bl	8001510 <OneWire_Delay>

		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7ff ff75 	bl	800168e <OneWire_BusInputDirection>

		OneWire_Delay(64);
 80017a4:	2040      	movs	r0, #64	; 0x40
 80017a6:	f7ff feb3 	bl	8001510 <OneWire_Delay>
		OneWire_BusInputDirection(onewire); //Release bus
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f7ff ff6f 	bl	800168e <OneWire_BusInputDirection>
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup

		OneWire_Delay(10);
		OneWire_BusInputDirection(onewire); // Release bus
	}
}
 80017b0:	e011      	b.n	80017d6 <OneWire_WriteBit+0x5c>
		OneWire_OutputLow(onewire); // Set the bus low
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f7ff ff9d 	bl	80016f2 <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f7ff ff81 	bl	80016c0 <OneWire_BusOutputDirection>
		OneWire_Delay(60);
 80017be:	203c      	movs	r0, #60	; 0x3c
 80017c0:	f7ff fea6 	bl	8001510 <OneWire_Delay>
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f7ff ff62 	bl	800168e <OneWire_BusInputDirection>
		OneWire_Delay(10);
 80017ca:	200a      	movs	r0, #10
 80017cc:	f7ff fea0 	bl	8001510 <OneWire_Delay>
		OneWire_BusInputDirection(onewire); // Release bus
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f7ff ff5c 	bl	800168e <OneWire_BusInputDirection>
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <OneWire_ReadBit>:

uint8_t OneWire_ReadBit(OneWire_t* onewire)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b084      	sub	sp, #16
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0; // Default read bit state is low
 80017e6:	2300      	movs	r3, #0
 80017e8:	73fb      	strb	r3, [r7, #15]

	OneWire_OutputLow(onewire); // Set low to initiate reading
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f7ff ff81 	bl	80016f2 <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f7ff ff65 	bl	80016c0 <OneWire_BusOutputDirection>
	OneWire_Delay(2);
 80017f6:	2002      	movs	r0, #2
 80017f8:	f7ff fe8a 	bl	8001510 <OneWire_Delay>

	OneWire_BusInputDirection(onewire); // Release bus for Slave response
 80017fc:	6878      	ldr	r0, [r7, #4]
 80017fe:	f7ff ff46 	bl	800168e <OneWire_BusInputDirection>
	OneWire_Delay(10);
 8001802:	200a      	movs	r0, #10
 8001804:	f7ff fe84 	bl	8001510 <OneWire_Delay>

	if (HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin)) // Read the bus state
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	889b      	ldrh	r3, [r3, #4]
 8001810:	4619      	mov	r1, r3
 8001812:	4610      	mov	r0, r2
 8001814:	f000 fe7a 	bl	800250c <HAL_GPIO_ReadPin>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <OneWire_ReadBit+0x44>
		bit = 1;
 800181e:	2301      	movs	r3, #1
 8001820:	73fb      	strb	r3, [r7, #15]

	OneWire_Delay(50); // Wait for end of read cycle
 8001822:	2032      	movs	r0, #50	; 0x32
 8001824:	f7ff fe74 	bl	8001510 <OneWire_Delay>

	return bit;
 8001828:	7bfb      	ldrb	r3, [r7, #15]
}
 800182a:	4618      	mov	r0, r3
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* onewire, uint8_t byte)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b084      	sub	sp, #16
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
 800183a:	460b      	mov	r3, r1
 800183c:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 800183e:	2308      	movs	r3, #8
 8001840:	73fb      	strb	r3, [r7, #15]

	do
	{
		OneWire_WriteBit(onewire, byte & 1); // LSB first
 8001842:	78fb      	ldrb	r3, [r7, #3]
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	b2db      	uxtb	r3, r3
 800184a:	4619      	mov	r1, r3
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f7ff ff94 	bl	800177a <OneWire_WriteBit>
		byte >>= 1;
 8001852:	78fb      	ldrb	r3, [r7, #3]
 8001854:	085b      	lsrs	r3, r3, #1
 8001856:	70fb      	strb	r3, [r7, #3]
	} while(--i);
 8001858:	7bfb      	ldrb	r3, [r7, #15]
 800185a:	3b01      	subs	r3, #1
 800185c:	73fb      	strb	r3, [r7, #15]
 800185e:	7bfb      	ldrb	r3, [r7, #15]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d1ee      	bne.n	8001842 <OneWire_WriteByte+0x10>
}
 8001864:	bf00      	nop
 8001866:	3710      	adds	r7, #16
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}

0800186c <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* onewire)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 8001874:	2308      	movs	r3, #8
 8001876:	73fb      	strb	r3, [r7, #15]
 8001878:	2300      	movs	r3, #0
 800187a:	73bb      	strb	r3, [r7, #14]

	do{
		byte >>= 1;
 800187c:	7bbb      	ldrb	r3, [r7, #14]
 800187e:	085b      	lsrs	r3, r3, #1
 8001880:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(onewire) << 7); // LSB first
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f7ff ffab 	bl	80017de <OneWire_ReadBit>
 8001888:	4603      	mov	r3, r0
 800188a:	01db      	lsls	r3, r3, #7
 800188c:	b25a      	sxtb	r2, r3
 800188e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001892:	4313      	orrs	r3, r2
 8001894:	b25b      	sxtb	r3, r3
 8001896:	73bb      	strb	r3, [r7, #14]
	} while(--i);
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	3b01      	subs	r3, #1
 800189c:	73fb      	strb	r3, [r7, #15]
 800189e:	7bfb      	ldrb	r3, [r7, #15]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d1eb      	bne.n	800187c <OneWire_ReadByte+0x10>

	return byte;
 80018a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <OneWire_ResetSearch>:

//
// 1-Wire search operations
//
void OneWire_ResetSearch(OneWire_t* onewire)
{
 80018ae:	b480      	push	{r7}
 80018b0:	b083      	sub	sp, #12
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
	// Clear the search results
	onewire->LastDiscrepancy = 0;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	719a      	strb	r2, [r3, #6]
	onewire->LastDeviceFlag = 0;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2200      	movs	r2, #0
 80018c0:	721a      	strb	r2, [r3, #8]
	onewire->LastFamilyDiscrepancy = 0;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2200      	movs	r2, #0
 80018c6:	71da      	strb	r2, [r3, #7]
}
 80018c8:	bf00      	nop
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bc80      	pop	{r7}
 80018d0:	4770      	bx	lr

080018d2 <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* onewire, uint8_t command)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b084      	sub	sp, #16
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
 80018da:	460b      	mov	r3, r1
 80018dc:	70fb      	strb	r3, [r7, #3]
	uint8_t id_bit_number;
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	id_bit_number = 1;
 80018de:	2301      	movs	r3, #1
 80018e0:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 80018e2:	2300      	movs	r3, #0
 80018e4:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 80018ea:	2301      	movs	r3, #1
 80018ec:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 80018ee:	2300      	movs	r3, #0
 80018f0:	733b      	strb	r3, [r7, #12]

	if (!onewire->LastDeviceFlag) // If last device flag is not set
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	7a1b      	ldrb	r3, [r3, #8]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	f040 809a 	bne.w	8001a30 <OneWire_Search+0x15e>
	{
		if (OneWire_Reset(onewire)) // Reset bus
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7ff ff15 	bl	800172c <OneWire_Reset>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d00a      	beq.n	800191e <OneWire_Search+0x4c>
		{
			// If error while reset - reset search results
			onewire->LastDiscrepancy = 0;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	719a      	strb	r2, [r3, #6]
			onewire->LastDeviceFlag = 0;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	721a      	strb	r2, [r3, #8]
			onewire->LastFamilyDiscrepancy = 0;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2200      	movs	r2, #0
 8001918:	71da      	strb	r2, [r3, #7]
			return 0;
 800191a:	2300      	movs	r3, #0
 800191c:	e09b      	b.n	8001a56 <OneWire_Search+0x184>
		}

		OneWire_WriteByte(onewire, command); // Send searching command
 800191e:	78fb      	ldrb	r3, [r7, #3]
 8001920:	4619      	mov	r1, r3
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f7ff ff85 	bl	8001832 <OneWire_WriteByte>

		// Searching loop, Maxim APPLICATION NOTE 187
		do
		{
			id_bit = OneWire_ReadBit(onewire); // Read a bit 1
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f7ff ff58 	bl	80017de <OneWire_ReadBit>
 800192e:	4603      	mov	r3, r0
 8001930:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(onewire); // Read the complement of bit 1
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f7ff ff53 	bl	80017de <OneWire_ReadBit>
 8001938:	4603      	mov	r3, r0
 800193a:	723b      	strb	r3, [r7, #8]

			if ((id_bit == 1) && (cmp_id_bit == 1)) // 11 - data error
 800193c:	7a7b      	ldrb	r3, [r7, #9]
 800193e:	2b01      	cmp	r3, #1
 8001940:	d102      	bne.n	8001948 <OneWire_Search+0x76>
 8001942:	7a3b      	ldrb	r3, [r7, #8]
 8001944:	2b01      	cmp	r3, #1
 8001946:	d064      	beq.n	8001a12 <OneWire_Search+0x140>
			{
				break;
			}
			else
			{
				if (id_bit != cmp_id_bit)
 8001948:	7a7a      	ldrb	r2, [r7, #9]
 800194a:	7a3b      	ldrb	r3, [r7, #8]
 800194c:	429a      	cmp	r2, r3
 800194e:	d002      	beq.n	8001956 <OneWire_Search+0x84>
				{
					search_direction = id_bit;  // Bit write value for search
 8001950:	7a7b      	ldrb	r3, [r7, #9]
 8001952:	72bb      	strb	r3, [r7, #10]
 8001954:	e026      	b.n	80019a4 <OneWire_Search+0xd2>
				}
				else // 00 - 2 devices
				{
					// Table 3. Search Path Direction
					if (id_bit_number < onewire->LastDiscrepancy)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	799b      	ldrb	r3, [r3, #6]
 800195a:	7bfa      	ldrb	r2, [r7, #15]
 800195c:	429a      	cmp	r2, r3
 800195e:	d20d      	bcs.n	800197c <OneWire_Search+0xaa>
					{
						search_direction = ((onewire->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8001960:	7b7b      	ldrb	r3, [r7, #13]
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	4413      	add	r3, r2
 8001966:	7a5a      	ldrb	r2, [r3, #9]
 8001968:	7afb      	ldrb	r3, [r7, #11]
 800196a:	4013      	ands	r3, r2
 800196c:	b2db      	uxtb	r3, r3
 800196e:	2b00      	cmp	r3, #0
 8001970:	bf14      	ite	ne
 8001972:	2301      	movne	r3, #1
 8001974:	2300      	moveq	r3, #0
 8001976:	b2db      	uxtb	r3, r3
 8001978:	72bb      	strb	r3, [r7, #10]
 800197a:	e008      	b.n	800198e <OneWire_Search+0xbc>
					}
					else
					{
						// If bit is equal to last - pick 1
						// If not - then pick 0
						search_direction = (id_bit_number == onewire->LastDiscrepancy);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	799b      	ldrb	r3, [r3, #6]
 8001980:	7bfa      	ldrb	r2, [r7, #15]
 8001982:	429a      	cmp	r2, r3
 8001984:	bf0c      	ite	eq
 8001986:	2301      	moveq	r3, #1
 8001988:	2300      	movne	r3, #0
 800198a:	b2db      	uxtb	r3, r3
 800198c:	72bb      	strb	r3, [r7, #10]
					}

					if (search_direction == 0) // If 0 was picked, write it to LastZero
 800198e:	7abb      	ldrb	r3, [r7, #10]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d107      	bne.n	80019a4 <OneWire_Search+0xd2>
					{
						last_zero = id_bit_number;
 8001994:	7bfb      	ldrb	r3, [r7, #15]
 8001996:	73bb      	strb	r3, [r7, #14]

						if (last_zero < 9) // Check for last discrepancy in family
 8001998:	7bbb      	ldrb	r3, [r7, #14]
 800199a:	2b08      	cmp	r3, #8
 800199c:	d802      	bhi.n	80019a4 <OneWire_Search+0xd2>
						{
							onewire->LastFamilyDiscrepancy = last_zero;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	7bba      	ldrb	r2, [r7, #14]
 80019a2:	71da      	strb	r2, [r3, #7]
						}
					}
				}

				if (search_direction == 1)
 80019a4:	7abb      	ldrb	r3, [r7, #10]
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d10c      	bne.n	80019c4 <OneWire_Search+0xf2>
				{
					onewire->ROM_NO[rom_byte_number] |= rom_byte_mask; // Set the bit in the ROM byte rom_byte_number
 80019aa:	7b7b      	ldrb	r3, [r7, #13]
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	4413      	add	r3, r2
 80019b0:	7a59      	ldrb	r1, [r3, #9]
 80019b2:	7b7b      	ldrb	r3, [r7, #13]
 80019b4:	7afa      	ldrb	r2, [r7, #11]
 80019b6:	430a      	orrs	r2, r1
 80019b8:	b2d1      	uxtb	r1, r2
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	4413      	add	r3, r2
 80019be:	460a      	mov	r2, r1
 80019c0:	725a      	strb	r2, [r3, #9]
 80019c2:	e010      	b.n	80019e6 <OneWire_Search+0x114>
				}
				else
				{
					onewire->ROM_NO[rom_byte_number] &= ~rom_byte_mask; // Clear the bit in the ROM byte rom_byte_number
 80019c4:	7b7b      	ldrb	r3, [r7, #13]
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	4413      	add	r3, r2
 80019ca:	7a5b      	ldrb	r3, [r3, #9]
 80019cc:	b25a      	sxtb	r2, r3
 80019ce:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80019d2:	43db      	mvns	r3, r3
 80019d4:	b25b      	sxtb	r3, r3
 80019d6:	4013      	ands	r3, r2
 80019d8:	b25a      	sxtb	r2, r3
 80019da:	7b7b      	ldrb	r3, [r7, #13]
 80019dc:	b2d1      	uxtb	r1, r2
 80019de:	687a      	ldr	r2, [r7, #4]
 80019e0:	4413      	add	r3, r2
 80019e2:	460a      	mov	r2, r1
 80019e4:	725a      	strb	r2, [r3, #9]
				}

				OneWire_WriteBit(onewire, search_direction); // Search direction write bit
 80019e6:	7abb      	ldrb	r3, [r7, #10]
 80019e8:	4619      	mov	r1, r3
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f7ff fec5 	bl	800177a <OneWire_WriteBit>

				id_bit_number++; // Next bit search - increase the id
 80019f0:	7bfb      	ldrb	r3, [r7, #15]
 80019f2:	3301      	adds	r3, #1
 80019f4:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1; // Shoft the mask for next bit
 80019f6:	7afb      	ldrb	r3, [r7, #11]
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	72fb      	strb	r3, [r7, #11]

				if (rom_byte_mask == 0) // If the mask is 0, it says the whole byte is read
 80019fc:	7afb      	ldrb	r3, [r7, #11]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d104      	bne.n	8001a0c <OneWire_Search+0x13a>
				{
					rom_byte_number++; // Next byte number
 8001a02:	7b7b      	ldrb	r3, [r7, #13]
 8001a04:	3301      	adds	r3, #1
 8001a06:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1; // Reset the mask - first bit
 8001a08:	2301      	movs	r3, #1
 8001a0a:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while(rom_byte_number < 8);  // Read 8 bytes
 8001a0c:	7b7b      	ldrb	r3, [r7, #13]
 8001a0e:	2b07      	cmp	r3, #7
 8001a10:	d98a      	bls.n	8001928 <OneWire_Search+0x56>

		if (!(id_bit_number < 65)) // If all read bits number is below 65 (8 bytes)
 8001a12:	7bfb      	ldrb	r3, [r7, #15]
 8001a14:	2b40      	cmp	r3, #64	; 0x40
 8001a16:	d90b      	bls.n	8001a30 <OneWire_Search+0x15e>
		{
			onewire->LastDiscrepancy = last_zero;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	7bba      	ldrb	r2, [r7, #14]
 8001a1c:	719a      	strb	r2, [r3, #6]

			if (onewire->LastDiscrepancy == 0) // If last discrepancy is 0 - last device found
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	799b      	ldrb	r3, [r3, #6]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d102      	bne.n	8001a2c <OneWire_Search+0x15a>
			{
				onewire->LastDeviceFlag = 1; // Set the flag
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1; // Searching successful
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	733b      	strb	r3, [r7, #12]
		}
	}

	// If no device is found - reset search data and return 0
	if (!search_result || !onewire->ROM_NO[0])
 8001a30:	7b3b      	ldrb	r3, [r7, #12]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d003      	beq.n	8001a3e <OneWire_Search+0x16c>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	7a5b      	ldrb	r3, [r3, #9]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d10a      	bne.n	8001a54 <OneWire_Search+0x182>
	{
		onewire->LastDiscrepancy = 0;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2200      	movs	r2, #0
 8001a42:	719a      	strb	r2, [r3, #6]
		onewire->LastDeviceFlag = 0;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	721a      	strb	r2, [r3, #8]
		onewire->LastFamilyDiscrepancy = 0;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8001a50:	2300      	movs	r3, #0
 8001a52:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8001a54:	7b3b      	ldrb	r3, [r7, #12]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <OneWire_First>:

//
//	Return first device on 1-Wire bus
//
uint8_t OneWire_First(OneWire_t* onewire)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
	OneWire_ResetSearch(onewire);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f7ff ff21 	bl	80018ae <OneWire_ResetSearch>

	return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 8001a6c:	21f0      	movs	r1, #240	; 0xf0
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f7ff ff2f 	bl	80018d2 <OneWire_Search>
 8001a74:	4603      	mov	r3, r0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <OneWire_Next>:

//
//	Return next device on 1-Wire bus
//
uint8_t OneWire_Next(OneWire_t* onewire)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b082      	sub	sp, #8
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 8001a86:	21f0      	movs	r1, #240	; 0xf0
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f7ff ff22 	bl	80018d2 <OneWire_Search>
 8001a8e:	4603      	mov	r3, r0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3708      	adds	r7, #8
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <OneWire_SelectWithPointer>:

//
//	Select a device on bus by pointer to ROM address
//
void OneWire_SelectWithPointer(OneWire_t* onewire, uint8_t *ROM)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(onewire, ONEWIRE_CMD_MATCHROM); // Match ROM command
 8001aa2:	2155      	movs	r1, #85	; 0x55
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f7ff fec4 	bl	8001832 <OneWire_WriteByte>

	for (i = 0; i < 8; i++)
 8001aaa:	2300      	movs	r3, #0
 8001aac:	73fb      	strb	r3, [r7, #15]
 8001aae:	e00a      	b.n	8001ac6 <OneWire_SelectWithPointer+0x2e>
	{
		OneWire_WriteByte(onewire, *(ROM + i));
 8001ab0:	7bfb      	ldrb	r3, [r7, #15]
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	4619      	mov	r1, r3
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f7ff feb9 	bl	8001832 <OneWire_WriteByte>
	for (i = 0; i < 8; i++)
 8001ac0:	7bfb      	ldrb	r3, [r7, #15]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	73fb      	strb	r3, [r7, #15]
 8001ac6:	7bfb      	ldrb	r3, [r7, #15]
 8001ac8:	2b07      	cmp	r3, #7
 8001aca:	d9f1      	bls.n	8001ab0 <OneWire_SelectWithPointer+0x18>
	}
}
 8001acc:	bf00      	nop
 8001ace:	3710      	adds	r7, #16
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <OneWire_GetFullROM>:

//
//	Get the ROM of found device
//
void OneWire_GetFullROM(OneWire_t* onewire, uint8_t *firstIndex)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8001ade:	2300      	movs	r3, #0
 8001ae0:	73fb      	strb	r3, [r7, #15]
 8001ae2:	e00a      	b.n	8001afa <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = onewire->ROM_NO[i];
 8001ae4:	7bfa      	ldrb	r2, [r7, #15]
 8001ae6:	7bfb      	ldrb	r3, [r7, #15]
 8001ae8:	6839      	ldr	r1, [r7, #0]
 8001aea:	440b      	add	r3, r1
 8001aec:	6879      	ldr	r1, [r7, #4]
 8001aee:	440a      	add	r2, r1
 8001af0:	7a52      	ldrb	r2, [r2, #9]
 8001af2:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8001af4:	7bfb      	ldrb	r3, [r7, #15]
 8001af6:	3301      	adds	r3, #1
 8001af8:	73fb      	strb	r3, [r7, #15]
 8001afa:	7bfb      	ldrb	r3, [r7, #15]
 8001afc:	2b07      	cmp	r3, #7
 8001afe:	d9f1      	bls.n	8001ae4 <OneWire_GetFullROM+0x10>
	}
}
 8001b00:	bf00      	nop
 8001b02:	3714      	adds	r7, #20
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc80      	pop	{r7}
 8001b08:	4770      	bx	lr

08001b0a <OneWire_Init>:

//
//	1-Wire initialization
//
void OneWire_Init(OneWire_t* onewire, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b084      	sub	sp, #16
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	60f8      	str	r0, [r7, #12]
 8001b12:	60b9      	str	r1, [r7, #8]
 8001b14:	4613      	mov	r3, r2
 8001b16:	80fb      	strh	r3, [r7, #6]
	onewire->GPIOx = GPIOx; // Save 1-wire bus pin
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	68ba      	ldr	r2, [r7, #8]
 8001b1c:	601a      	str	r2, [r3, #0]
	onewire->GPIO_Pin = GPIO_Pin;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	88fa      	ldrh	r2, [r7, #6]
 8001b22:	809a      	strh	r2, [r3, #4]

	// 1-Wire bit bang initialization
	OneWire_BusOutputDirection(onewire);
 8001b24:	68f8      	ldr	r0, [r7, #12]
 8001b26:	f7ff fdcb 	bl	80016c0 <OneWire_BusOutputDirection>
	OneWire_OutputHigh(onewire);
 8001b2a:	68f8      	ldr	r0, [r7, #12]
 8001b2c:	f7ff fdf0 	bl	8001710 <OneWire_OutputHigh>
	HAL_Delay(100);
 8001b30:	2064      	movs	r0, #100	; 0x64
 8001b32:	f000 fa45 	bl	8001fc0 <HAL_Delay>
	OneWire_OutputLow(onewire);
 8001b36:	68f8      	ldr	r0, [r7, #12]
 8001b38:	f7ff fddb 	bl	80016f2 <OneWire_OutputLow>
	HAL_Delay(100);
 8001b3c:	2064      	movs	r0, #100	; 0x64
 8001b3e:	f000 fa3f 	bl	8001fc0 <HAL_Delay>
	OneWire_OutputHigh(onewire);
 8001b42:	68f8      	ldr	r0, [r7, #12]
 8001b44:	f7ff fde4 	bl	8001710 <OneWire_OutputHigh>
	HAL_Delay(200);
 8001b48:	20c8      	movs	r0, #200	; 0xc8
 8001b4a:	f000 fa39 	bl	8001fc0 <HAL_Delay>
}
 8001b4e:	bf00      	nop
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
	...

08001b58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b5e:	4b19      	ldr	r3, [pc, #100]	; (8001bc4 <HAL_MspInit+0x6c>)
 8001b60:	699b      	ldr	r3, [r3, #24]
 8001b62:	4a18      	ldr	r2, [pc, #96]	; (8001bc4 <HAL_MspInit+0x6c>)
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	6193      	str	r3, [r2, #24]
 8001b6a:	4b16      	ldr	r3, [pc, #88]	; (8001bc4 <HAL_MspInit+0x6c>)
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	60bb      	str	r3, [r7, #8]
 8001b74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b76:	4b13      	ldr	r3, [pc, #76]	; (8001bc4 <HAL_MspInit+0x6c>)
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	4a12      	ldr	r2, [pc, #72]	; (8001bc4 <HAL_MspInit+0x6c>)
 8001b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b80:	61d3      	str	r3, [r2, #28]
 8001b82:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <HAL_MspInit+0x6c>)
 8001b84:	69db      	ldr	r3, [r3, #28]
 8001b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b8a:	607b      	str	r3, [r7, #4]
 8001b8c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2100      	movs	r1, #0
 8001b92:	2005      	movs	r0, #5
 8001b94:	f000 fb0d 	bl	80021b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001b98:	2005      	movs	r0, #5
 8001b9a:	f000 fb26 	bl	80021ea <HAL_NVIC_EnableIRQ>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <HAL_MspInit+0x70>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	4a04      	ldr	r2, [pc, #16]	; (8001bc8 <HAL_MspInit+0x70>)
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	3710      	adds	r7, #16
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	40010000 	.word	0x40010000

08001bcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr

08001bd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bdc:	e7fe      	b.n	8001bdc <HardFault_Handler+0x4>

08001bde <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bde:	b480      	push	{r7}
 8001be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001be2:	e7fe      	b.n	8001be2 <MemManage_Handler+0x4>

08001be4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001be8:	e7fe      	b.n	8001be8 <BusFault_Handler+0x4>

08001bea <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bea:	b480      	push	{r7}
 8001bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bee:	e7fe      	b.n	8001bee <UsageFault_Handler+0x4>

08001bf0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr

08001bfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bc80      	pop	{r7}
 8001c06:	4770      	bx	lr

08001c08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c0c:	bf00      	nop
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bc80      	pop	{r7}
 8001c12:	4770      	bx	lr

08001c14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c18:	f000 f9b6 	bl	8001f88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c1c:	bf00      	nop
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr

08001c2c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001c34:	4b11      	ldr	r3, [pc, #68]	; (8001c7c <_sbrk+0x50>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d102      	bne.n	8001c42 <_sbrk+0x16>
		heap_end = &end;
 8001c3c:	4b0f      	ldr	r3, [pc, #60]	; (8001c7c <_sbrk+0x50>)
 8001c3e:	4a10      	ldr	r2, [pc, #64]	; (8001c80 <_sbrk+0x54>)
 8001c40:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001c42:	4b0e      	ldr	r3, [pc, #56]	; (8001c7c <_sbrk+0x50>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001c48:	4b0c      	ldr	r3, [pc, #48]	; (8001c7c <_sbrk+0x50>)
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4413      	add	r3, r2
 8001c50:	466a      	mov	r2, sp
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d907      	bls.n	8001c66 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001c56:	f001 fcf1 	bl	800363c <__errno>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	230c      	movs	r3, #12
 8001c5e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001c60:	f04f 33ff 	mov.w	r3, #4294967295
 8001c64:	e006      	b.n	8001c74 <_sbrk+0x48>
	}

	heap_end += incr;
 8001c66:	4b05      	ldr	r3, [pc, #20]	; (8001c7c <_sbrk+0x50>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	4a03      	ldr	r2, [pc, #12]	; (8001c7c <_sbrk+0x50>)
 8001c70:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001c72:	68fb      	ldr	r3, [r7, #12]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3710      	adds	r7, #16
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	200001fc 	.word	0x200001fc
 8001c80:	200002d8 	.word	0x200002d8

08001c84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001c88:	4b15      	ldr	r3, [pc, #84]	; (8001ce0 <SystemInit+0x5c>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a14      	ldr	r2, [pc, #80]	; (8001ce0 <SystemInit+0x5c>)
 8001c8e:	f043 0301 	orr.w	r3, r3, #1
 8001c92:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001c94:	4b12      	ldr	r3, [pc, #72]	; (8001ce0 <SystemInit+0x5c>)
 8001c96:	685a      	ldr	r2, [r3, #4]
 8001c98:	4911      	ldr	r1, [pc, #68]	; (8001ce0 <SystemInit+0x5c>)
 8001c9a:	4b12      	ldr	r3, [pc, #72]	; (8001ce4 <SystemInit+0x60>)
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001ca0:	4b0f      	ldr	r3, [pc, #60]	; (8001ce0 <SystemInit+0x5c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a0e      	ldr	r2, [pc, #56]	; (8001ce0 <SystemInit+0x5c>)
 8001ca6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001caa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cae:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001cb0:	4b0b      	ldr	r3, [pc, #44]	; (8001ce0 <SystemInit+0x5c>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a0a      	ldr	r2, [pc, #40]	; (8001ce0 <SystemInit+0x5c>)
 8001cb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cba:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001cbc:	4b08      	ldr	r3, [pc, #32]	; (8001ce0 <SystemInit+0x5c>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	4a07      	ldr	r2, [pc, #28]	; (8001ce0 <SystemInit+0x5c>)
 8001cc2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001cc6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001cc8:	4b05      	ldr	r3, [pc, #20]	; (8001ce0 <SystemInit+0x5c>)
 8001cca:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001cce:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001cd0:	4b05      	ldr	r3, [pc, #20]	; (8001ce8 <SystemInit+0x64>)
 8001cd2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001cd6:	609a      	str	r2, [r3, #8]
#endif 
}
 8001cd8:	bf00      	nop
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	f8ff0000 	.word	0xf8ff0000
 8001ce8:	e000ed00 	.word	0xe000ed00

08001cec <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cf2:	f107 0308 	add.w	r3, r7, #8
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	605a      	str	r2, [r3, #4]
 8001cfc:	609a      	str	r2, [r3, #8]
 8001cfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d00:	463b      	mov	r3, r7
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8001d08:	4b1e      	ldr	r3, [pc, #120]	; (8001d84 <MX_TIM1_Init+0x98>)
 8001d0a:	4a1f      	ldr	r2, [pc, #124]	; (8001d88 <MX_TIM1_Init+0x9c>)
 8001d0c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001d0e:	4b1d      	ldr	r3, [pc, #116]	; (8001d84 <MX_TIM1_Init+0x98>)
 8001d10:	2247      	movs	r2, #71	; 0x47
 8001d12:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d14:	4b1b      	ldr	r3, [pc, #108]	; (8001d84 <MX_TIM1_Init+0x98>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8001d1a:	4b1a      	ldr	r3, [pc, #104]	; (8001d84 <MX_TIM1_Init+0x98>)
 8001d1c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001d20:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d22:	4b18      	ldr	r3, [pc, #96]	; (8001d84 <MX_TIM1_Init+0x98>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d28:	4b16      	ldr	r3, [pc, #88]	; (8001d84 <MX_TIM1_Init+0x98>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d2e:	4b15      	ldr	r3, [pc, #84]	; (8001d84 <MX_TIM1_Init+0x98>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d34:	4813      	ldr	r0, [pc, #76]	; (8001d84 <MX_TIM1_Init+0x98>)
 8001d36:	f001 f835 	bl	8002da4 <HAL_TIM_Base_Init>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001d40:	f7ff fc9f 	bl	8001682 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d4a:	f107 0308 	add.w	r3, r7, #8
 8001d4e:	4619      	mov	r1, r3
 8001d50:	480c      	ldr	r0, [pc, #48]	; (8001d84 <MX_TIM1_Init+0x98>)
 8001d52:	f001 f875 	bl	8002e40 <HAL_TIM_ConfigClockSource>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001d5c:	f7ff fc91 	bl	8001682 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d60:	2300      	movs	r3, #0
 8001d62:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d64:	2300      	movs	r3, #0
 8001d66:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d68:	463b      	mov	r3, r7
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4805      	ldr	r0, [pc, #20]	; (8001d84 <MX_TIM1_Init+0x98>)
 8001d6e:	f001 fa17 	bl	80031a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001d78:	f7ff fc83 	bl	8001682 <Error_Handler>
  }

}
 8001d7c:	bf00      	nop
 8001d7e:	3718      	adds	r7, #24
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	2000024c 	.word	0x2000024c
 8001d88:	40012c00 	.word	0x40012c00

08001d8c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b085      	sub	sp, #20
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a09      	ldr	r2, [pc, #36]	; (8001dc0 <HAL_TIM_Base_MspInit+0x34>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d10b      	bne.n	8001db6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d9e:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <HAL_TIM_Base_MspInit+0x38>)
 8001da0:	699b      	ldr	r3, [r3, #24]
 8001da2:	4a08      	ldr	r2, [pc, #32]	; (8001dc4 <HAL_TIM_Base_MspInit+0x38>)
 8001da4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001da8:	6193      	str	r3, [r2, #24]
 8001daa:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <HAL_TIM_Base_MspInit+0x38>)
 8001dac:	699b      	ldr	r3, [r3, #24]
 8001dae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001db6:	bf00      	nop
 8001db8:	3714      	adds	r7, #20
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bc80      	pop	{r7}
 8001dbe:	4770      	bx	lr
 8001dc0:	40012c00 	.word	0x40012c00
 8001dc4:	40021000 	.word	0x40021000

08001dc8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001dcc:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001dce:	4a12      	ldr	r2, [pc, #72]	; (8001e18 <MX_USART2_UART_Init+0x50>)
 8001dd0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8001dd2:	4b10      	ldr	r3, [pc, #64]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001dd4:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001dd8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001dda:	4b0e      	ldr	r3, [pc, #56]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001de0:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001de6:	4b0b      	ldr	r3, [pc, #44]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001dec:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001dee:	220c      	movs	r2, #12
 8001df0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001df2:	4b08      	ldr	r3, [pc, #32]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001df8:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001dfe:	4805      	ldr	r0, [pc, #20]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001e00:	f001 fa12 	bl	8003228 <HAL_UART_Init>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001e0a:	f7ff fc3a 	bl	8001682 <Error_Handler>
  }

}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	2000028c 	.word	0x2000028c
 8001e18:	40004400 	.word	0x40004400

08001e1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b088      	sub	sp, #32
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e24:	f107 0310 	add.w	r3, r7, #16
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a1b      	ldr	r2, [pc, #108]	; (8001ea4 <HAL_UART_MspInit+0x88>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d12f      	bne.n	8001e9c <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e3c:	4b1a      	ldr	r3, [pc, #104]	; (8001ea8 <HAL_UART_MspInit+0x8c>)
 8001e3e:	69db      	ldr	r3, [r3, #28]
 8001e40:	4a19      	ldr	r2, [pc, #100]	; (8001ea8 <HAL_UART_MspInit+0x8c>)
 8001e42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e46:	61d3      	str	r3, [r2, #28]
 8001e48:	4b17      	ldr	r3, [pc, #92]	; (8001ea8 <HAL_UART_MspInit+0x8c>)
 8001e4a:	69db      	ldr	r3, [r3, #28]
 8001e4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e54:	4b14      	ldr	r3, [pc, #80]	; (8001ea8 <HAL_UART_MspInit+0x8c>)
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	4a13      	ldr	r2, [pc, #76]	; (8001ea8 <HAL_UART_MspInit+0x8c>)
 8001e5a:	f043 0304 	orr.w	r3, r3, #4
 8001e5e:	6193      	str	r3, [r2, #24]
 8001e60:	4b11      	ldr	r3, [pc, #68]	; (8001ea8 <HAL_UART_MspInit+0x8c>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	60bb      	str	r3, [r7, #8]
 8001e6a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e6c:	2304      	movs	r3, #4
 8001e6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e70:	2302      	movs	r3, #2
 8001e72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e74:	2303      	movs	r3, #3
 8001e76:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e78:	f107 0310 	add.w	r3, r7, #16
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	480b      	ldr	r0, [pc, #44]	; (8001eac <HAL_UART_MspInit+0x90>)
 8001e80:	f000 f9ea 	bl	8002258 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e84:	2308      	movs	r3, #8
 8001e86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e90:	f107 0310 	add.w	r3, r7, #16
 8001e94:	4619      	mov	r1, r3
 8001e96:	4805      	ldr	r0, [pc, #20]	; (8001eac <HAL_UART_MspInit+0x90>)
 8001e98:	f000 f9de 	bl	8002258 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e9c:	bf00      	nop
 8001e9e:	3720      	adds	r7, #32
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40004400 	.word	0x40004400
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	40010800 	.word	0x40010800

08001eb0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001eb0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001eb2:	e003      	b.n	8001ebc <LoopCopyDataInit>

08001eb4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001eb4:	4b0b      	ldr	r3, [pc, #44]	; (8001ee4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001eb6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001eb8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001eba:	3104      	adds	r1, #4

08001ebc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001ebc:	480a      	ldr	r0, [pc, #40]	; (8001ee8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001ebe:	4b0b      	ldr	r3, [pc, #44]	; (8001eec <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001ec0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001ec2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001ec4:	d3f6      	bcc.n	8001eb4 <CopyDataInit>
  ldr r2, =_sbss
 8001ec6:	4a0a      	ldr	r2, [pc, #40]	; (8001ef0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001ec8:	e002      	b.n	8001ed0 <LoopFillZerobss>

08001eca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001eca:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001ecc:	f842 3b04 	str.w	r3, [r2], #4

08001ed0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001ed0:	4b08      	ldr	r3, [pc, #32]	; (8001ef4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001ed2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001ed4:	d3f9      	bcc.n	8001eca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ed6:	f7ff fed5 	bl	8001c84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001eda:	f001 fbb5 	bl	8003648 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ede:	f7ff fb2f 	bl	8001540 <main>
  bx lr
 8001ee2:	4770      	bx	lr
  ldr r3, =_sidata
 8001ee4:	080059d8 	.word	0x080059d8
  ldr r0, =_sdata
 8001ee8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001eec:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8001ef0:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8001ef4:	200002d4 	.word	0x200002d4

08001ef8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ef8:	e7fe      	b.n	8001ef8 <ADC1_2_IRQHandler>
	...

08001efc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f00:	4b08      	ldr	r3, [pc, #32]	; (8001f24 <HAL_Init+0x28>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a07      	ldr	r2, [pc, #28]	; (8001f24 <HAL_Init+0x28>)
 8001f06:	f043 0310 	orr.w	r3, r3, #16
 8001f0a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f0c:	2003      	movs	r0, #3
 8001f0e:	f000 f945 	bl	800219c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f12:	2000      	movs	r0, #0
 8001f14:	f000 f808 	bl	8001f28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f18:	f7ff fe1e 	bl	8001b58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	40022000 	.word	0x40022000

08001f28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f30:	4b12      	ldr	r3, [pc, #72]	; (8001f7c <HAL_InitTick+0x54>)
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	4b12      	ldr	r3, [pc, #72]	; (8001f80 <HAL_InitTick+0x58>)
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	4619      	mov	r1, r3
 8001f3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f46:	4618      	mov	r0, r3
 8001f48:	f000 f95d 	bl	8002206 <HAL_SYSTICK_Config>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e00e      	b.n	8001f74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2b0f      	cmp	r3, #15
 8001f5a:	d80a      	bhi.n	8001f72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	6879      	ldr	r1, [r7, #4]
 8001f60:	f04f 30ff 	mov.w	r0, #4294967295
 8001f64:	f000 f925 	bl	80021b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f68:	4a06      	ldr	r2, [pc, #24]	; (8001f84 <HAL_InitTick+0x5c>)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	e000      	b.n	8001f74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3708      	adds	r7, #8
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	20000000 	.word	0x20000000
 8001f80:	20000008 	.word	0x20000008
 8001f84:	20000004 	.word	0x20000004

08001f88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f8c:	4b05      	ldr	r3, [pc, #20]	; (8001fa4 <HAL_IncTick+0x1c>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	461a      	mov	r2, r3
 8001f92:	4b05      	ldr	r3, [pc, #20]	; (8001fa8 <HAL_IncTick+0x20>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4413      	add	r3, r2
 8001f98:	4a03      	ldr	r2, [pc, #12]	; (8001fa8 <HAL_IncTick+0x20>)
 8001f9a:	6013      	str	r3, [r2, #0]
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr
 8001fa4:	20000008 	.word	0x20000008
 8001fa8:	200002cc 	.word	0x200002cc

08001fac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  return uwTick;
 8001fb0:	4b02      	ldr	r3, [pc, #8]	; (8001fbc <HAL_GetTick+0x10>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr
 8001fbc:	200002cc 	.word	0x200002cc

08001fc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fc8:	f7ff fff0 	bl	8001fac <HAL_GetTick>
 8001fcc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd8:	d005      	beq.n	8001fe6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fda:	4b09      	ldr	r3, [pc, #36]	; (8002000 <HAL_Delay+0x40>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	461a      	mov	r2, r3
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fe6:	bf00      	nop
 8001fe8:	f7ff ffe0 	bl	8001fac <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	68fa      	ldr	r2, [r7, #12]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d8f7      	bhi.n	8001fe8 <HAL_Delay+0x28>
  {
  }
}
 8001ff8:	bf00      	nop
 8001ffa:	3710      	adds	r7, #16
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20000008 	.word	0x20000008

08002004 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002004:	b480      	push	{r7}
 8002006:	b085      	sub	sp, #20
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f003 0307 	and.w	r3, r3, #7
 8002012:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002014:	4b0c      	ldr	r3, [pc, #48]	; (8002048 <__NVIC_SetPriorityGrouping+0x44>)
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800201a:	68ba      	ldr	r2, [r7, #8]
 800201c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002020:	4013      	ands	r3, r2
 8002022:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800202c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002030:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002034:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002036:	4a04      	ldr	r2, [pc, #16]	; (8002048 <__NVIC_SetPriorityGrouping+0x44>)
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	60d3      	str	r3, [r2, #12]
}
 800203c:	bf00      	nop
 800203e:	3714      	adds	r7, #20
 8002040:	46bd      	mov	sp, r7
 8002042:	bc80      	pop	{r7}
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	e000ed00 	.word	0xe000ed00

0800204c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002050:	4b04      	ldr	r3, [pc, #16]	; (8002064 <__NVIC_GetPriorityGrouping+0x18>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	0a1b      	lsrs	r3, r3, #8
 8002056:	f003 0307 	and.w	r3, r3, #7
}
 800205a:	4618      	mov	r0, r3
 800205c:	46bd      	mov	sp, r7
 800205e:	bc80      	pop	{r7}
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	e000ed00 	.word	0xe000ed00

08002068 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002076:	2b00      	cmp	r3, #0
 8002078:	db0b      	blt.n	8002092 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800207a:	79fb      	ldrb	r3, [r7, #7]
 800207c:	f003 021f 	and.w	r2, r3, #31
 8002080:	4906      	ldr	r1, [pc, #24]	; (800209c <__NVIC_EnableIRQ+0x34>)
 8002082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002086:	095b      	lsrs	r3, r3, #5
 8002088:	2001      	movs	r0, #1
 800208a:	fa00 f202 	lsl.w	r2, r0, r2
 800208e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002092:	bf00      	nop
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr
 800209c:	e000e100 	.word	0xe000e100

080020a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	4603      	mov	r3, r0
 80020a8:	6039      	str	r1, [r7, #0]
 80020aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	db0a      	blt.n	80020ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	b2da      	uxtb	r2, r3
 80020b8:	490c      	ldr	r1, [pc, #48]	; (80020ec <__NVIC_SetPriority+0x4c>)
 80020ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020be:	0112      	lsls	r2, r2, #4
 80020c0:	b2d2      	uxtb	r2, r2
 80020c2:	440b      	add	r3, r1
 80020c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020c8:	e00a      	b.n	80020e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	b2da      	uxtb	r2, r3
 80020ce:	4908      	ldr	r1, [pc, #32]	; (80020f0 <__NVIC_SetPriority+0x50>)
 80020d0:	79fb      	ldrb	r3, [r7, #7]
 80020d2:	f003 030f 	and.w	r3, r3, #15
 80020d6:	3b04      	subs	r3, #4
 80020d8:	0112      	lsls	r2, r2, #4
 80020da:	b2d2      	uxtb	r2, r2
 80020dc:	440b      	add	r3, r1
 80020de:	761a      	strb	r2, [r3, #24]
}
 80020e0:	bf00      	nop
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bc80      	pop	{r7}
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	e000e100 	.word	0xe000e100
 80020f0:	e000ed00 	.word	0xe000ed00

080020f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b089      	sub	sp, #36	; 0x24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	f003 0307 	and.w	r3, r3, #7
 8002106:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002108:	69fb      	ldr	r3, [r7, #28]
 800210a:	f1c3 0307 	rsb	r3, r3, #7
 800210e:	2b04      	cmp	r3, #4
 8002110:	bf28      	it	cs
 8002112:	2304      	movcs	r3, #4
 8002114:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	3304      	adds	r3, #4
 800211a:	2b06      	cmp	r3, #6
 800211c:	d902      	bls.n	8002124 <NVIC_EncodePriority+0x30>
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	3b03      	subs	r3, #3
 8002122:	e000      	b.n	8002126 <NVIC_EncodePriority+0x32>
 8002124:	2300      	movs	r3, #0
 8002126:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002128:	f04f 32ff 	mov.w	r2, #4294967295
 800212c:	69bb      	ldr	r3, [r7, #24]
 800212e:	fa02 f303 	lsl.w	r3, r2, r3
 8002132:	43da      	mvns	r2, r3
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	401a      	ands	r2, r3
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800213c:	f04f 31ff 	mov.w	r1, #4294967295
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	fa01 f303 	lsl.w	r3, r1, r3
 8002146:	43d9      	mvns	r1, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800214c:	4313      	orrs	r3, r2
         );
}
 800214e:	4618      	mov	r0, r3
 8002150:	3724      	adds	r7, #36	; 0x24
 8002152:	46bd      	mov	sp, r7
 8002154:	bc80      	pop	{r7}
 8002156:	4770      	bx	lr

08002158 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3b01      	subs	r3, #1
 8002164:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002168:	d301      	bcc.n	800216e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800216a:	2301      	movs	r3, #1
 800216c:	e00f      	b.n	800218e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800216e:	4a0a      	ldr	r2, [pc, #40]	; (8002198 <SysTick_Config+0x40>)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	3b01      	subs	r3, #1
 8002174:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002176:	210f      	movs	r1, #15
 8002178:	f04f 30ff 	mov.w	r0, #4294967295
 800217c:	f7ff ff90 	bl	80020a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002180:	4b05      	ldr	r3, [pc, #20]	; (8002198 <SysTick_Config+0x40>)
 8002182:	2200      	movs	r2, #0
 8002184:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002186:	4b04      	ldr	r3, [pc, #16]	; (8002198 <SysTick_Config+0x40>)
 8002188:	2207      	movs	r2, #7
 800218a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800218c:	2300      	movs	r3, #0
}
 800218e:	4618      	mov	r0, r3
 8002190:	3708      	adds	r7, #8
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	e000e010 	.word	0xe000e010

0800219c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f7ff ff2d 	bl	8002004 <__NVIC_SetPriorityGrouping>
}
 80021aa:	bf00      	nop
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b086      	sub	sp, #24
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	4603      	mov	r3, r0
 80021ba:	60b9      	str	r1, [r7, #8]
 80021bc:	607a      	str	r2, [r7, #4]
 80021be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021c0:	2300      	movs	r3, #0
 80021c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021c4:	f7ff ff42 	bl	800204c <__NVIC_GetPriorityGrouping>
 80021c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	68b9      	ldr	r1, [r7, #8]
 80021ce:	6978      	ldr	r0, [r7, #20]
 80021d0:	f7ff ff90 	bl	80020f4 <NVIC_EncodePriority>
 80021d4:	4602      	mov	r2, r0
 80021d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021da:	4611      	mov	r1, r2
 80021dc:	4618      	mov	r0, r3
 80021de:	f7ff ff5f 	bl	80020a0 <__NVIC_SetPriority>
}
 80021e2:	bf00      	nop
 80021e4:	3718      	adds	r7, #24
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}

080021ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b082      	sub	sp, #8
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	4603      	mov	r3, r0
 80021f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7ff ff35 	bl	8002068 <__NVIC_EnableIRQ>
}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	b082      	sub	sp, #8
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7ff ffa2 	bl	8002158 <SysTick_Config>
 8002214:	4603      	mov	r3, r0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	b082      	sub	sp, #8
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d101      	bne.n	8002230 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e00e      	b.n	800224e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	795b      	ldrb	r3, [r3, #5]
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b00      	cmp	r3, #0
 8002238:	d105      	bne.n	8002246 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f7fe fe93 	bl	8000f6c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2201      	movs	r2, #1
 800224a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
	...

08002258 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002258:	b480      	push	{r7}
 800225a:	b08b      	sub	sp, #44	; 0x2c
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002262:	2300      	movs	r3, #0
 8002264:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002266:	2300      	movs	r3, #0
 8002268:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800226a:	e127      	b.n	80024bc <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800226c:	2201      	movs	r2, #1
 800226e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	69fa      	ldr	r2, [r7, #28]
 800227c:	4013      	ands	r3, r2
 800227e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	429a      	cmp	r2, r3
 8002286:	f040 8116 	bne.w	80024b6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	2b12      	cmp	r3, #18
 8002290:	d034      	beq.n	80022fc <HAL_GPIO_Init+0xa4>
 8002292:	2b12      	cmp	r3, #18
 8002294:	d80d      	bhi.n	80022b2 <HAL_GPIO_Init+0x5a>
 8002296:	2b02      	cmp	r3, #2
 8002298:	d02b      	beq.n	80022f2 <HAL_GPIO_Init+0x9a>
 800229a:	2b02      	cmp	r3, #2
 800229c:	d804      	bhi.n	80022a8 <HAL_GPIO_Init+0x50>
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d031      	beq.n	8002306 <HAL_GPIO_Init+0xae>
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d01c      	beq.n	80022e0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022a6:	e048      	b.n	800233a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80022a8:	2b03      	cmp	r3, #3
 80022aa:	d043      	beq.n	8002334 <HAL_GPIO_Init+0xdc>
 80022ac:	2b11      	cmp	r3, #17
 80022ae:	d01b      	beq.n	80022e8 <HAL_GPIO_Init+0x90>
          break;
 80022b0:	e043      	b.n	800233a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80022b2:	4a89      	ldr	r2, [pc, #548]	; (80024d8 <HAL_GPIO_Init+0x280>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d026      	beq.n	8002306 <HAL_GPIO_Init+0xae>
 80022b8:	4a87      	ldr	r2, [pc, #540]	; (80024d8 <HAL_GPIO_Init+0x280>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d806      	bhi.n	80022cc <HAL_GPIO_Init+0x74>
 80022be:	4a87      	ldr	r2, [pc, #540]	; (80024dc <HAL_GPIO_Init+0x284>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d020      	beq.n	8002306 <HAL_GPIO_Init+0xae>
 80022c4:	4a86      	ldr	r2, [pc, #536]	; (80024e0 <HAL_GPIO_Init+0x288>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d01d      	beq.n	8002306 <HAL_GPIO_Init+0xae>
          break;
 80022ca:	e036      	b.n	800233a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80022cc:	4a85      	ldr	r2, [pc, #532]	; (80024e4 <HAL_GPIO_Init+0x28c>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d019      	beq.n	8002306 <HAL_GPIO_Init+0xae>
 80022d2:	4a85      	ldr	r2, [pc, #532]	; (80024e8 <HAL_GPIO_Init+0x290>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d016      	beq.n	8002306 <HAL_GPIO_Init+0xae>
 80022d8:	4a84      	ldr	r2, [pc, #528]	; (80024ec <HAL_GPIO_Init+0x294>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d013      	beq.n	8002306 <HAL_GPIO_Init+0xae>
          break;
 80022de:	e02c      	b.n	800233a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	623b      	str	r3, [r7, #32]
          break;
 80022e6:	e028      	b.n	800233a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	3304      	adds	r3, #4
 80022ee:	623b      	str	r3, [r7, #32]
          break;
 80022f0:	e023      	b.n	800233a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	3308      	adds	r3, #8
 80022f8:	623b      	str	r3, [r7, #32]
          break;
 80022fa:	e01e      	b.n	800233a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	330c      	adds	r3, #12
 8002302:	623b      	str	r3, [r7, #32]
          break;
 8002304:	e019      	b.n	800233a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d102      	bne.n	8002314 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800230e:	2304      	movs	r3, #4
 8002310:	623b      	str	r3, [r7, #32]
          break;
 8002312:	e012      	b.n	800233a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d105      	bne.n	8002328 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800231c:	2308      	movs	r3, #8
 800231e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	69fa      	ldr	r2, [r7, #28]
 8002324:	611a      	str	r2, [r3, #16]
          break;
 8002326:	e008      	b.n	800233a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002328:	2308      	movs	r3, #8
 800232a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	69fa      	ldr	r2, [r7, #28]
 8002330:	615a      	str	r2, [r3, #20]
          break;
 8002332:	e002      	b.n	800233a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002334:	2300      	movs	r3, #0
 8002336:	623b      	str	r3, [r7, #32]
          break;
 8002338:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800233a:	69bb      	ldr	r3, [r7, #24]
 800233c:	2bff      	cmp	r3, #255	; 0xff
 800233e:	d801      	bhi.n	8002344 <HAL_GPIO_Init+0xec>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	e001      	b.n	8002348 <HAL_GPIO_Init+0xf0>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	3304      	adds	r3, #4
 8002348:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	2bff      	cmp	r3, #255	; 0xff
 800234e:	d802      	bhi.n	8002356 <HAL_GPIO_Init+0xfe>
 8002350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	e002      	b.n	800235c <HAL_GPIO_Init+0x104>
 8002356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002358:	3b08      	subs	r3, #8
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	210f      	movs	r1, #15
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	fa01 f303 	lsl.w	r3, r1, r3
 800236a:	43db      	mvns	r3, r3
 800236c:	401a      	ands	r2, r3
 800236e:	6a39      	ldr	r1, [r7, #32]
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	fa01 f303 	lsl.w	r3, r1, r3
 8002376:	431a      	orrs	r2, r3
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002384:	2b00      	cmp	r3, #0
 8002386:	f000 8096 	beq.w	80024b6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800238a:	4b59      	ldr	r3, [pc, #356]	; (80024f0 <HAL_GPIO_Init+0x298>)
 800238c:	699b      	ldr	r3, [r3, #24]
 800238e:	4a58      	ldr	r2, [pc, #352]	; (80024f0 <HAL_GPIO_Init+0x298>)
 8002390:	f043 0301 	orr.w	r3, r3, #1
 8002394:	6193      	str	r3, [r2, #24]
 8002396:	4b56      	ldr	r3, [pc, #344]	; (80024f0 <HAL_GPIO_Init+0x298>)
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	60bb      	str	r3, [r7, #8]
 80023a0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023a2:	4a54      	ldr	r2, [pc, #336]	; (80024f4 <HAL_GPIO_Init+0x29c>)
 80023a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a6:	089b      	lsrs	r3, r3, #2
 80023a8:	3302      	adds	r3, #2
 80023aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ae:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80023b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b2:	f003 0303 	and.w	r3, r3, #3
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	220f      	movs	r2, #15
 80023ba:	fa02 f303 	lsl.w	r3, r2, r3
 80023be:	43db      	mvns	r3, r3
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	4013      	ands	r3, r2
 80023c4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a4b      	ldr	r2, [pc, #300]	; (80024f8 <HAL_GPIO_Init+0x2a0>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d013      	beq.n	80023f6 <HAL_GPIO_Init+0x19e>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a4a      	ldr	r2, [pc, #296]	; (80024fc <HAL_GPIO_Init+0x2a4>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d00d      	beq.n	80023f2 <HAL_GPIO_Init+0x19a>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a49      	ldr	r2, [pc, #292]	; (8002500 <HAL_GPIO_Init+0x2a8>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d007      	beq.n	80023ee <HAL_GPIO_Init+0x196>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a48      	ldr	r2, [pc, #288]	; (8002504 <HAL_GPIO_Init+0x2ac>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d101      	bne.n	80023ea <HAL_GPIO_Init+0x192>
 80023e6:	2303      	movs	r3, #3
 80023e8:	e006      	b.n	80023f8 <HAL_GPIO_Init+0x1a0>
 80023ea:	2304      	movs	r3, #4
 80023ec:	e004      	b.n	80023f8 <HAL_GPIO_Init+0x1a0>
 80023ee:	2302      	movs	r3, #2
 80023f0:	e002      	b.n	80023f8 <HAL_GPIO_Init+0x1a0>
 80023f2:	2301      	movs	r3, #1
 80023f4:	e000      	b.n	80023f8 <HAL_GPIO_Init+0x1a0>
 80023f6:	2300      	movs	r3, #0
 80023f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023fa:	f002 0203 	and.w	r2, r2, #3
 80023fe:	0092      	lsls	r2, r2, #2
 8002400:	4093      	lsls	r3, r2
 8002402:	68fa      	ldr	r2, [r7, #12]
 8002404:	4313      	orrs	r3, r2
 8002406:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002408:	493a      	ldr	r1, [pc, #232]	; (80024f4 <HAL_GPIO_Init+0x29c>)
 800240a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240c:	089b      	lsrs	r3, r3, #2
 800240e:	3302      	adds	r3, #2
 8002410:	68fa      	ldr	r2, [r7, #12]
 8002412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d006      	beq.n	8002430 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002422:	4b39      	ldr	r3, [pc, #228]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	4938      	ldr	r1, [pc, #224]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 8002428:	69bb      	ldr	r3, [r7, #24]
 800242a:	4313      	orrs	r3, r2
 800242c:	600b      	str	r3, [r1, #0]
 800242e:	e006      	b.n	800243e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002430:	4b35      	ldr	r3, [pc, #212]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	43db      	mvns	r3, r3
 8002438:	4933      	ldr	r1, [pc, #204]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 800243a:	4013      	ands	r3, r2
 800243c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d006      	beq.n	8002458 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800244a:	4b2f      	ldr	r3, [pc, #188]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 800244c:	685a      	ldr	r2, [r3, #4]
 800244e:	492e      	ldr	r1, [pc, #184]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	4313      	orrs	r3, r2
 8002454:	604b      	str	r3, [r1, #4]
 8002456:	e006      	b.n	8002466 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002458:	4b2b      	ldr	r3, [pc, #172]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 800245a:	685a      	ldr	r2, [r3, #4]
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	43db      	mvns	r3, r3
 8002460:	4929      	ldr	r1, [pc, #164]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 8002462:	4013      	ands	r3, r2
 8002464:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d006      	beq.n	8002480 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002472:	4b25      	ldr	r3, [pc, #148]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 8002474:	689a      	ldr	r2, [r3, #8]
 8002476:	4924      	ldr	r1, [pc, #144]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	4313      	orrs	r3, r2
 800247c:	608b      	str	r3, [r1, #8]
 800247e:	e006      	b.n	800248e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002480:	4b21      	ldr	r3, [pc, #132]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 8002482:	689a      	ldr	r2, [r3, #8]
 8002484:	69bb      	ldr	r3, [r7, #24]
 8002486:	43db      	mvns	r3, r3
 8002488:	491f      	ldr	r1, [pc, #124]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 800248a:	4013      	ands	r3, r2
 800248c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d006      	beq.n	80024a8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800249a:	4b1b      	ldr	r3, [pc, #108]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 800249c:	68da      	ldr	r2, [r3, #12]
 800249e:	491a      	ldr	r1, [pc, #104]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	60cb      	str	r3, [r1, #12]
 80024a6:	e006      	b.n	80024b6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024a8:	4b17      	ldr	r3, [pc, #92]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 80024aa:	68da      	ldr	r2, [r3, #12]
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	43db      	mvns	r3, r3
 80024b0:	4915      	ldr	r1, [pc, #84]	; (8002508 <HAL_GPIO_Init+0x2b0>)
 80024b2:	4013      	ands	r3, r2
 80024b4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80024b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b8:	3301      	adds	r3, #1
 80024ba:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c2:	fa22 f303 	lsr.w	r3, r2, r3
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	f47f aed0 	bne.w	800226c <HAL_GPIO_Init+0x14>
  }
}
 80024cc:	bf00      	nop
 80024ce:	372c      	adds	r7, #44	; 0x2c
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bc80      	pop	{r7}
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	10210000 	.word	0x10210000
 80024dc:	10110000 	.word	0x10110000
 80024e0:	10120000 	.word	0x10120000
 80024e4:	10310000 	.word	0x10310000
 80024e8:	10320000 	.word	0x10320000
 80024ec:	10220000 	.word	0x10220000
 80024f0:	40021000 	.word	0x40021000
 80024f4:	40010000 	.word	0x40010000
 80024f8:	40010800 	.word	0x40010800
 80024fc:	40010c00 	.word	0x40010c00
 8002500:	40011000 	.word	0x40011000
 8002504:	40011400 	.word	0x40011400
 8002508:	40010400 	.word	0x40010400

0800250c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	460b      	mov	r3, r1
 8002516:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	887b      	ldrh	r3, [r7, #2]
 800251e:	4013      	ands	r3, r2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d002      	beq.n	800252a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002524:	2301      	movs	r3, #1
 8002526:	73fb      	strb	r3, [r7, #15]
 8002528:	e001      	b.n	800252e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800252a:	2300      	movs	r3, #0
 800252c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800252e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	bc80      	pop	{r7}
 8002538:	4770      	bx	lr

0800253a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800253a:	b480      	push	{r7}
 800253c:	b083      	sub	sp, #12
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
 8002542:	460b      	mov	r3, r1
 8002544:	807b      	strh	r3, [r7, #2]
 8002546:	4613      	mov	r3, r2
 8002548:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800254a:	787b      	ldrb	r3, [r7, #1]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d003      	beq.n	8002558 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002550:	887a      	ldrh	r2, [r7, #2]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002556:	e003      	b.n	8002560 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002558:	887b      	ldrh	r3, [r7, #2]
 800255a:	041a      	lsls	r2, r3, #16
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	611a      	str	r2, [r3, #16]
}
 8002560:	bf00      	nop
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	bc80      	pop	{r7}
 8002568:	4770      	bx	lr
	...

0800256c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e26c      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	2b00      	cmp	r3, #0
 8002588:	f000 8087 	beq.w	800269a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800258c:	4b92      	ldr	r3, [pc, #584]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f003 030c 	and.w	r3, r3, #12
 8002594:	2b04      	cmp	r3, #4
 8002596:	d00c      	beq.n	80025b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002598:	4b8f      	ldr	r3, [pc, #572]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f003 030c 	and.w	r3, r3, #12
 80025a0:	2b08      	cmp	r3, #8
 80025a2:	d112      	bne.n	80025ca <HAL_RCC_OscConfig+0x5e>
 80025a4:	4b8c      	ldr	r3, [pc, #560]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025b0:	d10b      	bne.n	80025ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025b2:	4b89      	ldr	r3, [pc, #548]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d06c      	beq.n	8002698 <HAL_RCC_OscConfig+0x12c>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d168      	bne.n	8002698 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e246      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025d2:	d106      	bne.n	80025e2 <HAL_RCC_OscConfig+0x76>
 80025d4:	4b80      	ldr	r3, [pc, #512]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a7f      	ldr	r2, [pc, #508]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 80025da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025de:	6013      	str	r3, [r2, #0]
 80025e0:	e02e      	b.n	8002640 <HAL_RCC_OscConfig+0xd4>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d10c      	bne.n	8002604 <HAL_RCC_OscConfig+0x98>
 80025ea:	4b7b      	ldr	r3, [pc, #492]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a7a      	ldr	r2, [pc, #488]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 80025f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025f4:	6013      	str	r3, [r2, #0]
 80025f6:	4b78      	ldr	r3, [pc, #480]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a77      	ldr	r2, [pc, #476]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 80025fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002600:	6013      	str	r3, [r2, #0]
 8002602:	e01d      	b.n	8002640 <HAL_RCC_OscConfig+0xd4>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800260c:	d10c      	bne.n	8002628 <HAL_RCC_OscConfig+0xbc>
 800260e:	4b72      	ldr	r3, [pc, #456]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a71      	ldr	r2, [pc, #452]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 8002614:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002618:	6013      	str	r3, [r2, #0]
 800261a:	4b6f      	ldr	r3, [pc, #444]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a6e      	ldr	r2, [pc, #440]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 8002620:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002624:	6013      	str	r3, [r2, #0]
 8002626:	e00b      	b.n	8002640 <HAL_RCC_OscConfig+0xd4>
 8002628:	4b6b      	ldr	r3, [pc, #428]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a6a      	ldr	r2, [pc, #424]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 800262e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002632:	6013      	str	r3, [r2, #0]
 8002634:	4b68      	ldr	r3, [pc, #416]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a67      	ldr	r2, [pc, #412]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 800263a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800263e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d013      	beq.n	8002670 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002648:	f7ff fcb0 	bl	8001fac <HAL_GetTick>
 800264c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800264e:	e008      	b.n	8002662 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002650:	f7ff fcac 	bl	8001fac <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b64      	cmp	r3, #100	; 0x64
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e1fa      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002662:	4b5d      	ldr	r3, [pc, #372]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d0f0      	beq.n	8002650 <HAL_RCC_OscConfig+0xe4>
 800266e:	e014      	b.n	800269a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002670:	f7ff fc9c 	bl	8001fac <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002678:	f7ff fc98 	bl	8001fac <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b64      	cmp	r3, #100	; 0x64
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e1e6      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800268a:	4b53      	ldr	r3, [pc, #332]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1f0      	bne.n	8002678 <HAL_RCC_OscConfig+0x10c>
 8002696:	e000      	b.n	800269a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002698:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d063      	beq.n	800276e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026a6:	4b4c      	ldr	r3, [pc, #304]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f003 030c 	and.w	r3, r3, #12
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d00b      	beq.n	80026ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80026b2:	4b49      	ldr	r3, [pc, #292]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	f003 030c 	and.w	r3, r3, #12
 80026ba:	2b08      	cmp	r3, #8
 80026bc:	d11c      	bne.n	80026f8 <HAL_RCC_OscConfig+0x18c>
 80026be:	4b46      	ldr	r3, [pc, #280]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d116      	bne.n	80026f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ca:	4b43      	ldr	r3, [pc, #268]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d005      	beq.n	80026e2 <HAL_RCC_OscConfig+0x176>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	691b      	ldr	r3, [r3, #16]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d001      	beq.n	80026e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e1ba      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026e2:	4b3d      	ldr	r3, [pc, #244]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	00db      	lsls	r3, r3, #3
 80026f0:	4939      	ldr	r1, [pc, #228]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 80026f2:	4313      	orrs	r3, r2
 80026f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026f6:	e03a      	b.n	800276e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	691b      	ldr	r3, [r3, #16]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d020      	beq.n	8002742 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002700:	4b36      	ldr	r3, [pc, #216]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 8002702:	2201      	movs	r2, #1
 8002704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002706:	f7ff fc51 	bl	8001fac <HAL_GetTick>
 800270a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800270c:	e008      	b.n	8002720 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800270e:	f7ff fc4d 	bl	8001fac <HAL_GetTick>
 8002712:	4602      	mov	r2, r0
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	2b02      	cmp	r3, #2
 800271a:	d901      	bls.n	8002720 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800271c:	2303      	movs	r3, #3
 800271e:	e19b      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002720:	4b2d      	ldr	r3, [pc, #180]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0302 	and.w	r3, r3, #2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d0f0      	beq.n	800270e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800272c:	4b2a      	ldr	r3, [pc, #168]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	00db      	lsls	r3, r3, #3
 800273a:	4927      	ldr	r1, [pc, #156]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 800273c:	4313      	orrs	r3, r2
 800273e:	600b      	str	r3, [r1, #0]
 8002740:	e015      	b.n	800276e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002742:	4b26      	ldr	r3, [pc, #152]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 8002744:	2200      	movs	r2, #0
 8002746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002748:	f7ff fc30 	bl	8001fac <HAL_GetTick>
 800274c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800274e:	e008      	b.n	8002762 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002750:	f7ff fc2c 	bl	8001fac <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	2b02      	cmp	r3, #2
 800275c:	d901      	bls.n	8002762 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	e17a      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002762:	4b1d      	ldr	r3, [pc, #116]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d1f0      	bne.n	8002750 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0308 	and.w	r3, r3, #8
 8002776:	2b00      	cmp	r3, #0
 8002778:	d03a      	beq.n	80027f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	699b      	ldr	r3, [r3, #24]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d019      	beq.n	80027b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002782:	4b17      	ldr	r3, [pc, #92]	; (80027e0 <HAL_RCC_OscConfig+0x274>)
 8002784:	2201      	movs	r2, #1
 8002786:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002788:	f7ff fc10 	bl	8001fac <HAL_GetTick>
 800278c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800278e:	e008      	b.n	80027a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002790:	f7ff fc0c 	bl	8001fac <HAL_GetTick>
 8002794:	4602      	mov	r2, r0
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	2b02      	cmp	r3, #2
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e15a      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027a2:	4b0d      	ldr	r3, [pc, #52]	; (80027d8 <HAL_RCC_OscConfig+0x26c>)
 80027a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a6:	f003 0302 	and.w	r3, r3, #2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d0f0      	beq.n	8002790 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027ae:	2001      	movs	r0, #1
 80027b0:	f000 fada 	bl	8002d68 <RCC_Delay>
 80027b4:	e01c      	b.n	80027f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027b6:	4b0a      	ldr	r3, [pc, #40]	; (80027e0 <HAL_RCC_OscConfig+0x274>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027bc:	f7ff fbf6 	bl	8001fac <HAL_GetTick>
 80027c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027c2:	e00f      	b.n	80027e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027c4:	f7ff fbf2 	bl	8001fac <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d908      	bls.n	80027e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e140      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
 80027d6:	bf00      	nop
 80027d8:	40021000 	.word	0x40021000
 80027dc:	42420000 	.word	0x42420000
 80027e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027e4:	4b9e      	ldr	r3, [pc, #632]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 80027e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d1e9      	bne.n	80027c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0304 	and.w	r3, r3, #4
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	f000 80a6 	beq.w	800294a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027fe:	2300      	movs	r3, #0
 8002800:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002802:	4b97      	ldr	r3, [pc, #604]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 8002804:	69db      	ldr	r3, [r3, #28]
 8002806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d10d      	bne.n	800282a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800280e:	4b94      	ldr	r3, [pc, #592]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 8002810:	69db      	ldr	r3, [r3, #28]
 8002812:	4a93      	ldr	r2, [pc, #588]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 8002814:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002818:	61d3      	str	r3, [r2, #28]
 800281a:	4b91      	ldr	r3, [pc, #580]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002822:	60bb      	str	r3, [r7, #8]
 8002824:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002826:	2301      	movs	r3, #1
 8002828:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800282a:	4b8e      	ldr	r3, [pc, #568]	; (8002a64 <HAL_RCC_OscConfig+0x4f8>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002832:	2b00      	cmp	r3, #0
 8002834:	d118      	bne.n	8002868 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002836:	4b8b      	ldr	r3, [pc, #556]	; (8002a64 <HAL_RCC_OscConfig+0x4f8>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a8a      	ldr	r2, [pc, #552]	; (8002a64 <HAL_RCC_OscConfig+0x4f8>)
 800283c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002840:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002842:	f7ff fbb3 	bl	8001fac <HAL_GetTick>
 8002846:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002848:	e008      	b.n	800285c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800284a:	f7ff fbaf 	bl	8001fac <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	2b64      	cmp	r3, #100	; 0x64
 8002856:	d901      	bls.n	800285c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e0fd      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800285c:	4b81      	ldr	r3, [pc, #516]	; (8002a64 <HAL_RCC_OscConfig+0x4f8>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002864:	2b00      	cmp	r3, #0
 8002866:	d0f0      	beq.n	800284a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	2b01      	cmp	r3, #1
 800286e:	d106      	bne.n	800287e <HAL_RCC_OscConfig+0x312>
 8002870:	4b7b      	ldr	r3, [pc, #492]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 8002872:	6a1b      	ldr	r3, [r3, #32]
 8002874:	4a7a      	ldr	r2, [pc, #488]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 8002876:	f043 0301 	orr.w	r3, r3, #1
 800287a:	6213      	str	r3, [r2, #32]
 800287c:	e02d      	b.n	80028da <HAL_RCC_OscConfig+0x36e>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d10c      	bne.n	80028a0 <HAL_RCC_OscConfig+0x334>
 8002886:	4b76      	ldr	r3, [pc, #472]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 8002888:	6a1b      	ldr	r3, [r3, #32]
 800288a:	4a75      	ldr	r2, [pc, #468]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 800288c:	f023 0301 	bic.w	r3, r3, #1
 8002890:	6213      	str	r3, [r2, #32]
 8002892:	4b73      	ldr	r3, [pc, #460]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 8002894:	6a1b      	ldr	r3, [r3, #32]
 8002896:	4a72      	ldr	r2, [pc, #456]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 8002898:	f023 0304 	bic.w	r3, r3, #4
 800289c:	6213      	str	r3, [r2, #32]
 800289e:	e01c      	b.n	80028da <HAL_RCC_OscConfig+0x36e>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	2b05      	cmp	r3, #5
 80028a6:	d10c      	bne.n	80028c2 <HAL_RCC_OscConfig+0x356>
 80028a8:	4b6d      	ldr	r3, [pc, #436]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 80028aa:	6a1b      	ldr	r3, [r3, #32]
 80028ac:	4a6c      	ldr	r2, [pc, #432]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 80028ae:	f043 0304 	orr.w	r3, r3, #4
 80028b2:	6213      	str	r3, [r2, #32]
 80028b4:	4b6a      	ldr	r3, [pc, #424]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 80028b6:	6a1b      	ldr	r3, [r3, #32]
 80028b8:	4a69      	ldr	r2, [pc, #420]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 80028ba:	f043 0301 	orr.w	r3, r3, #1
 80028be:	6213      	str	r3, [r2, #32]
 80028c0:	e00b      	b.n	80028da <HAL_RCC_OscConfig+0x36e>
 80028c2:	4b67      	ldr	r3, [pc, #412]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	4a66      	ldr	r2, [pc, #408]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 80028c8:	f023 0301 	bic.w	r3, r3, #1
 80028cc:	6213      	str	r3, [r2, #32]
 80028ce:	4b64      	ldr	r3, [pc, #400]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 80028d0:	6a1b      	ldr	r3, [r3, #32]
 80028d2:	4a63      	ldr	r2, [pc, #396]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 80028d4:	f023 0304 	bic.w	r3, r3, #4
 80028d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d015      	beq.n	800290e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028e2:	f7ff fb63 	bl	8001fac <HAL_GetTick>
 80028e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028e8:	e00a      	b.n	8002900 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ea:	f7ff fb5f 	bl	8001fac <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d901      	bls.n	8002900 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e0ab      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002900:	4b57      	ldr	r3, [pc, #348]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 8002902:	6a1b      	ldr	r3, [r3, #32]
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b00      	cmp	r3, #0
 800290a:	d0ee      	beq.n	80028ea <HAL_RCC_OscConfig+0x37e>
 800290c:	e014      	b.n	8002938 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800290e:	f7ff fb4d 	bl	8001fac <HAL_GetTick>
 8002912:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002914:	e00a      	b.n	800292c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002916:	f7ff fb49 	bl	8001fac <HAL_GetTick>
 800291a:	4602      	mov	r2, r0
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	f241 3288 	movw	r2, #5000	; 0x1388
 8002924:	4293      	cmp	r3, r2
 8002926:	d901      	bls.n	800292c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002928:	2303      	movs	r3, #3
 800292a:	e095      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800292c:	4b4c      	ldr	r3, [pc, #304]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d1ee      	bne.n	8002916 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002938:	7dfb      	ldrb	r3, [r7, #23]
 800293a:	2b01      	cmp	r3, #1
 800293c:	d105      	bne.n	800294a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800293e:	4b48      	ldr	r3, [pc, #288]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 8002940:	69db      	ldr	r3, [r3, #28]
 8002942:	4a47      	ldr	r2, [pc, #284]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 8002944:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002948:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	69db      	ldr	r3, [r3, #28]
 800294e:	2b00      	cmp	r3, #0
 8002950:	f000 8081 	beq.w	8002a56 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002954:	4b42      	ldr	r3, [pc, #264]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f003 030c 	and.w	r3, r3, #12
 800295c:	2b08      	cmp	r3, #8
 800295e:	d061      	beq.n	8002a24 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	69db      	ldr	r3, [r3, #28]
 8002964:	2b02      	cmp	r3, #2
 8002966:	d146      	bne.n	80029f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002968:	4b3f      	ldr	r3, [pc, #252]	; (8002a68 <HAL_RCC_OscConfig+0x4fc>)
 800296a:	2200      	movs	r2, #0
 800296c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800296e:	f7ff fb1d 	bl	8001fac <HAL_GetTick>
 8002972:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002974:	e008      	b.n	8002988 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002976:	f7ff fb19 	bl	8001fac <HAL_GetTick>
 800297a:	4602      	mov	r2, r0
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	2b02      	cmp	r3, #2
 8002982:	d901      	bls.n	8002988 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002984:	2303      	movs	r3, #3
 8002986:	e067      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002988:	4b35      	ldr	r3, [pc, #212]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d1f0      	bne.n	8002976 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a1b      	ldr	r3, [r3, #32]
 8002998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800299c:	d108      	bne.n	80029b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800299e:	4b30      	ldr	r3, [pc, #192]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	492d      	ldr	r1, [pc, #180]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 80029ac:	4313      	orrs	r3, r2
 80029ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029b0:	4b2b      	ldr	r3, [pc, #172]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6a19      	ldr	r1, [r3, #32]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c0:	430b      	orrs	r3, r1
 80029c2:	4927      	ldr	r1, [pc, #156]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 80029c4:	4313      	orrs	r3, r2
 80029c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029c8:	4b27      	ldr	r3, [pc, #156]	; (8002a68 <HAL_RCC_OscConfig+0x4fc>)
 80029ca:	2201      	movs	r2, #1
 80029cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ce:	f7ff faed 	bl	8001fac <HAL_GetTick>
 80029d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029d4:	e008      	b.n	80029e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029d6:	f7ff fae9 	bl	8001fac <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e037      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029e8:	4b1d      	ldr	r3, [pc, #116]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d0f0      	beq.n	80029d6 <HAL_RCC_OscConfig+0x46a>
 80029f4:	e02f      	b.n	8002a56 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029f6:	4b1c      	ldr	r3, [pc, #112]	; (8002a68 <HAL_RCC_OscConfig+0x4fc>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029fc:	f7ff fad6 	bl	8001fac <HAL_GetTick>
 8002a00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a04:	f7ff fad2 	bl	8001fac <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e020      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a16:	4b12      	ldr	r3, [pc, #72]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1f0      	bne.n	8002a04 <HAL_RCC_OscConfig+0x498>
 8002a22:	e018      	b.n	8002a56 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	69db      	ldr	r3, [r3, #28]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d101      	bne.n	8002a30 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e013      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a30:	4b0b      	ldr	r3, [pc, #44]	; (8002a60 <HAL_RCC_OscConfig+0x4f4>)
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a1b      	ldr	r3, [r3, #32]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d106      	bne.n	8002a52 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d001      	beq.n	8002a56 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002a56:	2300      	movs	r3, #0
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3718      	adds	r7, #24
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40021000 	.word	0x40021000
 8002a64:	40007000 	.word	0x40007000
 8002a68:	42420060 	.word	0x42420060

08002a6c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d101      	bne.n	8002a80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e0d0      	b.n	8002c22 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a80:	4b6a      	ldr	r3, [pc, #424]	; (8002c2c <HAL_RCC_ClockConfig+0x1c0>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0307 	and.w	r3, r3, #7
 8002a88:	683a      	ldr	r2, [r7, #0]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d910      	bls.n	8002ab0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a8e:	4b67      	ldr	r3, [pc, #412]	; (8002c2c <HAL_RCC_ClockConfig+0x1c0>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f023 0207 	bic.w	r2, r3, #7
 8002a96:	4965      	ldr	r1, [pc, #404]	; (8002c2c <HAL_RCC_ClockConfig+0x1c0>)
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a9e:	4b63      	ldr	r3, [pc, #396]	; (8002c2c <HAL_RCC_ClockConfig+0x1c0>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0307 	and.w	r3, r3, #7
 8002aa6:	683a      	ldr	r2, [r7, #0]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d001      	beq.n	8002ab0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e0b8      	b.n	8002c22 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0302 	and.w	r3, r3, #2
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d020      	beq.n	8002afe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0304 	and.w	r3, r3, #4
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d005      	beq.n	8002ad4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ac8:	4b59      	ldr	r3, [pc, #356]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	4a58      	ldr	r2, [pc, #352]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002ace:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002ad2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0308 	and.w	r3, r3, #8
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d005      	beq.n	8002aec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ae0:	4b53      	ldr	r3, [pc, #332]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	4a52      	ldr	r2, [pc, #328]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002ae6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002aea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002aec:	4b50      	ldr	r3, [pc, #320]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	494d      	ldr	r1, [pc, #308]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002afa:	4313      	orrs	r3, r2
 8002afc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d040      	beq.n	8002b8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d107      	bne.n	8002b22 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b12:	4b47      	ldr	r3, [pc, #284]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d115      	bne.n	8002b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e07f      	b.n	8002c22 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d107      	bne.n	8002b3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b2a:	4b41      	ldr	r3, [pc, #260]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d109      	bne.n	8002b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e073      	b.n	8002c22 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b3a:	4b3d      	ldr	r3, [pc, #244]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e06b      	b.n	8002c22 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b4a:	4b39      	ldr	r3, [pc, #228]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f023 0203 	bic.w	r2, r3, #3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	4936      	ldr	r1, [pc, #216]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b5c:	f7ff fa26 	bl	8001fac <HAL_GetTick>
 8002b60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b62:	e00a      	b.n	8002b7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b64:	f7ff fa22 	bl	8001fac <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d901      	bls.n	8002b7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e053      	b.n	8002c22 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b7a:	4b2d      	ldr	r3, [pc, #180]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f003 020c 	and.w	r2, r3, #12
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d1eb      	bne.n	8002b64 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b8c:	4b27      	ldr	r3, [pc, #156]	; (8002c2c <HAL_RCC_ClockConfig+0x1c0>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0307 	and.w	r3, r3, #7
 8002b94:	683a      	ldr	r2, [r7, #0]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d210      	bcs.n	8002bbc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b9a:	4b24      	ldr	r3, [pc, #144]	; (8002c2c <HAL_RCC_ClockConfig+0x1c0>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f023 0207 	bic.w	r2, r3, #7
 8002ba2:	4922      	ldr	r1, [pc, #136]	; (8002c2c <HAL_RCC_ClockConfig+0x1c0>)
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002baa:	4b20      	ldr	r3, [pc, #128]	; (8002c2c <HAL_RCC_ClockConfig+0x1c0>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0307 	and.w	r3, r3, #7
 8002bb2:	683a      	ldr	r2, [r7, #0]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d001      	beq.n	8002bbc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e032      	b.n	8002c22 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0304 	and.w	r3, r3, #4
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d008      	beq.n	8002bda <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bc8:	4b19      	ldr	r3, [pc, #100]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	4916      	ldr	r1, [pc, #88]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0308 	and.w	r3, r3, #8
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d009      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002be6:	4b12      	ldr	r3, [pc, #72]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	691b      	ldr	r3, [r3, #16]
 8002bf2:	00db      	lsls	r3, r3, #3
 8002bf4:	490e      	ldr	r1, [pc, #56]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bfa:	f000 f821 	bl	8002c40 <HAL_RCC_GetSysClockFreq>
 8002bfe:	4601      	mov	r1, r0
 8002c00:	4b0b      	ldr	r3, [pc, #44]	; (8002c30 <HAL_RCC_ClockConfig+0x1c4>)
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	091b      	lsrs	r3, r3, #4
 8002c06:	f003 030f 	and.w	r3, r3, #15
 8002c0a:	4a0a      	ldr	r2, [pc, #40]	; (8002c34 <HAL_RCC_ClockConfig+0x1c8>)
 8002c0c:	5cd3      	ldrb	r3, [r2, r3]
 8002c0e:	fa21 f303 	lsr.w	r3, r1, r3
 8002c12:	4a09      	ldr	r2, [pc, #36]	; (8002c38 <HAL_RCC_ClockConfig+0x1cc>)
 8002c14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c16:	4b09      	ldr	r3, [pc, #36]	; (8002c3c <HAL_RCC_ClockConfig+0x1d0>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7ff f984 	bl	8001f28 <HAL_InitTick>

  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3710      	adds	r7, #16
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	40022000 	.word	0x40022000
 8002c30:	40021000 	.word	0x40021000
 8002c34:	08005758 	.word	0x08005758
 8002c38:	20000000 	.word	0x20000000
 8002c3c:	20000004 	.word	0x20000004

08002c40 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c40:	b490      	push	{r4, r7}
 8002c42:	b08a      	sub	sp, #40	; 0x28
 8002c44:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002c46:	4b2a      	ldr	r3, [pc, #168]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002c48:	1d3c      	adds	r4, r7, #4
 8002c4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c4c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002c50:	4b28      	ldr	r3, [pc, #160]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002c52:	881b      	ldrh	r3, [r3, #0]
 8002c54:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c56:	2300      	movs	r3, #0
 8002c58:	61fb      	str	r3, [r7, #28]
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	61bb      	str	r3, [r7, #24]
 8002c5e:	2300      	movs	r3, #0
 8002c60:	627b      	str	r3, [r7, #36]	; 0x24
 8002c62:	2300      	movs	r3, #0
 8002c64:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002c66:	2300      	movs	r3, #0
 8002c68:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c6a:	4b23      	ldr	r3, [pc, #140]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	f003 030c 	and.w	r3, r3, #12
 8002c76:	2b04      	cmp	r3, #4
 8002c78:	d002      	beq.n	8002c80 <HAL_RCC_GetSysClockFreq+0x40>
 8002c7a:	2b08      	cmp	r3, #8
 8002c7c:	d003      	beq.n	8002c86 <HAL_RCC_GetSysClockFreq+0x46>
 8002c7e:	e02d      	b.n	8002cdc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c80:	4b1e      	ldr	r3, [pc, #120]	; (8002cfc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c82:	623b      	str	r3, [r7, #32]
      break;
 8002c84:	e02d      	b.n	8002ce2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	0c9b      	lsrs	r3, r3, #18
 8002c8a:	f003 030f 	and.w	r3, r3, #15
 8002c8e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002c92:	4413      	add	r3, r2
 8002c94:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002c98:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d013      	beq.n	8002ccc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ca4:	4b14      	ldr	r3, [pc, #80]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	0c5b      	lsrs	r3, r3, #17
 8002caa:	f003 0301 	and.w	r3, r3, #1
 8002cae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002cb2:	4413      	add	r3, r2
 8002cb4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002cb8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	4a0f      	ldr	r2, [pc, #60]	; (8002cfc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002cbe:	fb02 f203 	mul.w	r2, r2, r3
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc8:	627b      	str	r3, [r7, #36]	; 0x24
 8002cca:	e004      	b.n	8002cd6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	4a0c      	ldr	r2, [pc, #48]	; (8002d00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002cd0:	fb02 f303 	mul.w	r3, r2, r3
 8002cd4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd8:	623b      	str	r3, [r7, #32]
      break;
 8002cda:	e002      	b.n	8002ce2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002cdc:	4b07      	ldr	r3, [pc, #28]	; (8002cfc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002cde:	623b      	str	r3, [r7, #32]
      break;
 8002ce0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ce2:	6a3b      	ldr	r3, [r7, #32]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3728      	adds	r7, #40	; 0x28
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bc90      	pop	{r4, r7}
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	08005744 	.word	0x08005744
 8002cf4:	08005754 	.word	0x08005754
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	007a1200 	.word	0x007a1200
 8002d00:	003d0900 	.word	0x003d0900

08002d04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d08:	4b02      	ldr	r3, [pc, #8]	; (8002d14 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bc80      	pop	{r7}
 8002d12:	4770      	bx	lr
 8002d14:	20000000 	.word	0x20000000

08002d18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d1c:	f7ff fff2 	bl	8002d04 <HAL_RCC_GetHCLKFreq>
 8002d20:	4601      	mov	r1, r0
 8002d22:	4b05      	ldr	r3, [pc, #20]	; (8002d38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	0a1b      	lsrs	r3, r3, #8
 8002d28:	f003 0307 	and.w	r3, r3, #7
 8002d2c:	4a03      	ldr	r2, [pc, #12]	; (8002d3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d2e:	5cd3      	ldrb	r3, [r2, r3]
 8002d30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	40021000 	.word	0x40021000
 8002d3c:	08005768 	.word	0x08005768

08002d40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d44:	f7ff ffde 	bl	8002d04 <HAL_RCC_GetHCLKFreq>
 8002d48:	4601      	mov	r1, r0
 8002d4a:	4b05      	ldr	r3, [pc, #20]	; (8002d60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	0adb      	lsrs	r3, r3, #11
 8002d50:	f003 0307 	and.w	r3, r3, #7
 8002d54:	4a03      	ldr	r2, [pc, #12]	; (8002d64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d56:	5cd3      	ldrb	r3, [r2, r3]
 8002d58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	40021000 	.word	0x40021000
 8002d64:	08005768 	.word	0x08005768

08002d68 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b085      	sub	sp, #20
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d70:	4b0a      	ldr	r3, [pc, #40]	; (8002d9c <RCC_Delay+0x34>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a0a      	ldr	r2, [pc, #40]	; (8002da0 <RCC_Delay+0x38>)
 8002d76:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7a:	0a5b      	lsrs	r3, r3, #9
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	fb02 f303 	mul.w	r3, r2, r3
 8002d82:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002d84:	bf00      	nop
  }
  while (Delay --);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	1e5a      	subs	r2, r3, #1
 8002d8a:	60fa      	str	r2, [r7, #12]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1f9      	bne.n	8002d84 <RCC_Delay+0x1c>
}
 8002d90:	bf00      	nop
 8002d92:	3714      	adds	r7, #20
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bc80      	pop	{r7}
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	20000000 	.word	0x20000000
 8002da0:	10624dd3 	.word	0x10624dd3

08002da4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d101      	bne.n	8002db6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e01d      	b.n	8002df2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d106      	bne.n	8002dd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f7fe ffde 	bl	8001d8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2202      	movs	r2, #2
 8002dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	3304      	adds	r3, #4
 8002de0:	4619      	mov	r1, r3
 8002de2:	4610      	mov	r0, r2
 8002de4:	f000 f8e4 	bl	8002fb0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2201      	movs	r2, #1
 8002dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3708      	adds	r7, #8
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002dfa:	b480      	push	{r7}
 8002dfc:	b085      	sub	sp, #20
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2202      	movs	r2, #2
 8002e06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f003 0307 	and.w	r3, r3, #7
 8002e14:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2b06      	cmp	r3, #6
 8002e1a:	d007      	beq.n	8002e2c <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f042 0201 	orr.w	r2, r2, #1
 8002e2a:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3714      	adds	r7, #20
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bc80      	pop	{r7}
 8002e3e:	4770      	bx	lr

08002e40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d101      	bne.n	8002e58 <HAL_TIM_ConfigClockSource+0x18>
 8002e54:	2302      	movs	r3, #2
 8002e56:	e0a6      	b.n	8002fa6 <HAL_TIM_ConfigClockSource+0x166>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2202      	movs	r2, #2
 8002e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002e76:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e7e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	68fa      	ldr	r2, [r7, #12]
 8002e86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2b40      	cmp	r3, #64	; 0x40
 8002e8e:	d067      	beq.n	8002f60 <HAL_TIM_ConfigClockSource+0x120>
 8002e90:	2b40      	cmp	r3, #64	; 0x40
 8002e92:	d80b      	bhi.n	8002eac <HAL_TIM_ConfigClockSource+0x6c>
 8002e94:	2b10      	cmp	r3, #16
 8002e96:	d073      	beq.n	8002f80 <HAL_TIM_ConfigClockSource+0x140>
 8002e98:	2b10      	cmp	r3, #16
 8002e9a:	d802      	bhi.n	8002ea2 <HAL_TIM_ConfigClockSource+0x62>
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d06f      	beq.n	8002f80 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002ea0:	e078      	b.n	8002f94 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002ea2:	2b20      	cmp	r3, #32
 8002ea4:	d06c      	beq.n	8002f80 <HAL_TIM_ConfigClockSource+0x140>
 8002ea6:	2b30      	cmp	r3, #48	; 0x30
 8002ea8:	d06a      	beq.n	8002f80 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002eaa:	e073      	b.n	8002f94 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002eac:	2b70      	cmp	r3, #112	; 0x70
 8002eae:	d00d      	beq.n	8002ecc <HAL_TIM_ConfigClockSource+0x8c>
 8002eb0:	2b70      	cmp	r3, #112	; 0x70
 8002eb2:	d804      	bhi.n	8002ebe <HAL_TIM_ConfigClockSource+0x7e>
 8002eb4:	2b50      	cmp	r3, #80	; 0x50
 8002eb6:	d033      	beq.n	8002f20 <HAL_TIM_ConfigClockSource+0xe0>
 8002eb8:	2b60      	cmp	r3, #96	; 0x60
 8002eba:	d041      	beq.n	8002f40 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002ebc:	e06a      	b.n	8002f94 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002ebe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ec2:	d066      	beq.n	8002f92 <HAL_TIM_ConfigClockSource+0x152>
 8002ec4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ec8:	d017      	beq.n	8002efa <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002eca:	e063      	b.n	8002f94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6818      	ldr	r0, [r3, #0]
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	6899      	ldr	r1, [r3, #8]
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685a      	ldr	r2, [r3, #4]
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	f000 f941 	bl	8003162 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002eee:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68fa      	ldr	r2, [r7, #12]
 8002ef6:	609a      	str	r2, [r3, #8]
      break;
 8002ef8:	e04c      	b.n	8002f94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6818      	ldr	r0, [r3, #0]
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	6899      	ldr	r1, [r3, #8]
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685a      	ldr	r2, [r3, #4]
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	f000 f92a 	bl	8003162 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	689a      	ldr	r2, [r3, #8]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f1c:	609a      	str	r2, [r3, #8]
      break;
 8002f1e:	e039      	b.n	8002f94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6818      	ldr	r0, [r3, #0]
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	6859      	ldr	r1, [r3, #4]
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	f000 f8a1 	bl	8003074 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2150      	movs	r1, #80	; 0x50
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f000 f8f8 	bl	800312e <TIM_ITRx_SetConfig>
      break;
 8002f3e:	e029      	b.n	8002f94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6818      	ldr	r0, [r3, #0]
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	6859      	ldr	r1, [r3, #4]
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	f000 f8bf 	bl	80030d0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2160      	movs	r1, #96	; 0x60
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f000 f8e8 	bl	800312e <TIM_ITRx_SetConfig>
      break;
 8002f5e:	e019      	b.n	8002f94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6818      	ldr	r0, [r3, #0]
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	6859      	ldr	r1, [r3, #4]
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	f000 f881 	bl	8003074 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2140      	movs	r1, #64	; 0x40
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f000 f8d8 	bl	800312e <TIM_ITRx_SetConfig>
      break;
 8002f7e:	e009      	b.n	8002f94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4619      	mov	r1, r3
 8002f8a:	4610      	mov	r0, r2
 8002f8c:	f000 f8cf 	bl	800312e <TIM_ITRx_SetConfig>
      break;
 8002f90:	e000      	b.n	8002f94 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002f92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
	...

08002fb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b085      	sub	sp, #20
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a29      	ldr	r2, [pc, #164]	; (8003068 <TIM_Base_SetConfig+0xb8>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d00b      	beq.n	8002fe0 <TIM_Base_SetConfig+0x30>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fce:	d007      	beq.n	8002fe0 <TIM_Base_SetConfig+0x30>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	4a26      	ldr	r2, [pc, #152]	; (800306c <TIM_Base_SetConfig+0xbc>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d003      	beq.n	8002fe0 <TIM_Base_SetConfig+0x30>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	4a25      	ldr	r2, [pc, #148]	; (8003070 <TIM_Base_SetConfig+0xc0>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d108      	bne.n	8002ff2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fe6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	68fa      	ldr	r2, [r7, #12]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4a1c      	ldr	r2, [pc, #112]	; (8003068 <TIM_Base_SetConfig+0xb8>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d00b      	beq.n	8003012 <TIM_Base_SetConfig+0x62>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003000:	d007      	beq.n	8003012 <TIM_Base_SetConfig+0x62>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a19      	ldr	r2, [pc, #100]	; (800306c <TIM_Base_SetConfig+0xbc>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d003      	beq.n	8003012 <TIM_Base_SetConfig+0x62>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a18      	ldr	r2, [pc, #96]	; (8003070 <TIM_Base_SetConfig+0xc0>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d108      	bne.n	8003024 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003018:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	68db      	ldr	r3, [r3, #12]
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	4313      	orrs	r3, r2
 8003022:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	4313      	orrs	r3, r2
 8003030:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68fa      	ldr	r2, [r7, #12]
 8003036:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	689a      	ldr	r2, [r3, #8]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	4a07      	ldr	r2, [pc, #28]	; (8003068 <TIM_Base_SetConfig+0xb8>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d103      	bne.n	8003058 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	691a      	ldr	r2, [r3, #16]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2201      	movs	r2, #1
 800305c:	615a      	str	r2, [r3, #20]
}
 800305e:	bf00      	nop
 8003060:	3714      	adds	r7, #20
 8003062:	46bd      	mov	sp, r7
 8003064:	bc80      	pop	{r7}
 8003066:	4770      	bx	lr
 8003068:	40012c00 	.word	0x40012c00
 800306c:	40000400 	.word	0x40000400
 8003070:	40000800 	.word	0x40000800

08003074 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003074:	b480      	push	{r7}
 8003076:	b087      	sub	sp, #28
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	6a1b      	ldr	r3, [r3, #32]
 8003084:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6a1b      	ldr	r3, [r3, #32]
 800308a:	f023 0201 	bic.w	r2, r3, #1
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	699b      	ldr	r3, [r3, #24]
 8003096:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800309e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	011b      	lsls	r3, r3, #4
 80030a4:	693a      	ldr	r2, [r7, #16]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	f023 030a 	bic.w	r3, r3, #10
 80030b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80030b2:	697a      	ldr	r2, [r7, #20]
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	4313      	orrs	r3, r2
 80030b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	693a      	ldr	r2, [r7, #16]
 80030be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	697a      	ldr	r2, [r7, #20]
 80030c4:	621a      	str	r2, [r3, #32]
}
 80030c6:	bf00      	nop
 80030c8:	371c      	adds	r7, #28
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bc80      	pop	{r7}
 80030ce:	4770      	bx	lr

080030d0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b087      	sub	sp, #28
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6a1b      	ldr	r3, [r3, #32]
 80030e0:	f023 0210 	bic.w	r2, r3, #16
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6a1b      	ldr	r3, [r3, #32]
 80030f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80030fa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	031b      	lsls	r3, r3, #12
 8003100:	697a      	ldr	r2, [r7, #20]
 8003102:	4313      	orrs	r3, r2
 8003104:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800310c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	011b      	lsls	r3, r3, #4
 8003112:	693a      	ldr	r2, [r7, #16]
 8003114:	4313      	orrs	r3, r2
 8003116:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	697a      	ldr	r2, [r7, #20]
 800311c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	693a      	ldr	r2, [r7, #16]
 8003122:	621a      	str	r2, [r3, #32]
}
 8003124:	bf00      	nop
 8003126:	371c      	adds	r7, #28
 8003128:	46bd      	mov	sp, r7
 800312a:	bc80      	pop	{r7}
 800312c:	4770      	bx	lr

0800312e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800312e:	b480      	push	{r7}
 8003130:	b085      	sub	sp, #20
 8003132:	af00      	add	r7, sp, #0
 8003134:	6078      	str	r0, [r7, #4]
 8003136:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003144:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	4313      	orrs	r3, r2
 800314c:	f043 0307 	orr.w	r3, r3, #7
 8003150:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	68fa      	ldr	r2, [r7, #12]
 8003156:	609a      	str	r2, [r3, #8]
}
 8003158:	bf00      	nop
 800315a:	3714      	adds	r7, #20
 800315c:	46bd      	mov	sp, r7
 800315e:	bc80      	pop	{r7}
 8003160:	4770      	bx	lr

08003162 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003162:	b480      	push	{r7}
 8003164:	b087      	sub	sp, #28
 8003166:	af00      	add	r7, sp, #0
 8003168:	60f8      	str	r0, [r7, #12]
 800316a:	60b9      	str	r1, [r7, #8]
 800316c:	607a      	str	r2, [r7, #4]
 800316e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800317c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	021a      	lsls	r2, r3, #8
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	431a      	orrs	r2, r3
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	4313      	orrs	r3, r2
 800318a:	697a      	ldr	r2, [r7, #20]
 800318c:	4313      	orrs	r3, r2
 800318e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	697a      	ldr	r2, [r7, #20]
 8003194:	609a      	str	r2, [r3, #8]
}
 8003196:	bf00      	nop
 8003198:	371c      	adds	r7, #28
 800319a:	46bd      	mov	sp, r7
 800319c:	bc80      	pop	{r7}
 800319e:	4770      	bx	lr

080031a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d101      	bne.n	80031b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80031b4:	2302      	movs	r3, #2
 80031b6:	e032      	b.n	800321e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2202      	movs	r2, #2
 80031c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	68fa      	ldr	r2, [r7, #12]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031f0:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	68ba      	ldr	r2, [r7, #8]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	68fa      	ldr	r2, [r7, #12]
 8003202:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800321c:	2300      	movs	r3, #0
}
 800321e:	4618      	mov	r0, r3
 8003220:	3714      	adds	r7, #20
 8003222:	46bd      	mov	sp, r7
 8003224:	bc80      	pop	{r7}
 8003226:	4770      	bx	lr

08003228 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d101      	bne.n	800323a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e03f      	b.n	80032ba <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b00      	cmp	r3, #0
 8003244:	d106      	bne.n	8003254 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f7fe fde4 	bl	8001e1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2224      	movs	r2, #36	; 0x24
 8003258:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	68da      	ldr	r2, [r3, #12]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800326a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f000 f90b 	bl	8003488 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	691a      	ldr	r2, [r3, #16]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003280:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	695a      	ldr	r2, [r3, #20]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003290:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	68da      	ldr	r2, [r3, #12]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2220      	movs	r2, #32
 80032ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2220      	movs	r2, #32
 80032b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3708      	adds	r7, #8
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}

080032c2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032c2:	b580      	push	{r7, lr}
 80032c4:	b088      	sub	sp, #32
 80032c6:	af02      	add	r7, sp, #8
 80032c8:	60f8      	str	r0, [r7, #12]
 80032ca:	60b9      	str	r1, [r7, #8]
 80032cc:	603b      	str	r3, [r7, #0]
 80032ce:	4613      	mov	r3, r2
 80032d0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80032d2:	2300      	movs	r3, #0
 80032d4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	2b20      	cmp	r3, #32
 80032e0:	f040 8083 	bne.w	80033ea <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d002      	beq.n	80032f0 <HAL_UART_Transmit+0x2e>
 80032ea:	88fb      	ldrh	r3, [r7, #6]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d101      	bne.n	80032f4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e07b      	b.n	80033ec <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d101      	bne.n	8003302 <HAL_UART_Transmit+0x40>
 80032fe:	2302      	movs	r3, #2
 8003300:	e074      	b.n	80033ec <HAL_UART_Transmit+0x12a>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2201      	movs	r2, #1
 8003306:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2221      	movs	r2, #33	; 0x21
 8003314:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003318:	f7fe fe48 	bl	8001fac <HAL_GetTick>
 800331c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	88fa      	ldrh	r2, [r7, #6]
 8003322:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	88fa      	ldrh	r2, [r7, #6]
 8003328:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800332a:	e042      	b.n	80033b2 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003330:	b29b      	uxth	r3, r3
 8003332:	3b01      	subs	r3, #1
 8003334:	b29a      	uxth	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003342:	d122      	bne.n	800338a <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	9300      	str	r3, [sp, #0]
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	2200      	movs	r2, #0
 800334c:	2180      	movs	r1, #128	; 0x80
 800334e:	68f8      	ldr	r0, [r7, #12]
 8003350:	f000 f850 	bl	80033f4 <UART_WaitOnFlagUntilTimeout>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e046      	b.n	80033ec <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	881b      	ldrh	r3, [r3, #0]
 8003366:	461a      	mov	r2, r3
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003370:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d103      	bne.n	8003382 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	3302      	adds	r3, #2
 800337e:	60bb      	str	r3, [r7, #8]
 8003380:	e017      	b.n	80033b2 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	3301      	adds	r3, #1
 8003386:	60bb      	str	r3, [r7, #8]
 8003388:	e013      	b.n	80033b2 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	9300      	str	r3, [sp, #0]
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	2200      	movs	r2, #0
 8003392:	2180      	movs	r1, #128	; 0x80
 8003394:	68f8      	ldr	r0, [r7, #12]
 8003396:	f000 f82d 	bl	80033f4 <UART_WaitOnFlagUntilTimeout>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d001      	beq.n	80033a4 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	e023      	b.n	80033ec <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	1c5a      	adds	r2, r3, #1
 80033a8:	60ba      	str	r2, [r7, #8]
 80033aa:	781a      	ldrb	r2, [r3, #0]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d1b7      	bne.n	800332c <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	9300      	str	r3, [sp, #0]
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	2200      	movs	r2, #0
 80033c4:	2140      	movs	r1, #64	; 0x40
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f000 f814 	bl	80033f4 <UART_WaitOnFlagUntilTimeout>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e00a      	b.n	80033ec <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2220      	movs	r2, #32
 80033da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80033e6:	2300      	movs	r3, #0
 80033e8:	e000      	b.n	80033ec <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80033ea:	2302      	movs	r3, #2
  }
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3718      	adds	r7, #24
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	603b      	str	r3, [r7, #0]
 8003400:	4613      	mov	r3, r2
 8003402:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003404:	e02c      	b.n	8003460 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800340c:	d028      	beq.n	8003460 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d007      	beq.n	8003424 <UART_WaitOnFlagUntilTimeout+0x30>
 8003414:	f7fe fdca 	bl	8001fac <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	429a      	cmp	r2, r3
 8003422:	d21d      	bcs.n	8003460 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	68da      	ldr	r2, [r3, #12]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003432:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	695a      	ldr	r2, [r3, #20]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f022 0201 	bic.w	r2, r2, #1
 8003442:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2220      	movs	r2, #32
 8003448:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2220      	movs	r2, #32
 8003450:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e00f      	b.n	8003480 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	4013      	ands	r3, r2
 800346a:	68ba      	ldr	r2, [r7, #8]
 800346c:	429a      	cmp	r2, r3
 800346e:	bf0c      	ite	eq
 8003470:	2301      	moveq	r3, #1
 8003472:	2300      	movne	r3, #0
 8003474:	b2db      	uxtb	r3, r3
 8003476:	461a      	mov	r2, r3
 8003478:	79fb      	ldrb	r3, [r7, #7]
 800347a:	429a      	cmp	r2, r3
 800347c:	d0c3      	beq.n	8003406 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800347e:	2300      	movs	r3, #0
}
 8003480:	4618      	mov	r0, r3
 8003482:	3710      	adds	r7, #16
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}

08003488 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	68da      	ldr	r2, [r3, #12]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	430a      	orrs	r2, r1
 80034a4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	689a      	ldr	r2, [r3, #8]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	431a      	orrs	r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80034c2:	f023 030c 	bic.w	r3, r3, #12
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	6812      	ldr	r2, [r2, #0]
 80034ca:	68f9      	ldr	r1, [r7, #12]
 80034cc:	430b      	orrs	r3, r1
 80034ce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	699a      	ldr	r2, [r3, #24]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	430a      	orrs	r2, r1
 80034e4:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a52      	ldr	r2, [pc, #328]	; (8003634 <UART_SetConfig+0x1ac>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d14e      	bne.n	800358e <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80034f0:	f7ff fc26 	bl	8002d40 <HAL_RCC_GetPCLK2Freq>
 80034f4:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034f6:	68ba      	ldr	r2, [r7, #8]
 80034f8:	4613      	mov	r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	4413      	add	r3, r2
 80034fe:	009a      	lsls	r2, r3, #2
 8003500:	441a      	add	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	fbb2 f3f3 	udiv	r3, r2, r3
 800350c:	4a4a      	ldr	r2, [pc, #296]	; (8003638 <UART_SetConfig+0x1b0>)
 800350e:	fba2 2303 	umull	r2, r3, r2, r3
 8003512:	095b      	lsrs	r3, r3, #5
 8003514:	0119      	lsls	r1, r3, #4
 8003516:	68ba      	ldr	r2, [r7, #8]
 8003518:	4613      	mov	r3, r2
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	4413      	add	r3, r2
 800351e:	009a      	lsls	r2, r3, #2
 8003520:	441a      	add	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	fbb2 f2f3 	udiv	r2, r2, r3
 800352c:	4b42      	ldr	r3, [pc, #264]	; (8003638 <UART_SetConfig+0x1b0>)
 800352e:	fba3 0302 	umull	r0, r3, r3, r2
 8003532:	095b      	lsrs	r3, r3, #5
 8003534:	2064      	movs	r0, #100	; 0x64
 8003536:	fb00 f303 	mul.w	r3, r0, r3
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	011b      	lsls	r3, r3, #4
 800353e:	3332      	adds	r3, #50	; 0x32
 8003540:	4a3d      	ldr	r2, [pc, #244]	; (8003638 <UART_SetConfig+0x1b0>)
 8003542:	fba2 2303 	umull	r2, r3, r2, r3
 8003546:	095b      	lsrs	r3, r3, #5
 8003548:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800354c:	4419      	add	r1, r3
 800354e:	68ba      	ldr	r2, [r7, #8]
 8003550:	4613      	mov	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	4413      	add	r3, r2
 8003556:	009a      	lsls	r2, r3, #2
 8003558:	441a      	add	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	fbb2 f2f3 	udiv	r2, r2, r3
 8003564:	4b34      	ldr	r3, [pc, #208]	; (8003638 <UART_SetConfig+0x1b0>)
 8003566:	fba3 0302 	umull	r0, r3, r3, r2
 800356a:	095b      	lsrs	r3, r3, #5
 800356c:	2064      	movs	r0, #100	; 0x64
 800356e:	fb00 f303 	mul.w	r3, r0, r3
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	011b      	lsls	r3, r3, #4
 8003576:	3332      	adds	r3, #50	; 0x32
 8003578:	4a2f      	ldr	r2, [pc, #188]	; (8003638 <UART_SetConfig+0x1b0>)
 800357a:	fba2 2303 	umull	r2, r3, r2, r3
 800357e:	095b      	lsrs	r3, r3, #5
 8003580:	f003 020f 	and.w	r2, r3, #15
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	440a      	add	r2, r1
 800358a:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800358c:	e04d      	b.n	800362a <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800358e:	f7ff fbc3 	bl	8002d18 <HAL_RCC_GetPCLK1Freq>
 8003592:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003594:	68ba      	ldr	r2, [r7, #8]
 8003596:	4613      	mov	r3, r2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	4413      	add	r3, r2
 800359c:	009a      	lsls	r2, r3, #2
 800359e:	441a      	add	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035aa:	4a23      	ldr	r2, [pc, #140]	; (8003638 <UART_SetConfig+0x1b0>)
 80035ac:	fba2 2303 	umull	r2, r3, r2, r3
 80035b0:	095b      	lsrs	r3, r3, #5
 80035b2:	0119      	lsls	r1, r3, #4
 80035b4:	68ba      	ldr	r2, [r7, #8]
 80035b6:	4613      	mov	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	4413      	add	r3, r2
 80035bc:	009a      	lsls	r2, r3, #2
 80035be:	441a      	add	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80035ca:	4b1b      	ldr	r3, [pc, #108]	; (8003638 <UART_SetConfig+0x1b0>)
 80035cc:	fba3 0302 	umull	r0, r3, r3, r2
 80035d0:	095b      	lsrs	r3, r3, #5
 80035d2:	2064      	movs	r0, #100	; 0x64
 80035d4:	fb00 f303 	mul.w	r3, r0, r3
 80035d8:	1ad3      	subs	r3, r2, r3
 80035da:	011b      	lsls	r3, r3, #4
 80035dc:	3332      	adds	r3, #50	; 0x32
 80035de:	4a16      	ldr	r2, [pc, #88]	; (8003638 <UART_SetConfig+0x1b0>)
 80035e0:	fba2 2303 	umull	r2, r3, r2, r3
 80035e4:	095b      	lsrs	r3, r3, #5
 80035e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035ea:	4419      	add	r1, r3
 80035ec:	68ba      	ldr	r2, [r7, #8]
 80035ee:	4613      	mov	r3, r2
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	4413      	add	r3, r2
 80035f4:	009a      	lsls	r2, r3, #2
 80035f6:	441a      	add	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8003602:	4b0d      	ldr	r3, [pc, #52]	; (8003638 <UART_SetConfig+0x1b0>)
 8003604:	fba3 0302 	umull	r0, r3, r3, r2
 8003608:	095b      	lsrs	r3, r3, #5
 800360a:	2064      	movs	r0, #100	; 0x64
 800360c:	fb00 f303 	mul.w	r3, r0, r3
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	011b      	lsls	r3, r3, #4
 8003614:	3332      	adds	r3, #50	; 0x32
 8003616:	4a08      	ldr	r2, [pc, #32]	; (8003638 <UART_SetConfig+0x1b0>)
 8003618:	fba2 2303 	umull	r2, r3, r2, r3
 800361c:	095b      	lsrs	r3, r3, #5
 800361e:	f003 020f 	and.w	r2, r3, #15
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	440a      	add	r2, r1
 8003628:	609a      	str	r2, [r3, #8]
}
 800362a:	bf00      	nop
 800362c:	3710      	adds	r7, #16
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	40013800 	.word	0x40013800
 8003638:	51eb851f 	.word	0x51eb851f

0800363c <__errno>:
 800363c:	4b01      	ldr	r3, [pc, #4]	; (8003644 <__errno+0x8>)
 800363e:	6818      	ldr	r0, [r3, #0]
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	2000000c 	.word	0x2000000c

08003648 <__libc_init_array>:
 8003648:	b570      	push	{r4, r5, r6, lr}
 800364a:	2500      	movs	r5, #0
 800364c:	4e0c      	ldr	r6, [pc, #48]	; (8003680 <__libc_init_array+0x38>)
 800364e:	4c0d      	ldr	r4, [pc, #52]	; (8003684 <__libc_init_array+0x3c>)
 8003650:	1ba4      	subs	r4, r4, r6
 8003652:	10a4      	asrs	r4, r4, #2
 8003654:	42a5      	cmp	r5, r4
 8003656:	d109      	bne.n	800366c <__libc_init_array+0x24>
 8003658:	f002 f860 	bl	800571c <_init>
 800365c:	2500      	movs	r5, #0
 800365e:	4e0a      	ldr	r6, [pc, #40]	; (8003688 <__libc_init_array+0x40>)
 8003660:	4c0a      	ldr	r4, [pc, #40]	; (800368c <__libc_init_array+0x44>)
 8003662:	1ba4      	subs	r4, r4, r6
 8003664:	10a4      	asrs	r4, r4, #2
 8003666:	42a5      	cmp	r5, r4
 8003668:	d105      	bne.n	8003676 <__libc_init_array+0x2e>
 800366a:	bd70      	pop	{r4, r5, r6, pc}
 800366c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003670:	4798      	blx	r3
 8003672:	3501      	adds	r5, #1
 8003674:	e7ee      	b.n	8003654 <__libc_init_array+0xc>
 8003676:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800367a:	4798      	blx	r3
 800367c:	3501      	adds	r5, #1
 800367e:	e7f2      	b.n	8003666 <__libc_init_array+0x1e>
 8003680:	080059d0 	.word	0x080059d0
 8003684:	080059d0 	.word	0x080059d0
 8003688:	080059d0 	.word	0x080059d0
 800368c:	080059d4 	.word	0x080059d4

08003690 <memset>:
 8003690:	4603      	mov	r3, r0
 8003692:	4402      	add	r2, r0
 8003694:	4293      	cmp	r3, r2
 8003696:	d100      	bne.n	800369a <memset+0xa>
 8003698:	4770      	bx	lr
 800369a:	f803 1b01 	strb.w	r1, [r3], #1
 800369e:	e7f9      	b.n	8003694 <memset+0x4>

080036a0 <__cvt>:
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036a6:	461e      	mov	r6, r3
 80036a8:	bfbb      	ittet	lt
 80036aa:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80036ae:	461e      	movlt	r6, r3
 80036b0:	2300      	movge	r3, #0
 80036b2:	232d      	movlt	r3, #45	; 0x2d
 80036b4:	b088      	sub	sp, #32
 80036b6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80036b8:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 80036bc:	f027 0720 	bic.w	r7, r7, #32
 80036c0:	2f46      	cmp	r7, #70	; 0x46
 80036c2:	4614      	mov	r4, r2
 80036c4:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80036c6:	700b      	strb	r3, [r1, #0]
 80036c8:	d004      	beq.n	80036d4 <__cvt+0x34>
 80036ca:	2f45      	cmp	r7, #69	; 0x45
 80036cc:	d100      	bne.n	80036d0 <__cvt+0x30>
 80036ce:	3501      	adds	r5, #1
 80036d0:	2302      	movs	r3, #2
 80036d2:	e000      	b.n	80036d6 <__cvt+0x36>
 80036d4:	2303      	movs	r3, #3
 80036d6:	aa07      	add	r2, sp, #28
 80036d8:	9204      	str	r2, [sp, #16]
 80036da:	aa06      	add	r2, sp, #24
 80036dc:	e9cd a202 	strd	sl, r2, [sp, #8]
 80036e0:	e9cd 3500 	strd	r3, r5, [sp]
 80036e4:	4622      	mov	r2, r4
 80036e6:	4633      	mov	r3, r6
 80036e8:	f000 fcda 	bl	80040a0 <_dtoa_r>
 80036ec:	2f47      	cmp	r7, #71	; 0x47
 80036ee:	4680      	mov	r8, r0
 80036f0:	d102      	bne.n	80036f8 <__cvt+0x58>
 80036f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80036f4:	07db      	lsls	r3, r3, #31
 80036f6:	d526      	bpl.n	8003746 <__cvt+0xa6>
 80036f8:	2f46      	cmp	r7, #70	; 0x46
 80036fa:	eb08 0905 	add.w	r9, r8, r5
 80036fe:	d111      	bne.n	8003724 <__cvt+0x84>
 8003700:	f898 3000 	ldrb.w	r3, [r8]
 8003704:	2b30      	cmp	r3, #48	; 0x30
 8003706:	d10a      	bne.n	800371e <__cvt+0x7e>
 8003708:	2200      	movs	r2, #0
 800370a:	2300      	movs	r3, #0
 800370c:	4620      	mov	r0, r4
 800370e:	4631      	mov	r1, r6
 8003710:	f7fd f94a 	bl	80009a8 <__aeabi_dcmpeq>
 8003714:	b918      	cbnz	r0, 800371e <__cvt+0x7e>
 8003716:	f1c5 0501 	rsb	r5, r5, #1
 800371a:	f8ca 5000 	str.w	r5, [sl]
 800371e:	f8da 3000 	ldr.w	r3, [sl]
 8003722:	4499      	add	r9, r3
 8003724:	2200      	movs	r2, #0
 8003726:	2300      	movs	r3, #0
 8003728:	4620      	mov	r0, r4
 800372a:	4631      	mov	r1, r6
 800372c:	f7fd f93c 	bl	80009a8 <__aeabi_dcmpeq>
 8003730:	b938      	cbnz	r0, 8003742 <__cvt+0xa2>
 8003732:	2230      	movs	r2, #48	; 0x30
 8003734:	9b07      	ldr	r3, [sp, #28]
 8003736:	454b      	cmp	r3, r9
 8003738:	d205      	bcs.n	8003746 <__cvt+0xa6>
 800373a:	1c59      	adds	r1, r3, #1
 800373c:	9107      	str	r1, [sp, #28]
 800373e:	701a      	strb	r2, [r3, #0]
 8003740:	e7f8      	b.n	8003734 <__cvt+0x94>
 8003742:	f8cd 901c 	str.w	r9, [sp, #28]
 8003746:	4640      	mov	r0, r8
 8003748:	9b07      	ldr	r3, [sp, #28]
 800374a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800374c:	eba3 0308 	sub.w	r3, r3, r8
 8003750:	6013      	str	r3, [r2, #0]
 8003752:	b008      	add	sp, #32
 8003754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003758 <__exponent>:
 8003758:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800375a:	2900      	cmp	r1, #0
 800375c:	bfb4      	ite	lt
 800375e:	232d      	movlt	r3, #45	; 0x2d
 8003760:	232b      	movge	r3, #43	; 0x2b
 8003762:	4604      	mov	r4, r0
 8003764:	bfb8      	it	lt
 8003766:	4249      	neglt	r1, r1
 8003768:	2909      	cmp	r1, #9
 800376a:	f804 2b02 	strb.w	r2, [r4], #2
 800376e:	7043      	strb	r3, [r0, #1]
 8003770:	dd21      	ble.n	80037b6 <__exponent+0x5e>
 8003772:	f10d 0307 	add.w	r3, sp, #7
 8003776:	461f      	mov	r7, r3
 8003778:	260a      	movs	r6, #10
 800377a:	fb91 f5f6 	sdiv	r5, r1, r6
 800377e:	fb06 1115 	mls	r1, r6, r5, r1
 8003782:	2d09      	cmp	r5, #9
 8003784:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8003788:	f803 1c01 	strb.w	r1, [r3, #-1]
 800378c:	f103 32ff 	add.w	r2, r3, #4294967295
 8003790:	4629      	mov	r1, r5
 8003792:	dc09      	bgt.n	80037a8 <__exponent+0x50>
 8003794:	3130      	adds	r1, #48	; 0x30
 8003796:	3b02      	subs	r3, #2
 8003798:	f802 1c01 	strb.w	r1, [r2, #-1]
 800379c:	42bb      	cmp	r3, r7
 800379e:	4622      	mov	r2, r4
 80037a0:	d304      	bcc.n	80037ac <__exponent+0x54>
 80037a2:	1a10      	subs	r0, r2, r0
 80037a4:	b003      	add	sp, #12
 80037a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037a8:	4613      	mov	r3, r2
 80037aa:	e7e6      	b.n	800377a <__exponent+0x22>
 80037ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80037b0:	f804 2b01 	strb.w	r2, [r4], #1
 80037b4:	e7f2      	b.n	800379c <__exponent+0x44>
 80037b6:	2330      	movs	r3, #48	; 0x30
 80037b8:	4419      	add	r1, r3
 80037ba:	7083      	strb	r3, [r0, #2]
 80037bc:	1d02      	adds	r2, r0, #4
 80037be:	70c1      	strb	r1, [r0, #3]
 80037c0:	e7ef      	b.n	80037a2 <__exponent+0x4a>
	...

080037c4 <_printf_float>:
 80037c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037c8:	b091      	sub	sp, #68	; 0x44
 80037ca:	460c      	mov	r4, r1
 80037cc:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80037ce:	4693      	mov	fp, r2
 80037d0:	461e      	mov	r6, r3
 80037d2:	4605      	mov	r5, r0
 80037d4:	f001 fa18 	bl	8004c08 <_localeconv_r>
 80037d8:	6803      	ldr	r3, [r0, #0]
 80037da:	4618      	mov	r0, r3
 80037dc:	9309      	str	r3, [sp, #36]	; 0x24
 80037de:	f7fc fcb7 	bl	8000150 <strlen>
 80037e2:	2300      	movs	r3, #0
 80037e4:	930e      	str	r3, [sp, #56]	; 0x38
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	900a      	str	r0, [sp, #40]	; 0x28
 80037ea:	3307      	adds	r3, #7
 80037ec:	f023 0307 	bic.w	r3, r3, #7
 80037f0:	f103 0208 	add.w	r2, r3, #8
 80037f4:	f894 8018 	ldrb.w	r8, [r4, #24]
 80037f8:	f8d4 a000 	ldr.w	sl, [r4]
 80037fc:	603a      	str	r2, [r7, #0]
 80037fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003802:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003806:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800380a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800380e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003810:	f04f 32ff 	mov.w	r2, #4294967295
 8003814:	4ba6      	ldr	r3, [pc, #664]	; (8003ab0 <_printf_float+0x2ec>)
 8003816:	4638      	mov	r0, r7
 8003818:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800381a:	f7fd f8f7 	bl	8000a0c <__aeabi_dcmpun>
 800381e:	bb68      	cbnz	r0, 800387c <_printf_float+0xb8>
 8003820:	f04f 32ff 	mov.w	r2, #4294967295
 8003824:	4ba2      	ldr	r3, [pc, #648]	; (8003ab0 <_printf_float+0x2ec>)
 8003826:	4638      	mov	r0, r7
 8003828:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800382a:	f7fd f8d1 	bl	80009d0 <__aeabi_dcmple>
 800382e:	bb28      	cbnz	r0, 800387c <_printf_float+0xb8>
 8003830:	2200      	movs	r2, #0
 8003832:	2300      	movs	r3, #0
 8003834:	4638      	mov	r0, r7
 8003836:	4649      	mov	r1, r9
 8003838:	f7fd f8c0 	bl	80009bc <__aeabi_dcmplt>
 800383c:	b110      	cbz	r0, 8003844 <_printf_float+0x80>
 800383e:	232d      	movs	r3, #45	; 0x2d
 8003840:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003844:	4f9b      	ldr	r7, [pc, #620]	; (8003ab4 <_printf_float+0x2f0>)
 8003846:	4b9c      	ldr	r3, [pc, #624]	; (8003ab8 <_printf_float+0x2f4>)
 8003848:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800384c:	bf98      	it	ls
 800384e:	461f      	movls	r7, r3
 8003850:	2303      	movs	r3, #3
 8003852:	f04f 0900 	mov.w	r9, #0
 8003856:	6123      	str	r3, [r4, #16]
 8003858:	f02a 0304 	bic.w	r3, sl, #4
 800385c:	6023      	str	r3, [r4, #0]
 800385e:	9600      	str	r6, [sp, #0]
 8003860:	465b      	mov	r3, fp
 8003862:	aa0f      	add	r2, sp, #60	; 0x3c
 8003864:	4621      	mov	r1, r4
 8003866:	4628      	mov	r0, r5
 8003868:	f000 f9e2 	bl	8003c30 <_printf_common>
 800386c:	3001      	adds	r0, #1
 800386e:	f040 8090 	bne.w	8003992 <_printf_float+0x1ce>
 8003872:	f04f 30ff 	mov.w	r0, #4294967295
 8003876:	b011      	add	sp, #68	; 0x44
 8003878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800387c:	463a      	mov	r2, r7
 800387e:	464b      	mov	r3, r9
 8003880:	4638      	mov	r0, r7
 8003882:	4649      	mov	r1, r9
 8003884:	f7fd f8c2 	bl	8000a0c <__aeabi_dcmpun>
 8003888:	b110      	cbz	r0, 8003890 <_printf_float+0xcc>
 800388a:	4f8c      	ldr	r7, [pc, #560]	; (8003abc <_printf_float+0x2f8>)
 800388c:	4b8c      	ldr	r3, [pc, #560]	; (8003ac0 <_printf_float+0x2fc>)
 800388e:	e7db      	b.n	8003848 <_printf_float+0x84>
 8003890:	6863      	ldr	r3, [r4, #4]
 8003892:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8003896:	1c59      	adds	r1, r3, #1
 8003898:	a80d      	add	r0, sp, #52	; 0x34
 800389a:	a90e      	add	r1, sp, #56	; 0x38
 800389c:	d140      	bne.n	8003920 <_printf_float+0x15c>
 800389e:	2306      	movs	r3, #6
 80038a0:	6063      	str	r3, [r4, #4]
 80038a2:	f04f 0c00 	mov.w	ip, #0
 80038a6:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 80038aa:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80038ae:	6863      	ldr	r3, [r4, #4]
 80038b0:	6022      	str	r2, [r4, #0]
 80038b2:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80038b6:	9300      	str	r3, [sp, #0]
 80038b8:	463a      	mov	r2, r7
 80038ba:	464b      	mov	r3, r9
 80038bc:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80038c0:	4628      	mov	r0, r5
 80038c2:	f7ff feed 	bl	80036a0 <__cvt>
 80038c6:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 80038ca:	2b47      	cmp	r3, #71	; 0x47
 80038cc:	4607      	mov	r7, r0
 80038ce:	d109      	bne.n	80038e4 <_printf_float+0x120>
 80038d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80038d2:	1cd8      	adds	r0, r3, #3
 80038d4:	db02      	blt.n	80038dc <_printf_float+0x118>
 80038d6:	6862      	ldr	r2, [r4, #4]
 80038d8:	4293      	cmp	r3, r2
 80038da:	dd47      	ble.n	800396c <_printf_float+0x1a8>
 80038dc:	f1a8 0802 	sub.w	r8, r8, #2
 80038e0:	fa5f f888 	uxtb.w	r8, r8
 80038e4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80038e8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80038ea:	d824      	bhi.n	8003936 <_printf_float+0x172>
 80038ec:	3901      	subs	r1, #1
 80038ee:	4642      	mov	r2, r8
 80038f0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80038f4:	910d      	str	r1, [sp, #52]	; 0x34
 80038f6:	f7ff ff2f 	bl	8003758 <__exponent>
 80038fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80038fc:	4681      	mov	r9, r0
 80038fe:	1813      	adds	r3, r2, r0
 8003900:	2a01      	cmp	r2, #1
 8003902:	6123      	str	r3, [r4, #16]
 8003904:	dc02      	bgt.n	800390c <_printf_float+0x148>
 8003906:	6822      	ldr	r2, [r4, #0]
 8003908:	07d1      	lsls	r1, r2, #31
 800390a:	d501      	bpl.n	8003910 <_printf_float+0x14c>
 800390c:	3301      	adds	r3, #1
 800390e:	6123      	str	r3, [r4, #16]
 8003910:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003914:	2b00      	cmp	r3, #0
 8003916:	d0a2      	beq.n	800385e <_printf_float+0x9a>
 8003918:	232d      	movs	r3, #45	; 0x2d
 800391a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800391e:	e79e      	b.n	800385e <_printf_float+0x9a>
 8003920:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8003924:	f000 816e 	beq.w	8003c04 <_printf_float+0x440>
 8003928:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800392c:	d1b9      	bne.n	80038a2 <_printf_float+0xde>
 800392e:	2b00      	cmp	r3, #0
 8003930:	d1b7      	bne.n	80038a2 <_printf_float+0xde>
 8003932:	2301      	movs	r3, #1
 8003934:	e7b4      	b.n	80038a0 <_printf_float+0xdc>
 8003936:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800393a:	d119      	bne.n	8003970 <_printf_float+0x1ac>
 800393c:	2900      	cmp	r1, #0
 800393e:	6863      	ldr	r3, [r4, #4]
 8003940:	dd0c      	ble.n	800395c <_printf_float+0x198>
 8003942:	6121      	str	r1, [r4, #16]
 8003944:	b913      	cbnz	r3, 800394c <_printf_float+0x188>
 8003946:	6822      	ldr	r2, [r4, #0]
 8003948:	07d2      	lsls	r2, r2, #31
 800394a:	d502      	bpl.n	8003952 <_printf_float+0x18e>
 800394c:	3301      	adds	r3, #1
 800394e:	440b      	add	r3, r1
 8003950:	6123      	str	r3, [r4, #16]
 8003952:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003954:	f04f 0900 	mov.w	r9, #0
 8003958:	65a3      	str	r3, [r4, #88]	; 0x58
 800395a:	e7d9      	b.n	8003910 <_printf_float+0x14c>
 800395c:	b913      	cbnz	r3, 8003964 <_printf_float+0x1a0>
 800395e:	6822      	ldr	r2, [r4, #0]
 8003960:	07d0      	lsls	r0, r2, #31
 8003962:	d501      	bpl.n	8003968 <_printf_float+0x1a4>
 8003964:	3302      	adds	r3, #2
 8003966:	e7f3      	b.n	8003950 <_printf_float+0x18c>
 8003968:	2301      	movs	r3, #1
 800396a:	e7f1      	b.n	8003950 <_printf_float+0x18c>
 800396c:	f04f 0867 	mov.w	r8, #103	; 0x67
 8003970:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8003974:	4293      	cmp	r3, r2
 8003976:	db05      	blt.n	8003984 <_printf_float+0x1c0>
 8003978:	6822      	ldr	r2, [r4, #0]
 800397a:	6123      	str	r3, [r4, #16]
 800397c:	07d1      	lsls	r1, r2, #31
 800397e:	d5e8      	bpl.n	8003952 <_printf_float+0x18e>
 8003980:	3301      	adds	r3, #1
 8003982:	e7e5      	b.n	8003950 <_printf_float+0x18c>
 8003984:	2b00      	cmp	r3, #0
 8003986:	bfcc      	ite	gt
 8003988:	2301      	movgt	r3, #1
 800398a:	f1c3 0302 	rsble	r3, r3, #2
 800398e:	4413      	add	r3, r2
 8003990:	e7de      	b.n	8003950 <_printf_float+0x18c>
 8003992:	6823      	ldr	r3, [r4, #0]
 8003994:	055a      	lsls	r2, r3, #21
 8003996:	d407      	bmi.n	80039a8 <_printf_float+0x1e4>
 8003998:	6923      	ldr	r3, [r4, #16]
 800399a:	463a      	mov	r2, r7
 800399c:	4659      	mov	r1, fp
 800399e:	4628      	mov	r0, r5
 80039a0:	47b0      	blx	r6
 80039a2:	3001      	adds	r0, #1
 80039a4:	d129      	bne.n	80039fa <_printf_float+0x236>
 80039a6:	e764      	b.n	8003872 <_printf_float+0xae>
 80039a8:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80039ac:	f240 80d7 	bls.w	8003b5e <_printf_float+0x39a>
 80039b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80039b4:	2200      	movs	r2, #0
 80039b6:	2300      	movs	r3, #0
 80039b8:	f7fc fff6 	bl	80009a8 <__aeabi_dcmpeq>
 80039bc:	b388      	cbz	r0, 8003a22 <_printf_float+0x25e>
 80039be:	2301      	movs	r3, #1
 80039c0:	4a40      	ldr	r2, [pc, #256]	; (8003ac4 <_printf_float+0x300>)
 80039c2:	4659      	mov	r1, fp
 80039c4:	4628      	mov	r0, r5
 80039c6:	47b0      	blx	r6
 80039c8:	3001      	adds	r0, #1
 80039ca:	f43f af52 	beq.w	8003872 <_printf_float+0xae>
 80039ce:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80039d2:	429a      	cmp	r2, r3
 80039d4:	db02      	blt.n	80039dc <_printf_float+0x218>
 80039d6:	6823      	ldr	r3, [r4, #0]
 80039d8:	07d8      	lsls	r0, r3, #31
 80039da:	d50e      	bpl.n	80039fa <_printf_float+0x236>
 80039dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80039e0:	4659      	mov	r1, fp
 80039e2:	4628      	mov	r0, r5
 80039e4:	47b0      	blx	r6
 80039e6:	3001      	adds	r0, #1
 80039e8:	f43f af43 	beq.w	8003872 <_printf_float+0xae>
 80039ec:	2700      	movs	r7, #0
 80039ee:	f104 081a 	add.w	r8, r4, #26
 80039f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80039f4:	3b01      	subs	r3, #1
 80039f6:	42bb      	cmp	r3, r7
 80039f8:	dc09      	bgt.n	8003a0e <_printf_float+0x24a>
 80039fa:	6823      	ldr	r3, [r4, #0]
 80039fc:	079f      	lsls	r7, r3, #30
 80039fe:	f100 80fd 	bmi.w	8003bfc <_printf_float+0x438>
 8003a02:	68e0      	ldr	r0, [r4, #12]
 8003a04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003a06:	4298      	cmp	r0, r3
 8003a08:	bfb8      	it	lt
 8003a0a:	4618      	movlt	r0, r3
 8003a0c:	e733      	b.n	8003876 <_printf_float+0xb2>
 8003a0e:	2301      	movs	r3, #1
 8003a10:	4642      	mov	r2, r8
 8003a12:	4659      	mov	r1, fp
 8003a14:	4628      	mov	r0, r5
 8003a16:	47b0      	blx	r6
 8003a18:	3001      	adds	r0, #1
 8003a1a:	f43f af2a 	beq.w	8003872 <_printf_float+0xae>
 8003a1e:	3701      	adds	r7, #1
 8003a20:	e7e7      	b.n	80039f2 <_printf_float+0x22e>
 8003a22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	dc2b      	bgt.n	8003a80 <_printf_float+0x2bc>
 8003a28:	2301      	movs	r3, #1
 8003a2a:	4a26      	ldr	r2, [pc, #152]	; (8003ac4 <_printf_float+0x300>)
 8003a2c:	4659      	mov	r1, fp
 8003a2e:	4628      	mov	r0, r5
 8003a30:	47b0      	blx	r6
 8003a32:	3001      	adds	r0, #1
 8003a34:	f43f af1d 	beq.w	8003872 <_printf_float+0xae>
 8003a38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a3a:	b923      	cbnz	r3, 8003a46 <_printf_float+0x282>
 8003a3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a3e:	b913      	cbnz	r3, 8003a46 <_printf_float+0x282>
 8003a40:	6823      	ldr	r3, [r4, #0]
 8003a42:	07d9      	lsls	r1, r3, #31
 8003a44:	d5d9      	bpl.n	80039fa <_printf_float+0x236>
 8003a46:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a4a:	4659      	mov	r1, fp
 8003a4c:	4628      	mov	r0, r5
 8003a4e:	47b0      	blx	r6
 8003a50:	3001      	adds	r0, #1
 8003a52:	f43f af0e 	beq.w	8003872 <_printf_float+0xae>
 8003a56:	f04f 0800 	mov.w	r8, #0
 8003a5a:	f104 091a 	add.w	r9, r4, #26
 8003a5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a60:	425b      	negs	r3, r3
 8003a62:	4543      	cmp	r3, r8
 8003a64:	dc01      	bgt.n	8003a6a <_printf_float+0x2a6>
 8003a66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a68:	e797      	b.n	800399a <_printf_float+0x1d6>
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	464a      	mov	r2, r9
 8003a6e:	4659      	mov	r1, fp
 8003a70:	4628      	mov	r0, r5
 8003a72:	47b0      	blx	r6
 8003a74:	3001      	adds	r0, #1
 8003a76:	f43f aefc 	beq.w	8003872 <_printf_float+0xae>
 8003a7a:	f108 0801 	add.w	r8, r8, #1
 8003a7e:	e7ee      	b.n	8003a5e <_printf_float+0x29a>
 8003a80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a82:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003a84:	429a      	cmp	r2, r3
 8003a86:	bfa8      	it	ge
 8003a88:	461a      	movge	r2, r3
 8003a8a:	2a00      	cmp	r2, #0
 8003a8c:	4690      	mov	r8, r2
 8003a8e:	dd07      	ble.n	8003aa0 <_printf_float+0x2dc>
 8003a90:	4613      	mov	r3, r2
 8003a92:	4659      	mov	r1, fp
 8003a94:	463a      	mov	r2, r7
 8003a96:	4628      	mov	r0, r5
 8003a98:	47b0      	blx	r6
 8003a9a:	3001      	adds	r0, #1
 8003a9c:	f43f aee9 	beq.w	8003872 <_printf_float+0xae>
 8003aa0:	f104 031a 	add.w	r3, r4, #26
 8003aa4:	f04f 0a00 	mov.w	sl, #0
 8003aa8:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8003aac:	930b      	str	r3, [sp, #44]	; 0x2c
 8003aae:	e015      	b.n	8003adc <_printf_float+0x318>
 8003ab0:	7fefffff 	.word	0x7fefffff
 8003ab4:	08005774 	.word	0x08005774
 8003ab8:	08005770 	.word	0x08005770
 8003abc:	0800577c 	.word	0x0800577c
 8003ac0:	08005778 	.word	0x08005778
 8003ac4:	08005780 	.word	0x08005780
 8003ac8:	2301      	movs	r3, #1
 8003aca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003acc:	4659      	mov	r1, fp
 8003ace:	4628      	mov	r0, r5
 8003ad0:	47b0      	blx	r6
 8003ad2:	3001      	adds	r0, #1
 8003ad4:	f43f aecd 	beq.w	8003872 <_printf_float+0xae>
 8003ad8:	f10a 0a01 	add.w	sl, sl, #1
 8003adc:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8003ae0:	eba9 0308 	sub.w	r3, r9, r8
 8003ae4:	4553      	cmp	r3, sl
 8003ae6:	dcef      	bgt.n	8003ac8 <_printf_float+0x304>
 8003ae8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003aec:	429a      	cmp	r2, r3
 8003aee:	444f      	add	r7, r9
 8003af0:	db14      	blt.n	8003b1c <_printf_float+0x358>
 8003af2:	6823      	ldr	r3, [r4, #0]
 8003af4:	07da      	lsls	r2, r3, #31
 8003af6:	d411      	bmi.n	8003b1c <_printf_float+0x358>
 8003af8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003afa:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003afc:	eba3 0209 	sub.w	r2, r3, r9
 8003b00:	eba3 0901 	sub.w	r9, r3, r1
 8003b04:	4591      	cmp	r9, r2
 8003b06:	bfa8      	it	ge
 8003b08:	4691      	movge	r9, r2
 8003b0a:	f1b9 0f00 	cmp.w	r9, #0
 8003b0e:	dc0d      	bgt.n	8003b2c <_printf_float+0x368>
 8003b10:	2700      	movs	r7, #0
 8003b12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003b16:	f104 081a 	add.w	r8, r4, #26
 8003b1a:	e018      	b.n	8003b4e <_printf_float+0x38a>
 8003b1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b20:	4659      	mov	r1, fp
 8003b22:	4628      	mov	r0, r5
 8003b24:	47b0      	blx	r6
 8003b26:	3001      	adds	r0, #1
 8003b28:	d1e6      	bne.n	8003af8 <_printf_float+0x334>
 8003b2a:	e6a2      	b.n	8003872 <_printf_float+0xae>
 8003b2c:	464b      	mov	r3, r9
 8003b2e:	463a      	mov	r2, r7
 8003b30:	4659      	mov	r1, fp
 8003b32:	4628      	mov	r0, r5
 8003b34:	47b0      	blx	r6
 8003b36:	3001      	adds	r0, #1
 8003b38:	d1ea      	bne.n	8003b10 <_printf_float+0x34c>
 8003b3a:	e69a      	b.n	8003872 <_printf_float+0xae>
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	4642      	mov	r2, r8
 8003b40:	4659      	mov	r1, fp
 8003b42:	4628      	mov	r0, r5
 8003b44:	47b0      	blx	r6
 8003b46:	3001      	adds	r0, #1
 8003b48:	f43f ae93 	beq.w	8003872 <_printf_float+0xae>
 8003b4c:	3701      	adds	r7, #1
 8003b4e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003b52:	1a9b      	subs	r3, r3, r2
 8003b54:	eba3 0309 	sub.w	r3, r3, r9
 8003b58:	42bb      	cmp	r3, r7
 8003b5a:	dcef      	bgt.n	8003b3c <_printf_float+0x378>
 8003b5c:	e74d      	b.n	80039fa <_printf_float+0x236>
 8003b5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003b60:	2a01      	cmp	r2, #1
 8003b62:	dc01      	bgt.n	8003b68 <_printf_float+0x3a4>
 8003b64:	07db      	lsls	r3, r3, #31
 8003b66:	d538      	bpl.n	8003bda <_printf_float+0x416>
 8003b68:	2301      	movs	r3, #1
 8003b6a:	463a      	mov	r2, r7
 8003b6c:	4659      	mov	r1, fp
 8003b6e:	4628      	mov	r0, r5
 8003b70:	47b0      	blx	r6
 8003b72:	3001      	adds	r0, #1
 8003b74:	f43f ae7d 	beq.w	8003872 <_printf_float+0xae>
 8003b78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b7c:	4659      	mov	r1, fp
 8003b7e:	4628      	mov	r0, r5
 8003b80:	47b0      	blx	r6
 8003b82:	3001      	adds	r0, #1
 8003b84:	f107 0701 	add.w	r7, r7, #1
 8003b88:	f43f ae73 	beq.w	8003872 <_printf_float+0xae>
 8003b8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003b90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b92:	2200      	movs	r2, #0
 8003b94:	f103 38ff 	add.w	r8, r3, #4294967295
 8003b98:	2300      	movs	r3, #0
 8003b9a:	f7fc ff05 	bl	80009a8 <__aeabi_dcmpeq>
 8003b9e:	b9c0      	cbnz	r0, 8003bd2 <_printf_float+0x40e>
 8003ba0:	4643      	mov	r3, r8
 8003ba2:	463a      	mov	r2, r7
 8003ba4:	4659      	mov	r1, fp
 8003ba6:	4628      	mov	r0, r5
 8003ba8:	47b0      	blx	r6
 8003baa:	3001      	adds	r0, #1
 8003bac:	d10d      	bne.n	8003bca <_printf_float+0x406>
 8003bae:	e660      	b.n	8003872 <_printf_float+0xae>
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	4642      	mov	r2, r8
 8003bb4:	4659      	mov	r1, fp
 8003bb6:	4628      	mov	r0, r5
 8003bb8:	47b0      	blx	r6
 8003bba:	3001      	adds	r0, #1
 8003bbc:	f43f ae59 	beq.w	8003872 <_printf_float+0xae>
 8003bc0:	3701      	adds	r7, #1
 8003bc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	42bb      	cmp	r3, r7
 8003bc8:	dcf2      	bgt.n	8003bb0 <_printf_float+0x3ec>
 8003bca:	464b      	mov	r3, r9
 8003bcc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003bd0:	e6e4      	b.n	800399c <_printf_float+0x1d8>
 8003bd2:	2700      	movs	r7, #0
 8003bd4:	f104 081a 	add.w	r8, r4, #26
 8003bd8:	e7f3      	b.n	8003bc2 <_printf_float+0x3fe>
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e7e1      	b.n	8003ba2 <_printf_float+0x3de>
 8003bde:	2301      	movs	r3, #1
 8003be0:	4642      	mov	r2, r8
 8003be2:	4659      	mov	r1, fp
 8003be4:	4628      	mov	r0, r5
 8003be6:	47b0      	blx	r6
 8003be8:	3001      	adds	r0, #1
 8003bea:	f43f ae42 	beq.w	8003872 <_printf_float+0xae>
 8003bee:	3701      	adds	r7, #1
 8003bf0:	68e3      	ldr	r3, [r4, #12]
 8003bf2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003bf4:	1a9b      	subs	r3, r3, r2
 8003bf6:	42bb      	cmp	r3, r7
 8003bf8:	dcf1      	bgt.n	8003bde <_printf_float+0x41a>
 8003bfa:	e702      	b.n	8003a02 <_printf_float+0x23e>
 8003bfc:	2700      	movs	r7, #0
 8003bfe:	f104 0819 	add.w	r8, r4, #25
 8003c02:	e7f5      	b.n	8003bf0 <_printf_float+0x42c>
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	f43f ae94 	beq.w	8003932 <_printf_float+0x16e>
 8003c0a:	f04f 0c00 	mov.w	ip, #0
 8003c0e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8003c12:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8003c16:	6022      	str	r2, [r4, #0]
 8003c18:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8003c1c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8003c20:	9300      	str	r3, [sp, #0]
 8003c22:	463a      	mov	r2, r7
 8003c24:	464b      	mov	r3, r9
 8003c26:	4628      	mov	r0, r5
 8003c28:	f7ff fd3a 	bl	80036a0 <__cvt>
 8003c2c:	4607      	mov	r7, r0
 8003c2e:	e64f      	b.n	80038d0 <_printf_float+0x10c>

08003c30 <_printf_common>:
 8003c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c34:	4691      	mov	r9, r2
 8003c36:	461f      	mov	r7, r3
 8003c38:	688a      	ldr	r2, [r1, #8]
 8003c3a:	690b      	ldr	r3, [r1, #16]
 8003c3c:	4606      	mov	r6, r0
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	bfb8      	it	lt
 8003c42:	4613      	movlt	r3, r2
 8003c44:	f8c9 3000 	str.w	r3, [r9]
 8003c48:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003c4c:	460c      	mov	r4, r1
 8003c4e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003c52:	b112      	cbz	r2, 8003c5a <_printf_common+0x2a>
 8003c54:	3301      	adds	r3, #1
 8003c56:	f8c9 3000 	str.w	r3, [r9]
 8003c5a:	6823      	ldr	r3, [r4, #0]
 8003c5c:	0699      	lsls	r1, r3, #26
 8003c5e:	bf42      	ittt	mi
 8003c60:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003c64:	3302      	addmi	r3, #2
 8003c66:	f8c9 3000 	strmi.w	r3, [r9]
 8003c6a:	6825      	ldr	r5, [r4, #0]
 8003c6c:	f015 0506 	ands.w	r5, r5, #6
 8003c70:	d107      	bne.n	8003c82 <_printf_common+0x52>
 8003c72:	f104 0a19 	add.w	sl, r4, #25
 8003c76:	68e3      	ldr	r3, [r4, #12]
 8003c78:	f8d9 2000 	ldr.w	r2, [r9]
 8003c7c:	1a9b      	subs	r3, r3, r2
 8003c7e:	42ab      	cmp	r3, r5
 8003c80:	dc29      	bgt.n	8003cd6 <_printf_common+0xa6>
 8003c82:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003c86:	6822      	ldr	r2, [r4, #0]
 8003c88:	3300      	adds	r3, #0
 8003c8a:	bf18      	it	ne
 8003c8c:	2301      	movne	r3, #1
 8003c8e:	0692      	lsls	r2, r2, #26
 8003c90:	d42e      	bmi.n	8003cf0 <_printf_common+0xc0>
 8003c92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c96:	4639      	mov	r1, r7
 8003c98:	4630      	mov	r0, r6
 8003c9a:	47c0      	blx	r8
 8003c9c:	3001      	adds	r0, #1
 8003c9e:	d021      	beq.n	8003ce4 <_printf_common+0xb4>
 8003ca0:	6823      	ldr	r3, [r4, #0]
 8003ca2:	68e5      	ldr	r5, [r4, #12]
 8003ca4:	f003 0306 	and.w	r3, r3, #6
 8003ca8:	2b04      	cmp	r3, #4
 8003caa:	bf18      	it	ne
 8003cac:	2500      	movne	r5, #0
 8003cae:	f8d9 2000 	ldr.w	r2, [r9]
 8003cb2:	f04f 0900 	mov.w	r9, #0
 8003cb6:	bf08      	it	eq
 8003cb8:	1aad      	subeq	r5, r5, r2
 8003cba:	68a3      	ldr	r3, [r4, #8]
 8003cbc:	6922      	ldr	r2, [r4, #16]
 8003cbe:	bf08      	it	eq
 8003cc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	bfc4      	itt	gt
 8003cc8:	1a9b      	subgt	r3, r3, r2
 8003cca:	18ed      	addgt	r5, r5, r3
 8003ccc:	341a      	adds	r4, #26
 8003cce:	454d      	cmp	r5, r9
 8003cd0:	d11a      	bne.n	8003d08 <_printf_common+0xd8>
 8003cd2:	2000      	movs	r0, #0
 8003cd4:	e008      	b.n	8003ce8 <_printf_common+0xb8>
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	4652      	mov	r2, sl
 8003cda:	4639      	mov	r1, r7
 8003cdc:	4630      	mov	r0, r6
 8003cde:	47c0      	blx	r8
 8003ce0:	3001      	adds	r0, #1
 8003ce2:	d103      	bne.n	8003cec <_printf_common+0xbc>
 8003ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cec:	3501      	adds	r5, #1
 8003cee:	e7c2      	b.n	8003c76 <_printf_common+0x46>
 8003cf0:	2030      	movs	r0, #48	; 0x30
 8003cf2:	18e1      	adds	r1, r4, r3
 8003cf4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003cf8:	1c5a      	adds	r2, r3, #1
 8003cfa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003cfe:	4422      	add	r2, r4
 8003d00:	3302      	adds	r3, #2
 8003d02:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003d06:	e7c4      	b.n	8003c92 <_printf_common+0x62>
 8003d08:	2301      	movs	r3, #1
 8003d0a:	4622      	mov	r2, r4
 8003d0c:	4639      	mov	r1, r7
 8003d0e:	4630      	mov	r0, r6
 8003d10:	47c0      	blx	r8
 8003d12:	3001      	adds	r0, #1
 8003d14:	d0e6      	beq.n	8003ce4 <_printf_common+0xb4>
 8003d16:	f109 0901 	add.w	r9, r9, #1
 8003d1a:	e7d8      	b.n	8003cce <_printf_common+0x9e>

08003d1c <_printf_i>:
 8003d1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003d20:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003d24:	460c      	mov	r4, r1
 8003d26:	7e09      	ldrb	r1, [r1, #24]
 8003d28:	b085      	sub	sp, #20
 8003d2a:	296e      	cmp	r1, #110	; 0x6e
 8003d2c:	4617      	mov	r7, r2
 8003d2e:	4606      	mov	r6, r0
 8003d30:	4698      	mov	r8, r3
 8003d32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003d34:	f000 80b3 	beq.w	8003e9e <_printf_i+0x182>
 8003d38:	d822      	bhi.n	8003d80 <_printf_i+0x64>
 8003d3a:	2963      	cmp	r1, #99	; 0x63
 8003d3c:	d036      	beq.n	8003dac <_printf_i+0x90>
 8003d3e:	d80a      	bhi.n	8003d56 <_printf_i+0x3a>
 8003d40:	2900      	cmp	r1, #0
 8003d42:	f000 80b9 	beq.w	8003eb8 <_printf_i+0x19c>
 8003d46:	2958      	cmp	r1, #88	; 0x58
 8003d48:	f000 8083 	beq.w	8003e52 <_printf_i+0x136>
 8003d4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d50:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003d54:	e032      	b.n	8003dbc <_printf_i+0xa0>
 8003d56:	2964      	cmp	r1, #100	; 0x64
 8003d58:	d001      	beq.n	8003d5e <_printf_i+0x42>
 8003d5a:	2969      	cmp	r1, #105	; 0x69
 8003d5c:	d1f6      	bne.n	8003d4c <_printf_i+0x30>
 8003d5e:	6820      	ldr	r0, [r4, #0]
 8003d60:	6813      	ldr	r3, [r2, #0]
 8003d62:	0605      	lsls	r5, r0, #24
 8003d64:	f103 0104 	add.w	r1, r3, #4
 8003d68:	d52a      	bpl.n	8003dc0 <_printf_i+0xa4>
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	6011      	str	r1, [r2, #0]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	da03      	bge.n	8003d7a <_printf_i+0x5e>
 8003d72:	222d      	movs	r2, #45	; 0x2d
 8003d74:	425b      	negs	r3, r3
 8003d76:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003d7a:	486f      	ldr	r0, [pc, #444]	; (8003f38 <_printf_i+0x21c>)
 8003d7c:	220a      	movs	r2, #10
 8003d7e:	e039      	b.n	8003df4 <_printf_i+0xd8>
 8003d80:	2973      	cmp	r1, #115	; 0x73
 8003d82:	f000 809d 	beq.w	8003ec0 <_printf_i+0x1a4>
 8003d86:	d808      	bhi.n	8003d9a <_printf_i+0x7e>
 8003d88:	296f      	cmp	r1, #111	; 0x6f
 8003d8a:	d020      	beq.n	8003dce <_printf_i+0xb2>
 8003d8c:	2970      	cmp	r1, #112	; 0x70
 8003d8e:	d1dd      	bne.n	8003d4c <_printf_i+0x30>
 8003d90:	6823      	ldr	r3, [r4, #0]
 8003d92:	f043 0320 	orr.w	r3, r3, #32
 8003d96:	6023      	str	r3, [r4, #0]
 8003d98:	e003      	b.n	8003da2 <_printf_i+0x86>
 8003d9a:	2975      	cmp	r1, #117	; 0x75
 8003d9c:	d017      	beq.n	8003dce <_printf_i+0xb2>
 8003d9e:	2978      	cmp	r1, #120	; 0x78
 8003da0:	d1d4      	bne.n	8003d4c <_printf_i+0x30>
 8003da2:	2378      	movs	r3, #120	; 0x78
 8003da4:	4865      	ldr	r0, [pc, #404]	; (8003f3c <_printf_i+0x220>)
 8003da6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003daa:	e055      	b.n	8003e58 <_printf_i+0x13c>
 8003dac:	6813      	ldr	r3, [r2, #0]
 8003dae:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003db2:	1d19      	adds	r1, r3, #4
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	6011      	str	r1, [r2, #0]
 8003db8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e08c      	b.n	8003eda <_printf_i+0x1be>
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003dc6:	6011      	str	r1, [r2, #0]
 8003dc8:	bf18      	it	ne
 8003dca:	b21b      	sxthne	r3, r3
 8003dcc:	e7cf      	b.n	8003d6e <_printf_i+0x52>
 8003dce:	6813      	ldr	r3, [r2, #0]
 8003dd0:	6825      	ldr	r5, [r4, #0]
 8003dd2:	1d18      	adds	r0, r3, #4
 8003dd4:	6010      	str	r0, [r2, #0]
 8003dd6:	0628      	lsls	r0, r5, #24
 8003dd8:	d501      	bpl.n	8003dde <_printf_i+0xc2>
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	e002      	b.n	8003de4 <_printf_i+0xc8>
 8003dde:	0668      	lsls	r0, r5, #25
 8003de0:	d5fb      	bpl.n	8003dda <_printf_i+0xbe>
 8003de2:	881b      	ldrh	r3, [r3, #0]
 8003de4:	296f      	cmp	r1, #111	; 0x6f
 8003de6:	bf14      	ite	ne
 8003de8:	220a      	movne	r2, #10
 8003dea:	2208      	moveq	r2, #8
 8003dec:	4852      	ldr	r0, [pc, #328]	; (8003f38 <_printf_i+0x21c>)
 8003dee:	2100      	movs	r1, #0
 8003df0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003df4:	6865      	ldr	r5, [r4, #4]
 8003df6:	2d00      	cmp	r5, #0
 8003df8:	60a5      	str	r5, [r4, #8]
 8003dfa:	f2c0 8095 	blt.w	8003f28 <_printf_i+0x20c>
 8003dfe:	6821      	ldr	r1, [r4, #0]
 8003e00:	f021 0104 	bic.w	r1, r1, #4
 8003e04:	6021      	str	r1, [r4, #0]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d13d      	bne.n	8003e86 <_printf_i+0x16a>
 8003e0a:	2d00      	cmp	r5, #0
 8003e0c:	f040 808e 	bne.w	8003f2c <_printf_i+0x210>
 8003e10:	4665      	mov	r5, ip
 8003e12:	2a08      	cmp	r2, #8
 8003e14:	d10b      	bne.n	8003e2e <_printf_i+0x112>
 8003e16:	6823      	ldr	r3, [r4, #0]
 8003e18:	07db      	lsls	r3, r3, #31
 8003e1a:	d508      	bpl.n	8003e2e <_printf_i+0x112>
 8003e1c:	6923      	ldr	r3, [r4, #16]
 8003e1e:	6862      	ldr	r2, [r4, #4]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	bfde      	ittt	le
 8003e24:	2330      	movle	r3, #48	; 0x30
 8003e26:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003e2a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003e2e:	ebac 0305 	sub.w	r3, ip, r5
 8003e32:	6123      	str	r3, [r4, #16]
 8003e34:	f8cd 8000 	str.w	r8, [sp]
 8003e38:	463b      	mov	r3, r7
 8003e3a:	aa03      	add	r2, sp, #12
 8003e3c:	4621      	mov	r1, r4
 8003e3e:	4630      	mov	r0, r6
 8003e40:	f7ff fef6 	bl	8003c30 <_printf_common>
 8003e44:	3001      	adds	r0, #1
 8003e46:	d14d      	bne.n	8003ee4 <_printf_i+0x1c8>
 8003e48:	f04f 30ff 	mov.w	r0, #4294967295
 8003e4c:	b005      	add	sp, #20
 8003e4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003e52:	4839      	ldr	r0, [pc, #228]	; (8003f38 <_printf_i+0x21c>)
 8003e54:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003e58:	6813      	ldr	r3, [r2, #0]
 8003e5a:	6821      	ldr	r1, [r4, #0]
 8003e5c:	1d1d      	adds	r5, r3, #4
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	6015      	str	r5, [r2, #0]
 8003e62:	060a      	lsls	r2, r1, #24
 8003e64:	d50b      	bpl.n	8003e7e <_printf_i+0x162>
 8003e66:	07ca      	lsls	r2, r1, #31
 8003e68:	bf44      	itt	mi
 8003e6a:	f041 0120 	orrmi.w	r1, r1, #32
 8003e6e:	6021      	strmi	r1, [r4, #0]
 8003e70:	b91b      	cbnz	r3, 8003e7a <_printf_i+0x15e>
 8003e72:	6822      	ldr	r2, [r4, #0]
 8003e74:	f022 0220 	bic.w	r2, r2, #32
 8003e78:	6022      	str	r2, [r4, #0]
 8003e7a:	2210      	movs	r2, #16
 8003e7c:	e7b7      	b.n	8003dee <_printf_i+0xd2>
 8003e7e:	064d      	lsls	r5, r1, #25
 8003e80:	bf48      	it	mi
 8003e82:	b29b      	uxthmi	r3, r3
 8003e84:	e7ef      	b.n	8003e66 <_printf_i+0x14a>
 8003e86:	4665      	mov	r5, ip
 8003e88:	fbb3 f1f2 	udiv	r1, r3, r2
 8003e8c:	fb02 3311 	mls	r3, r2, r1, r3
 8003e90:	5cc3      	ldrb	r3, [r0, r3]
 8003e92:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003e96:	460b      	mov	r3, r1
 8003e98:	2900      	cmp	r1, #0
 8003e9a:	d1f5      	bne.n	8003e88 <_printf_i+0x16c>
 8003e9c:	e7b9      	b.n	8003e12 <_printf_i+0xf6>
 8003e9e:	6813      	ldr	r3, [r2, #0]
 8003ea0:	6825      	ldr	r5, [r4, #0]
 8003ea2:	1d18      	adds	r0, r3, #4
 8003ea4:	6961      	ldr	r1, [r4, #20]
 8003ea6:	6010      	str	r0, [r2, #0]
 8003ea8:	0628      	lsls	r0, r5, #24
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	d501      	bpl.n	8003eb2 <_printf_i+0x196>
 8003eae:	6019      	str	r1, [r3, #0]
 8003eb0:	e002      	b.n	8003eb8 <_printf_i+0x19c>
 8003eb2:	066a      	lsls	r2, r5, #25
 8003eb4:	d5fb      	bpl.n	8003eae <_printf_i+0x192>
 8003eb6:	8019      	strh	r1, [r3, #0]
 8003eb8:	2300      	movs	r3, #0
 8003eba:	4665      	mov	r5, ip
 8003ebc:	6123      	str	r3, [r4, #16]
 8003ebe:	e7b9      	b.n	8003e34 <_printf_i+0x118>
 8003ec0:	6813      	ldr	r3, [r2, #0]
 8003ec2:	1d19      	adds	r1, r3, #4
 8003ec4:	6011      	str	r1, [r2, #0]
 8003ec6:	681d      	ldr	r5, [r3, #0]
 8003ec8:	6862      	ldr	r2, [r4, #4]
 8003eca:	2100      	movs	r1, #0
 8003ecc:	4628      	mov	r0, r5
 8003ece:	f000 feb1 	bl	8004c34 <memchr>
 8003ed2:	b108      	cbz	r0, 8003ed8 <_printf_i+0x1bc>
 8003ed4:	1b40      	subs	r0, r0, r5
 8003ed6:	6060      	str	r0, [r4, #4]
 8003ed8:	6863      	ldr	r3, [r4, #4]
 8003eda:	6123      	str	r3, [r4, #16]
 8003edc:	2300      	movs	r3, #0
 8003ede:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ee2:	e7a7      	b.n	8003e34 <_printf_i+0x118>
 8003ee4:	6923      	ldr	r3, [r4, #16]
 8003ee6:	462a      	mov	r2, r5
 8003ee8:	4639      	mov	r1, r7
 8003eea:	4630      	mov	r0, r6
 8003eec:	47c0      	blx	r8
 8003eee:	3001      	adds	r0, #1
 8003ef0:	d0aa      	beq.n	8003e48 <_printf_i+0x12c>
 8003ef2:	6823      	ldr	r3, [r4, #0]
 8003ef4:	079b      	lsls	r3, r3, #30
 8003ef6:	d413      	bmi.n	8003f20 <_printf_i+0x204>
 8003ef8:	68e0      	ldr	r0, [r4, #12]
 8003efa:	9b03      	ldr	r3, [sp, #12]
 8003efc:	4298      	cmp	r0, r3
 8003efe:	bfb8      	it	lt
 8003f00:	4618      	movlt	r0, r3
 8003f02:	e7a3      	b.n	8003e4c <_printf_i+0x130>
 8003f04:	2301      	movs	r3, #1
 8003f06:	464a      	mov	r2, r9
 8003f08:	4639      	mov	r1, r7
 8003f0a:	4630      	mov	r0, r6
 8003f0c:	47c0      	blx	r8
 8003f0e:	3001      	adds	r0, #1
 8003f10:	d09a      	beq.n	8003e48 <_printf_i+0x12c>
 8003f12:	3501      	adds	r5, #1
 8003f14:	68e3      	ldr	r3, [r4, #12]
 8003f16:	9a03      	ldr	r2, [sp, #12]
 8003f18:	1a9b      	subs	r3, r3, r2
 8003f1a:	42ab      	cmp	r3, r5
 8003f1c:	dcf2      	bgt.n	8003f04 <_printf_i+0x1e8>
 8003f1e:	e7eb      	b.n	8003ef8 <_printf_i+0x1dc>
 8003f20:	2500      	movs	r5, #0
 8003f22:	f104 0919 	add.w	r9, r4, #25
 8003f26:	e7f5      	b.n	8003f14 <_printf_i+0x1f8>
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d1ac      	bne.n	8003e86 <_printf_i+0x16a>
 8003f2c:	7803      	ldrb	r3, [r0, #0]
 8003f2e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f32:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f36:	e76c      	b.n	8003e12 <_printf_i+0xf6>
 8003f38:	08005782 	.word	0x08005782
 8003f3c:	08005793 	.word	0x08005793

08003f40 <siprintf>:
 8003f40:	b40e      	push	{r1, r2, r3}
 8003f42:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003f46:	b500      	push	{lr}
 8003f48:	b09c      	sub	sp, #112	; 0x70
 8003f4a:	ab1d      	add	r3, sp, #116	; 0x74
 8003f4c:	9002      	str	r0, [sp, #8]
 8003f4e:	9006      	str	r0, [sp, #24]
 8003f50:	9107      	str	r1, [sp, #28]
 8003f52:	9104      	str	r1, [sp, #16]
 8003f54:	4808      	ldr	r0, [pc, #32]	; (8003f78 <siprintf+0x38>)
 8003f56:	4909      	ldr	r1, [pc, #36]	; (8003f7c <siprintf+0x3c>)
 8003f58:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f5c:	9105      	str	r1, [sp, #20]
 8003f5e:	6800      	ldr	r0, [r0, #0]
 8003f60:	a902      	add	r1, sp, #8
 8003f62:	9301      	str	r3, [sp, #4]
 8003f64:	f001 fa6a 	bl	800543c <_svfiprintf_r>
 8003f68:	2200      	movs	r2, #0
 8003f6a:	9b02      	ldr	r3, [sp, #8]
 8003f6c:	701a      	strb	r2, [r3, #0]
 8003f6e:	b01c      	add	sp, #112	; 0x70
 8003f70:	f85d eb04 	ldr.w	lr, [sp], #4
 8003f74:	b003      	add	sp, #12
 8003f76:	4770      	bx	lr
 8003f78:	2000000c 	.word	0x2000000c
 8003f7c:	ffff0208 	.word	0xffff0208

08003f80 <quorem>:
 8003f80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f84:	6903      	ldr	r3, [r0, #16]
 8003f86:	690c      	ldr	r4, [r1, #16]
 8003f88:	4680      	mov	r8, r0
 8003f8a:	42a3      	cmp	r3, r4
 8003f8c:	f2c0 8084 	blt.w	8004098 <quorem+0x118>
 8003f90:	3c01      	subs	r4, #1
 8003f92:	f101 0714 	add.w	r7, r1, #20
 8003f96:	f100 0614 	add.w	r6, r0, #20
 8003f9a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8003f9e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003fa2:	3501      	adds	r5, #1
 8003fa4:	fbb0 f5f5 	udiv	r5, r0, r5
 8003fa8:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8003fac:	eb06 030c 	add.w	r3, r6, ip
 8003fb0:	eb07 090c 	add.w	r9, r7, ip
 8003fb4:	9301      	str	r3, [sp, #4]
 8003fb6:	b39d      	cbz	r5, 8004020 <quorem+0xa0>
 8003fb8:	f04f 0a00 	mov.w	sl, #0
 8003fbc:	4638      	mov	r0, r7
 8003fbe:	46b6      	mov	lr, r6
 8003fc0:	46d3      	mov	fp, sl
 8003fc2:	f850 2b04 	ldr.w	r2, [r0], #4
 8003fc6:	b293      	uxth	r3, r2
 8003fc8:	fb05 a303 	mla	r3, r5, r3, sl
 8003fcc:	0c12      	lsrs	r2, r2, #16
 8003fce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003fd2:	fb05 a202 	mla	r2, r5, r2, sl
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	ebab 0303 	sub.w	r3, fp, r3
 8003fdc:	f8de b000 	ldr.w	fp, [lr]
 8003fe0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003fe4:	fa1f fb8b 	uxth.w	fp, fp
 8003fe8:	445b      	add	r3, fp
 8003fea:	fa1f fb82 	uxth.w	fp, r2
 8003fee:	f8de 2000 	ldr.w	r2, [lr]
 8003ff2:	4581      	cmp	r9, r0
 8003ff4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003ff8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004002:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004006:	f84e 3b04 	str.w	r3, [lr], #4
 800400a:	d2da      	bcs.n	8003fc2 <quorem+0x42>
 800400c:	f856 300c 	ldr.w	r3, [r6, ip]
 8004010:	b933      	cbnz	r3, 8004020 <quorem+0xa0>
 8004012:	9b01      	ldr	r3, [sp, #4]
 8004014:	3b04      	subs	r3, #4
 8004016:	429e      	cmp	r6, r3
 8004018:	461a      	mov	r2, r3
 800401a:	d331      	bcc.n	8004080 <quorem+0x100>
 800401c:	f8c8 4010 	str.w	r4, [r8, #16]
 8004020:	4640      	mov	r0, r8
 8004022:	f001 f835 	bl	8005090 <__mcmp>
 8004026:	2800      	cmp	r0, #0
 8004028:	db26      	blt.n	8004078 <quorem+0xf8>
 800402a:	4630      	mov	r0, r6
 800402c:	f04f 0c00 	mov.w	ip, #0
 8004030:	3501      	adds	r5, #1
 8004032:	f857 1b04 	ldr.w	r1, [r7], #4
 8004036:	f8d0 e000 	ldr.w	lr, [r0]
 800403a:	b28b      	uxth	r3, r1
 800403c:	ebac 0303 	sub.w	r3, ip, r3
 8004040:	fa1f f28e 	uxth.w	r2, lr
 8004044:	4413      	add	r3, r2
 8004046:	0c0a      	lsrs	r2, r1, #16
 8004048:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800404c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004050:	b29b      	uxth	r3, r3
 8004052:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004056:	45b9      	cmp	r9, r7
 8004058:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800405c:	f840 3b04 	str.w	r3, [r0], #4
 8004060:	d2e7      	bcs.n	8004032 <quorem+0xb2>
 8004062:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004066:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800406a:	b92a      	cbnz	r2, 8004078 <quorem+0xf8>
 800406c:	3b04      	subs	r3, #4
 800406e:	429e      	cmp	r6, r3
 8004070:	461a      	mov	r2, r3
 8004072:	d30b      	bcc.n	800408c <quorem+0x10c>
 8004074:	f8c8 4010 	str.w	r4, [r8, #16]
 8004078:	4628      	mov	r0, r5
 800407a:	b003      	add	sp, #12
 800407c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004080:	6812      	ldr	r2, [r2, #0]
 8004082:	3b04      	subs	r3, #4
 8004084:	2a00      	cmp	r2, #0
 8004086:	d1c9      	bne.n	800401c <quorem+0x9c>
 8004088:	3c01      	subs	r4, #1
 800408a:	e7c4      	b.n	8004016 <quorem+0x96>
 800408c:	6812      	ldr	r2, [r2, #0]
 800408e:	3b04      	subs	r3, #4
 8004090:	2a00      	cmp	r2, #0
 8004092:	d1ef      	bne.n	8004074 <quorem+0xf4>
 8004094:	3c01      	subs	r4, #1
 8004096:	e7ea      	b.n	800406e <quorem+0xee>
 8004098:	2000      	movs	r0, #0
 800409a:	e7ee      	b.n	800407a <quorem+0xfa>
 800409c:	0000      	movs	r0, r0
	...

080040a0 <_dtoa_r>:
 80040a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040a4:	4616      	mov	r6, r2
 80040a6:	461f      	mov	r7, r3
 80040a8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80040aa:	b095      	sub	sp, #84	; 0x54
 80040ac:	4604      	mov	r4, r0
 80040ae:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 80040b2:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80040b6:	b93d      	cbnz	r5, 80040c8 <_dtoa_r+0x28>
 80040b8:	2010      	movs	r0, #16
 80040ba:	f000 fdb3 	bl	8004c24 <malloc>
 80040be:	6260      	str	r0, [r4, #36]	; 0x24
 80040c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80040c4:	6005      	str	r5, [r0, #0]
 80040c6:	60c5      	str	r5, [r0, #12]
 80040c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80040ca:	6819      	ldr	r1, [r3, #0]
 80040cc:	b151      	cbz	r1, 80040e4 <_dtoa_r+0x44>
 80040ce:	685a      	ldr	r2, [r3, #4]
 80040d0:	2301      	movs	r3, #1
 80040d2:	4093      	lsls	r3, r2
 80040d4:	604a      	str	r2, [r1, #4]
 80040d6:	608b      	str	r3, [r1, #8]
 80040d8:	4620      	mov	r0, r4
 80040da:	f000 fdf8 	bl	8004cce <_Bfree>
 80040de:	2200      	movs	r2, #0
 80040e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80040e2:	601a      	str	r2, [r3, #0]
 80040e4:	1e3b      	subs	r3, r7, #0
 80040e6:	bfaf      	iteee	ge
 80040e8:	2300      	movge	r3, #0
 80040ea:	2201      	movlt	r2, #1
 80040ec:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80040f0:	9303      	strlt	r3, [sp, #12]
 80040f2:	bfac      	ite	ge
 80040f4:	f8c8 3000 	strge.w	r3, [r8]
 80040f8:	f8c8 2000 	strlt.w	r2, [r8]
 80040fc:	4bae      	ldr	r3, [pc, #696]	; (80043b8 <_dtoa_r+0x318>)
 80040fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004102:	ea33 0308 	bics.w	r3, r3, r8
 8004106:	d11b      	bne.n	8004140 <_dtoa_r+0xa0>
 8004108:	f242 730f 	movw	r3, #9999	; 0x270f
 800410c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800410e:	6013      	str	r3, [r2, #0]
 8004110:	9b02      	ldr	r3, [sp, #8]
 8004112:	b923      	cbnz	r3, 800411e <_dtoa_r+0x7e>
 8004114:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004118:	2800      	cmp	r0, #0
 800411a:	f000 8545 	beq.w	8004ba8 <_dtoa_r+0xb08>
 800411e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004120:	b953      	cbnz	r3, 8004138 <_dtoa_r+0x98>
 8004122:	4ba6      	ldr	r3, [pc, #664]	; (80043bc <_dtoa_r+0x31c>)
 8004124:	e021      	b.n	800416a <_dtoa_r+0xca>
 8004126:	4ba6      	ldr	r3, [pc, #664]	; (80043c0 <_dtoa_r+0x320>)
 8004128:	9306      	str	r3, [sp, #24]
 800412a:	3308      	adds	r3, #8
 800412c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800412e:	6013      	str	r3, [r2, #0]
 8004130:	9806      	ldr	r0, [sp, #24]
 8004132:	b015      	add	sp, #84	; 0x54
 8004134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004138:	4ba0      	ldr	r3, [pc, #640]	; (80043bc <_dtoa_r+0x31c>)
 800413a:	9306      	str	r3, [sp, #24]
 800413c:	3303      	adds	r3, #3
 800413e:	e7f5      	b.n	800412c <_dtoa_r+0x8c>
 8004140:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004144:	2200      	movs	r2, #0
 8004146:	2300      	movs	r3, #0
 8004148:	4630      	mov	r0, r6
 800414a:	4639      	mov	r1, r7
 800414c:	f7fc fc2c 	bl	80009a8 <__aeabi_dcmpeq>
 8004150:	4682      	mov	sl, r0
 8004152:	b160      	cbz	r0, 800416e <_dtoa_r+0xce>
 8004154:	2301      	movs	r3, #1
 8004156:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004158:	6013      	str	r3, [r2, #0]
 800415a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800415c:	2b00      	cmp	r3, #0
 800415e:	f000 8520 	beq.w	8004ba2 <_dtoa_r+0xb02>
 8004162:	4b98      	ldr	r3, [pc, #608]	; (80043c4 <_dtoa_r+0x324>)
 8004164:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004166:	6013      	str	r3, [r2, #0]
 8004168:	3b01      	subs	r3, #1
 800416a:	9306      	str	r3, [sp, #24]
 800416c:	e7e0      	b.n	8004130 <_dtoa_r+0x90>
 800416e:	ab12      	add	r3, sp, #72	; 0x48
 8004170:	9301      	str	r3, [sp, #4]
 8004172:	ab13      	add	r3, sp, #76	; 0x4c
 8004174:	9300      	str	r3, [sp, #0]
 8004176:	4632      	mov	r2, r6
 8004178:	463b      	mov	r3, r7
 800417a:	4620      	mov	r0, r4
 800417c:	f001 f800 	bl	8005180 <__d2b>
 8004180:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004184:	4683      	mov	fp, r0
 8004186:	2d00      	cmp	r5, #0
 8004188:	d07d      	beq.n	8004286 <_dtoa_r+0x1e6>
 800418a:	46b0      	mov	r8, r6
 800418c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004190:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8004194:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8004198:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800419c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 80041a0:	2200      	movs	r2, #0
 80041a2:	4b89      	ldr	r3, [pc, #548]	; (80043c8 <_dtoa_r+0x328>)
 80041a4:	4640      	mov	r0, r8
 80041a6:	4649      	mov	r1, r9
 80041a8:	f7fb ffde 	bl	8000168 <__aeabi_dsub>
 80041ac:	a37c      	add	r3, pc, #496	; (adr r3, 80043a0 <_dtoa_r+0x300>)
 80041ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b2:	f7fc f991 	bl	80004d8 <__aeabi_dmul>
 80041b6:	a37c      	add	r3, pc, #496	; (adr r3, 80043a8 <_dtoa_r+0x308>)
 80041b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041bc:	f7fb ffd6 	bl	800016c <__adddf3>
 80041c0:	4606      	mov	r6, r0
 80041c2:	4628      	mov	r0, r5
 80041c4:	460f      	mov	r7, r1
 80041c6:	f7fc f91d 	bl	8000404 <__aeabi_i2d>
 80041ca:	a379      	add	r3, pc, #484	; (adr r3, 80043b0 <_dtoa_r+0x310>)
 80041cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041d0:	f7fc f982 	bl	80004d8 <__aeabi_dmul>
 80041d4:	4602      	mov	r2, r0
 80041d6:	460b      	mov	r3, r1
 80041d8:	4630      	mov	r0, r6
 80041da:	4639      	mov	r1, r7
 80041dc:	f7fb ffc6 	bl	800016c <__adddf3>
 80041e0:	4606      	mov	r6, r0
 80041e2:	460f      	mov	r7, r1
 80041e4:	f7fc fc28 	bl	8000a38 <__aeabi_d2iz>
 80041e8:	2200      	movs	r2, #0
 80041ea:	4682      	mov	sl, r0
 80041ec:	2300      	movs	r3, #0
 80041ee:	4630      	mov	r0, r6
 80041f0:	4639      	mov	r1, r7
 80041f2:	f7fc fbe3 	bl	80009bc <__aeabi_dcmplt>
 80041f6:	b148      	cbz	r0, 800420c <_dtoa_r+0x16c>
 80041f8:	4650      	mov	r0, sl
 80041fa:	f7fc f903 	bl	8000404 <__aeabi_i2d>
 80041fe:	4632      	mov	r2, r6
 8004200:	463b      	mov	r3, r7
 8004202:	f7fc fbd1 	bl	80009a8 <__aeabi_dcmpeq>
 8004206:	b908      	cbnz	r0, 800420c <_dtoa_r+0x16c>
 8004208:	f10a 3aff 	add.w	sl, sl, #4294967295
 800420c:	f1ba 0f16 	cmp.w	sl, #22
 8004210:	d85a      	bhi.n	80042c8 <_dtoa_r+0x228>
 8004212:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004216:	496d      	ldr	r1, [pc, #436]	; (80043cc <_dtoa_r+0x32c>)
 8004218:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800421c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004220:	f7fc fbea 	bl	80009f8 <__aeabi_dcmpgt>
 8004224:	2800      	cmp	r0, #0
 8004226:	d051      	beq.n	80042cc <_dtoa_r+0x22c>
 8004228:	2300      	movs	r3, #0
 800422a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800422e:	930d      	str	r3, [sp, #52]	; 0x34
 8004230:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004232:	1b5d      	subs	r5, r3, r5
 8004234:	1e6b      	subs	r3, r5, #1
 8004236:	9307      	str	r3, [sp, #28]
 8004238:	bf43      	ittte	mi
 800423a:	2300      	movmi	r3, #0
 800423c:	f1c5 0901 	rsbmi	r9, r5, #1
 8004240:	9307      	strmi	r3, [sp, #28]
 8004242:	f04f 0900 	movpl.w	r9, #0
 8004246:	f1ba 0f00 	cmp.w	sl, #0
 800424a:	db41      	blt.n	80042d0 <_dtoa_r+0x230>
 800424c:	9b07      	ldr	r3, [sp, #28]
 800424e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8004252:	4453      	add	r3, sl
 8004254:	9307      	str	r3, [sp, #28]
 8004256:	2300      	movs	r3, #0
 8004258:	9308      	str	r3, [sp, #32]
 800425a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800425c:	2b09      	cmp	r3, #9
 800425e:	f200 808f 	bhi.w	8004380 <_dtoa_r+0x2e0>
 8004262:	2b05      	cmp	r3, #5
 8004264:	bfc4      	itt	gt
 8004266:	3b04      	subgt	r3, #4
 8004268:	931e      	strgt	r3, [sp, #120]	; 0x78
 800426a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800426c:	bfc8      	it	gt
 800426e:	2500      	movgt	r5, #0
 8004270:	f1a3 0302 	sub.w	r3, r3, #2
 8004274:	bfd8      	it	le
 8004276:	2501      	movle	r5, #1
 8004278:	2b03      	cmp	r3, #3
 800427a:	f200 808d 	bhi.w	8004398 <_dtoa_r+0x2f8>
 800427e:	e8df f003 	tbb	[pc, r3]
 8004282:	7d7b      	.short	0x7d7b
 8004284:	6f2f      	.short	0x6f2f
 8004286:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800428a:	441d      	add	r5, r3
 800428c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8004290:	2820      	cmp	r0, #32
 8004292:	dd13      	ble.n	80042bc <_dtoa_r+0x21c>
 8004294:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8004298:	9b02      	ldr	r3, [sp, #8]
 800429a:	fa08 f800 	lsl.w	r8, r8, r0
 800429e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80042a2:	fa23 f000 	lsr.w	r0, r3, r0
 80042a6:	ea48 0000 	orr.w	r0, r8, r0
 80042aa:	f7fc f89b 	bl	80003e4 <__aeabi_ui2d>
 80042ae:	2301      	movs	r3, #1
 80042b0:	4680      	mov	r8, r0
 80042b2:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 80042b6:	3d01      	subs	r5, #1
 80042b8:	9310      	str	r3, [sp, #64]	; 0x40
 80042ba:	e771      	b.n	80041a0 <_dtoa_r+0x100>
 80042bc:	9b02      	ldr	r3, [sp, #8]
 80042be:	f1c0 0020 	rsb	r0, r0, #32
 80042c2:	fa03 f000 	lsl.w	r0, r3, r0
 80042c6:	e7f0      	b.n	80042aa <_dtoa_r+0x20a>
 80042c8:	2301      	movs	r3, #1
 80042ca:	e7b0      	b.n	800422e <_dtoa_r+0x18e>
 80042cc:	900d      	str	r0, [sp, #52]	; 0x34
 80042ce:	e7af      	b.n	8004230 <_dtoa_r+0x190>
 80042d0:	f1ca 0300 	rsb	r3, sl, #0
 80042d4:	9308      	str	r3, [sp, #32]
 80042d6:	2300      	movs	r3, #0
 80042d8:	eba9 090a 	sub.w	r9, r9, sl
 80042dc:	930c      	str	r3, [sp, #48]	; 0x30
 80042de:	e7bc      	b.n	800425a <_dtoa_r+0x1ba>
 80042e0:	2301      	movs	r3, #1
 80042e2:	9309      	str	r3, [sp, #36]	; 0x24
 80042e4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	dd74      	ble.n	80043d4 <_dtoa_r+0x334>
 80042ea:	4698      	mov	r8, r3
 80042ec:	9304      	str	r3, [sp, #16]
 80042ee:	2200      	movs	r2, #0
 80042f0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80042f2:	6072      	str	r2, [r6, #4]
 80042f4:	2204      	movs	r2, #4
 80042f6:	f102 0014 	add.w	r0, r2, #20
 80042fa:	4298      	cmp	r0, r3
 80042fc:	6871      	ldr	r1, [r6, #4]
 80042fe:	d96e      	bls.n	80043de <_dtoa_r+0x33e>
 8004300:	4620      	mov	r0, r4
 8004302:	f000 fcb0 	bl	8004c66 <_Balloc>
 8004306:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004308:	6030      	str	r0, [r6, #0]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f1b8 0f0e 	cmp.w	r8, #14
 8004310:	9306      	str	r3, [sp, #24]
 8004312:	f200 80ed 	bhi.w	80044f0 <_dtoa_r+0x450>
 8004316:	2d00      	cmp	r5, #0
 8004318:	f000 80ea 	beq.w	80044f0 <_dtoa_r+0x450>
 800431c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004320:	f1ba 0f00 	cmp.w	sl, #0
 8004324:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8004328:	dd77      	ble.n	800441a <_dtoa_r+0x37a>
 800432a:	4a28      	ldr	r2, [pc, #160]	; (80043cc <_dtoa_r+0x32c>)
 800432c:	f00a 030f 	and.w	r3, sl, #15
 8004330:	ea4f 162a 	mov.w	r6, sl, asr #4
 8004334:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004338:	06f0      	lsls	r0, r6, #27
 800433a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800433e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004342:	d568      	bpl.n	8004416 <_dtoa_r+0x376>
 8004344:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004348:	4b21      	ldr	r3, [pc, #132]	; (80043d0 <_dtoa_r+0x330>)
 800434a:	2503      	movs	r5, #3
 800434c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004350:	f7fc f9ec 	bl	800072c <__aeabi_ddiv>
 8004354:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004358:	f006 060f 	and.w	r6, r6, #15
 800435c:	4f1c      	ldr	r7, [pc, #112]	; (80043d0 <_dtoa_r+0x330>)
 800435e:	e04f      	b.n	8004400 <_dtoa_r+0x360>
 8004360:	2301      	movs	r3, #1
 8004362:	9309      	str	r3, [sp, #36]	; 0x24
 8004364:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004366:	4453      	add	r3, sl
 8004368:	f103 0801 	add.w	r8, r3, #1
 800436c:	9304      	str	r3, [sp, #16]
 800436e:	4643      	mov	r3, r8
 8004370:	2b01      	cmp	r3, #1
 8004372:	bfb8      	it	lt
 8004374:	2301      	movlt	r3, #1
 8004376:	e7ba      	b.n	80042ee <_dtoa_r+0x24e>
 8004378:	2300      	movs	r3, #0
 800437a:	e7b2      	b.n	80042e2 <_dtoa_r+0x242>
 800437c:	2300      	movs	r3, #0
 800437e:	e7f0      	b.n	8004362 <_dtoa_r+0x2c2>
 8004380:	2501      	movs	r5, #1
 8004382:	2300      	movs	r3, #0
 8004384:	9509      	str	r5, [sp, #36]	; 0x24
 8004386:	931e      	str	r3, [sp, #120]	; 0x78
 8004388:	f04f 33ff 	mov.w	r3, #4294967295
 800438c:	2200      	movs	r2, #0
 800438e:	9304      	str	r3, [sp, #16]
 8004390:	4698      	mov	r8, r3
 8004392:	2312      	movs	r3, #18
 8004394:	921f      	str	r2, [sp, #124]	; 0x7c
 8004396:	e7aa      	b.n	80042ee <_dtoa_r+0x24e>
 8004398:	2301      	movs	r3, #1
 800439a:	9309      	str	r3, [sp, #36]	; 0x24
 800439c:	e7f4      	b.n	8004388 <_dtoa_r+0x2e8>
 800439e:	bf00      	nop
 80043a0:	636f4361 	.word	0x636f4361
 80043a4:	3fd287a7 	.word	0x3fd287a7
 80043a8:	8b60c8b3 	.word	0x8b60c8b3
 80043ac:	3fc68a28 	.word	0x3fc68a28
 80043b0:	509f79fb 	.word	0x509f79fb
 80043b4:	3fd34413 	.word	0x3fd34413
 80043b8:	7ff00000 	.word	0x7ff00000
 80043bc:	080057ad 	.word	0x080057ad
 80043c0:	080057a4 	.word	0x080057a4
 80043c4:	08005781 	.word	0x08005781
 80043c8:	3ff80000 	.word	0x3ff80000
 80043cc:	080057e0 	.word	0x080057e0
 80043d0:	080057b8 	.word	0x080057b8
 80043d4:	2301      	movs	r3, #1
 80043d6:	9304      	str	r3, [sp, #16]
 80043d8:	4698      	mov	r8, r3
 80043da:	461a      	mov	r2, r3
 80043dc:	e7da      	b.n	8004394 <_dtoa_r+0x2f4>
 80043de:	3101      	adds	r1, #1
 80043e0:	6071      	str	r1, [r6, #4]
 80043e2:	0052      	lsls	r2, r2, #1
 80043e4:	e787      	b.n	80042f6 <_dtoa_r+0x256>
 80043e6:	07f1      	lsls	r1, r6, #31
 80043e8:	d508      	bpl.n	80043fc <_dtoa_r+0x35c>
 80043ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80043ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043f2:	f7fc f871 	bl	80004d8 <__aeabi_dmul>
 80043f6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80043fa:	3501      	adds	r5, #1
 80043fc:	1076      	asrs	r6, r6, #1
 80043fe:	3708      	adds	r7, #8
 8004400:	2e00      	cmp	r6, #0
 8004402:	d1f0      	bne.n	80043e6 <_dtoa_r+0x346>
 8004404:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004408:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800440c:	f7fc f98e 	bl	800072c <__aeabi_ddiv>
 8004410:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004414:	e01b      	b.n	800444e <_dtoa_r+0x3ae>
 8004416:	2502      	movs	r5, #2
 8004418:	e7a0      	b.n	800435c <_dtoa_r+0x2bc>
 800441a:	f000 80a4 	beq.w	8004566 <_dtoa_r+0x4c6>
 800441e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004422:	f1ca 0600 	rsb	r6, sl, #0
 8004426:	4ba0      	ldr	r3, [pc, #640]	; (80046a8 <_dtoa_r+0x608>)
 8004428:	f006 020f 	and.w	r2, r6, #15
 800442c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004434:	f7fc f850 	bl	80004d8 <__aeabi_dmul>
 8004438:	2502      	movs	r5, #2
 800443a:	2300      	movs	r3, #0
 800443c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004440:	4f9a      	ldr	r7, [pc, #616]	; (80046ac <_dtoa_r+0x60c>)
 8004442:	1136      	asrs	r6, r6, #4
 8004444:	2e00      	cmp	r6, #0
 8004446:	f040 8083 	bne.w	8004550 <_dtoa_r+0x4b0>
 800444a:	2b00      	cmp	r3, #0
 800444c:	d1e0      	bne.n	8004410 <_dtoa_r+0x370>
 800444e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004450:	2b00      	cmp	r3, #0
 8004452:	f000 808a 	beq.w	800456a <_dtoa_r+0x4ca>
 8004456:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800445a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800445e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004462:	2200      	movs	r2, #0
 8004464:	4b92      	ldr	r3, [pc, #584]	; (80046b0 <_dtoa_r+0x610>)
 8004466:	f7fc faa9 	bl	80009bc <__aeabi_dcmplt>
 800446a:	2800      	cmp	r0, #0
 800446c:	d07d      	beq.n	800456a <_dtoa_r+0x4ca>
 800446e:	f1b8 0f00 	cmp.w	r8, #0
 8004472:	d07a      	beq.n	800456a <_dtoa_r+0x4ca>
 8004474:	9b04      	ldr	r3, [sp, #16]
 8004476:	2b00      	cmp	r3, #0
 8004478:	dd36      	ble.n	80044e8 <_dtoa_r+0x448>
 800447a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800447e:	2200      	movs	r2, #0
 8004480:	4b8c      	ldr	r3, [pc, #560]	; (80046b4 <_dtoa_r+0x614>)
 8004482:	f7fc f829 	bl	80004d8 <__aeabi_dmul>
 8004486:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800448a:	9e04      	ldr	r6, [sp, #16]
 800448c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8004490:	3501      	adds	r5, #1
 8004492:	4628      	mov	r0, r5
 8004494:	f7fb ffb6 	bl	8000404 <__aeabi_i2d>
 8004498:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800449c:	f7fc f81c 	bl	80004d8 <__aeabi_dmul>
 80044a0:	2200      	movs	r2, #0
 80044a2:	4b85      	ldr	r3, [pc, #532]	; (80046b8 <_dtoa_r+0x618>)
 80044a4:	f7fb fe62 	bl	800016c <__adddf3>
 80044a8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80044ac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80044b0:	950b      	str	r5, [sp, #44]	; 0x2c
 80044b2:	2e00      	cmp	r6, #0
 80044b4:	d15c      	bne.n	8004570 <_dtoa_r+0x4d0>
 80044b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044ba:	2200      	movs	r2, #0
 80044bc:	4b7f      	ldr	r3, [pc, #508]	; (80046bc <_dtoa_r+0x61c>)
 80044be:	f7fb fe53 	bl	8000168 <__aeabi_dsub>
 80044c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80044c4:	462b      	mov	r3, r5
 80044c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80044ca:	f7fc fa95 	bl	80009f8 <__aeabi_dcmpgt>
 80044ce:	2800      	cmp	r0, #0
 80044d0:	f040 8281 	bne.w	80049d6 <_dtoa_r+0x936>
 80044d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80044da:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80044de:	f7fc fa6d 	bl	80009bc <__aeabi_dcmplt>
 80044e2:	2800      	cmp	r0, #0
 80044e4:	f040 8275 	bne.w	80049d2 <_dtoa_r+0x932>
 80044e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80044ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80044f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	f2c0 814b 	blt.w	800478e <_dtoa_r+0x6ee>
 80044f8:	f1ba 0f0e 	cmp.w	sl, #14
 80044fc:	f300 8147 	bgt.w	800478e <_dtoa_r+0x6ee>
 8004500:	4b69      	ldr	r3, [pc, #420]	; (80046a8 <_dtoa_r+0x608>)
 8004502:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800450a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800450e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004510:	2b00      	cmp	r3, #0
 8004512:	f280 80d7 	bge.w	80046c4 <_dtoa_r+0x624>
 8004516:	f1b8 0f00 	cmp.w	r8, #0
 800451a:	f300 80d3 	bgt.w	80046c4 <_dtoa_r+0x624>
 800451e:	f040 8257 	bne.w	80049d0 <_dtoa_r+0x930>
 8004522:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004526:	2200      	movs	r2, #0
 8004528:	4b64      	ldr	r3, [pc, #400]	; (80046bc <_dtoa_r+0x61c>)
 800452a:	f7fb ffd5 	bl	80004d8 <__aeabi_dmul>
 800452e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004532:	f7fc fa57 	bl	80009e4 <__aeabi_dcmpge>
 8004536:	4646      	mov	r6, r8
 8004538:	4647      	mov	r7, r8
 800453a:	2800      	cmp	r0, #0
 800453c:	f040 822d 	bne.w	800499a <_dtoa_r+0x8fa>
 8004540:	9b06      	ldr	r3, [sp, #24]
 8004542:	9a06      	ldr	r2, [sp, #24]
 8004544:	1c5d      	adds	r5, r3, #1
 8004546:	2331      	movs	r3, #49	; 0x31
 8004548:	f10a 0a01 	add.w	sl, sl, #1
 800454c:	7013      	strb	r3, [r2, #0]
 800454e:	e228      	b.n	80049a2 <_dtoa_r+0x902>
 8004550:	07f2      	lsls	r2, r6, #31
 8004552:	d505      	bpl.n	8004560 <_dtoa_r+0x4c0>
 8004554:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004558:	f7fb ffbe 	bl	80004d8 <__aeabi_dmul>
 800455c:	2301      	movs	r3, #1
 800455e:	3501      	adds	r5, #1
 8004560:	1076      	asrs	r6, r6, #1
 8004562:	3708      	adds	r7, #8
 8004564:	e76e      	b.n	8004444 <_dtoa_r+0x3a4>
 8004566:	2502      	movs	r5, #2
 8004568:	e771      	b.n	800444e <_dtoa_r+0x3ae>
 800456a:	4657      	mov	r7, sl
 800456c:	4646      	mov	r6, r8
 800456e:	e790      	b.n	8004492 <_dtoa_r+0x3f2>
 8004570:	4b4d      	ldr	r3, [pc, #308]	; (80046a8 <_dtoa_r+0x608>)
 8004572:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004576:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800457a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800457c:	2b00      	cmp	r3, #0
 800457e:	d048      	beq.n	8004612 <_dtoa_r+0x572>
 8004580:	4602      	mov	r2, r0
 8004582:	460b      	mov	r3, r1
 8004584:	2000      	movs	r0, #0
 8004586:	494e      	ldr	r1, [pc, #312]	; (80046c0 <_dtoa_r+0x620>)
 8004588:	f7fc f8d0 	bl	800072c <__aeabi_ddiv>
 800458c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004590:	f7fb fdea 	bl	8000168 <__aeabi_dsub>
 8004594:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004598:	9d06      	ldr	r5, [sp, #24]
 800459a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800459e:	f7fc fa4b 	bl	8000a38 <__aeabi_d2iz>
 80045a2:	9011      	str	r0, [sp, #68]	; 0x44
 80045a4:	f7fb ff2e 	bl	8000404 <__aeabi_i2d>
 80045a8:	4602      	mov	r2, r0
 80045aa:	460b      	mov	r3, r1
 80045ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80045b0:	f7fb fdda 	bl	8000168 <__aeabi_dsub>
 80045b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80045b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80045ba:	3330      	adds	r3, #48	; 0x30
 80045bc:	f805 3b01 	strb.w	r3, [r5], #1
 80045c0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80045c4:	f7fc f9fa 	bl	80009bc <__aeabi_dcmplt>
 80045c8:	2800      	cmp	r0, #0
 80045ca:	d163      	bne.n	8004694 <_dtoa_r+0x5f4>
 80045cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80045d0:	2000      	movs	r0, #0
 80045d2:	4937      	ldr	r1, [pc, #220]	; (80046b0 <_dtoa_r+0x610>)
 80045d4:	f7fb fdc8 	bl	8000168 <__aeabi_dsub>
 80045d8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80045dc:	f7fc f9ee 	bl	80009bc <__aeabi_dcmplt>
 80045e0:	2800      	cmp	r0, #0
 80045e2:	f040 80b5 	bne.w	8004750 <_dtoa_r+0x6b0>
 80045e6:	9b06      	ldr	r3, [sp, #24]
 80045e8:	1aeb      	subs	r3, r5, r3
 80045ea:	429e      	cmp	r6, r3
 80045ec:	f77f af7c 	ble.w	80044e8 <_dtoa_r+0x448>
 80045f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80045f4:	2200      	movs	r2, #0
 80045f6:	4b2f      	ldr	r3, [pc, #188]	; (80046b4 <_dtoa_r+0x614>)
 80045f8:	f7fb ff6e 	bl	80004d8 <__aeabi_dmul>
 80045fc:	2200      	movs	r2, #0
 80045fe:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004602:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004606:	4b2b      	ldr	r3, [pc, #172]	; (80046b4 <_dtoa_r+0x614>)
 8004608:	f7fb ff66 	bl	80004d8 <__aeabi_dmul>
 800460c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004610:	e7c3      	b.n	800459a <_dtoa_r+0x4fa>
 8004612:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004616:	f7fb ff5f 	bl	80004d8 <__aeabi_dmul>
 800461a:	9b06      	ldr	r3, [sp, #24]
 800461c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004620:	199d      	adds	r5, r3, r6
 8004622:	461e      	mov	r6, r3
 8004624:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004628:	f7fc fa06 	bl	8000a38 <__aeabi_d2iz>
 800462c:	9011      	str	r0, [sp, #68]	; 0x44
 800462e:	f7fb fee9 	bl	8000404 <__aeabi_i2d>
 8004632:	4602      	mov	r2, r0
 8004634:	460b      	mov	r3, r1
 8004636:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800463a:	f7fb fd95 	bl	8000168 <__aeabi_dsub>
 800463e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004640:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004644:	3330      	adds	r3, #48	; 0x30
 8004646:	f806 3b01 	strb.w	r3, [r6], #1
 800464a:	42ae      	cmp	r6, r5
 800464c:	f04f 0200 	mov.w	r2, #0
 8004650:	d124      	bne.n	800469c <_dtoa_r+0x5fc>
 8004652:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004656:	4b1a      	ldr	r3, [pc, #104]	; (80046c0 <_dtoa_r+0x620>)
 8004658:	f7fb fd88 	bl	800016c <__adddf3>
 800465c:	4602      	mov	r2, r0
 800465e:	460b      	mov	r3, r1
 8004660:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004664:	f7fc f9c8 	bl	80009f8 <__aeabi_dcmpgt>
 8004668:	2800      	cmp	r0, #0
 800466a:	d171      	bne.n	8004750 <_dtoa_r+0x6b0>
 800466c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004670:	2000      	movs	r0, #0
 8004672:	4913      	ldr	r1, [pc, #76]	; (80046c0 <_dtoa_r+0x620>)
 8004674:	f7fb fd78 	bl	8000168 <__aeabi_dsub>
 8004678:	4602      	mov	r2, r0
 800467a:	460b      	mov	r3, r1
 800467c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004680:	f7fc f99c 	bl	80009bc <__aeabi_dcmplt>
 8004684:	2800      	cmp	r0, #0
 8004686:	f43f af2f 	beq.w	80044e8 <_dtoa_r+0x448>
 800468a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800468e:	1e6a      	subs	r2, r5, #1
 8004690:	2b30      	cmp	r3, #48	; 0x30
 8004692:	d001      	beq.n	8004698 <_dtoa_r+0x5f8>
 8004694:	46ba      	mov	sl, r7
 8004696:	e04a      	b.n	800472e <_dtoa_r+0x68e>
 8004698:	4615      	mov	r5, r2
 800469a:	e7f6      	b.n	800468a <_dtoa_r+0x5ea>
 800469c:	4b05      	ldr	r3, [pc, #20]	; (80046b4 <_dtoa_r+0x614>)
 800469e:	f7fb ff1b 	bl	80004d8 <__aeabi_dmul>
 80046a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046a6:	e7bd      	b.n	8004624 <_dtoa_r+0x584>
 80046a8:	080057e0 	.word	0x080057e0
 80046ac:	080057b8 	.word	0x080057b8
 80046b0:	3ff00000 	.word	0x3ff00000
 80046b4:	40240000 	.word	0x40240000
 80046b8:	401c0000 	.word	0x401c0000
 80046bc:	40140000 	.word	0x40140000
 80046c0:	3fe00000 	.word	0x3fe00000
 80046c4:	9d06      	ldr	r5, [sp, #24]
 80046c6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80046ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80046ce:	4630      	mov	r0, r6
 80046d0:	4639      	mov	r1, r7
 80046d2:	f7fc f82b 	bl	800072c <__aeabi_ddiv>
 80046d6:	f7fc f9af 	bl	8000a38 <__aeabi_d2iz>
 80046da:	4681      	mov	r9, r0
 80046dc:	f7fb fe92 	bl	8000404 <__aeabi_i2d>
 80046e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80046e4:	f7fb fef8 	bl	80004d8 <__aeabi_dmul>
 80046e8:	4602      	mov	r2, r0
 80046ea:	460b      	mov	r3, r1
 80046ec:	4630      	mov	r0, r6
 80046ee:	4639      	mov	r1, r7
 80046f0:	f7fb fd3a 	bl	8000168 <__aeabi_dsub>
 80046f4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80046f8:	f805 6b01 	strb.w	r6, [r5], #1
 80046fc:	9e06      	ldr	r6, [sp, #24]
 80046fe:	4602      	mov	r2, r0
 8004700:	1bae      	subs	r6, r5, r6
 8004702:	45b0      	cmp	r8, r6
 8004704:	460b      	mov	r3, r1
 8004706:	d135      	bne.n	8004774 <_dtoa_r+0x6d4>
 8004708:	f7fb fd30 	bl	800016c <__adddf3>
 800470c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004710:	4606      	mov	r6, r0
 8004712:	460f      	mov	r7, r1
 8004714:	f7fc f970 	bl	80009f8 <__aeabi_dcmpgt>
 8004718:	b9c8      	cbnz	r0, 800474e <_dtoa_r+0x6ae>
 800471a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800471e:	4630      	mov	r0, r6
 8004720:	4639      	mov	r1, r7
 8004722:	f7fc f941 	bl	80009a8 <__aeabi_dcmpeq>
 8004726:	b110      	cbz	r0, 800472e <_dtoa_r+0x68e>
 8004728:	f019 0f01 	tst.w	r9, #1
 800472c:	d10f      	bne.n	800474e <_dtoa_r+0x6ae>
 800472e:	4659      	mov	r1, fp
 8004730:	4620      	mov	r0, r4
 8004732:	f000 facc 	bl	8004cce <_Bfree>
 8004736:	2300      	movs	r3, #0
 8004738:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800473a:	702b      	strb	r3, [r5, #0]
 800473c:	f10a 0301 	add.w	r3, sl, #1
 8004740:	6013      	str	r3, [r2, #0]
 8004742:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004744:	2b00      	cmp	r3, #0
 8004746:	f43f acf3 	beq.w	8004130 <_dtoa_r+0x90>
 800474a:	601d      	str	r5, [r3, #0]
 800474c:	e4f0      	b.n	8004130 <_dtoa_r+0x90>
 800474e:	4657      	mov	r7, sl
 8004750:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004754:	1e6b      	subs	r3, r5, #1
 8004756:	2a39      	cmp	r2, #57	; 0x39
 8004758:	d106      	bne.n	8004768 <_dtoa_r+0x6c8>
 800475a:	9a06      	ldr	r2, [sp, #24]
 800475c:	429a      	cmp	r2, r3
 800475e:	d107      	bne.n	8004770 <_dtoa_r+0x6d0>
 8004760:	2330      	movs	r3, #48	; 0x30
 8004762:	7013      	strb	r3, [r2, #0]
 8004764:	4613      	mov	r3, r2
 8004766:	3701      	adds	r7, #1
 8004768:	781a      	ldrb	r2, [r3, #0]
 800476a:	3201      	adds	r2, #1
 800476c:	701a      	strb	r2, [r3, #0]
 800476e:	e791      	b.n	8004694 <_dtoa_r+0x5f4>
 8004770:	461d      	mov	r5, r3
 8004772:	e7ed      	b.n	8004750 <_dtoa_r+0x6b0>
 8004774:	2200      	movs	r2, #0
 8004776:	4b99      	ldr	r3, [pc, #612]	; (80049dc <_dtoa_r+0x93c>)
 8004778:	f7fb feae 	bl	80004d8 <__aeabi_dmul>
 800477c:	2200      	movs	r2, #0
 800477e:	2300      	movs	r3, #0
 8004780:	4606      	mov	r6, r0
 8004782:	460f      	mov	r7, r1
 8004784:	f7fc f910 	bl	80009a8 <__aeabi_dcmpeq>
 8004788:	2800      	cmp	r0, #0
 800478a:	d09e      	beq.n	80046ca <_dtoa_r+0x62a>
 800478c:	e7cf      	b.n	800472e <_dtoa_r+0x68e>
 800478e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004790:	2a00      	cmp	r2, #0
 8004792:	f000 8088 	beq.w	80048a6 <_dtoa_r+0x806>
 8004796:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004798:	2a01      	cmp	r2, #1
 800479a:	dc6d      	bgt.n	8004878 <_dtoa_r+0x7d8>
 800479c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800479e:	2a00      	cmp	r2, #0
 80047a0:	d066      	beq.n	8004870 <_dtoa_r+0x7d0>
 80047a2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80047a6:	464d      	mov	r5, r9
 80047a8:	9e08      	ldr	r6, [sp, #32]
 80047aa:	9a07      	ldr	r2, [sp, #28]
 80047ac:	2101      	movs	r1, #1
 80047ae:	441a      	add	r2, r3
 80047b0:	4620      	mov	r0, r4
 80047b2:	4499      	add	r9, r3
 80047b4:	9207      	str	r2, [sp, #28]
 80047b6:	f000 fb2a 	bl	8004e0e <__i2b>
 80047ba:	4607      	mov	r7, r0
 80047bc:	2d00      	cmp	r5, #0
 80047be:	dd0b      	ble.n	80047d8 <_dtoa_r+0x738>
 80047c0:	9b07      	ldr	r3, [sp, #28]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	dd08      	ble.n	80047d8 <_dtoa_r+0x738>
 80047c6:	42ab      	cmp	r3, r5
 80047c8:	bfa8      	it	ge
 80047ca:	462b      	movge	r3, r5
 80047cc:	9a07      	ldr	r2, [sp, #28]
 80047ce:	eba9 0903 	sub.w	r9, r9, r3
 80047d2:	1aed      	subs	r5, r5, r3
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	9307      	str	r3, [sp, #28]
 80047d8:	9b08      	ldr	r3, [sp, #32]
 80047da:	b1eb      	cbz	r3, 8004818 <_dtoa_r+0x778>
 80047dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d065      	beq.n	80048ae <_dtoa_r+0x80e>
 80047e2:	b18e      	cbz	r6, 8004808 <_dtoa_r+0x768>
 80047e4:	4639      	mov	r1, r7
 80047e6:	4632      	mov	r2, r6
 80047e8:	4620      	mov	r0, r4
 80047ea:	f000 fbaf 	bl	8004f4c <__pow5mult>
 80047ee:	465a      	mov	r2, fp
 80047f0:	4601      	mov	r1, r0
 80047f2:	4607      	mov	r7, r0
 80047f4:	4620      	mov	r0, r4
 80047f6:	f000 fb13 	bl	8004e20 <__multiply>
 80047fa:	4659      	mov	r1, fp
 80047fc:	900a      	str	r0, [sp, #40]	; 0x28
 80047fe:	4620      	mov	r0, r4
 8004800:	f000 fa65 	bl	8004cce <_Bfree>
 8004804:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004806:	469b      	mov	fp, r3
 8004808:	9b08      	ldr	r3, [sp, #32]
 800480a:	1b9a      	subs	r2, r3, r6
 800480c:	d004      	beq.n	8004818 <_dtoa_r+0x778>
 800480e:	4659      	mov	r1, fp
 8004810:	4620      	mov	r0, r4
 8004812:	f000 fb9b 	bl	8004f4c <__pow5mult>
 8004816:	4683      	mov	fp, r0
 8004818:	2101      	movs	r1, #1
 800481a:	4620      	mov	r0, r4
 800481c:	f000 faf7 	bl	8004e0e <__i2b>
 8004820:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004822:	4606      	mov	r6, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	f000 81c6 	beq.w	8004bb6 <_dtoa_r+0xb16>
 800482a:	461a      	mov	r2, r3
 800482c:	4601      	mov	r1, r0
 800482e:	4620      	mov	r0, r4
 8004830:	f000 fb8c 	bl	8004f4c <__pow5mult>
 8004834:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004836:	4606      	mov	r6, r0
 8004838:	2b01      	cmp	r3, #1
 800483a:	dc3e      	bgt.n	80048ba <_dtoa_r+0x81a>
 800483c:	9b02      	ldr	r3, [sp, #8]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d137      	bne.n	80048b2 <_dtoa_r+0x812>
 8004842:	9b03      	ldr	r3, [sp, #12]
 8004844:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004848:	2b00      	cmp	r3, #0
 800484a:	d134      	bne.n	80048b6 <_dtoa_r+0x816>
 800484c:	9b03      	ldr	r3, [sp, #12]
 800484e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004852:	0d1b      	lsrs	r3, r3, #20
 8004854:	051b      	lsls	r3, r3, #20
 8004856:	b12b      	cbz	r3, 8004864 <_dtoa_r+0x7c4>
 8004858:	9b07      	ldr	r3, [sp, #28]
 800485a:	f109 0901 	add.w	r9, r9, #1
 800485e:	3301      	adds	r3, #1
 8004860:	9307      	str	r3, [sp, #28]
 8004862:	2301      	movs	r3, #1
 8004864:	9308      	str	r3, [sp, #32]
 8004866:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004868:	2b00      	cmp	r3, #0
 800486a:	d128      	bne.n	80048be <_dtoa_r+0x81e>
 800486c:	2001      	movs	r0, #1
 800486e:	e02e      	b.n	80048ce <_dtoa_r+0x82e>
 8004870:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004872:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004876:	e796      	b.n	80047a6 <_dtoa_r+0x706>
 8004878:	9b08      	ldr	r3, [sp, #32]
 800487a:	f108 36ff 	add.w	r6, r8, #4294967295
 800487e:	42b3      	cmp	r3, r6
 8004880:	bfb7      	itett	lt
 8004882:	9b08      	ldrlt	r3, [sp, #32]
 8004884:	1b9e      	subge	r6, r3, r6
 8004886:	1af2      	sublt	r2, r6, r3
 8004888:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800488a:	bfbf      	itttt	lt
 800488c:	9608      	strlt	r6, [sp, #32]
 800488e:	189b      	addlt	r3, r3, r2
 8004890:	930c      	strlt	r3, [sp, #48]	; 0x30
 8004892:	2600      	movlt	r6, #0
 8004894:	f1b8 0f00 	cmp.w	r8, #0
 8004898:	bfb9      	ittee	lt
 800489a:	eba9 0508 	sublt.w	r5, r9, r8
 800489e:	2300      	movlt	r3, #0
 80048a0:	464d      	movge	r5, r9
 80048a2:	4643      	movge	r3, r8
 80048a4:	e781      	b.n	80047aa <_dtoa_r+0x70a>
 80048a6:	9e08      	ldr	r6, [sp, #32]
 80048a8:	464d      	mov	r5, r9
 80048aa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80048ac:	e786      	b.n	80047bc <_dtoa_r+0x71c>
 80048ae:	9a08      	ldr	r2, [sp, #32]
 80048b0:	e7ad      	b.n	800480e <_dtoa_r+0x76e>
 80048b2:	2300      	movs	r3, #0
 80048b4:	e7d6      	b.n	8004864 <_dtoa_r+0x7c4>
 80048b6:	9b02      	ldr	r3, [sp, #8]
 80048b8:	e7d4      	b.n	8004864 <_dtoa_r+0x7c4>
 80048ba:	2300      	movs	r3, #0
 80048bc:	9308      	str	r3, [sp, #32]
 80048be:	6933      	ldr	r3, [r6, #16]
 80048c0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80048c4:	6918      	ldr	r0, [r3, #16]
 80048c6:	f000 fa54 	bl	8004d72 <__hi0bits>
 80048ca:	f1c0 0020 	rsb	r0, r0, #32
 80048ce:	9b07      	ldr	r3, [sp, #28]
 80048d0:	4418      	add	r0, r3
 80048d2:	f010 001f 	ands.w	r0, r0, #31
 80048d6:	d047      	beq.n	8004968 <_dtoa_r+0x8c8>
 80048d8:	f1c0 0320 	rsb	r3, r0, #32
 80048dc:	2b04      	cmp	r3, #4
 80048de:	dd3b      	ble.n	8004958 <_dtoa_r+0x8b8>
 80048e0:	9b07      	ldr	r3, [sp, #28]
 80048e2:	f1c0 001c 	rsb	r0, r0, #28
 80048e6:	4481      	add	r9, r0
 80048e8:	4405      	add	r5, r0
 80048ea:	4403      	add	r3, r0
 80048ec:	9307      	str	r3, [sp, #28]
 80048ee:	f1b9 0f00 	cmp.w	r9, #0
 80048f2:	dd05      	ble.n	8004900 <_dtoa_r+0x860>
 80048f4:	4659      	mov	r1, fp
 80048f6:	464a      	mov	r2, r9
 80048f8:	4620      	mov	r0, r4
 80048fa:	f000 fb75 	bl	8004fe8 <__lshift>
 80048fe:	4683      	mov	fp, r0
 8004900:	9b07      	ldr	r3, [sp, #28]
 8004902:	2b00      	cmp	r3, #0
 8004904:	dd05      	ble.n	8004912 <_dtoa_r+0x872>
 8004906:	4631      	mov	r1, r6
 8004908:	461a      	mov	r2, r3
 800490a:	4620      	mov	r0, r4
 800490c:	f000 fb6c 	bl	8004fe8 <__lshift>
 8004910:	4606      	mov	r6, r0
 8004912:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004914:	b353      	cbz	r3, 800496c <_dtoa_r+0x8cc>
 8004916:	4631      	mov	r1, r6
 8004918:	4658      	mov	r0, fp
 800491a:	f000 fbb9 	bl	8005090 <__mcmp>
 800491e:	2800      	cmp	r0, #0
 8004920:	da24      	bge.n	800496c <_dtoa_r+0x8cc>
 8004922:	2300      	movs	r3, #0
 8004924:	4659      	mov	r1, fp
 8004926:	220a      	movs	r2, #10
 8004928:	4620      	mov	r0, r4
 800492a:	f000 f9e7 	bl	8004cfc <__multadd>
 800492e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004930:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004934:	4683      	mov	fp, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	f000 8144 	beq.w	8004bc4 <_dtoa_r+0xb24>
 800493c:	2300      	movs	r3, #0
 800493e:	4639      	mov	r1, r7
 8004940:	220a      	movs	r2, #10
 8004942:	4620      	mov	r0, r4
 8004944:	f000 f9da 	bl	8004cfc <__multadd>
 8004948:	9b04      	ldr	r3, [sp, #16]
 800494a:	4607      	mov	r7, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	dc4d      	bgt.n	80049ec <_dtoa_r+0x94c>
 8004950:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004952:	2b02      	cmp	r3, #2
 8004954:	dd4a      	ble.n	80049ec <_dtoa_r+0x94c>
 8004956:	e011      	b.n	800497c <_dtoa_r+0x8dc>
 8004958:	d0c9      	beq.n	80048ee <_dtoa_r+0x84e>
 800495a:	9a07      	ldr	r2, [sp, #28]
 800495c:	331c      	adds	r3, #28
 800495e:	441a      	add	r2, r3
 8004960:	4499      	add	r9, r3
 8004962:	441d      	add	r5, r3
 8004964:	4613      	mov	r3, r2
 8004966:	e7c1      	b.n	80048ec <_dtoa_r+0x84c>
 8004968:	4603      	mov	r3, r0
 800496a:	e7f6      	b.n	800495a <_dtoa_r+0x8ba>
 800496c:	f1b8 0f00 	cmp.w	r8, #0
 8004970:	dc36      	bgt.n	80049e0 <_dtoa_r+0x940>
 8004972:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004974:	2b02      	cmp	r3, #2
 8004976:	dd33      	ble.n	80049e0 <_dtoa_r+0x940>
 8004978:	f8cd 8010 	str.w	r8, [sp, #16]
 800497c:	9b04      	ldr	r3, [sp, #16]
 800497e:	b963      	cbnz	r3, 800499a <_dtoa_r+0x8fa>
 8004980:	4631      	mov	r1, r6
 8004982:	2205      	movs	r2, #5
 8004984:	4620      	mov	r0, r4
 8004986:	f000 f9b9 	bl	8004cfc <__multadd>
 800498a:	4601      	mov	r1, r0
 800498c:	4606      	mov	r6, r0
 800498e:	4658      	mov	r0, fp
 8004990:	f000 fb7e 	bl	8005090 <__mcmp>
 8004994:	2800      	cmp	r0, #0
 8004996:	f73f add3 	bgt.w	8004540 <_dtoa_r+0x4a0>
 800499a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800499c:	9d06      	ldr	r5, [sp, #24]
 800499e:	ea6f 0a03 	mvn.w	sl, r3
 80049a2:	f04f 0900 	mov.w	r9, #0
 80049a6:	4631      	mov	r1, r6
 80049a8:	4620      	mov	r0, r4
 80049aa:	f000 f990 	bl	8004cce <_Bfree>
 80049ae:	2f00      	cmp	r7, #0
 80049b0:	f43f aebd 	beq.w	800472e <_dtoa_r+0x68e>
 80049b4:	f1b9 0f00 	cmp.w	r9, #0
 80049b8:	d005      	beq.n	80049c6 <_dtoa_r+0x926>
 80049ba:	45b9      	cmp	r9, r7
 80049bc:	d003      	beq.n	80049c6 <_dtoa_r+0x926>
 80049be:	4649      	mov	r1, r9
 80049c0:	4620      	mov	r0, r4
 80049c2:	f000 f984 	bl	8004cce <_Bfree>
 80049c6:	4639      	mov	r1, r7
 80049c8:	4620      	mov	r0, r4
 80049ca:	f000 f980 	bl	8004cce <_Bfree>
 80049ce:	e6ae      	b.n	800472e <_dtoa_r+0x68e>
 80049d0:	2600      	movs	r6, #0
 80049d2:	4637      	mov	r7, r6
 80049d4:	e7e1      	b.n	800499a <_dtoa_r+0x8fa>
 80049d6:	46ba      	mov	sl, r7
 80049d8:	4637      	mov	r7, r6
 80049da:	e5b1      	b.n	8004540 <_dtoa_r+0x4a0>
 80049dc:	40240000 	.word	0x40240000
 80049e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049e2:	f8cd 8010 	str.w	r8, [sp, #16]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	f000 80f3 	beq.w	8004bd2 <_dtoa_r+0xb32>
 80049ec:	2d00      	cmp	r5, #0
 80049ee:	dd05      	ble.n	80049fc <_dtoa_r+0x95c>
 80049f0:	4639      	mov	r1, r7
 80049f2:	462a      	mov	r2, r5
 80049f4:	4620      	mov	r0, r4
 80049f6:	f000 faf7 	bl	8004fe8 <__lshift>
 80049fa:	4607      	mov	r7, r0
 80049fc:	9b08      	ldr	r3, [sp, #32]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d04c      	beq.n	8004a9c <_dtoa_r+0x9fc>
 8004a02:	6879      	ldr	r1, [r7, #4]
 8004a04:	4620      	mov	r0, r4
 8004a06:	f000 f92e 	bl	8004c66 <_Balloc>
 8004a0a:	4605      	mov	r5, r0
 8004a0c:	693a      	ldr	r2, [r7, #16]
 8004a0e:	f107 010c 	add.w	r1, r7, #12
 8004a12:	3202      	adds	r2, #2
 8004a14:	0092      	lsls	r2, r2, #2
 8004a16:	300c      	adds	r0, #12
 8004a18:	f000 f91a 	bl	8004c50 <memcpy>
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	4629      	mov	r1, r5
 8004a20:	4620      	mov	r0, r4
 8004a22:	f000 fae1 	bl	8004fe8 <__lshift>
 8004a26:	46b9      	mov	r9, r7
 8004a28:	4607      	mov	r7, r0
 8004a2a:	9b06      	ldr	r3, [sp, #24]
 8004a2c:	9307      	str	r3, [sp, #28]
 8004a2e:	9b02      	ldr	r3, [sp, #8]
 8004a30:	f003 0301 	and.w	r3, r3, #1
 8004a34:	9308      	str	r3, [sp, #32]
 8004a36:	4631      	mov	r1, r6
 8004a38:	4658      	mov	r0, fp
 8004a3a:	f7ff faa1 	bl	8003f80 <quorem>
 8004a3e:	4649      	mov	r1, r9
 8004a40:	4605      	mov	r5, r0
 8004a42:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004a46:	4658      	mov	r0, fp
 8004a48:	f000 fb22 	bl	8005090 <__mcmp>
 8004a4c:	463a      	mov	r2, r7
 8004a4e:	9002      	str	r0, [sp, #8]
 8004a50:	4631      	mov	r1, r6
 8004a52:	4620      	mov	r0, r4
 8004a54:	f000 fb36 	bl	80050c4 <__mdiff>
 8004a58:	68c3      	ldr	r3, [r0, #12]
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	bb03      	cbnz	r3, 8004aa0 <_dtoa_r+0xa00>
 8004a5e:	4601      	mov	r1, r0
 8004a60:	9009      	str	r0, [sp, #36]	; 0x24
 8004a62:	4658      	mov	r0, fp
 8004a64:	f000 fb14 	bl	8005090 <__mcmp>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a6c:	4611      	mov	r1, r2
 8004a6e:	4620      	mov	r0, r4
 8004a70:	9309      	str	r3, [sp, #36]	; 0x24
 8004a72:	f000 f92c 	bl	8004cce <_Bfree>
 8004a76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a78:	b9a3      	cbnz	r3, 8004aa4 <_dtoa_r+0xa04>
 8004a7a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004a7c:	b992      	cbnz	r2, 8004aa4 <_dtoa_r+0xa04>
 8004a7e:	9a08      	ldr	r2, [sp, #32]
 8004a80:	b982      	cbnz	r2, 8004aa4 <_dtoa_r+0xa04>
 8004a82:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004a86:	d029      	beq.n	8004adc <_dtoa_r+0xa3c>
 8004a88:	9b02      	ldr	r3, [sp, #8]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	dd01      	ble.n	8004a92 <_dtoa_r+0x9f2>
 8004a8e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8004a92:	9b07      	ldr	r3, [sp, #28]
 8004a94:	1c5d      	adds	r5, r3, #1
 8004a96:	f883 8000 	strb.w	r8, [r3]
 8004a9a:	e784      	b.n	80049a6 <_dtoa_r+0x906>
 8004a9c:	4638      	mov	r0, r7
 8004a9e:	e7c2      	b.n	8004a26 <_dtoa_r+0x986>
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e7e3      	b.n	8004a6c <_dtoa_r+0x9cc>
 8004aa4:	9a02      	ldr	r2, [sp, #8]
 8004aa6:	2a00      	cmp	r2, #0
 8004aa8:	db04      	blt.n	8004ab4 <_dtoa_r+0xa14>
 8004aaa:	d123      	bne.n	8004af4 <_dtoa_r+0xa54>
 8004aac:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004aae:	bb0a      	cbnz	r2, 8004af4 <_dtoa_r+0xa54>
 8004ab0:	9a08      	ldr	r2, [sp, #32]
 8004ab2:	b9fa      	cbnz	r2, 8004af4 <_dtoa_r+0xa54>
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	ddec      	ble.n	8004a92 <_dtoa_r+0x9f2>
 8004ab8:	4659      	mov	r1, fp
 8004aba:	2201      	movs	r2, #1
 8004abc:	4620      	mov	r0, r4
 8004abe:	f000 fa93 	bl	8004fe8 <__lshift>
 8004ac2:	4631      	mov	r1, r6
 8004ac4:	4683      	mov	fp, r0
 8004ac6:	f000 fae3 	bl	8005090 <__mcmp>
 8004aca:	2800      	cmp	r0, #0
 8004acc:	dc03      	bgt.n	8004ad6 <_dtoa_r+0xa36>
 8004ace:	d1e0      	bne.n	8004a92 <_dtoa_r+0x9f2>
 8004ad0:	f018 0f01 	tst.w	r8, #1
 8004ad4:	d0dd      	beq.n	8004a92 <_dtoa_r+0x9f2>
 8004ad6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004ada:	d1d8      	bne.n	8004a8e <_dtoa_r+0x9ee>
 8004adc:	9b07      	ldr	r3, [sp, #28]
 8004ade:	9a07      	ldr	r2, [sp, #28]
 8004ae0:	1c5d      	adds	r5, r3, #1
 8004ae2:	2339      	movs	r3, #57	; 0x39
 8004ae4:	7013      	strb	r3, [r2, #0]
 8004ae6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004aea:	1e6a      	subs	r2, r5, #1
 8004aec:	2b39      	cmp	r3, #57	; 0x39
 8004aee:	d04d      	beq.n	8004b8c <_dtoa_r+0xaec>
 8004af0:	3301      	adds	r3, #1
 8004af2:	e052      	b.n	8004b9a <_dtoa_r+0xafa>
 8004af4:	9a07      	ldr	r2, [sp, #28]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	f102 0501 	add.w	r5, r2, #1
 8004afc:	dd06      	ble.n	8004b0c <_dtoa_r+0xa6c>
 8004afe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004b02:	d0eb      	beq.n	8004adc <_dtoa_r+0xa3c>
 8004b04:	f108 0801 	add.w	r8, r8, #1
 8004b08:	9b07      	ldr	r3, [sp, #28]
 8004b0a:	e7c4      	b.n	8004a96 <_dtoa_r+0x9f6>
 8004b0c:	9b06      	ldr	r3, [sp, #24]
 8004b0e:	9a04      	ldr	r2, [sp, #16]
 8004b10:	1aeb      	subs	r3, r5, r3
 8004b12:	4293      	cmp	r3, r2
 8004b14:	f805 8c01 	strb.w	r8, [r5, #-1]
 8004b18:	d021      	beq.n	8004b5e <_dtoa_r+0xabe>
 8004b1a:	4659      	mov	r1, fp
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	220a      	movs	r2, #10
 8004b20:	4620      	mov	r0, r4
 8004b22:	f000 f8eb 	bl	8004cfc <__multadd>
 8004b26:	45b9      	cmp	r9, r7
 8004b28:	4683      	mov	fp, r0
 8004b2a:	f04f 0300 	mov.w	r3, #0
 8004b2e:	f04f 020a 	mov.w	r2, #10
 8004b32:	4649      	mov	r1, r9
 8004b34:	4620      	mov	r0, r4
 8004b36:	d105      	bne.n	8004b44 <_dtoa_r+0xaa4>
 8004b38:	f000 f8e0 	bl	8004cfc <__multadd>
 8004b3c:	4681      	mov	r9, r0
 8004b3e:	4607      	mov	r7, r0
 8004b40:	9507      	str	r5, [sp, #28]
 8004b42:	e778      	b.n	8004a36 <_dtoa_r+0x996>
 8004b44:	f000 f8da 	bl	8004cfc <__multadd>
 8004b48:	4639      	mov	r1, r7
 8004b4a:	4681      	mov	r9, r0
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	220a      	movs	r2, #10
 8004b50:	4620      	mov	r0, r4
 8004b52:	f000 f8d3 	bl	8004cfc <__multadd>
 8004b56:	4607      	mov	r7, r0
 8004b58:	e7f2      	b.n	8004b40 <_dtoa_r+0xaa0>
 8004b5a:	f04f 0900 	mov.w	r9, #0
 8004b5e:	4659      	mov	r1, fp
 8004b60:	2201      	movs	r2, #1
 8004b62:	4620      	mov	r0, r4
 8004b64:	f000 fa40 	bl	8004fe8 <__lshift>
 8004b68:	4631      	mov	r1, r6
 8004b6a:	4683      	mov	fp, r0
 8004b6c:	f000 fa90 	bl	8005090 <__mcmp>
 8004b70:	2800      	cmp	r0, #0
 8004b72:	dcb8      	bgt.n	8004ae6 <_dtoa_r+0xa46>
 8004b74:	d102      	bne.n	8004b7c <_dtoa_r+0xadc>
 8004b76:	f018 0f01 	tst.w	r8, #1
 8004b7a:	d1b4      	bne.n	8004ae6 <_dtoa_r+0xa46>
 8004b7c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004b80:	1e6a      	subs	r2, r5, #1
 8004b82:	2b30      	cmp	r3, #48	; 0x30
 8004b84:	f47f af0f 	bne.w	80049a6 <_dtoa_r+0x906>
 8004b88:	4615      	mov	r5, r2
 8004b8a:	e7f7      	b.n	8004b7c <_dtoa_r+0xadc>
 8004b8c:	9b06      	ldr	r3, [sp, #24]
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d105      	bne.n	8004b9e <_dtoa_r+0xafe>
 8004b92:	2331      	movs	r3, #49	; 0x31
 8004b94:	9a06      	ldr	r2, [sp, #24]
 8004b96:	f10a 0a01 	add.w	sl, sl, #1
 8004b9a:	7013      	strb	r3, [r2, #0]
 8004b9c:	e703      	b.n	80049a6 <_dtoa_r+0x906>
 8004b9e:	4615      	mov	r5, r2
 8004ba0:	e7a1      	b.n	8004ae6 <_dtoa_r+0xa46>
 8004ba2:	4b17      	ldr	r3, [pc, #92]	; (8004c00 <_dtoa_r+0xb60>)
 8004ba4:	f7ff bae1 	b.w	800416a <_dtoa_r+0xca>
 8004ba8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	f47f aabb 	bne.w	8004126 <_dtoa_r+0x86>
 8004bb0:	4b14      	ldr	r3, [pc, #80]	; (8004c04 <_dtoa_r+0xb64>)
 8004bb2:	f7ff bada 	b.w	800416a <_dtoa_r+0xca>
 8004bb6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	f77f ae3f 	ble.w	800483c <_dtoa_r+0x79c>
 8004bbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004bc0:	9308      	str	r3, [sp, #32]
 8004bc2:	e653      	b.n	800486c <_dtoa_r+0x7cc>
 8004bc4:	9b04      	ldr	r3, [sp, #16]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	dc03      	bgt.n	8004bd2 <_dtoa_r+0xb32>
 8004bca:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	f73f aed5 	bgt.w	800497c <_dtoa_r+0x8dc>
 8004bd2:	9d06      	ldr	r5, [sp, #24]
 8004bd4:	4631      	mov	r1, r6
 8004bd6:	4658      	mov	r0, fp
 8004bd8:	f7ff f9d2 	bl	8003f80 <quorem>
 8004bdc:	9b06      	ldr	r3, [sp, #24]
 8004bde:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004be2:	f805 8b01 	strb.w	r8, [r5], #1
 8004be6:	9a04      	ldr	r2, [sp, #16]
 8004be8:	1aeb      	subs	r3, r5, r3
 8004bea:	429a      	cmp	r2, r3
 8004bec:	ddb5      	ble.n	8004b5a <_dtoa_r+0xaba>
 8004bee:	4659      	mov	r1, fp
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	220a      	movs	r2, #10
 8004bf4:	4620      	mov	r0, r4
 8004bf6:	f000 f881 	bl	8004cfc <__multadd>
 8004bfa:	4683      	mov	fp, r0
 8004bfc:	e7ea      	b.n	8004bd4 <_dtoa_r+0xb34>
 8004bfe:	bf00      	nop
 8004c00:	08005780 	.word	0x08005780
 8004c04:	080057a4 	.word	0x080057a4

08004c08 <_localeconv_r>:
 8004c08:	4b04      	ldr	r3, [pc, #16]	; (8004c1c <_localeconv_r+0x14>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	6a18      	ldr	r0, [r3, #32]
 8004c0e:	4b04      	ldr	r3, [pc, #16]	; (8004c20 <_localeconv_r+0x18>)
 8004c10:	2800      	cmp	r0, #0
 8004c12:	bf08      	it	eq
 8004c14:	4618      	moveq	r0, r3
 8004c16:	30f0      	adds	r0, #240	; 0xf0
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	2000000c 	.word	0x2000000c
 8004c20:	20000070 	.word	0x20000070

08004c24 <malloc>:
 8004c24:	4b02      	ldr	r3, [pc, #8]	; (8004c30 <malloc+0xc>)
 8004c26:	4601      	mov	r1, r0
 8004c28:	6818      	ldr	r0, [r3, #0]
 8004c2a:	f000 bb53 	b.w	80052d4 <_malloc_r>
 8004c2e:	bf00      	nop
 8004c30:	2000000c 	.word	0x2000000c

08004c34 <memchr>:
 8004c34:	b510      	push	{r4, lr}
 8004c36:	b2c9      	uxtb	r1, r1
 8004c38:	4402      	add	r2, r0
 8004c3a:	4290      	cmp	r0, r2
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	d101      	bne.n	8004c44 <memchr+0x10>
 8004c40:	2300      	movs	r3, #0
 8004c42:	e003      	b.n	8004c4c <memchr+0x18>
 8004c44:	781c      	ldrb	r4, [r3, #0]
 8004c46:	3001      	adds	r0, #1
 8004c48:	428c      	cmp	r4, r1
 8004c4a:	d1f6      	bne.n	8004c3a <memchr+0x6>
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	bd10      	pop	{r4, pc}

08004c50 <memcpy>:
 8004c50:	b510      	push	{r4, lr}
 8004c52:	1e43      	subs	r3, r0, #1
 8004c54:	440a      	add	r2, r1
 8004c56:	4291      	cmp	r1, r2
 8004c58:	d100      	bne.n	8004c5c <memcpy+0xc>
 8004c5a:	bd10      	pop	{r4, pc}
 8004c5c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c60:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c64:	e7f7      	b.n	8004c56 <memcpy+0x6>

08004c66 <_Balloc>:
 8004c66:	b570      	push	{r4, r5, r6, lr}
 8004c68:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004c6a:	4604      	mov	r4, r0
 8004c6c:	460e      	mov	r6, r1
 8004c6e:	b93d      	cbnz	r5, 8004c80 <_Balloc+0x1a>
 8004c70:	2010      	movs	r0, #16
 8004c72:	f7ff ffd7 	bl	8004c24 <malloc>
 8004c76:	6260      	str	r0, [r4, #36]	; 0x24
 8004c78:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004c7c:	6005      	str	r5, [r0, #0]
 8004c7e:	60c5      	str	r5, [r0, #12]
 8004c80:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004c82:	68eb      	ldr	r3, [r5, #12]
 8004c84:	b183      	cbz	r3, 8004ca8 <_Balloc+0x42>
 8004c86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004c8e:	b9b8      	cbnz	r0, 8004cc0 <_Balloc+0x5a>
 8004c90:	2101      	movs	r1, #1
 8004c92:	fa01 f506 	lsl.w	r5, r1, r6
 8004c96:	1d6a      	adds	r2, r5, #5
 8004c98:	0092      	lsls	r2, r2, #2
 8004c9a:	4620      	mov	r0, r4
 8004c9c:	f000 fabf 	bl	800521e <_calloc_r>
 8004ca0:	b160      	cbz	r0, 8004cbc <_Balloc+0x56>
 8004ca2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8004ca6:	e00e      	b.n	8004cc6 <_Balloc+0x60>
 8004ca8:	2221      	movs	r2, #33	; 0x21
 8004caa:	2104      	movs	r1, #4
 8004cac:	4620      	mov	r0, r4
 8004cae:	f000 fab6 	bl	800521e <_calloc_r>
 8004cb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004cb4:	60e8      	str	r0, [r5, #12]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d1e4      	bne.n	8004c86 <_Balloc+0x20>
 8004cbc:	2000      	movs	r0, #0
 8004cbe:	bd70      	pop	{r4, r5, r6, pc}
 8004cc0:	6802      	ldr	r2, [r0, #0]
 8004cc2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004ccc:	e7f7      	b.n	8004cbe <_Balloc+0x58>

08004cce <_Bfree>:
 8004cce:	b570      	push	{r4, r5, r6, lr}
 8004cd0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004cd2:	4606      	mov	r6, r0
 8004cd4:	460d      	mov	r5, r1
 8004cd6:	b93c      	cbnz	r4, 8004ce8 <_Bfree+0x1a>
 8004cd8:	2010      	movs	r0, #16
 8004cda:	f7ff ffa3 	bl	8004c24 <malloc>
 8004cde:	6270      	str	r0, [r6, #36]	; 0x24
 8004ce0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004ce4:	6004      	str	r4, [r0, #0]
 8004ce6:	60c4      	str	r4, [r0, #12]
 8004ce8:	b13d      	cbz	r5, 8004cfa <_Bfree+0x2c>
 8004cea:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004cec:	686a      	ldr	r2, [r5, #4]
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004cf4:	6029      	str	r1, [r5, #0]
 8004cf6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004cfa:	bd70      	pop	{r4, r5, r6, pc}

08004cfc <__multadd>:
 8004cfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d00:	461f      	mov	r7, r3
 8004d02:	4606      	mov	r6, r0
 8004d04:	460c      	mov	r4, r1
 8004d06:	2300      	movs	r3, #0
 8004d08:	690d      	ldr	r5, [r1, #16]
 8004d0a:	f101 0c14 	add.w	ip, r1, #20
 8004d0e:	f8dc 0000 	ldr.w	r0, [ip]
 8004d12:	3301      	adds	r3, #1
 8004d14:	b281      	uxth	r1, r0
 8004d16:	fb02 7101 	mla	r1, r2, r1, r7
 8004d1a:	0c00      	lsrs	r0, r0, #16
 8004d1c:	0c0f      	lsrs	r7, r1, #16
 8004d1e:	fb02 7000 	mla	r0, r2, r0, r7
 8004d22:	b289      	uxth	r1, r1
 8004d24:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8004d28:	429d      	cmp	r5, r3
 8004d2a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8004d2e:	f84c 1b04 	str.w	r1, [ip], #4
 8004d32:	dcec      	bgt.n	8004d0e <__multadd+0x12>
 8004d34:	b1d7      	cbz	r7, 8004d6c <__multadd+0x70>
 8004d36:	68a3      	ldr	r3, [r4, #8]
 8004d38:	42ab      	cmp	r3, r5
 8004d3a:	dc12      	bgt.n	8004d62 <__multadd+0x66>
 8004d3c:	6861      	ldr	r1, [r4, #4]
 8004d3e:	4630      	mov	r0, r6
 8004d40:	3101      	adds	r1, #1
 8004d42:	f7ff ff90 	bl	8004c66 <_Balloc>
 8004d46:	4680      	mov	r8, r0
 8004d48:	6922      	ldr	r2, [r4, #16]
 8004d4a:	f104 010c 	add.w	r1, r4, #12
 8004d4e:	3202      	adds	r2, #2
 8004d50:	0092      	lsls	r2, r2, #2
 8004d52:	300c      	adds	r0, #12
 8004d54:	f7ff ff7c 	bl	8004c50 <memcpy>
 8004d58:	4621      	mov	r1, r4
 8004d5a:	4630      	mov	r0, r6
 8004d5c:	f7ff ffb7 	bl	8004cce <_Bfree>
 8004d60:	4644      	mov	r4, r8
 8004d62:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004d66:	3501      	adds	r5, #1
 8004d68:	615f      	str	r7, [r3, #20]
 8004d6a:	6125      	str	r5, [r4, #16]
 8004d6c:	4620      	mov	r0, r4
 8004d6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004d72 <__hi0bits>:
 8004d72:	0c02      	lsrs	r2, r0, #16
 8004d74:	0412      	lsls	r2, r2, #16
 8004d76:	4603      	mov	r3, r0
 8004d78:	b9b2      	cbnz	r2, 8004da8 <__hi0bits+0x36>
 8004d7a:	0403      	lsls	r3, r0, #16
 8004d7c:	2010      	movs	r0, #16
 8004d7e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004d82:	bf04      	itt	eq
 8004d84:	021b      	lsleq	r3, r3, #8
 8004d86:	3008      	addeq	r0, #8
 8004d88:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004d8c:	bf04      	itt	eq
 8004d8e:	011b      	lsleq	r3, r3, #4
 8004d90:	3004      	addeq	r0, #4
 8004d92:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004d96:	bf04      	itt	eq
 8004d98:	009b      	lsleq	r3, r3, #2
 8004d9a:	3002      	addeq	r0, #2
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	db06      	blt.n	8004dae <__hi0bits+0x3c>
 8004da0:	005b      	lsls	r3, r3, #1
 8004da2:	d503      	bpl.n	8004dac <__hi0bits+0x3a>
 8004da4:	3001      	adds	r0, #1
 8004da6:	4770      	bx	lr
 8004da8:	2000      	movs	r0, #0
 8004daa:	e7e8      	b.n	8004d7e <__hi0bits+0xc>
 8004dac:	2020      	movs	r0, #32
 8004dae:	4770      	bx	lr

08004db0 <__lo0bits>:
 8004db0:	6803      	ldr	r3, [r0, #0]
 8004db2:	4601      	mov	r1, r0
 8004db4:	f013 0207 	ands.w	r2, r3, #7
 8004db8:	d00b      	beq.n	8004dd2 <__lo0bits+0x22>
 8004dba:	07da      	lsls	r2, r3, #31
 8004dbc:	d423      	bmi.n	8004e06 <__lo0bits+0x56>
 8004dbe:	0798      	lsls	r0, r3, #30
 8004dc0:	bf49      	itett	mi
 8004dc2:	085b      	lsrmi	r3, r3, #1
 8004dc4:	089b      	lsrpl	r3, r3, #2
 8004dc6:	2001      	movmi	r0, #1
 8004dc8:	600b      	strmi	r3, [r1, #0]
 8004dca:	bf5c      	itt	pl
 8004dcc:	600b      	strpl	r3, [r1, #0]
 8004dce:	2002      	movpl	r0, #2
 8004dd0:	4770      	bx	lr
 8004dd2:	b298      	uxth	r0, r3
 8004dd4:	b9a8      	cbnz	r0, 8004e02 <__lo0bits+0x52>
 8004dd6:	2010      	movs	r0, #16
 8004dd8:	0c1b      	lsrs	r3, r3, #16
 8004dda:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004dde:	bf04      	itt	eq
 8004de0:	0a1b      	lsreq	r3, r3, #8
 8004de2:	3008      	addeq	r0, #8
 8004de4:	071a      	lsls	r2, r3, #28
 8004de6:	bf04      	itt	eq
 8004de8:	091b      	lsreq	r3, r3, #4
 8004dea:	3004      	addeq	r0, #4
 8004dec:	079a      	lsls	r2, r3, #30
 8004dee:	bf04      	itt	eq
 8004df0:	089b      	lsreq	r3, r3, #2
 8004df2:	3002      	addeq	r0, #2
 8004df4:	07da      	lsls	r2, r3, #31
 8004df6:	d402      	bmi.n	8004dfe <__lo0bits+0x4e>
 8004df8:	085b      	lsrs	r3, r3, #1
 8004dfa:	d006      	beq.n	8004e0a <__lo0bits+0x5a>
 8004dfc:	3001      	adds	r0, #1
 8004dfe:	600b      	str	r3, [r1, #0]
 8004e00:	4770      	bx	lr
 8004e02:	4610      	mov	r0, r2
 8004e04:	e7e9      	b.n	8004dda <__lo0bits+0x2a>
 8004e06:	2000      	movs	r0, #0
 8004e08:	4770      	bx	lr
 8004e0a:	2020      	movs	r0, #32
 8004e0c:	4770      	bx	lr

08004e0e <__i2b>:
 8004e0e:	b510      	push	{r4, lr}
 8004e10:	460c      	mov	r4, r1
 8004e12:	2101      	movs	r1, #1
 8004e14:	f7ff ff27 	bl	8004c66 <_Balloc>
 8004e18:	2201      	movs	r2, #1
 8004e1a:	6144      	str	r4, [r0, #20]
 8004e1c:	6102      	str	r2, [r0, #16]
 8004e1e:	bd10      	pop	{r4, pc}

08004e20 <__multiply>:
 8004e20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e24:	4614      	mov	r4, r2
 8004e26:	690a      	ldr	r2, [r1, #16]
 8004e28:	6923      	ldr	r3, [r4, #16]
 8004e2a:	4688      	mov	r8, r1
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	bfbe      	ittt	lt
 8004e30:	460b      	movlt	r3, r1
 8004e32:	46a0      	movlt	r8, r4
 8004e34:	461c      	movlt	r4, r3
 8004e36:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004e3a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004e3e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004e42:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8004e46:	eb07 0609 	add.w	r6, r7, r9
 8004e4a:	42b3      	cmp	r3, r6
 8004e4c:	bfb8      	it	lt
 8004e4e:	3101      	addlt	r1, #1
 8004e50:	f7ff ff09 	bl	8004c66 <_Balloc>
 8004e54:	f100 0514 	add.w	r5, r0, #20
 8004e58:	462b      	mov	r3, r5
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8004e60:	4573      	cmp	r3, lr
 8004e62:	d316      	bcc.n	8004e92 <__multiply+0x72>
 8004e64:	f104 0214 	add.w	r2, r4, #20
 8004e68:	f108 0114 	add.w	r1, r8, #20
 8004e6c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8004e70:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8004e74:	9300      	str	r3, [sp, #0]
 8004e76:	9b00      	ldr	r3, [sp, #0]
 8004e78:	9201      	str	r2, [sp, #4]
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d80c      	bhi.n	8004e98 <__multiply+0x78>
 8004e7e:	2e00      	cmp	r6, #0
 8004e80:	dd03      	ble.n	8004e8a <__multiply+0x6a>
 8004e82:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d05d      	beq.n	8004f46 <__multiply+0x126>
 8004e8a:	6106      	str	r6, [r0, #16]
 8004e8c:	b003      	add	sp, #12
 8004e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e92:	f843 2b04 	str.w	r2, [r3], #4
 8004e96:	e7e3      	b.n	8004e60 <__multiply+0x40>
 8004e98:	f8b2 b000 	ldrh.w	fp, [r2]
 8004e9c:	f1bb 0f00 	cmp.w	fp, #0
 8004ea0:	d023      	beq.n	8004eea <__multiply+0xca>
 8004ea2:	4689      	mov	r9, r1
 8004ea4:	46ac      	mov	ip, r5
 8004ea6:	f04f 0800 	mov.w	r8, #0
 8004eaa:	f859 4b04 	ldr.w	r4, [r9], #4
 8004eae:	f8dc a000 	ldr.w	sl, [ip]
 8004eb2:	b2a3      	uxth	r3, r4
 8004eb4:	fa1f fa8a 	uxth.w	sl, sl
 8004eb8:	fb0b a303 	mla	r3, fp, r3, sl
 8004ebc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004ec0:	f8dc 4000 	ldr.w	r4, [ip]
 8004ec4:	4443      	add	r3, r8
 8004ec6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004eca:	fb0b 840a 	mla	r4, fp, sl, r8
 8004ece:	46e2      	mov	sl, ip
 8004ed0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004eda:	454f      	cmp	r7, r9
 8004edc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004ee0:	f84a 3b04 	str.w	r3, [sl], #4
 8004ee4:	d82b      	bhi.n	8004f3e <__multiply+0x11e>
 8004ee6:	f8cc 8004 	str.w	r8, [ip, #4]
 8004eea:	9b01      	ldr	r3, [sp, #4]
 8004eec:	3204      	adds	r2, #4
 8004eee:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8004ef2:	f1ba 0f00 	cmp.w	sl, #0
 8004ef6:	d020      	beq.n	8004f3a <__multiply+0x11a>
 8004ef8:	4689      	mov	r9, r1
 8004efa:	46a8      	mov	r8, r5
 8004efc:	f04f 0b00 	mov.w	fp, #0
 8004f00:	682b      	ldr	r3, [r5, #0]
 8004f02:	f8b9 c000 	ldrh.w	ip, [r9]
 8004f06:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	fb0a 440c 	mla	r4, sl, ip, r4
 8004f10:	46c4      	mov	ip, r8
 8004f12:	445c      	add	r4, fp
 8004f14:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004f18:	f84c 3b04 	str.w	r3, [ip], #4
 8004f1c:	f859 3b04 	ldr.w	r3, [r9], #4
 8004f20:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8004f24:	0c1b      	lsrs	r3, r3, #16
 8004f26:	fb0a b303 	mla	r3, sl, r3, fp
 8004f2a:	454f      	cmp	r7, r9
 8004f2c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8004f30:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8004f34:	d805      	bhi.n	8004f42 <__multiply+0x122>
 8004f36:	f8c8 3004 	str.w	r3, [r8, #4]
 8004f3a:	3504      	adds	r5, #4
 8004f3c:	e79b      	b.n	8004e76 <__multiply+0x56>
 8004f3e:	46d4      	mov	ip, sl
 8004f40:	e7b3      	b.n	8004eaa <__multiply+0x8a>
 8004f42:	46e0      	mov	r8, ip
 8004f44:	e7dd      	b.n	8004f02 <__multiply+0xe2>
 8004f46:	3e01      	subs	r6, #1
 8004f48:	e799      	b.n	8004e7e <__multiply+0x5e>
	...

08004f4c <__pow5mult>:
 8004f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f50:	4615      	mov	r5, r2
 8004f52:	f012 0203 	ands.w	r2, r2, #3
 8004f56:	4606      	mov	r6, r0
 8004f58:	460f      	mov	r7, r1
 8004f5a:	d007      	beq.n	8004f6c <__pow5mult+0x20>
 8004f5c:	4c21      	ldr	r4, [pc, #132]	; (8004fe4 <__pow5mult+0x98>)
 8004f5e:	3a01      	subs	r2, #1
 8004f60:	2300      	movs	r3, #0
 8004f62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004f66:	f7ff fec9 	bl	8004cfc <__multadd>
 8004f6a:	4607      	mov	r7, r0
 8004f6c:	10ad      	asrs	r5, r5, #2
 8004f6e:	d035      	beq.n	8004fdc <__pow5mult+0x90>
 8004f70:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004f72:	b93c      	cbnz	r4, 8004f84 <__pow5mult+0x38>
 8004f74:	2010      	movs	r0, #16
 8004f76:	f7ff fe55 	bl	8004c24 <malloc>
 8004f7a:	6270      	str	r0, [r6, #36]	; 0x24
 8004f7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004f80:	6004      	str	r4, [r0, #0]
 8004f82:	60c4      	str	r4, [r0, #12]
 8004f84:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004f88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004f8c:	b94c      	cbnz	r4, 8004fa2 <__pow5mult+0x56>
 8004f8e:	f240 2171 	movw	r1, #625	; 0x271
 8004f92:	4630      	mov	r0, r6
 8004f94:	f7ff ff3b 	bl	8004e0e <__i2b>
 8004f98:	2300      	movs	r3, #0
 8004f9a:	4604      	mov	r4, r0
 8004f9c:	f8c8 0008 	str.w	r0, [r8, #8]
 8004fa0:	6003      	str	r3, [r0, #0]
 8004fa2:	f04f 0800 	mov.w	r8, #0
 8004fa6:	07eb      	lsls	r3, r5, #31
 8004fa8:	d50a      	bpl.n	8004fc0 <__pow5mult+0x74>
 8004faa:	4639      	mov	r1, r7
 8004fac:	4622      	mov	r2, r4
 8004fae:	4630      	mov	r0, r6
 8004fb0:	f7ff ff36 	bl	8004e20 <__multiply>
 8004fb4:	4681      	mov	r9, r0
 8004fb6:	4639      	mov	r1, r7
 8004fb8:	4630      	mov	r0, r6
 8004fba:	f7ff fe88 	bl	8004cce <_Bfree>
 8004fbe:	464f      	mov	r7, r9
 8004fc0:	106d      	asrs	r5, r5, #1
 8004fc2:	d00b      	beq.n	8004fdc <__pow5mult+0x90>
 8004fc4:	6820      	ldr	r0, [r4, #0]
 8004fc6:	b938      	cbnz	r0, 8004fd8 <__pow5mult+0x8c>
 8004fc8:	4622      	mov	r2, r4
 8004fca:	4621      	mov	r1, r4
 8004fcc:	4630      	mov	r0, r6
 8004fce:	f7ff ff27 	bl	8004e20 <__multiply>
 8004fd2:	6020      	str	r0, [r4, #0]
 8004fd4:	f8c0 8000 	str.w	r8, [r0]
 8004fd8:	4604      	mov	r4, r0
 8004fda:	e7e4      	b.n	8004fa6 <__pow5mult+0x5a>
 8004fdc:	4638      	mov	r0, r7
 8004fde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fe2:	bf00      	nop
 8004fe4:	080058a8 	.word	0x080058a8

08004fe8 <__lshift>:
 8004fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fec:	460c      	mov	r4, r1
 8004fee:	4607      	mov	r7, r0
 8004ff0:	4616      	mov	r6, r2
 8004ff2:	6923      	ldr	r3, [r4, #16]
 8004ff4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004ff8:	eb0a 0903 	add.w	r9, sl, r3
 8004ffc:	6849      	ldr	r1, [r1, #4]
 8004ffe:	68a3      	ldr	r3, [r4, #8]
 8005000:	f109 0501 	add.w	r5, r9, #1
 8005004:	42ab      	cmp	r3, r5
 8005006:	db32      	blt.n	800506e <__lshift+0x86>
 8005008:	4638      	mov	r0, r7
 800500a:	f7ff fe2c 	bl	8004c66 <_Balloc>
 800500e:	2300      	movs	r3, #0
 8005010:	4680      	mov	r8, r0
 8005012:	461a      	mov	r2, r3
 8005014:	f100 0114 	add.w	r1, r0, #20
 8005018:	4553      	cmp	r3, sl
 800501a:	db2b      	blt.n	8005074 <__lshift+0x8c>
 800501c:	6920      	ldr	r0, [r4, #16]
 800501e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005022:	f104 0314 	add.w	r3, r4, #20
 8005026:	f016 021f 	ands.w	r2, r6, #31
 800502a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800502e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005032:	d025      	beq.n	8005080 <__lshift+0x98>
 8005034:	2000      	movs	r0, #0
 8005036:	f1c2 0e20 	rsb	lr, r2, #32
 800503a:	468a      	mov	sl, r1
 800503c:	681e      	ldr	r6, [r3, #0]
 800503e:	4096      	lsls	r6, r2
 8005040:	4330      	orrs	r0, r6
 8005042:	f84a 0b04 	str.w	r0, [sl], #4
 8005046:	f853 0b04 	ldr.w	r0, [r3], #4
 800504a:	459c      	cmp	ip, r3
 800504c:	fa20 f00e 	lsr.w	r0, r0, lr
 8005050:	d814      	bhi.n	800507c <__lshift+0x94>
 8005052:	6048      	str	r0, [r1, #4]
 8005054:	b108      	cbz	r0, 800505a <__lshift+0x72>
 8005056:	f109 0502 	add.w	r5, r9, #2
 800505a:	3d01      	subs	r5, #1
 800505c:	4638      	mov	r0, r7
 800505e:	f8c8 5010 	str.w	r5, [r8, #16]
 8005062:	4621      	mov	r1, r4
 8005064:	f7ff fe33 	bl	8004cce <_Bfree>
 8005068:	4640      	mov	r0, r8
 800506a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800506e:	3101      	adds	r1, #1
 8005070:	005b      	lsls	r3, r3, #1
 8005072:	e7c7      	b.n	8005004 <__lshift+0x1c>
 8005074:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005078:	3301      	adds	r3, #1
 800507a:	e7cd      	b.n	8005018 <__lshift+0x30>
 800507c:	4651      	mov	r1, sl
 800507e:	e7dc      	b.n	800503a <__lshift+0x52>
 8005080:	3904      	subs	r1, #4
 8005082:	f853 2b04 	ldr.w	r2, [r3], #4
 8005086:	459c      	cmp	ip, r3
 8005088:	f841 2f04 	str.w	r2, [r1, #4]!
 800508c:	d8f9      	bhi.n	8005082 <__lshift+0x9a>
 800508e:	e7e4      	b.n	800505a <__lshift+0x72>

08005090 <__mcmp>:
 8005090:	6903      	ldr	r3, [r0, #16]
 8005092:	690a      	ldr	r2, [r1, #16]
 8005094:	b530      	push	{r4, r5, lr}
 8005096:	1a9b      	subs	r3, r3, r2
 8005098:	d10c      	bne.n	80050b4 <__mcmp+0x24>
 800509a:	0092      	lsls	r2, r2, #2
 800509c:	3014      	adds	r0, #20
 800509e:	3114      	adds	r1, #20
 80050a0:	1884      	adds	r4, r0, r2
 80050a2:	4411      	add	r1, r2
 80050a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80050a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80050ac:	4295      	cmp	r5, r2
 80050ae:	d003      	beq.n	80050b8 <__mcmp+0x28>
 80050b0:	d305      	bcc.n	80050be <__mcmp+0x2e>
 80050b2:	2301      	movs	r3, #1
 80050b4:	4618      	mov	r0, r3
 80050b6:	bd30      	pop	{r4, r5, pc}
 80050b8:	42a0      	cmp	r0, r4
 80050ba:	d3f3      	bcc.n	80050a4 <__mcmp+0x14>
 80050bc:	e7fa      	b.n	80050b4 <__mcmp+0x24>
 80050be:	f04f 33ff 	mov.w	r3, #4294967295
 80050c2:	e7f7      	b.n	80050b4 <__mcmp+0x24>

080050c4 <__mdiff>:
 80050c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050c8:	460d      	mov	r5, r1
 80050ca:	4607      	mov	r7, r0
 80050cc:	4611      	mov	r1, r2
 80050ce:	4628      	mov	r0, r5
 80050d0:	4614      	mov	r4, r2
 80050d2:	f7ff ffdd 	bl	8005090 <__mcmp>
 80050d6:	1e06      	subs	r6, r0, #0
 80050d8:	d108      	bne.n	80050ec <__mdiff+0x28>
 80050da:	4631      	mov	r1, r6
 80050dc:	4638      	mov	r0, r7
 80050de:	f7ff fdc2 	bl	8004c66 <_Balloc>
 80050e2:	2301      	movs	r3, #1
 80050e4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80050e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050ec:	bfa4      	itt	ge
 80050ee:	4623      	movge	r3, r4
 80050f0:	462c      	movge	r4, r5
 80050f2:	4638      	mov	r0, r7
 80050f4:	6861      	ldr	r1, [r4, #4]
 80050f6:	bfa6      	itte	ge
 80050f8:	461d      	movge	r5, r3
 80050fa:	2600      	movge	r6, #0
 80050fc:	2601      	movlt	r6, #1
 80050fe:	f7ff fdb2 	bl	8004c66 <_Balloc>
 8005102:	f04f 0e00 	mov.w	lr, #0
 8005106:	60c6      	str	r6, [r0, #12]
 8005108:	692b      	ldr	r3, [r5, #16]
 800510a:	6926      	ldr	r6, [r4, #16]
 800510c:	f104 0214 	add.w	r2, r4, #20
 8005110:	f105 0914 	add.w	r9, r5, #20
 8005114:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005118:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800511c:	f100 0114 	add.w	r1, r0, #20
 8005120:	f852 ab04 	ldr.w	sl, [r2], #4
 8005124:	f859 5b04 	ldr.w	r5, [r9], #4
 8005128:	fa1f f38a 	uxth.w	r3, sl
 800512c:	4473      	add	r3, lr
 800512e:	b2ac      	uxth	r4, r5
 8005130:	1b1b      	subs	r3, r3, r4
 8005132:	0c2c      	lsrs	r4, r5, #16
 8005134:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8005138:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800513c:	b29b      	uxth	r3, r3
 800513e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8005142:	45c8      	cmp	r8, r9
 8005144:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8005148:	4694      	mov	ip, r2
 800514a:	f841 4b04 	str.w	r4, [r1], #4
 800514e:	d8e7      	bhi.n	8005120 <__mdiff+0x5c>
 8005150:	45bc      	cmp	ip, r7
 8005152:	d304      	bcc.n	800515e <__mdiff+0x9a>
 8005154:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005158:	b183      	cbz	r3, 800517c <__mdiff+0xb8>
 800515a:	6106      	str	r6, [r0, #16]
 800515c:	e7c4      	b.n	80050e8 <__mdiff+0x24>
 800515e:	f85c 4b04 	ldr.w	r4, [ip], #4
 8005162:	b2a2      	uxth	r2, r4
 8005164:	4472      	add	r2, lr
 8005166:	1413      	asrs	r3, r2, #16
 8005168:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800516c:	b292      	uxth	r2, r2
 800516e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005172:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8005176:	f841 2b04 	str.w	r2, [r1], #4
 800517a:	e7e9      	b.n	8005150 <__mdiff+0x8c>
 800517c:	3e01      	subs	r6, #1
 800517e:	e7e9      	b.n	8005154 <__mdiff+0x90>

08005180 <__d2b>:
 8005180:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005184:	461c      	mov	r4, r3
 8005186:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800518a:	2101      	movs	r1, #1
 800518c:	4690      	mov	r8, r2
 800518e:	f7ff fd6a 	bl	8004c66 <_Balloc>
 8005192:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8005196:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800519a:	4607      	mov	r7, r0
 800519c:	bb34      	cbnz	r4, 80051ec <__d2b+0x6c>
 800519e:	9201      	str	r2, [sp, #4]
 80051a0:	f1b8 0200 	subs.w	r2, r8, #0
 80051a4:	d027      	beq.n	80051f6 <__d2b+0x76>
 80051a6:	a802      	add	r0, sp, #8
 80051a8:	f840 2d08 	str.w	r2, [r0, #-8]!
 80051ac:	f7ff fe00 	bl	8004db0 <__lo0bits>
 80051b0:	9900      	ldr	r1, [sp, #0]
 80051b2:	b1f0      	cbz	r0, 80051f2 <__d2b+0x72>
 80051b4:	9a01      	ldr	r2, [sp, #4]
 80051b6:	f1c0 0320 	rsb	r3, r0, #32
 80051ba:	fa02 f303 	lsl.w	r3, r2, r3
 80051be:	430b      	orrs	r3, r1
 80051c0:	40c2      	lsrs	r2, r0
 80051c2:	617b      	str	r3, [r7, #20]
 80051c4:	9201      	str	r2, [sp, #4]
 80051c6:	9b01      	ldr	r3, [sp, #4]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	bf14      	ite	ne
 80051cc:	2102      	movne	r1, #2
 80051ce:	2101      	moveq	r1, #1
 80051d0:	61bb      	str	r3, [r7, #24]
 80051d2:	6139      	str	r1, [r7, #16]
 80051d4:	b1c4      	cbz	r4, 8005208 <__d2b+0x88>
 80051d6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80051da:	4404      	add	r4, r0
 80051dc:	6034      	str	r4, [r6, #0]
 80051de:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80051e2:	6028      	str	r0, [r5, #0]
 80051e4:	4638      	mov	r0, r7
 80051e6:	b002      	add	sp, #8
 80051e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051ec:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80051f0:	e7d5      	b.n	800519e <__d2b+0x1e>
 80051f2:	6179      	str	r1, [r7, #20]
 80051f4:	e7e7      	b.n	80051c6 <__d2b+0x46>
 80051f6:	a801      	add	r0, sp, #4
 80051f8:	f7ff fdda 	bl	8004db0 <__lo0bits>
 80051fc:	2101      	movs	r1, #1
 80051fe:	9b01      	ldr	r3, [sp, #4]
 8005200:	6139      	str	r1, [r7, #16]
 8005202:	617b      	str	r3, [r7, #20]
 8005204:	3020      	adds	r0, #32
 8005206:	e7e5      	b.n	80051d4 <__d2b+0x54>
 8005208:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800520c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005210:	6030      	str	r0, [r6, #0]
 8005212:	6918      	ldr	r0, [r3, #16]
 8005214:	f7ff fdad 	bl	8004d72 <__hi0bits>
 8005218:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800521c:	e7e1      	b.n	80051e2 <__d2b+0x62>

0800521e <_calloc_r>:
 800521e:	b538      	push	{r3, r4, r5, lr}
 8005220:	fb02 f401 	mul.w	r4, r2, r1
 8005224:	4621      	mov	r1, r4
 8005226:	f000 f855 	bl	80052d4 <_malloc_r>
 800522a:	4605      	mov	r5, r0
 800522c:	b118      	cbz	r0, 8005236 <_calloc_r+0x18>
 800522e:	4622      	mov	r2, r4
 8005230:	2100      	movs	r1, #0
 8005232:	f7fe fa2d 	bl	8003690 <memset>
 8005236:	4628      	mov	r0, r5
 8005238:	bd38      	pop	{r3, r4, r5, pc}
	...

0800523c <_free_r>:
 800523c:	b538      	push	{r3, r4, r5, lr}
 800523e:	4605      	mov	r5, r0
 8005240:	2900      	cmp	r1, #0
 8005242:	d043      	beq.n	80052cc <_free_r+0x90>
 8005244:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005248:	1f0c      	subs	r4, r1, #4
 800524a:	2b00      	cmp	r3, #0
 800524c:	bfb8      	it	lt
 800524e:	18e4      	addlt	r4, r4, r3
 8005250:	f000 fa27 	bl	80056a2 <__malloc_lock>
 8005254:	4a1e      	ldr	r2, [pc, #120]	; (80052d0 <_free_r+0x94>)
 8005256:	6813      	ldr	r3, [r2, #0]
 8005258:	4610      	mov	r0, r2
 800525a:	b933      	cbnz	r3, 800526a <_free_r+0x2e>
 800525c:	6063      	str	r3, [r4, #4]
 800525e:	6014      	str	r4, [r2, #0]
 8005260:	4628      	mov	r0, r5
 8005262:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005266:	f000 ba1d 	b.w	80056a4 <__malloc_unlock>
 800526a:	42a3      	cmp	r3, r4
 800526c:	d90b      	bls.n	8005286 <_free_r+0x4a>
 800526e:	6821      	ldr	r1, [r4, #0]
 8005270:	1862      	adds	r2, r4, r1
 8005272:	4293      	cmp	r3, r2
 8005274:	bf01      	itttt	eq
 8005276:	681a      	ldreq	r2, [r3, #0]
 8005278:	685b      	ldreq	r3, [r3, #4]
 800527a:	1852      	addeq	r2, r2, r1
 800527c:	6022      	streq	r2, [r4, #0]
 800527e:	6063      	str	r3, [r4, #4]
 8005280:	6004      	str	r4, [r0, #0]
 8005282:	e7ed      	b.n	8005260 <_free_r+0x24>
 8005284:	4613      	mov	r3, r2
 8005286:	685a      	ldr	r2, [r3, #4]
 8005288:	b10a      	cbz	r2, 800528e <_free_r+0x52>
 800528a:	42a2      	cmp	r2, r4
 800528c:	d9fa      	bls.n	8005284 <_free_r+0x48>
 800528e:	6819      	ldr	r1, [r3, #0]
 8005290:	1858      	adds	r0, r3, r1
 8005292:	42a0      	cmp	r0, r4
 8005294:	d10b      	bne.n	80052ae <_free_r+0x72>
 8005296:	6820      	ldr	r0, [r4, #0]
 8005298:	4401      	add	r1, r0
 800529a:	1858      	adds	r0, r3, r1
 800529c:	4282      	cmp	r2, r0
 800529e:	6019      	str	r1, [r3, #0]
 80052a0:	d1de      	bne.n	8005260 <_free_r+0x24>
 80052a2:	6810      	ldr	r0, [r2, #0]
 80052a4:	6852      	ldr	r2, [r2, #4]
 80052a6:	4401      	add	r1, r0
 80052a8:	6019      	str	r1, [r3, #0]
 80052aa:	605a      	str	r2, [r3, #4]
 80052ac:	e7d8      	b.n	8005260 <_free_r+0x24>
 80052ae:	d902      	bls.n	80052b6 <_free_r+0x7a>
 80052b0:	230c      	movs	r3, #12
 80052b2:	602b      	str	r3, [r5, #0]
 80052b4:	e7d4      	b.n	8005260 <_free_r+0x24>
 80052b6:	6820      	ldr	r0, [r4, #0]
 80052b8:	1821      	adds	r1, r4, r0
 80052ba:	428a      	cmp	r2, r1
 80052bc:	bf01      	itttt	eq
 80052be:	6811      	ldreq	r1, [r2, #0]
 80052c0:	6852      	ldreq	r2, [r2, #4]
 80052c2:	1809      	addeq	r1, r1, r0
 80052c4:	6021      	streq	r1, [r4, #0]
 80052c6:	6062      	str	r2, [r4, #4]
 80052c8:	605c      	str	r4, [r3, #4]
 80052ca:	e7c9      	b.n	8005260 <_free_r+0x24>
 80052cc:	bd38      	pop	{r3, r4, r5, pc}
 80052ce:	bf00      	nop
 80052d0:	20000200 	.word	0x20000200

080052d4 <_malloc_r>:
 80052d4:	b570      	push	{r4, r5, r6, lr}
 80052d6:	1ccd      	adds	r5, r1, #3
 80052d8:	f025 0503 	bic.w	r5, r5, #3
 80052dc:	3508      	adds	r5, #8
 80052de:	2d0c      	cmp	r5, #12
 80052e0:	bf38      	it	cc
 80052e2:	250c      	movcc	r5, #12
 80052e4:	2d00      	cmp	r5, #0
 80052e6:	4606      	mov	r6, r0
 80052e8:	db01      	blt.n	80052ee <_malloc_r+0x1a>
 80052ea:	42a9      	cmp	r1, r5
 80052ec:	d903      	bls.n	80052f6 <_malloc_r+0x22>
 80052ee:	230c      	movs	r3, #12
 80052f0:	6033      	str	r3, [r6, #0]
 80052f2:	2000      	movs	r0, #0
 80052f4:	bd70      	pop	{r4, r5, r6, pc}
 80052f6:	f000 f9d4 	bl	80056a2 <__malloc_lock>
 80052fa:	4a21      	ldr	r2, [pc, #132]	; (8005380 <_malloc_r+0xac>)
 80052fc:	6814      	ldr	r4, [r2, #0]
 80052fe:	4621      	mov	r1, r4
 8005300:	b991      	cbnz	r1, 8005328 <_malloc_r+0x54>
 8005302:	4c20      	ldr	r4, [pc, #128]	; (8005384 <_malloc_r+0xb0>)
 8005304:	6823      	ldr	r3, [r4, #0]
 8005306:	b91b      	cbnz	r3, 8005310 <_malloc_r+0x3c>
 8005308:	4630      	mov	r0, r6
 800530a:	f000 f98f 	bl	800562c <_sbrk_r>
 800530e:	6020      	str	r0, [r4, #0]
 8005310:	4629      	mov	r1, r5
 8005312:	4630      	mov	r0, r6
 8005314:	f000 f98a 	bl	800562c <_sbrk_r>
 8005318:	1c43      	adds	r3, r0, #1
 800531a:	d124      	bne.n	8005366 <_malloc_r+0x92>
 800531c:	230c      	movs	r3, #12
 800531e:	4630      	mov	r0, r6
 8005320:	6033      	str	r3, [r6, #0]
 8005322:	f000 f9bf 	bl	80056a4 <__malloc_unlock>
 8005326:	e7e4      	b.n	80052f2 <_malloc_r+0x1e>
 8005328:	680b      	ldr	r3, [r1, #0]
 800532a:	1b5b      	subs	r3, r3, r5
 800532c:	d418      	bmi.n	8005360 <_malloc_r+0x8c>
 800532e:	2b0b      	cmp	r3, #11
 8005330:	d90f      	bls.n	8005352 <_malloc_r+0x7e>
 8005332:	600b      	str	r3, [r1, #0]
 8005334:	18cc      	adds	r4, r1, r3
 8005336:	50cd      	str	r5, [r1, r3]
 8005338:	4630      	mov	r0, r6
 800533a:	f000 f9b3 	bl	80056a4 <__malloc_unlock>
 800533e:	f104 000b 	add.w	r0, r4, #11
 8005342:	1d23      	adds	r3, r4, #4
 8005344:	f020 0007 	bic.w	r0, r0, #7
 8005348:	1ac3      	subs	r3, r0, r3
 800534a:	d0d3      	beq.n	80052f4 <_malloc_r+0x20>
 800534c:	425a      	negs	r2, r3
 800534e:	50e2      	str	r2, [r4, r3]
 8005350:	e7d0      	b.n	80052f4 <_malloc_r+0x20>
 8005352:	684b      	ldr	r3, [r1, #4]
 8005354:	428c      	cmp	r4, r1
 8005356:	bf16      	itet	ne
 8005358:	6063      	strne	r3, [r4, #4]
 800535a:	6013      	streq	r3, [r2, #0]
 800535c:	460c      	movne	r4, r1
 800535e:	e7eb      	b.n	8005338 <_malloc_r+0x64>
 8005360:	460c      	mov	r4, r1
 8005362:	6849      	ldr	r1, [r1, #4]
 8005364:	e7cc      	b.n	8005300 <_malloc_r+0x2c>
 8005366:	1cc4      	adds	r4, r0, #3
 8005368:	f024 0403 	bic.w	r4, r4, #3
 800536c:	42a0      	cmp	r0, r4
 800536e:	d005      	beq.n	800537c <_malloc_r+0xa8>
 8005370:	1a21      	subs	r1, r4, r0
 8005372:	4630      	mov	r0, r6
 8005374:	f000 f95a 	bl	800562c <_sbrk_r>
 8005378:	3001      	adds	r0, #1
 800537a:	d0cf      	beq.n	800531c <_malloc_r+0x48>
 800537c:	6025      	str	r5, [r4, #0]
 800537e:	e7db      	b.n	8005338 <_malloc_r+0x64>
 8005380:	20000200 	.word	0x20000200
 8005384:	20000204 	.word	0x20000204

08005388 <__ssputs_r>:
 8005388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800538c:	688e      	ldr	r6, [r1, #8]
 800538e:	4682      	mov	sl, r0
 8005390:	429e      	cmp	r6, r3
 8005392:	460c      	mov	r4, r1
 8005394:	4690      	mov	r8, r2
 8005396:	4699      	mov	r9, r3
 8005398:	d837      	bhi.n	800540a <__ssputs_r+0x82>
 800539a:	898a      	ldrh	r2, [r1, #12]
 800539c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80053a0:	d031      	beq.n	8005406 <__ssputs_r+0x7e>
 80053a2:	2302      	movs	r3, #2
 80053a4:	6825      	ldr	r5, [r4, #0]
 80053a6:	6909      	ldr	r1, [r1, #16]
 80053a8:	1a6f      	subs	r7, r5, r1
 80053aa:	6965      	ldr	r5, [r4, #20]
 80053ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80053b0:	fb95 f5f3 	sdiv	r5, r5, r3
 80053b4:	f109 0301 	add.w	r3, r9, #1
 80053b8:	443b      	add	r3, r7
 80053ba:	429d      	cmp	r5, r3
 80053bc:	bf38      	it	cc
 80053be:	461d      	movcc	r5, r3
 80053c0:	0553      	lsls	r3, r2, #21
 80053c2:	d530      	bpl.n	8005426 <__ssputs_r+0x9e>
 80053c4:	4629      	mov	r1, r5
 80053c6:	f7ff ff85 	bl	80052d4 <_malloc_r>
 80053ca:	4606      	mov	r6, r0
 80053cc:	b950      	cbnz	r0, 80053e4 <__ssputs_r+0x5c>
 80053ce:	230c      	movs	r3, #12
 80053d0:	f04f 30ff 	mov.w	r0, #4294967295
 80053d4:	f8ca 3000 	str.w	r3, [sl]
 80053d8:	89a3      	ldrh	r3, [r4, #12]
 80053da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053de:	81a3      	strh	r3, [r4, #12]
 80053e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053e4:	463a      	mov	r2, r7
 80053e6:	6921      	ldr	r1, [r4, #16]
 80053e8:	f7ff fc32 	bl	8004c50 <memcpy>
 80053ec:	89a3      	ldrh	r3, [r4, #12]
 80053ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80053f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053f6:	81a3      	strh	r3, [r4, #12]
 80053f8:	6126      	str	r6, [r4, #16]
 80053fa:	443e      	add	r6, r7
 80053fc:	6026      	str	r6, [r4, #0]
 80053fe:	464e      	mov	r6, r9
 8005400:	6165      	str	r5, [r4, #20]
 8005402:	1bed      	subs	r5, r5, r7
 8005404:	60a5      	str	r5, [r4, #8]
 8005406:	454e      	cmp	r6, r9
 8005408:	d900      	bls.n	800540c <__ssputs_r+0x84>
 800540a:	464e      	mov	r6, r9
 800540c:	4632      	mov	r2, r6
 800540e:	4641      	mov	r1, r8
 8005410:	6820      	ldr	r0, [r4, #0]
 8005412:	f000 f92d 	bl	8005670 <memmove>
 8005416:	68a3      	ldr	r3, [r4, #8]
 8005418:	2000      	movs	r0, #0
 800541a:	1b9b      	subs	r3, r3, r6
 800541c:	60a3      	str	r3, [r4, #8]
 800541e:	6823      	ldr	r3, [r4, #0]
 8005420:	441e      	add	r6, r3
 8005422:	6026      	str	r6, [r4, #0]
 8005424:	e7dc      	b.n	80053e0 <__ssputs_r+0x58>
 8005426:	462a      	mov	r2, r5
 8005428:	f000 f93d 	bl	80056a6 <_realloc_r>
 800542c:	4606      	mov	r6, r0
 800542e:	2800      	cmp	r0, #0
 8005430:	d1e2      	bne.n	80053f8 <__ssputs_r+0x70>
 8005432:	6921      	ldr	r1, [r4, #16]
 8005434:	4650      	mov	r0, sl
 8005436:	f7ff ff01 	bl	800523c <_free_r>
 800543a:	e7c8      	b.n	80053ce <__ssputs_r+0x46>

0800543c <_svfiprintf_r>:
 800543c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005440:	461d      	mov	r5, r3
 8005442:	898b      	ldrh	r3, [r1, #12]
 8005444:	b09d      	sub	sp, #116	; 0x74
 8005446:	061f      	lsls	r7, r3, #24
 8005448:	4680      	mov	r8, r0
 800544a:	460c      	mov	r4, r1
 800544c:	4616      	mov	r6, r2
 800544e:	d50f      	bpl.n	8005470 <_svfiprintf_r+0x34>
 8005450:	690b      	ldr	r3, [r1, #16]
 8005452:	b96b      	cbnz	r3, 8005470 <_svfiprintf_r+0x34>
 8005454:	2140      	movs	r1, #64	; 0x40
 8005456:	f7ff ff3d 	bl	80052d4 <_malloc_r>
 800545a:	6020      	str	r0, [r4, #0]
 800545c:	6120      	str	r0, [r4, #16]
 800545e:	b928      	cbnz	r0, 800546c <_svfiprintf_r+0x30>
 8005460:	230c      	movs	r3, #12
 8005462:	f8c8 3000 	str.w	r3, [r8]
 8005466:	f04f 30ff 	mov.w	r0, #4294967295
 800546a:	e0c8      	b.n	80055fe <_svfiprintf_r+0x1c2>
 800546c:	2340      	movs	r3, #64	; 0x40
 800546e:	6163      	str	r3, [r4, #20]
 8005470:	2300      	movs	r3, #0
 8005472:	9309      	str	r3, [sp, #36]	; 0x24
 8005474:	2320      	movs	r3, #32
 8005476:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800547a:	2330      	movs	r3, #48	; 0x30
 800547c:	f04f 0b01 	mov.w	fp, #1
 8005480:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005484:	9503      	str	r5, [sp, #12]
 8005486:	4637      	mov	r7, r6
 8005488:	463d      	mov	r5, r7
 800548a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800548e:	b10b      	cbz	r3, 8005494 <_svfiprintf_r+0x58>
 8005490:	2b25      	cmp	r3, #37	; 0x25
 8005492:	d13e      	bne.n	8005512 <_svfiprintf_r+0xd6>
 8005494:	ebb7 0a06 	subs.w	sl, r7, r6
 8005498:	d00b      	beq.n	80054b2 <_svfiprintf_r+0x76>
 800549a:	4653      	mov	r3, sl
 800549c:	4632      	mov	r2, r6
 800549e:	4621      	mov	r1, r4
 80054a0:	4640      	mov	r0, r8
 80054a2:	f7ff ff71 	bl	8005388 <__ssputs_r>
 80054a6:	3001      	adds	r0, #1
 80054a8:	f000 80a4 	beq.w	80055f4 <_svfiprintf_r+0x1b8>
 80054ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054ae:	4453      	add	r3, sl
 80054b0:	9309      	str	r3, [sp, #36]	; 0x24
 80054b2:	783b      	ldrb	r3, [r7, #0]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	f000 809d 	beq.w	80055f4 <_svfiprintf_r+0x1b8>
 80054ba:	2300      	movs	r3, #0
 80054bc:	f04f 32ff 	mov.w	r2, #4294967295
 80054c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80054c4:	9304      	str	r3, [sp, #16]
 80054c6:	9307      	str	r3, [sp, #28]
 80054c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80054cc:	931a      	str	r3, [sp, #104]	; 0x68
 80054ce:	462f      	mov	r7, r5
 80054d0:	2205      	movs	r2, #5
 80054d2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80054d6:	4850      	ldr	r0, [pc, #320]	; (8005618 <_svfiprintf_r+0x1dc>)
 80054d8:	f7ff fbac 	bl	8004c34 <memchr>
 80054dc:	9b04      	ldr	r3, [sp, #16]
 80054de:	b9d0      	cbnz	r0, 8005516 <_svfiprintf_r+0xda>
 80054e0:	06d9      	lsls	r1, r3, #27
 80054e2:	bf44      	itt	mi
 80054e4:	2220      	movmi	r2, #32
 80054e6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80054ea:	071a      	lsls	r2, r3, #28
 80054ec:	bf44      	itt	mi
 80054ee:	222b      	movmi	r2, #43	; 0x2b
 80054f0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80054f4:	782a      	ldrb	r2, [r5, #0]
 80054f6:	2a2a      	cmp	r2, #42	; 0x2a
 80054f8:	d015      	beq.n	8005526 <_svfiprintf_r+0xea>
 80054fa:	462f      	mov	r7, r5
 80054fc:	2000      	movs	r0, #0
 80054fe:	250a      	movs	r5, #10
 8005500:	9a07      	ldr	r2, [sp, #28]
 8005502:	4639      	mov	r1, r7
 8005504:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005508:	3b30      	subs	r3, #48	; 0x30
 800550a:	2b09      	cmp	r3, #9
 800550c:	d94d      	bls.n	80055aa <_svfiprintf_r+0x16e>
 800550e:	b1b8      	cbz	r0, 8005540 <_svfiprintf_r+0x104>
 8005510:	e00f      	b.n	8005532 <_svfiprintf_r+0xf6>
 8005512:	462f      	mov	r7, r5
 8005514:	e7b8      	b.n	8005488 <_svfiprintf_r+0x4c>
 8005516:	4a40      	ldr	r2, [pc, #256]	; (8005618 <_svfiprintf_r+0x1dc>)
 8005518:	463d      	mov	r5, r7
 800551a:	1a80      	subs	r0, r0, r2
 800551c:	fa0b f000 	lsl.w	r0, fp, r0
 8005520:	4318      	orrs	r0, r3
 8005522:	9004      	str	r0, [sp, #16]
 8005524:	e7d3      	b.n	80054ce <_svfiprintf_r+0x92>
 8005526:	9a03      	ldr	r2, [sp, #12]
 8005528:	1d11      	adds	r1, r2, #4
 800552a:	6812      	ldr	r2, [r2, #0]
 800552c:	9103      	str	r1, [sp, #12]
 800552e:	2a00      	cmp	r2, #0
 8005530:	db01      	blt.n	8005536 <_svfiprintf_r+0xfa>
 8005532:	9207      	str	r2, [sp, #28]
 8005534:	e004      	b.n	8005540 <_svfiprintf_r+0x104>
 8005536:	4252      	negs	r2, r2
 8005538:	f043 0302 	orr.w	r3, r3, #2
 800553c:	9207      	str	r2, [sp, #28]
 800553e:	9304      	str	r3, [sp, #16]
 8005540:	783b      	ldrb	r3, [r7, #0]
 8005542:	2b2e      	cmp	r3, #46	; 0x2e
 8005544:	d10c      	bne.n	8005560 <_svfiprintf_r+0x124>
 8005546:	787b      	ldrb	r3, [r7, #1]
 8005548:	2b2a      	cmp	r3, #42	; 0x2a
 800554a:	d133      	bne.n	80055b4 <_svfiprintf_r+0x178>
 800554c:	9b03      	ldr	r3, [sp, #12]
 800554e:	3702      	adds	r7, #2
 8005550:	1d1a      	adds	r2, r3, #4
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	9203      	str	r2, [sp, #12]
 8005556:	2b00      	cmp	r3, #0
 8005558:	bfb8      	it	lt
 800555a:	f04f 33ff 	movlt.w	r3, #4294967295
 800555e:	9305      	str	r3, [sp, #20]
 8005560:	4d2e      	ldr	r5, [pc, #184]	; (800561c <_svfiprintf_r+0x1e0>)
 8005562:	2203      	movs	r2, #3
 8005564:	7839      	ldrb	r1, [r7, #0]
 8005566:	4628      	mov	r0, r5
 8005568:	f7ff fb64 	bl	8004c34 <memchr>
 800556c:	b138      	cbz	r0, 800557e <_svfiprintf_r+0x142>
 800556e:	2340      	movs	r3, #64	; 0x40
 8005570:	1b40      	subs	r0, r0, r5
 8005572:	fa03 f000 	lsl.w	r0, r3, r0
 8005576:	9b04      	ldr	r3, [sp, #16]
 8005578:	3701      	adds	r7, #1
 800557a:	4303      	orrs	r3, r0
 800557c:	9304      	str	r3, [sp, #16]
 800557e:	7839      	ldrb	r1, [r7, #0]
 8005580:	2206      	movs	r2, #6
 8005582:	4827      	ldr	r0, [pc, #156]	; (8005620 <_svfiprintf_r+0x1e4>)
 8005584:	1c7e      	adds	r6, r7, #1
 8005586:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800558a:	f7ff fb53 	bl	8004c34 <memchr>
 800558e:	2800      	cmp	r0, #0
 8005590:	d038      	beq.n	8005604 <_svfiprintf_r+0x1c8>
 8005592:	4b24      	ldr	r3, [pc, #144]	; (8005624 <_svfiprintf_r+0x1e8>)
 8005594:	bb13      	cbnz	r3, 80055dc <_svfiprintf_r+0x1a0>
 8005596:	9b03      	ldr	r3, [sp, #12]
 8005598:	3307      	adds	r3, #7
 800559a:	f023 0307 	bic.w	r3, r3, #7
 800559e:	3308      	adds	r3, #8
 80055a0:	9303      	str	r3, [sp, #12]
 80055a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055a4:	444b      	add	r3, r9
 80055a6:	9309      	str	r3, [sp, #36]	; 0x24
 80055a8:	e76d      	b.n	8005486 <_svfiprintf_r+0x4a>
 80055aa:	fb05 3202 	mla	r2, r5, r2, r3
 80055ae:	2001      	movs	r0, #1
 80055b0:	460f      	mov	r7, r1
 80055b2:	e7a6      	b.n	8005502 <_svfiprintf_r+0xc6>
 80055b4:	2300      	movs	r3, #0
 80055b6:	250a      	movs	r5, #10
 80055b8:	4619      	mov	r1, r3
 80055ba:	3701      	adds	r7, #1
 80055bc:	9305      	str	r3, [sp, #20]
 80055be:	4638      	mov	r0, r7
 80055c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80055c4:	3a30      	subs	r2, #48	; 0x30
 80055c6:	2a09      	cmp	r2, #9
 80055c8:	d903      	bls.n	80055d2 <_svfiprintf_r+0x196>
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d0c8      	beq.n	8005560 <_svfiprintf_r+0x124>
 80055ce:	9105      	str	r1, [sp, #20]
 80055d0:	e7c6      	b.n	8005560 <_svfiprintf_r+0x124>
 80055d2:	fb05 2101 	mla	r1, r5, r1, r2
 80055d6:	2301      	movs	r3, #1
 80055d8:	4607      	mov	r7, r0
 80055da:	e7f0      	b.n	80055be <_svfiprintf_r+0x182>
 80055dc:	ab03      	add	r3, sp, #12
 80055de:	9300      	str	r3, [sp, #0]
 80055e0:	4622      	mov	r2, r4
 80055e2:	4b11      	ldr	r3, [pc, #68]	; (8005628 <_svfiprintf_r+0x1ec>)
 80055e4:	a904      	add	r1, sp, #16
 80055e6:	4640      	mov	r0, r8
 80055e8:	f7fe f8ec 	bl	80037c4 <_printf_float>
 80055ec:	f1b0 3fff 	cmp.w	r0, #4294967295
 80055f0:	4681      	mov	r9, r0
 80055f2:	d1d6      	bne.n	80055a2 <_svfiprintf_r+0x166>
 80055f4:	89a3      	ldrh	r3, [r4, #12]
 80055f6:	065b      	lsls	r3, r3, #25
 80055f8:	f53f af35 	bmi.w	8005466 <_svfiprintf_r+0x2a>
 80055fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80055fe:	b01d      	add	sp, #116	; 0x74
 8005600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005604:	ab03      	add	r3, sp, #12
 8005606:	9300      	str	r3, [sp, #0]
 8005608:	4622      	mov	r2, r4
 800560a:	4b07      	ldr	r3, [pc, #28]	; (8005628 <_svfiprintf_r+0x1ec>)
 800560c:	a904      	add	r1, sp, #16
 800560e:	4640      	mov	r0, r8
 8005610:	f7fe fb84 	bl	8003d1c <_printf_i>
 8005614:	e7ea      	b.n	80055ec <_svfiprintf_r+0x1b0>
 8005616:	bf00      	nop
 8005618:	080058b4 	.word	0x080058b4
 800561c:	080058ba 	.word	0x080058ba
 8005620:	080058be 	.word	0x080058be
 8005624:	080037c5 	.word	0x080037c5
 8005628:	08005389 	.word	0x08005389

0800562c <_sbrk_r>:
 800562c:	b538      	push	{r3, r4, r5, lr}
 800562e:	2300      	movs	r3, #0
 8005630:	4c05      	ldr	r4, [pc, #20]	; (8005648 <_sbrk_r+0x1c>)
 8005632:	4605      	mov	r5, r0
 8005634:	4608      	mov	r0, r1
 8005636:	6023      	str	r3, [r4, #0]
 8005638:	f7fc faf8 	bl	8001c2c <_sbrk>
 800563c:	1c43      	adds	r3, r0, #1
 800563e:	d102      	bne.n	8005646 <_sbrk_r+0x1a>
 8005640:	6823      	ldr	r3, [r4, #0]
 8005642:	b103      	cbz	r3, 8005646 <_sbrk_r+0x1a>
 8005644:	602b      	str	r3, [r5, #0]
 8005646:	bd38      	pop	{r3, r4, r5, pc}
 8005648:	200002d0 	.word	0x200002d0

0800564c <__ascii_mbtowc>:
 800564c:	b082      	sub	sp, #8
 800564e:	b901      	cbnz	r1, 8005652 <__ascii_mbtowc+0x6>
 8005650:	a901      	add	r1, sp, #4
 8005652:	b142      	cbz	r2, 8005666 <__ascii_mbtowc+0x1a>
 8005654:	b14b      	cbz	r3, 800566a <__ascii_mbtowc+0x1e>
 8005656:	7813      	ldrb	r3, [r2, #0]
 8005658:	600b      	str	r3, [r1, #0]
 800565a:	7812      	ldrb	r2, [r2, #0]
 800565c:	1c10      	adds	r0, r2, #0
 800565e:	bf18      	it	ne
 8005660:	2001      	movne	r0, #1
 8005662:	b002      	add	sp, #8
 8005664:	4770      	bx	lr
 8005666:	4610      	mov	r0, r2
 8005668:	e7fb      	b.n	8005662 <__ascii_mbtowc+0x16>
 800566a:	f06f 0001 	mvn.w	r0, #1
 800566e:	e7f8      	b.n	8005662 <__ascii_mbtowc+0x16>

08005670 <memmove>:
 8005670:	4288      	cmp	r0, r1
 8005672:	b510      	push	{r4, lr}
 8005674:	eb01 0302 	add.w	r3, r1, r2
 8005678:	d807      	bhi.n	800568a <memmove+0x1a>
 800567a:	1e42      	subs	r2, r0, #1
 800567c:	4299      	cmp	r1, r3
 800567e:	d00a      	beq.n	8005696 <memmove+0x26>
 8005680:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005684:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005688:	e7f8      	b.n	800567c <memmove+0xc>
 800568a:	4283      	cmp	r3, r0
 800568c:	d9f5      	bls.n	800567a <memmove+0xa>
 800568e:	1881      	adds	r1, r0, r2
 8005690:	1ad2      	subs	r2, r2, r3
 8005692:	42d3      	cmn	r3, r2
 8005694:	d100      	bne.n	8005698 <memmove+0x28>
 8005696:	bd10      	pop	{r4, pc}
 8005698:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800569c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80056a0:	e7f7      	b.n	8005692 <memmove+0x22>

080056a2 <__malloc_lock>:
 80056a2:	4770      	bx	lr

080056a4 <__malloc_unlock>:
 80056a4:	4770      	bx	lr

080056a6 <_realloc_r>:
 80056a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056a8:	4607      	mov	r7, r0
 80056aa:	4614      	mov	r4, r2
 80056ac:	460e      	mov	r6, r1
 80056ae:	b921      	cbnz	r1, 80056ba <_realloc_r+0x14>
 80056b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80056b4:	4611      	mov	r1, r2
 80056b6:	f7ff be0d 	b.w	80052d4 <_malloc_r>
 80056ba:	b922      	cbnz	r2, 80056c6 <_realloc_r+0x20>
 80056bc:	f7ff fdbe 	bl	800523c <_free_r>
 80056c0:	4625      	mov	r5, r4
 80056c2:	4628      	mov	r0, r5
 80056c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056c6:	f000 f821 	bl	800570c <_malloc_usable_size_r>
 80056ca:	42a0      	cmp	r0, r4
 80056cc:	d20f      	bcs.n	80056ee <_realloc_r+0x48>
 80056ce:	4621      	mov	r1, r4
 80056d0:	4638      	mov	r0, r7
 80056d2:	f7ff fdff 	bl	80052d4 <_malloc_r>
 80056d6:	4605      	mov	r5, r0
 80056d8:	2800      	cmp	r0, #0
 80056da:	d0f2      	beq.n	80056c2 <_realloc_r+0x1c>
 80056dc:	4631      	mov	r1, r6
 80056de:	4622      	mov	r2, r4
 80056e0:	f7ff fab6 	bl	8004c50 <memcpy>
 80056e4:	4631      	mov	r1, r6
 80056e6:	4638      	mov	r0, r7
 80056e8:	f7ff fda8 	bl	800523c <_free_r>
 80056ec:	e7e9      	b.n	80056c2 <_realloc_r+0x1c>
 80056ee:	4635      	mov	r5, r6
 80056f0:	e7e7      	b.n	80056c2 <_realloc_r+0x1c>

080056f2 <__ascii_wctomb>:
 80056f2:	b149      	cbz	r1, 8005708 <__ascii_wctomb+0x16>
 80056f4:	2aff      	cmp	r2, #255	; 0xff
 80056f6:	bf8b      	itete	hi
 80056f8:	238a      	movhi	r3, #138	; 0x8a
 80056fa:	700a      	strbls	r2, [r1, #0]
 80056fc:	6003      	strhi	r3, [r0, #0]
 80056fe:	2001      	movls	r0, #1
 8005700:	bf88      	it	hi
 8005702:	f04f 30ff 	movhi.w	r0, #4294967295
 8005706:	4770      	bx	lr
 8005708:	4608      	mov	r0, r1
 800570a:	4770      	bx	lr

0800570c <_malloc_usable_size_r>:
 800570c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005710:	1f18      	subs	r0, r3, #4
 8005712:	2b00      	cmp	r3, #0
 8005714:	bfbc      	itt	lt
 8005716:	580b      	ldrlt	r3, [r1, r0]
 8005718:	18c0      	addlt	r0, r0, r3
 800571a:	4770      	bx	lr

0800571c <_init>:
 800571c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800571e:	bf00      	nop
 8005720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005722:	bc08      	pop	{r3}
 8005724:	469e      	mov	lr, r3
 8005726:	4770      	bx	lr

08005728 <_fini>:
 8005728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800572a:	bf00      	nop
 800572c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800572e:	bc08      	pop	{r3}
 8005730:	469e      	mov	lr, r3
 8005732:	4770      	bx	lr
