m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vlatch
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1763306952
!i10b 1
!s100 2SM]h^mCYedFUI<?<4O]m0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I:8_Y<g7fO@Q3nzhZImD772
Z2 VDg1SIo80bB@j0V0VzS_@n1
S1
Z3 dC:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment
w1763306947
8C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/latch.sv
FC:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/latch.sv
!i122 15
Z4 L0 2 12
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1763306952.000000
!s107 C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/latch.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/latch.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vmux2
R0
Z8 !s110 1763307802
!i10b 1
!s100 g[NDSS1^LlzOl=lz_nT;[0
R1
Ih=7GMWS@B]G]H4NcablIQ3
R2
S1
R3
Z9 w1763307801
Z10 8C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/mux2to1.sv
Z11 FC:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/mux2to1.sv
!i122 18
L0 1 8
R5
r1
!s85 0
31
Z12 !s108 1763307802.000000
Z13 !s107 C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/mux2to1.sv|
Z14 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/mux2to1.sv|
!i113 1
R6
R7
vmux_cont
R0
!s110 1763306510
!i10b 1
!s100 WQ74G_IGQF?cYlFI:fCin0
R1
IQ`WO?KJZ@z4R4_h]@W5f92
R2
S1
R3
w1763306506
Z15 8C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/mux_cont.sv
Z16 FC:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/mux_cont.sv
!i122 5
R4
R5
r1
!s85 0
31
!s108 1763306509.000000
Z17 !s107 C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/mux_cont.sv|
Z18 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/mux_cont.sv|
!i113 1
R6
R7
vmuxcase
R0
Z19 !s110 1763306786
!i10b 1
!s100 hE]1_lMOl[^G^Fmi2gi^g2
R1
IMaFi0RaBgW@C1?ncHOH=Q3
R2
S1
R3
w1763306278
8C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/muxCase.sv
FC:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/muxCase.sv
!i122 11
L0 2 14
R5
r1
!s85 0
31
Z20 !s108 1763306786.000000
!s107 C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/muxCase.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/muxCase.sv|
!i113 1
R6
R7
vmuxCont
R0
!s110 1763306872
!i10b 1
!s100 `F3iSiWc@m32Qj]MBicRL3
R1
IL1:VY@AUcAP3]V<>gONdM3
R2
S1
R3
w1763306839
R15
R16
!i122 14
L0 2 11
R5
r1
!s85 0
31
!s108 1763306871.000000
R17
R18
!i113 1
R6
R7
nmux@cont
vmuxhier
R0
R8
!i10b 1
!s100 ]hVXL3866L`df3>KVGfDS3
R1
I_<>BDN@]nNZQ_K@`UiM@m1
R2
S1
R3
R9
R10
R11
!i122 18
L0 10 11
R5
r1
!s85 0
31
R12
R13
R14
!i113 1
R6
R7
vmuxifelse
R0
R19
!i10b 1
!s100 ^NC7ECUm8LE4^Z2P_ch7i0
R1
I]BmafPHR7Q;;VM:VID9?F2
R2
S1
R3
w1763306185
8C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/muxIf.sv
FC:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/muxIf.sv
!i122 10
R4
R5
r1
!s85 0
31
R20
!s107 C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/muxIf.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/muxIf.sv|
!i113 1
R6
R7
vtbmux
R0
!s110 1763308014
!i10b 1
!s100 PG:KP5^KcKPR[@l;bm<GJ3
R1
I69ic_Xh;m@;bM9;7oH:_60
R2
S1
R3
w1763308013
8C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/testbenchmux.sv
FC:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/testbenchmux.sv
!i122 19
L0 2 20
R5
r1
!s85 0
31
!s108 1763308014.000000
!s107 C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/testbenchmux.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/saket/OneDrive/Desktop/MastersItaly/Study/UNIBO/DigitalSystemsAndIntroductionToComputersArchitecture/SystemVerilogProjects/lab1Assignment/testbenchmux.sv|
!i113 1
R6
R7
