INFO: [VRFC 10-163] Analyzing VHDL file "C:/programming/testcode/vivado/4-Bit Full Adder/4-Bit Full Adder.gen/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_0'
