   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_tim.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.TIM_DeInit,"ax",%progbits
  19              		.align	2
  20              		.global	TIM_DeInit
  21              		.thumb
  22              		.thumb_func
  24              	TIM_DeInit:
  25              	.LFB29:
  26              		.file 1 "/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c"
   1:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
   2:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   ******************************************************************************
   3:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @file    stm32f10x_tim.c
   4:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @author  MCD Application Team
   5:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @version V3.5.0
   6:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @date    11-March-2011
   7:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief   This file provides all the TIM firmware functions.
   8:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   ******************************************************************************
   9:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @attention
  10:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *
  11:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *
  18:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   ******************************************************************************
  20:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
  21:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  22:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /* Includes ------------------------------------------------------------------*/
  23:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** #include "stm32f10x_tim.h"
  24:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** #include "stm32f10x_rcc.h"
  25:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  26:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @{
  28:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
  29:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  30:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /** @defgroup TIM 
  31:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief TIM driver modules
  32:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @{
  33:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
  34:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  35:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_TypesDefinitions
  36:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @{
  37:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
  38:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  39:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
  40:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @}
  41:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
  42:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  43:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Defines
  44:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @{
  45:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
  46:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  47:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
  48:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** #define SMCR_ETR_Mask               ((uint16_t)0x00FF) 
  49:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** #define CCMR_Offset                 ((uint16_t)0x0018)
  50:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** #define CCER_CCE_Set                ((uint16_t)0x0001)  
  51:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** #define	CCER_CCNE_Set               ((uint16_t)0x0004) 
  52:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  53:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
  54:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @}
  55:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
  56:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  57:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Macros
  58:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @{
  59:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
  60:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  61:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
  62:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @}
  63:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
  64:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  65:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Variables
  66:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @{
  67:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
  68:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  69:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
  70:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @}
  71:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
  72:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  73:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_FunctionPrototypes
  74:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @{
  75:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
  76:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  77:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  78:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  79:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  80:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  81:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  82:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  83:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  84:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  85:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
  86:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @}
  87:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
  88:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  89:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Macros
  90:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @{
  91:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
  92:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  93:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
  94:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @}
  95:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
  96:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
  97:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Variables
  98:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @{
  99:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 100:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 101:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 102:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @}
 103:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 104:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 105:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_FunctionPrototypes
 106:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @{
 107:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 108:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 109:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 110:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @}
 111:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 112:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 113:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Functions
 114:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @{
 115:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 116:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 117:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 118:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
 119:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 120:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 121:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 122:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 123:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
  27              		.loc 1 123 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 82B0     		sub	sp, sp, #8
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
 124:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 125:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 126:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****  
 127:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (TIMx == TIM1)
  40              		.loc 1 127 0
  41 0008 7B68     		ldr	r3, [r7, #4]
  42 000a 784A     		ldr	r2, .L19
  43 000c 9342     		cmp	r3, r2
  44 000e 0AD1     		bne	.L2
 128:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 129:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
  45              		.loc 1 129 0
  46 0010 4FF40060 		mov	r0, #2048
  47 0014 0121     		movs	r1, #1
  48 0016 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 130:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  49              		.loc 1 130 0
  50 001a 4FF40060 		mov	r0, #2048
  51 001e 0021     		movs	r1, #0
  52 0020 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  53 0024 DEE0     		b	.L1
  54              	.L2:
 131:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }     
 132:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIMx == TIM2)
  55              		.loc 1 132 0
  56 0026 7B68     		ldr	r3, [r7, #4]
  57 0028 B3F1804F 		cmp	r3, #1073741824
  58 002c 08D1     		bne	.L4
 133:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 134:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
  59              		.loc 1 134 0
  60 002e 0120     		movs	r0, #1
  61 0030 0121     		movs	r1, #1
  62 0032 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 135:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  63              		.loc 1 135 0
  64 0036 0120     		movs	r0, #1
  65 0038 0021     		movs	r1, #0
  66 003a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  67 003e D1E0     		b	.L1
  68              	.L4:
 136:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 137:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIMx == TIM3)
  69              		.loc 1 137 0
  70 0040 7B68     		ldr	r3, [r7, #4]
  71 0042 6B4A     		ldr	r2, .L19+4
  72 0044 9342     		cmp	r3, r2
  73 0046 08D1     		bne	.L5
 138:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 139:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
  74              		.loc 1 139 0
  75 0048 0220     		movs	r0, #2
  76 004a 0121     		movs	r1, #1
  77 004c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 140:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  78              		.loc 1 140 0
  79 0050 0220     		movs	r0, #2
  80 0052 0021     		movs	r1, #0
  81 0054 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  82 0058 C4E0     		b	.L1
  83              	.L5:
 141:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 142:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIMx == TIM4)
  84              		.loc 1 142 0
  85 005a 7B68     		ldr	r3, [r7, #4]
  86 005c 654A     		ldr	r2, .L19+8
  87 005e 9342     		cmp	r3, r2
  88 0060 08D1     		bne	.L6
 143:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 144:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
  89              		.loc 1 144 0
  90 0062 0420     		movs	r0, #4
  91 0064 0121     		movs	r1, #1
  92 0066 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 145:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  93              		.loc 1 145 0
  94 006a 0420     		movs	r0, #4
  95 006c 0021     		movs	r1, #0
  96 006e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  97 0072 B7E0     		b	.L1
  98              	.L6:
 146:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   } 
 147:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIMx == TIM5)
  99              		.loc 1 147 0
 100 0074 7B68     		ldr	r3, [r7, #4]
 101 0076 604A     		ldr	r2, .L19+12
 102 0078 9342     		cmp	r3, r2
 103 007a 08D1     		bne	.L7
 148:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 149:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 104              		.loc 1 149 0
 105 007c 0820     		movs	r0, #8
 106 007e 0121     		movs	r1, #1
 107 0080 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 150:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 108              		.loc 1 150 0
 109 0084 0820     		movs	r0, #8
 110 0086 0021     		movs	r1, #0
 111 0088 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 112 008c AAE0     		b	.L1
 113              	.L7:
 151:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   } 
 152:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIMx == TIM6)
 114              		.loc 1 152 0
 115 008e 7B68     		ldr	r3, [r7, #4]
 116 0090 5A4A     		ldr	r2, .L19+16
 117 0092 9342     		cmp	r3, r2
 118 0094 08D1     		bne	.L8
 153:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 154:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 119              		.loc 1 154 0
 120 0096 1020     		movs	r0, #16
 121 0098 0121     		movs	r1, #1
 122 009a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 155:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 123              		.loc 1 155 0
 124 009e 1020     		movs	r0, #16
 125 00a0 0021     		movs	r1, #0
 126 00a2 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 127 00a6 9DE0     		b	.L1
 128              	.L8:
 156:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   } 
 157:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIMx == TIM7)
 129              		.loc 1 157 0
 130 00a8 7B68     		ldr	r3, [r7, #4]
 131 00aa 554A     		ldr	r2, .L19+20
 132 00ac 9342     		cmp	r3, r2
 133 00ae 08D1     		bne	.L9
 158:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 159:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 134              		.loc 1 159 0
 135 00b0 2020     		movs	r0, #32
 136 00b2 0121     		movs	r1, #1
 137 00b4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 160:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 138              		.loc 1 160 0
 139 00b8 2020     		movs	r0, #32
 140 00ba 0021     		movs	r1, #0
 141 00bc FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 142 00c0 90E0     		b	.L1
 143              	.L9:
 161:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   } 
 162:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIMx == TIM8)
 144              		.loc 1 162 0
 145 00c2 7B68     		ldr	r3, [r7, #4]
 146 00c4 4F4A     		ldr	r2, .L19+24
 147 00c6 9342     		cmp	r3, r2
 148 00c8 0AD1     		bne	.L10
 163:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 164:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 149              		.loc 1 164 0
 150 00ca 4FF40050 		mov	r0, #8192
 151 00ce 0121     		movs	r1, #1
 152 00d0 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 165:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 153              		.loc 1 165 0
 154 00d4 4FF40050 		mov	r0, #8192
 155 00d8 0021     		movs	r1, #0
 156 00da FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 157 00de 81E0     		b	.L1
 158              	.L10:
 166:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 167:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIMx == TIM9)
 159              		.loc 1 167 0
 160 00e0 7B68     		ldr	r3, [r7, #4]
 161 00e2 494A     		ldr	r2, .L19+28
 162 00e4 9342     		cmp	r3, r2
 163 00e6 0AD1     		bne	.L11
 168:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {      
 169:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 164              		.loc 1 169 0
 165 00e8 4FF40020 		mov	r0, #524288
 166 00ec 0121     		movs	r1, #1
 167 00ee FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 170:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 168              		.loc 1 170 0
 169 00f2 4FF40020 		mov	r0, #524288
 170 00f6 0021     		movs	r1, #0
 171 00f8 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 172 00fc 72E0     		b	.L1
 173              	.L11:
 171:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****    }  
 172:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIMx == TIM10)
 174              		.loc 1 172 0
 175 00fe 7B68     		ldr	r3, [r7, #4]
 176 0100 424A     		ldr	r2, .L19+32
 177 0102 9342     		cmp	r3, r2
 178 0104 0AD1     		bne	.L12
 173:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {      
 174:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 179              		.loc 1 174 0
 180 0106 4FF48010 		mov	r0, #1048576
 181 010a 0121     		movs	r1, #1
 182 010c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 175:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 183              		.loc 1 175 0
 184 0110 4FF48010 		mov	r0, #1048576
 185 0114 0021     		movs	r1, #0
 186 0116 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 187 011a 63E0     		b	.L1
 188              	.L12:
 176:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }  
 177:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIMx == TIM11) 
 189              		.loc 1 177 0
 190 011c 7B68     		ldr	r3, [r7, #4]
 191 011e 3C4A     		ldr	r2, .L19+36
 192 0120 9342     		cmp	r3, r2
 193 0122 0AD1     		bne	.L13
 178:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {     
 179:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 194              		.loc 1 179 0
 195 0124 4FF40010 		mov	r0, #2097152
 196 0128 0121     		movs	r1, #1
 197 012a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 180:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 198              		.loc 1 180 0
 199 012e 4FF40010 		mov	r0, #2097152
 200 0132 0021     		movs	r1, #0
 201 0134 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 202 0138 54E0     		b	.L1
 203              	.L13:
 181:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }  
 182:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIMx == TIM12)
 204              		.loc 1 182 0
 205 013a 7B68     		ldr	r3, [r7, #4]
 206 013c 354A     		ldr	r2, .L19+40
 207 013e 9342     		cmp	r3, r2
 208 0140 08D1     		bne	.L14
 183:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {      
 184:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 209              		.loc 1 184 0
 210 0142 4020     		movs	r0, #64
 211 0144 0121     		movs	r1, #1
 212 0146 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 185:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 213              		.loc 1 185 0
 214 014a 4020     		movs	r0, #64
 215 014c 0021     		movs	r1, #0
 216 014e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 217 0152 47E0     		b	.L1
 218              	.L14:
 186:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }  
 187:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIMx == TIM13) 
 219              		.loc 1 187 0
 220 0154 7B68     		ldr	r3, [r7, #4]
 221 0156 304A     		ldr	r2, .L19+44
 222 0158 9342     		cmp	r3, r2
 223 015a 08D1     		bne	.L15
 188:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {       
 189:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 224              		.loc 1 189 0
 225 015c 8020     		movs	r0, #128
 226 015e 0121     		movs	r1, #1
 227 0160 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 190:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 228              		.loc 1 190 0
 229 0164 8020     		movs	r0, #128
 230 0166 0021     		movs	r1, #0
 231 0168 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 232 016c 3AE0     		b	.L1
 233              	.L15:
 191:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 192:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIMx == TIM14) 
 234              		.loc 1 192 0
 235 016e 7B68     		ldr	r3, [r7, #4]
 236 0170 2A4A     		ldr	r2, .L19+48
 237 0172 9342     		cmp	r3, r2
 238 0174 0AD1     		bne	.L16
 193:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {       
 194:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 239              		.loc 1 194 0
 240 0176 4FF48070 		mov	r0, #256
 241 017a 0121     		movs	r1, #1
 242 017c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 195:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 243              		.loc 1 195 0
 244 0180 4FF48070 		mov	r0, #256
 245 0184 0021     		movs	r1, #0
 246 0186 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 247 018a 2BE0     		b	.L1
 248              	.L16:
 196:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }        
 197:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIMx == TIM15)
 249              		.loc 1 197 0
 250 018c 7B68     		ldr	r3, [r7, #4]
 251 018e 244A     		ldr	r2, .L19+52
 252 0190 9342     		cmp	r3, r2
 253 0192 0AD1     		bne	.L17
 198:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 199:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 254              		.loc 1 199 0
 255 0194 4FF48030 		mov	r0, #65536
 256 0198 0121     		movs	r1, #1
 257 019a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 200:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 258              		.loc 1 200 0
 259 019e 4FF48030 		mov	r0, #65536
 260 01a2 0021     		movs	r1, #0
 261 01a4 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 262 01a8 1CE0     		b	.L1
 263              	.L17:
 201:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   } 
 202:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIMx == TIM16)
 264              		.loc 1 202 0
 265 01aa 7B68     		ldr	r3, [r7, #4]
 266 01ac 1D4A     		ldr	r2, .L19+56
 267 01ae 9342     		cmp	r3, r2
 268 01b0 0AD1     		bne	.L18
 203:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 204:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 269              		.loc 1 204 0
 270 01b2 4FF40030 		mov	r0, #131072
 271 01b6 0121     		movs	r1, #1
 272 01b8 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 205:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 273              		.loc 1 205 0
 274 01bc 4FF40030 		mov	r0, #131072
 275 01c0 0021     		movs	r1, #0
 276 01c2 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 277 01c6 0DE0     		b	.L1
 278              	.L18:
 206:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   } 
 207:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
 208:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 209:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     if (TIMx == TIM17)
 279              		.loc 1 209 0
 280 01c8 7B68     		ldr	r3, [r7, #4]
 281 01ca 174A     		ldr	r2, .L19+60
 282 01cc 9342     		cmp	r3, r2
 283 01ce 09D1     		bne	.L1
 210:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     {
 211:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 284              		.loc 1 211 0
 285 01d0 4FF48020 		mov	r0, #262144
 286 01d4 0121     		movs	r1, #1
 287 01d6 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 212:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 288              		.loc 1 212 0
 289 01da 4FF48020 		mov	r0, #262144
 290 01de 0021     		movs	r1, #0
 291 01e0 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 292              	.L1:
 213:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     }  
 214:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 215:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 293              		.loc 1 215 0
 294 01e4 0837     		adds	r7, r7, #8
 295              		.cfi_def_cfa_offset 8
 296 01e6 BD46     		mov	sp, r7
 297              		.cfi_def_cfa_register 13
 298              		@ sp needed
 299 01e8 80BD     		pop	{r7, pc}
 300              	.L20:
 301 01ea 00BF     		.align	2
 302              	.L19:
 303 01ec 002C0140 		.word	1073818624
 304 01f0 00040040 		.word	1073742848
 305 01f4 00080040 		.word	1073743872
 306 01f8 000C0040 		.word	1073744896
 307 01fc 00100040 		.word	1073745920
 308 0200 00140040 		.word	1073746944
 309 0204 00340140 		.word	1073820672
 310 0208 004C0140 		.word	1073826816
 311 020c 00500140 		.word	1073827840
 312 0210 00540140 		.word	1073828864
 313 0214 00180040 		.word	1073747968
 314 0218 001C0040 		.word	1073748992
 315 021c 00200040 		.word	1073750016
 316 0220 00400140 		.word	1073823744
 317 0224 00440140 		.word	1073824768
 318 0228 00480140 		.word	1073825792
 319              		.cfi_endproc
 320              	.LFE29:
 322              		.section	.text.TIM_TimeBaseInit,"ax",%progbits
 323              		.align	2
 324              		.global	TIM_TimeBaseInit
 325              		.thumb
 326              		.thumb_func
 328              	TIM_TimeBaseInit:
 329              	.LFB30:
 216:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 217:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 218:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Time Base Unit peripheral according to 
 219:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         the specified parameters in the TIM_TimeBaseInitStruct.
 220:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 221:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef
 222:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         structure that contains the configuration information for the 
 223:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         specified TIM peripheral.
 224:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 225:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 226:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 227:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 330              		.loc 1 227 0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 16
 333              		@ frame_needed = 1, uses_anonymous_args = 0
 334              		@ link register save eliminated.
 335 0000 80B4     		push	{r7}
 336              		.cfi_def_cfa_offset 4
 337              		.cfi_offset 7, -4
 338 0002 85B0     		sub	sp, sp, #20
 339              		.cfi_def_cfa_offset 24
 340 0004 00AF     		add	r7, sp, #0
 341              		.cfi_def_cfa_register 7
 342 0006 7860     		str	r0, [r7, #4]
 343 0008 3960     		str	r1, [r7]
 228:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
 344              		.loc 1 228 0
 345 000a 0023     		movs	r3, #0
 346 000c FB81     		strh	r3, [r7, #14]	@ movhi
 229:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 230:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 231:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 232:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 233:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 234:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 235:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;  
 347              		.loc 1 235 0
 348 000e 7B68     		ldr	r3, [r7, #4]
 349 0010 1B88     		ldrh	r3, [r3]	@ movhi
 350 0012 FB81     		strh	r3, [r7, #14]	@ movhi
 236:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 237:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 351              		.loc 1 237 0
 352 0014 7B68     		ldr	r3, [r7, #4]
 353 0016 2E4A     		ldr	r2, .L27
 354 0018 9342     		cmp	r3, r2
 355 001a 13D0     		beq	.L22
 356              		.loc 1 237 0 is_stmt 0 discriminator 1
 357 001c 7B68     		ldr	r3, [r7, #4]
 358 001e 2D4A     		ldr	r2, .L27+4
 359 0020 9342     		cmp	r3, r2
 360 0022 0FD0     		beq	.L22
 361              		.loc 1 237 0 discriminator 2
 362 0024 7B68     		ldr	r3, [r7, #4]
 363 0026 B3F1804F 		cmp	r3, #1073741824
 364 002a 0BD0     		beq	.L22
 365              		.loc 1 237 0 discriminator 3
 366 002c 7B68     		ldr	r3, [r7, #4]
 367 002e 2A4A     		ldr	r2, .L27+8
 368 0030 9342     		cmp	r3, r2
 369 0032 07D0     		beq	.L22
 370              		.loc 1 237 0 discriminator 4
 371 0034 7B68     		ldr	r3, [r7, #4]
 372 0036 294A     		ldr	r2, .L27+12
 373 0038 9342     		cmp	r3, r2
 374 003a 03D0     		beq	.L22
 238:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 375              		.loc 1 238 0 is_stmt 1
 376 003c 7B68     		ldr	r3, [r7, #4]
 377 003e 284A     		ldr	r2, .L27+16
 378 0040 9342     		cmp	r3, r2
 379 0042 08D1     		bne	.L23
 380              	.L22:
 239:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 240:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Select the Counter Mode */
 241:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 381              		.loc 1 241 0
 382 0044 FB89     		ldrh	r3, [r7, #14]	@ movhi
 383 0046 23F07003 		bic	r3, r3, #112
 384 004a FB81     		strh	r3, [r7, #14]	@ movhi
 242:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 385              		.loc 1 242 0
 386 004c 3B68     		ldr	r3, [r7]
 387 004e 5A88     		ldrh	r2, [r3, #2]
 388 0050 FB89     		ldrh	r3, [r7, #14]	@ movhi
 389 0052 1343     		orrs	r3, r3, r2
 390 0054 FB81     		strh	r3, [r7, #14]	@ movhi
 391              	.L23:
 243:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 244:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****  
 245:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if((TIMx != TIM6) && (TIMx != TIM7))
 392              		.loc 1 245 0
 393 0056 7B68     		ldr	r3, [r7, #4]
 394 0058 224A     		ldr	r2, .L27+20
 395 005a 9342     		cmp	r3, r2
 396 005c 0CD0     		beq	.L24
 397              		.loc 1 245 0 is_stmt 0 discriminator 1
 398 005e 7B68     		ldr	r3, [r7, #4]
 399 0060 214A     		ldr	r2, .L27+24
 400 0062 9342     		cmp	r3, r2
 401 0064 08D0     		beq	.L24
 246:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 247:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the clock division */
 248:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 402              		.loc 1 248 0 is_stmt 1
 403 0066 FB89     		ldrh	r3, [r7, #14]	@ movhi
 404 0068 23F44073 		bic	r3, r3, #768
 405 006c FB81     		strh	r3, [r7, #14]	@ movhi
 249:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 406              		.loc 1 249 0
 407 006e 3B68     		ldr	r3, [r7]
 408 0070 DA88     		ldrh	r2, [r3, #6]
 409 0072 FB89     		ldrh	r3, [r7, #14]	@ movhi
 410 0074 1343     		orrs	r3, r3, r2
 411 0076 FB81     		strh	r3, [r7, #14]	@ movhi
 412              	.L24:
 250:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 251:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 252:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
 413              		.loc 1 252 0
 414 0078 7B68     		ldr	r3, [r7, #4]
 415 007a FA89     		ldrh	r2, [r7, #14]	@ movhi
 416 007c 1A80     		strh	r2, [r3]	@ movhi
 253:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 254:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Autoreload value */
 255:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 417              		.loc 1 255 0
 418 007e 3B68     		ldr	r3, [r7]
 419 0080 9A88     		ldrh	r2, [r3, #4]
 420 0082 7B68     		ldr	r3, [r7, #4]
 421 0084 9A85     		strh	r2, [r3, #44]	@ movhi
 256:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****  
 257:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Prescaler value */
 258:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 422              		.loc 1 258 0
 423 0086 3B68     		ldr	r3, [r7]
 424 0088 1A88     		ldrh	r2, [r3]
 425 008a 7B68     		ldr	r3, [r7, #4]
 426 008c 1A85     		strh	r2, [r3, #40]	@ movhi
 259:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 260:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 427              		.loc 1 260 0
 428 008e 7B68     		ldr	r3, [r7, #4]
 429 0090 0F4A     		ldr	r2, .L27
 430 0092 9342     		cmp	r3, r2
 431 0094 0FD0     		beq	.L25
 432              		.loc 1 260 0 is_stmt 0 discriminator 1
 433 0096 7B68     		ldr	r3, [r7, #4]
 434 0098 0E4A     		ldr	r2, .L27+4
 435 009a 9342     		cmp	r3, r2
 436 009c 0BD0     		beq	.L25
 437              		.loc 1 260 0 discriminator 2
 438 009e 7B68     		ldr	r3, [r7, #4]
 439 00a0 124A     		ldr	r2, .L27+28
 440 00a2 9342     		cmp	r3, r2
 441 00a4 07D0     		beq	.L25
 442              		.loc 1 260 0 discriminator 3
 443 00a6 7B68     		ldr	r3, [r7, #4]
 444 00a8 114A     		ldr	r2, .L27+32
 445 00aa 9342     		cmp	r3, r2
 446 00ac 03D0     		beq	.L25
 447              		.loc 1 260 0 discriminator 4
 448 00ae 7B68     		ldr	r3, [r7, #4]
 449 00b0 104A     		ldr	r2, .L27+36
 450 00b2 9342     		cmp	r3, r2
 451 00b4 04D1     		bne	.L26
 452              	.L25:
 261:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 262:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Repetition Counter value */
 263:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 453              		.loc 1 263 0 is_stmt 1
 454 00b6 3B68     		ldr	r3, [r7]
 455 00b8 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 456 00ba 9AB2     		uxth	r2, r3
 457 00bc 7B68     		ldr	r3, [r7, #4]
 458 00be 1A86     		strh	r2, [r3, #48]	@ movhi
 459              	.L26:
 264:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 265:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 266:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Generate an update event to reload the Prescaler and the Repetition counter
 267:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****      values immediately */
 268:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 460              		.loc 1 268 0
 461 00c0 7B68     		ldr	r3, [r7, #4]
 462 00c2 0122     		movs	r2, #1
 463 00c4 9A82     		strh	r2, [r3, #20]	@ movhi
 269:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 464              		.loc 1 269 0
 465 00c6 1437     		adds	r7, r7, #20
 466              		.cfi_def_cfa_offset 4
 467 00c8 BD46     		mov	sp, r7
 468              		.cfi_def_cfa_register 13
 469              		@ sp needed
 470 00ca 5DF8047B 		ldr	r7, [sp], #4
 471              		.cfi_restore 7
 472              		.cfi_def_cfa_offset 0
 473 00ce 7047     		bx	lr
 474              	.L28:
 475              		.align	2
 476              	.L27:
 477 00d0 002C0140 		.word	1073818624
 478 00d4 00340140 		.word	1073820672
 479 00d8 00040040 		.word	1073742848
 480 00dc 00080040 		.word	1073743872
 481 00e0 000C0040 		.word	1073744896
 482 00e4 00100040 		.word	1073745920
 483 00e8 00140040 		.word	1073746944
 484 00ec 00400140 		.word	1073823744
 485 00f0 00440140 		.word	1073824768
 486 00f4 00480140 		.word	1073825792
 487              		.cfi_endproc
 488              	.LFE30:
 490              		.section	.text.TIM_OC1Init,"ax",%progbits
 491              		.align	2
 492              		.global	TIM_OC1Init
 493              		.thumb
 494              		.thumb_func
 496              	TIM_OC1Init:
 497              	.LFB31:
 270:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 271:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 272:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel1 according to the specified
 273:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 274:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
 275:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 276:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 277:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 278:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 279:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 280:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 498              		.loc 1 280 0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 16
 501              		@ frame_needed = 1, uses_anonymous_args = 0
 502              		@ link register save eliminated.
 503 0000 80B4     		push	{r7}
 504              		.cfi_def_cfa_offset 4
 505              		.cfi_offset 7, -4
 506 0002 85B0     		sub	sp, sp, #20
 507              		.cfi_def_cfa_offset 24
 508 0004 00AF     		add	r7, sp, #0
 509              		.cfi_def_cfa_register 7
 510 0006 7860     		str	r0, [r7, #4]
 511 0008 3960     		str	r1, [r7]
 281:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 512              		.loc 1 281 0
 513 000a 0023     		movs	r3, #0
 514 000c 7B81     		strh	r3, [r7, #10]	@ movhi
 515 000e 0023     		movs	r3, #0
 516 0010 FB81     		strh	r3, [r7, #14]	@ movhi
 517 0012 0023     		movs	r3, #0
 518 0014 BB81     		strh	r3, [r7, #12]	@ movhi
 282:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****    
 283:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 284:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
 285:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 286:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 287:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 288:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****  /* Disable the Channel 1: Reset the CC1E Bit */
 289:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 519              		.loc 1 289 0
 520 0016 7B68     		ldr	r3, [r7, #4]
 521 0018 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 522 001a 9BB2     		uxth	r3, r3
 523 001c 23F00103 		bic	r3, r3, #1
 524 0020 9AB2     		uxth	r2, r3
 525 0022 7B68     		ldr	r3, [r7, #4]
 526 0024 1A84     		strh	r2, [r3, #32]	@ movhi
 290:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 291:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 527              		.loc 1 291 0
 528 0026 7B68     		ldr	r3, [r7, #4]
 529 0028 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 530 002a FB81     		strh	r3, [r7, #14]	@ movhi
 292:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 293:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 531              		.loc 1 293 0
 532 002c 7B68     		ldr	r3, [r7, #4]
 533 002e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 534 0030 BB81     		strh	r3, [r7, #12]	@ movhi
 294:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 295:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 296:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 535              		.loc 1 296 0
 536 0032 7B68     		ldr	r3, [r7, #4]
 537 0034 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 538 0036 7B81     		strh	r3, [r7, #10]	@ movhi
 297:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 298:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the Output Compare Mode Bits */
 299:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 539              		.loc 1 299 0
 540 0038 7B89     		ldrh	r3, [r7, #10]	@ movhi
 541 003a 23F07003 		bic	r3, r3, #112
 542 003e 7B81     		strh	r3, [r7, #10]	@ movhi
 300:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 543              		.loc 1 300 0
 544 0040 7B89     		ldrh	r3, [r7, #10]	@ movhi
 545 0042 23F00303 		bic	r3, r3, #3
 546 0046 7B81     		strh	r3, [r7, #10]	@ movhi
 301:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 302:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 303:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 547              		.loc 1 303 0
 548 0048 3B68     		ldr	r3, [r7]
 549 004a 1A88     		ldrh	r2, [r3]
 550 004c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 551 004e 1343     		orrs	r3, r3, r2
 552 0050 7B81     		strh	r3, [r7, #10]	@ movhi
 304:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 305:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 306:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 553              		.loc 1 306 0
 554 0052 FB89     		ldrh	r3, [r7, #14]	@ movhi
 555 0054 23F00203 		bic	r3, r3, #2
 556 0058 FB81     		strh	r3, [r7, #14]	@ movhi
 307:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 308:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 557              		.loc 1 308 0
 558 005a 3B68     		ldr	r3, [r7]
 559 005c 1A89     		ldrh	r2, [r3, #8]
 560 005e FB89     		ldrh	r3, [r7, #14]	@ movhi
 561 0060 1343     		orrs	r3, r3, r2
 562 0062 FB81     		strh	r3, [r7, #14]	@ movhi
 309:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 310:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Output State */
 311:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 563              		.loc 1 311 0
 564 0064 3B68     		ldr	r3, [r7]
 565 0066 5A88     		ldrh	r2, [r3, #2]
 566 0068 FB89     		ldrh	r3, [r7, #14]	@ movhi
 567 006a 1343     		orrs	r3, r3, r2
 568 006c FB81     		strh	r3, [r7, #14]	@ movhi
 312:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 313:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 569              		.loc 1 313 0
 570 006e 7B68     		ldr	r3, [r7, #4]
 571 0070 244A     		ldr	r2, .L32
 572 0072 9342     		cmp	r3, r2
 573 0074 0FD0     		beq	.L30
 574              		.loc 1 313 0 is_stmt 0 discriminator 1
 575 0076 7B68     		ldr	r3, [r7, #4]
 576 0078 234A     		ldr	r2, .L32+4
 577 007a 9342     		cmp	r3, r2
 578 007c 0BD0     		beq	.L30
 579              		.loc 1 313 0 discriminator 2
 580 007e 7B68     		ldr	r3, [r7, #4]
 581 0080 224A     		ldr	r2, .L32+8
 582 0082 9342     		cmp	r3, r2
 583 0084 07D0     		beq	.L30
 584              		.loc 1 313 0 discriminator 3
 585 0086 7B68     		ldr	r3, [r7, #4]
 586 0088 214A     		ldr	r2, .L32+12
 587 008a 9342     		cmp	r3, r2
 588 008c 03D0     		beq	.L30
 314:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****      (TIMx == TIM16)|| (TIMx == TIM17))
 589              		.loc 1 314 0 is_stmt 1
 590 008e 7B68     		ldr	r3, [r7, #4]
 591 0090 204A     		ldr	r2, .L32+16
 592 0092 9342     		cmp	r3, r2
 593 0094 23D1     		bne	.L31
 594              	.L30:
 315:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 316:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 317:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 318:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 319:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 320:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 321:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 322:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 595              		.loc 1 322 0
 596 0096 FB89     		ldrh	r3, [r7, #14]	@ movhi
 597 0098 23F00803 		bic	r3, r3, #8
 598 009c FB81     		strh	r3, [r7, #14]	@ movhi
 323:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 324:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 599              		.loc 1 324 0
 600 009e 3B68     		ldr	r3, [r7]
 601 00a0 5A89     		ldrh	r2, [r3, #10]
 602 00a2 FB89     		ldrh	r3, [r7, #14]	@ movhi
 603 00a4 1343     		orrs	r3, r3, r2
 604 00a6 FB81     		strh	r3, [r7, #14]	@ movhi
 325:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 326:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 327:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 605              		.loc 1 327 0
 606 00a8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 607 00aa 23F00403 		bic	r3, r3, #4
 608 00ae FB81     		strh	r3, [r7, #14]	@ movhi
 328:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Output N State */
 329:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 609              		.loc 1 329 0
 610 00b0 3B68     		ldr	r3, [r7]
 611 00b2 9A88     		ldrh	r2, [r3, #4]
 612 00b4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 613 00b6 1343     		orrs	r3, r3, r2
 614 00b8 FB81     		strh	r3, [r7, #14]	@ movhi
 330:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 331:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 332:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 615              		.loc 1 332 0
 616 00ba BB89     		ldrh	r3, [r7, #12]	@ movhi
 617 00bc 23F48073 		bic	r3, r3, #256
 618 00c0 BB81     		strh	r3, [r7, #12]	@ movhi
 333:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 619              		.loc 1 333 0
 620 00c2 BB89     		ldrh	r3, [r7, #12]	@ movhi
 621 00c4 23F40073 		bic	r3, r3, #512
 622 00c8 BB81     		strh	r3, [r7, #12]	@ movhi
 334:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 335:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 336:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 623              		.loc 1 336 0
 624 00ca 3B68     		ldr	r3, [r7]
 625 00cc 9A89     		ldrh	r2, [r3, #12]
 626 00ce BB89     		ldrh	r3, [r7, #12]	@ movhi
 627 00d0 1343     		orrs	r3, r3, r2
 628 00d2 BB81     		strh	r3, [r7, #12]	@ movhi
 337:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 338:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 629              		.loc 1 338 0
 630 00d4 3B68     		ldr	r3, [r7]
 631 00d6 DA89     		ldrh	r2, [r3, #14]
 632 00d8 BB89     		ldrh	r3, [r7, #12]	@ movhi
 633 00da 1343     		orrs	r3, r3, r2
 634 00dc BB81     		strh	r3, [r7, #12]	@ movhi
 635              	.L31:
 339:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 340:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 341:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 636              		.loc 1 341 0
 637 00de 7B68     		ldr	r3, [r7, #4]
 638 00e0 BA89     		ldrh	r2, [r7, #12]	@ movhi
 639 00e2 9A80     		strh	r2, [r3, #4]	@ movhi
 342:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 343:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 344:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 640              		.loc 1 344 0
 641 00e4 7B68     		ldr	r3, [r7, #4]
 642 00e6 7A89     		ldrh	r2, [r7, #10]	@ movhi
 643 00e8 1A83     		strh	r2, [r3, #24]	@ movhi
 345:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 346:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 347:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 644              		.loc 1 347 0
 645 00ea 3B68     		ldr	r3, [r7]
 646 00ec DA88     		ldrh	r2, [r3, #6]
 647 00ee 7B68     		ldr	r3, [r7, #4]
 648 00f0 9A86     		strh	r2, [r3, #52]	@ movhi
 348:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****  
 349:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 350:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 649              		.loc 1 350 0
 650 00f2 7B68     		ldr	r3, [r7, #4]
 651 00f4 FA89     		ldrh	r2, [r7, #14]	@ movhi
 652 00f6 1A84     		strh	r2, [r3, #32]	@ movhi
 351:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 653              		.loc 1 351 0
 654 00f8 1437     		adds	r7, r7, #20
 655              		.cfi_def_cfa_offset 4
 656 00fa BD46     		mov	sp, r7
 657              		.cfi_def_cfa_register 13
 658              		@ sp needed
 659 00fc 5DF8047B 		ldr	r7, [sp], #4
 660              		.cfi_restore 7
 661              		.cfi_def_cfa_offset 0
 662 0100 7047     		bx	lr
 663              	.L33:
 664 0102 00BF     		.align	2
 665              	.L32:
 666 0104 002C0140 		.word	1073818624
 667 0108 00340140 		.word	1073820672
 668 010c 00400140 		.word	1073823744
 669 0110 00440140 		.word	1073824768
 670 0114 00480140 		.word	1073825792
 671              		.cfi_endproc
 672              	.LFE31:
 674              		.section	.text.TIM_OC2Init,"ax",%progbits
 675              		.align	2
 676              		.global	TIM_OC2Init
 677              		.thumb
 678              		.thumb_func
 680              	TIM_OC2Init:
 681              	.LFB32:
 352:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 353:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 354:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel2 according to the specified
 355:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 356:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
 357:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         the TIM peripheral.
 358:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 359:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 360:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 361:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 362:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 363:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 682              		.loc 1 363 0
 683              		.cfi_startproc
 684              		@ args = 0, pretend = 0, frame = 16
 685              		@ frame_needed = 1, uses_anonymous_args = 0
 686              		@ link register save eliminated.
 687 0000 80B4     		push	{r7}
 688              		.cfi_def_cfa_offset 4
 689              		.cfi_offset 7, -4
 690 0002 85B0     		sub	sp, sp, #20
 691              		.cfi_def_cfa_offset 24
 692 0004 00AF     		add	r7, sp, #0
 693              		.cfi_def_cfa_register 7
 694 0006 7860     		str	r0, [r7, #4]
 695 0008 3960     		str	r1, [r7]
 364:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 696              		.loc 1 364 0
 697 000a 0023     		movs	r3, #0
 698 000c 7B81     		strh	r3, [r7, #10]	@ movhi
 699 000e 0023     		movs	r3, #0
 700 0010 FB81     		strh	r3, [r7, #14]	@ movhi
 701 0012 0023     		movs	r3, #0
 702 0014 BB81     		strh	r3, [r7, #12]	@ movhi
 365:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****    
 366:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 367:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
 368:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 369:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 370:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 371:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****    /* Disable the Channel 2: Reset the CC2E Bit */
 372:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 703              		.loc 1 372 0
 704 0016 7B68     		ldr	r3, [r7, #4]
 705 0018 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 706 001a 9BB2     		uxth	r3, r3
 707 001c 23F01003 		bic	r3, r3, #16
 708 0020 9AB2     		uxth	r2, r3
 709 0022 7B68     		ldr	r3, [r7, #4]
 710 0024 1A84     		strh	r2, [r3, #32]	@ movhi
 373:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 374:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */  
 375:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 711              		.loc 1 375 0
 712 0026 7B68     		ldr	r3, [r7, #4]
 713 0028 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 714 002a FB81     		strh	r3, [r7, #14]	@ movhi
 376:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 377:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 715              		.loc 1 377 0
 716 002c 7B68     		ldr	r3, [r7, #4]
 717 002e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 718 0030 BB81     		strh	r3, [r7, #12]	@ movhi
 378:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 379:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 380:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 719              		.loc 1 380 0
 720 0032 7B68     		ldr	r3, [r7, #4]
 721 0034 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 722 0036 7B81     		strh	r3, [r7, #10]	@ movhi
 381:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 382:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 383:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 723              		.loc 1 383 0
 724 0038 7B89     		ldrh	r3, [r7, #10]	@ movhi
 725 003a 23F4E043 		bic	r3, r3, #28672
 726 003e 7B81     		strh	r3, [r7, #10]	@ movhi
 384:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 727              		.loc 1 384 0
 728 0040 7B89     		ldrh	r3, [r7, #10]	@ movhi
 729 0042 23F44073 		bic	r3, r3, #768
 730 0046 7B81     		strh	r3, [r7, #10]	@ movhi
 385:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 386:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 387:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 731              		.loc 1 387 0
 732 0048 3B68     		ldr	r3, [r7]
 733 004a 1B88     		ldrh	r3, [r3]
 734 004c 1B02     		lsls	r3, r3, #8
 735 004e 9AB2     		uxth	r2, r3
 736 0050 7B89     		ldrh	r3, [r7, #10]	@ movhi
 737 0052 1343     		orrs	r3, r3, r2
 738 0054 7B81     		strh	r3, [r7, #10]	@ movhi
 388:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 389:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 390:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 739              		.loc 1 390 0
 740 0056 FB89     		ldrh	r3, [r7, #14]	@ movhi
 741 0058 23F02003 		bic	r3, r3, #32
 742 005c FB81     		strh	r3, [r7, #14]	@ movhi
 391:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 392:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 743              		.loc 1 392 0
 744 005e 3B68     		ldr	r3, [r7]
 745 0060 1B89     		ldrh	r3, [r3, #8]
 746 0062 1B01     		lsls	r3, r3, #4
 747 0064 9AB2     		uxth	r2, r3
 748 0066 FB89     		ldrh	r3, [r7, #14]	@ movhi
 749 0068 1343     		orrs	r3, r3, r2
 750 006a FB81     		strh	r3, [r7, #14]	@ movhi
 393:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 394:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Output State */
 395:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 751              		.loc 1 395 0
 752 006c 3B68     		ldr	r3, [r7]
 753 006e 5B88     		ldrh	r3, [r3, #2]
 754 0070 1B01     		lsls	r3, r3, #4
 755 0072 9AB2     		uxth	r2, r3
 756 0074 FB89     		ldrh	r3, [r7, #14]	@ movhi
 757 0076 1343     		orrs	r3, r3, r2
 758 0078 FB81     		strh	r3, [r7, #14]	@ movhi
 396:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 397:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 759              		.loc 1 397 0
 760 007a 7B68     		ldr	r3, [r7, #4]
 761 007c 224A     		ldr	r2, .L37
 762 007e 9342     		cmp	r3, r2
 763 0080 03D0     		beq	.L35
 764              		.loc 1 397 0 is_stmt 0 discriminator 1
 765 0082 7B68     		ldr	r3, [r7, #4]
 766 0084 214A     		ldr	r2, .L37+4
 767 0086 9342     		cmp	r3, r2
 768 0088 2BD1     		bne	.L36
 769              	.L35:
 398:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 399:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 400:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 401:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 402:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 403:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 404:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 405:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 770              		.loc 1 405 0 is_stmt 1
 771 008a FB89     		ldrh	r3, [r7, #14]	@ movhi
 772 008c 23F08003 		bic	r3, r3, #128
 773 0090 FB81     		strh	r3, [r7, #14]	@ movhi
 406:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 407:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 774              		.loc 1 407 0
 775 0092 3B68     		ldr	r3, [r7]
 776 0094 5B89     		ldrh	r3, [r3, #10]
 777 0096 1B01     		lsls	r3, r3, #4
 778 0098 9AB2     		uxth	r2, r3
 779 009a FB89     		ldrh	r3, [r7, #14]	@ movhi
 780 009c 1343     		orrs	r3, r3, r2
 781 009e FB81     		strh	r3, [r7, #14]	@ movhi
 408:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 409:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 410:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 782              		.loc 1 410 0
 783 00a0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 784 00a2 23F04003 		bic	r3, r3, #64
 785 00a6 FB81     		strh	r3, [r7, #14]	@ movhi
 411:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Output N State */
 412:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 786              		.loc 1 412 0
 787 00a8 3B68     		ldr	r3, [r7]
 788 00aa 9B88     		ldrh	r3, [r3, #4]
 789 00ac 1B01     		lsls	r3, r3, #4
 790 00ae 9AB2     		uxth	r2, r3
 791 00b0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 792 00b2 1343     		orrs	r3, r3, r2
 793 00b4 FB81     		strh	r3, [r7, #14]	@ movhi
 413:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 414:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 415:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 794              		.loc 1 415 0
 795 00b6 BB89     		ldrh	r3, [r7, #12]	@ movhi
 796 00b8 23F48063 		bic	r3, r3, #1024
 797 00bc BB81     		strh	r3, [r7, #12]	@ movhi
 416:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 798              		.loc 1 416 0
 799 00be BB89     		ldrh	r3, [r7, #12]	@ movhi
 800 00c0 23F40063 		bic	r3, r3, #2048
 801 00c4 BB81     		strh	r3, [r7, #12]	@ movhi
 417:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 418:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 419:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 802              		.loc 1 419 0
 803 00c6 3B68     		ldr	r3, [r7]
 804 00c8 9B89     		ldrh	r3, [r3, #12]
 805 00ca 9B00     		lsls	r3, r3, #2
 806 00cc 9AB2     		uxth	r2, r3
 807 00ce BB89     		ldrh	r3, [r7, #12]	@ movhi
 808 00d0 1343     		orrs	r3, r3, r2
 809 00d2 BB81     		strh	r3, [r7, #12]	@ movhi
 420:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 421:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 810              		.loc 1 421 0
 811 00d4 3B68     		ldr	r3, [r7]
 812 00d6 DB89     		ldrh	r3, [r3, #14]
 813 00d8 9B00     		lsls	r3, r3, #2
 814 00da 9AB2     		uxth	r2, r3
 815 00dc BB89     		ldrh	r3, [r7, #12]	@ movhi
 816 00de 1343     		orrs	r3, r3, r2
 817 00e0 BB81     		strh	r3, [r7, #12]	@ movhi
 818              	.L36:
 422:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 423:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 424:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 819              		.loc 1 424 0
 820 00e2 7B68     		ldr	r3, [r7, #4]
 821 00e4 BA89     		ldrh	r2, [r7, #12]	@ movhi
 822 00e6 9A80     		strh	r2, [r3, #4]	@ movhi
 425:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 426:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 427:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 823              		.loc 1 427 0
 824 00e8 7B68     		ldr	r3, [r7, #4]
 825 00ea 7A89     		ldrh	r2, [r7, #10]	@ movhi
 826 00ec 1A83     		strh	r2, [r3, #24]	@ movhi
 428:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 429:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 430:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 827              		.loc 1 430 0
 828 00ee 3B68     		ldr	r3, [r7]
 829 00f0 DA88     		ldrh	r2, [r3, #6]
 830 00f2 7B68     		ldr	r3, [r7, #4]
 831 00f4 1A87     		strh	r2, [r3, #56]	@ movhi
 431:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 432:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 433:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 832              		.loc 1 433 0
 833 00f6 7B68     		ldr	r3, [r7, #4]
 834 00f8 FA89     		ldrh	r2, [r7, #14]	@ movhi
 835 00fa 1A84     		strh	r2, [r3, #32]	@ movhi
 434:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 836              		.loc 1 434 0
 837 00fc 1437     		adds	r7, r7, #20
 838              		.cfi_def_cfa_offset 4
 839 00fe BD46     		mov	sp, r7
 840              		.cfi_def_cfa_register 13
 841              		@ sp needed
 842 0100 5DF8047B 		ldr	r7, [sp], #4
 843              		.cfi_restore 7
 844              		.cfi_def_cfa_offset 0
 845 0104 7047     		bx	lr
 846              	.L38:
 847 0106 00BF     		.align	2
 848              	.L37:
 849 0108 002C0140 		.word	1073818624
 850 010c 00340140 		.word	1073820672
 851              		.cfi_endproc
 852              	.LFE32:
 854              		.section	.text.TIM_OC3Init,"ax",%progbits
 855              		.align	2
 856              		.global	TIM_OC3Init
 857              		.thumb
 858              		.thumb_func
 860              	TIM_OC3Init:
 861              	.LFB33:
 435:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 436:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 437:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel3 according to the specified
 438:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 439:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 440:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 441:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 442:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 443:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 444:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 445:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 862              		.loc 1 445 0
 863              		.cfi_startproc
 864              		@ args = 0, pretend = 0, frame = 16
 865              		@ frame_needed = 1, uses_anonymous_args = 0
 866              		@ link register save eliminated.
 867 0000 80B4     		push	{r7}
 868              		.cfi_def_cfa_offset 4
 869              		.cfi_offset 7, -4
 870 0002 85B0     		sub	sp, sp, #20
 871              		.cfi_def_cfa_offset 24
 872 0004 00AF     		add	r7, sp, #0
 873              		.cfi_def_cfa_register 7
 874 0006 7860     		str	r0, [r7, #4]
 875 0008 3960     		str	r1, [r7]
 446:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 876              		.loc 1 446 0
 877 000a 0023     		movs	r3, #0
 878 000c 7B81     		strh	r3, [r7, #10]	@ movhi
 879 000e 0023     		movs	r3, #0
 880 0010 FB81     		strh	r3, [r7, #14]	@ movhi
 881 0012 0023     		movs	r3, #0
 882 0014 BB81     		strh	r3, [r7, #12]	@ movhi
 447:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****    
 448:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 449:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 450:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 451:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 452:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 453:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 454:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 883              		.loc 1 454 0
 884 0016 7B68     		ldr	r3, [r7, #4]
 885 0018 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 886 001a 9BB2     		uxth	r3, r3
 887 001c 23F48073 		bic	r3, r3, #256
 888 0020 9AB2     		uxth	r2, r3
 889 0022 7B68     		ldr	r3, [r7, #4]
 890 0024 1A84     		strh	r2, [r3, #32]	@ movhi
 455:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 456:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 457:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 891              		.loc 1 457 0
 892 0026 7B68     		ldr	r3, [r7, #4]
 893 0028 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 894 002a FB81     		strh	r3, [r7, #14]	@ movhi
 458:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 459:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 895              		.loc 1 459 0
 896 002c 7B68     		ldr	r3, [r7, #4]
 897 002e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 898 0030 BB81     		strh	r3, [r7, #12]	@ movhi
 460:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 461:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 462:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 899              		.loc 1 462 0
 900 0032 7B68     		ldr	r3, [r7, #4]
 901 0034 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 902 0036 7B81     		strh	r3, [r7, #10]	@ movhi
 463:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 464:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 465:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 903              		.loc 1 465 0
 904 0038 7B89     		ldrh	r3, [r7, #10]	@ movhi
 905 003a 23F07003 		bic	r3, r3, #112
 906 003e 7B81     		strh	r3, [r7, #10]	@ movhi
 466:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 907              		.loc 1 466 0
 908 0040 7B89     		ldrh	r3, [r7, #10]	@ movhi
 909 0042 23F00303 		bic	r3, r3, #3
 910 0046 7B81     		strh	r3, [r7, #10]	@ movhi
 467:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 468:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 911              		.loc 1 468 0
 912 0048 3B68     		ldr	r3, [r7]
 913 004a 1A88     		ldrh	r2, [r3]
 914 004c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 915 004e 1343     		orrs	r3, r3, r2
 916 0050 7B81     		strh	r3, [r7, #10]	@ movhi
 469:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 470:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 471:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 917              		.loc 1 471 0
 918 0052 FB89     		ldrh	r3, [r7, #14]	@ movhi
 919 0054 23F40073 		bic	r3, r3, #512
 920 0058 FB81     		strh	r3, [r7, #14]	@ movhi
 472:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 473:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 921              		.loc 1 473 0
 922 005a 3B68     		ldr	r3, [r7]
 923 005c 1B89     		ldrh	r3, [r3, #8]
 924 005e 1B02     		lsls	r3, r3, #8
 925 0060 9AB2     		uxth	r2, r3
 926 0062 FB89     		ldrh	r3, [r7, #14]	@ movhi
 927 0064 1343     		orrs	r3, r3, r2
 928 0066 FB81     		strh	r3, [r7, #14]	@ movhi
 474:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 475:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Output State */
 476:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 929              		.loc 1 476 0
 930 0068 3B68     		ldr	r3, [r7]
 931 006a 5B88     		ldrh	r3, [r3, #2]
 932 006c 1B02     		lsls	r3, r3, #8
 933 006e 9AB2     		uxth	r2, r3
 934 0070 FB89     		ldrh	r3, [r7, #14]	@ movhi
 935 0072 1343     		orrs	r3, r3, r2
 936 0074 FB81     		strh	r3, [r7, #14]	@ movhi
 477:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 478:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 937              		.loc 1 478 0
 938 0076 7B68     		ldr	r3, [r7, #4]
 939 0078 224A     		ldr	r2, .L42
 940 007a 9342     		cmp	r3, r2
 941 007c 03D0     		beq	.L40
 942              		.loc 1 478 0 is_stmt 0 discriminator 1
 943 007e 7B68     		ldr	r3, [r7, #4]
 944 0080 214A     		ldr	r2, .L42+4
 945 0082 9342     		cmp	r3, r2
 946 0084 2BD1     		bne	.L41
 947              	.L40:
 479:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 480:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 481:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 482:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 483:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 484:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 485:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 486:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 948              		.loc 1 486 0 is_stmt 1
 949 0086 FB89     		ldrh	r3, [r7, #14]	@ movhi
 950 0088 23F40063 		bic	r3, r3, #2048
 951 008c FB81     		strh	r3, [r7, #14]	@ movhi
 487:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 488:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 952              		.loc 1 488 0
 953 008e 3B68     		ldr	r3, [r7]
 954 0090 5B89     		ldrh	r3, [r3, #10]
 955 0092 1B02     		lsls	r3, r3, #8
 956 0094 9AB2     		uxth	r2, r3
 957 0096 FB89     		ldrh	r3, [r7, #14]	@ movhi
 958 0098 1343     		orrs	r3, r3, r2
 959 009a FB81     		strh	r3, [r7, #14]	@ movhi
 489:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 490:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 960              		.loc 1 490 0
 961 009c FB89     		ldrh	r3, [r7, #14]	@ movhi
 962 009e 23F48063 		bic	r3, r3, #1024
 963 00a2 FB81     		strh	r3, [r7, #14]	@ movhi
 491:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 492:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Output N State */
 493:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 964              		.loc 1 493 0
 965 00a4 3B68     		ldr	r3, [r7]
 966 00a6 9B88     		ldrh	r3, [r3, #4]
 967 00a8 1B02     		lsls	r3, r3, #8
 968 00aa 9AB2     		uxth	r2, r3
 969 00ac FB89     		ldrh	r3, [r7, #14]	@ movhi
 970 00ae 1343     		orrs	r3, r3, r2
 971 00b0 FB81     		strh	r3, [r7, #14]	@ movhi
 494:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 495:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 972              		.loc 1 495 0
 973 00b2 BB89     		ldrh	r3, [r7, #12]	@ movhi
 974 00b4 23F48053 		bic	r3, r3, #4096
 975 00b8 BB81     		strh	r3, [r7, #12]	@ movhi
 496:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 976              		.loc 1 496 0
 977 00ba BB89     		ldrh	r3, [r7, #12]	@ movhi
 978 00bc 23F40053 		bic	r3, r3, #8192
 979 00c0 BB81     		strh	r3, [r7, #12]	@ movhi
 497:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 498:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 980              		.loc 1 498 0
 981 00c2 3B68     		ldr	r3, [r7]
 982 00c4 9B89     		ldrh	r3, [r3, #12]
 983 00c6 1B01     		lsls	r3, r3, #4
 984 00c8 9AB2     		uxth	r2, r3
 985 00ca BB89     		ldrh	r3, [r7, #12]	@ movhi
 986 00cc 1343     		orrs	r3, r3, r2
 987 00ce BB81     		strh	r3, [r7, #12]	@ movhi
 499:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 500:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 988              		.loc 1 500 0
 989 00d0 3B68     		ldr	r3, [r7]
 990 00d2 DB89     		ldrh	r3, [r3, #14]
 991 00d4 1B01     		lsls	r3, r3, #4
 992 00d6 9AB2     		uxth	r2, r3
 993 00d8 BB89     		ldrh	r3, [r7, #12]	@ movhi
 994 00da 1343     		orrs	r3, r3, r2
 995 00dc BB81     		strh	r3, [r7, #12]	@ movhi
 996              	.L41:
 501:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 502:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 503:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 997              		.loc 1 503 0
 998 00de 7B68     		ldr	r3, [r7, #4]
 999 00e0 BA89     		ldrh	r2, [r7, #12]	@ movhi
 1000 00e2 9A80     		strh	r2, [r3, #4]	@ movhi
 504:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 505:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 506:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 1001              		.loc 1 506 0
 1002 00e4 7B68     		ldr	r3, [r7, #4]
 1003 00e6 7A89     		ldrh	r2, [r7, #10]	@ movhi
 1004 00e8 9A83     		strh	r2, [r3, #28]	@ movhi
 507:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 508:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 509:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 1005              		.loc 1 509 0
 1006 00ea 3B68     		ldr	r3, [r7]
 1007 00ec DA88     		ldrh	r2, [r3, #6]
 1008 00ee 7B68     		ldr	r3, [r7, #4]
 1009 00f0 9A87     		strh	r2, [r3, #60]	@ movhi
 510:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 511:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 512:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1010              		.loc 1 512 0
 1011 00f2 7B68     		ldr	r3, [r7, #4]
 1012 00f4 FA89     		ldrh	r2, [r7, #14]	@ movhi
 1013 00f6 1A84     		strh	r2, [r3, #32]	@ movhi
 513:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 1014              		.loc 1 513 0
 1015 00f8 1437     		adds	r7, r7, #20
 1016              		.cfi_def_cfa_offset 4
 1017 00fa BD46     		mov	sp, r7
 1018              		.cfi_def_cfa_register 13
 1019              		@ sp needed
 1020 00fc 5DF8047B 		ldr	r7, [sp], #4
 1021              		.cfi_restore 7
 1022              		.cfi_def_cfa_offset 0
 1023 0100 7047     		bx	lr
 1024              	.L43:
 1025 0102 00BF     		.align	2
 1026              	.L42:
 1027 0104 002C0140 		.word	1073818624
 1028 0108 00340140 		.word	1073820672
 1029              		.cfi_endproc
 1030              	.LFE33:
 1032              		.section	.text.TIM_OC4Init,"ax",%progbits
 1033              		.align	2
 1034              		.global	TIM_OC4Init
 1035              		.thumb
 1036              		.thumb_func
 1038              	TIM_OC4Init:
 1039              	.LFB34:
 514:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 515:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 516:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel4 according to the specified
 517:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 518:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 519:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 520:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 521:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 522:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 523:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 524:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 1040              		.loc 1 524 0
 1041              		.cfi_startproc
 1042              		@ args = 0, pretend = 0, frame = 16
 1043              		@ frame_needed = 1, uses_anonymous_args = 0
 1044              		@ link register save eliminated.
 1045 0000 80B4     		push	{r7}
 1046              		.cfi_def_cfa_offset 4
 1047              		.cfi_offset 7, -4
 1048 0002 85B0     		sub	sp, sp, #20
 1049              		.cfi_def_cfa_offset 24
 1050 0004 00AF     		add	r7, sp, #0
 1051              		.cfi_def_cfa_register 7
 1052 0006 7860     		str	r0, [r7, #4]
 1053 0008 3960     		str	r1, [r7]
 525:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1054              		.loc 1 525 0
 1055 000a 0023     		movs	r3, #0
 1056 000c BB81     		strh	r3, [r7, #12]	@ movhi
 1057 000e 0023     		movs	r3, #0
 1058 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 1059 0012 0023     		movs	r3, #0
 1060 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 526:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****    
 527:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 528:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 529:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 530:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 531:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 532:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC4E Bit */
 533:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 1061              		.loc 1 533 0
 1062 0016 7B68     		ldr	r3, [r7, #4]
 1063 0018 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1064 001a 9BB2     		uxth	r3, r3
 1065 001c 23F48053 		bic	r3, r3, #4096
 1066 0020 9AB2     		uxth	r2, r3
 1067 0022 7B68     		ldr	r3, [r7, #4]
 1068 0024 1A84     		strh	r2, [r3, #32]	@ movhi
 534:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 535:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 536:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1069              		.loc 1 536 0
 1070 0026 7B68     		ldr	r3, [r7, #4]
 1071 0028 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1072 002a 7B81     		strh	r3, [r7, #10]	@ movhi
 537:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 538:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 1073              		.loc 1 538 0
 1074 002c 7B68     		ldr	r3, [r7, #4]
 1075 002e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1076 0030 FB81     		strh	r3, [r7, #14]	@ movhi
 539:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 540:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 541:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 1077              		.loc 1 541 0
 1078 0032 7B68     		ldr	r3, [r7, #4]
 1079 0034 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 1080 0036 BB81     		strh	r3, [r7, #12]	@ movhi
 542:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 543:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 544:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 1081              		.loc 1 544 0
 1082 0038 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1083 003a 23F4E043 		bic	r3, r3, #28672
 1084 003e BB81     		strh	r3, [r7, #12]	@ movhi
 545:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 1085              		.loc 1 545 0
 1086 0040 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1087 0042 23F44073 		bic	r3, r3, #768
 1088 0046 BB81     		strh	r3, [r7, #12]	@ movhi
 546:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 547:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 548:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 1089              		.loc 1 548 0
 1090 0048 3B68     		ldr	r3, [r7]
 1091 004a 1B88     		ldrh	r3, [r3]
 1092 004c 1B02     		lsls	r3, r3, #8
 1093 004e 9AB2     		uxth	r2, r3
 1094 0050 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1095 0052 1343     		orrs	r3, r3, r2
 1096 0054 BB81     		strh	r3, [r7, #12]	@ movhi
 549:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 550:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 551:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 1097              		.loc 1 551 0
 1098 0056 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1099 0058 23F40053 		bic	r3, r3, #8192
 1100 005c 7B81     		strh	r3, [r7, #10]	@ movhi
 552:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 553:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 1101              		.loc 1 553 0
 1102 005e 3B68     		ldr	r3, [r7]
 1103 0060 1B89     		ldrh	r3, [r3, #8]
 1104 0062 1B03     		lsls	r3, r3, #12
 1105 0064 9AB2     		uxth	r2, r3
 1106 0066 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1107 0068 1343     		orrs	r3, r3, r2
 1108 006a 7B81     		strh	r3, [r7, #10]	@ movhi
 554:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 555:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Output State */
 556:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 1109              		.loc 1 556 0
 1110 006c 3B68     		ldr	r3, [r7]
 1111 006e 5B88     		ldrh	r3, [r3, #2]
 1112 0070 1B03     		lsls	r3, r3, #12
 1113 0072 9AB2     		uxth	r2, r3
 1114 0074 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1115 0076 1343     		orrs	r3, r3, r2
 1116 0078 7B81     		strh	r3, [r7, #10]	@ movhi
 557:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
 558:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1117              		.loc 1 558 0
 1118 007a 7B68     		ldr	r3, [r7, #4]
 1119 007c 124A     		ldr	r2, .L47
 1120 007e 9342     		cmp	r3, r2
 1121 0080 03D0     		beq	.L45
 1122              		.loc 1 558 0 is_stmt 0 discriminator 1
 1123 0082 7B68     		ldr	r3, [r7, #4]
 1124 0084 114A     		ldr	r2, .L47+4
 1125 0086 9342     		cmp	r3, r2
 1126 0088 0AD1     		bne	.L46
 1127              	.L45:
 559:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 560:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 561:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the Output Compare IDLE State */
 562:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 1128              		.loc 1 562 0 is_stmt 1
 1129 008a FB89     		ldrh	r3, [r7, #14]	@ movhi
 1130 008c 23F48043 		bic	r3, r3, #16384
 1131 0090 FB81     		strh	r3, [r7, #14]	@ movhi
 563:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 564:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 1132              		.loc 1 564 0
 1133 0092 3B68     		ldr	r3, [r7]
 1134 0094 9B89     		ldrh	r3, [r3, #12]
 1135 0096 9B01     		lsls	r3, r3, #6
 1136 0098 9AB2     		uxth	r2, r3
 1137 009a FB89     		ldrh	r3, [r7, #14]	@ movhi
 1138 009c 1343     		orrs	r3, r3, r2
 1139 009e FB81     		strh	r3, [r7, #14]	@ movhi
 1140              	.L46:
 565:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 566:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 567:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 1141              		.loc 1 567 0
 1142 00a0 7B68     		ldr	r3, [r7, #4]
 1143 00a2 FA89     		ldrh	r2, [r7, #14]	@ movhi
 1144 00a4 9A80     		strh	r2, [r3, #4]	@ movhi
 568:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 569:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */  
 570:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 1145              		.loc 1 570 0
 1146 00a6 7B68     		ldr	r3, [r7, #4]
 1147 00a8 BA89     		ldrh	r2, [r7, #12]	@ movhi
 1148 00aa 9A83     		strh	r2, [r3, #28]	@ movhi
 571:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 572:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 573:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 1149              		.loc 1 573 0
 1150 00ac 3B68     		ldr	r3, [r7]
 1151 00ae DA88     		ldrh	r2, [r3, #6]
 1152 00b0 7B68     		ldr	r3, [r7, #4]
 1153 00b2 A3F84020 		strh	r2, [r3, #64]	@ movhi
 574:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 575:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 576:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1154              		.loc 1 576 0
 1155 00b6 7B68     		ldr	r3, [r7, #4]
 1156 00b8 7A89     		ldrh	r2, [r7, #10]	@ movhi
 1157 00ba 1A84     		strh	r2, [r3, #32]	@ movhi
 577:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 1158              		.loc 1 577 0
 1159 00bc 1437     		adds	r7, r7, #20
 1160              		.cfi_def_cfa_offset 4
 1161 00be BD46     		mov	sp, r7
 1162              		.cfi_def_cfa_register 13
 1163              		@ sp needed
 1164 00c0 5DF8047B 		ldr	r7, [sp], #4
 1165              		.cfi_restore 7
 1166              		.cfi_def_cfa_offset 0
 1167 00c4 7047     		bx	lr
 1168              	.L48:
 1169 00c6 00BF     		.align	2
 1170              	.L47:
 1171 00c8 002C0140 		.word	1073818624
 1172 00cc 00340140 		.word	1073820672
 1173              		.cfi_endproc
 1174              	.LFE34:
 1176              		.section	.text.TIM_ICInit,"ax",%progbits
 1177              		.align	2
 1178              		.global	TIM_ICInit
 1179              		.thumb
 1180              		.thumb_func
 1182              	TIM_ICInit:
 1183              	.LFB35:
 578:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 579:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 580:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Initializes the TIM peripheral according to the specified
 581:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         parameters in the TIM_ICInitStruct.
 582:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
 583:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 584:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 585:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 586:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 587:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 588:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 1184              		.loc 1 588 0
 1185              		.cfi_startproc
 1186              		@ args = 0, pretend = 0, frame = 8
 1187              		@ frame_needed = 1, uses_anonymous_args = 0
 1188 0000 80B5     		push	{r7, lr}
 1189              		.cfi_def_cfa_offset 8
 1190              		.cfi_offset 7, -8
 1191              		.cfi_offset 14, -4
 1192 0002 82B0     		sub	sp, sp, #8
 1193              		.cfi_def_cfa_offset 16
 1194 0004 00AF     		add	r7, sp, #0
 1195              		.cfi_def_cfa_register 7
 1196 0006 7860     		str	r0, [r7, #4]
 1197 0008 3960     		str	r1, [r7]
 589:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 590:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_ICInitStruct->TIM_Channel));  
 591:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
 592:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
 593:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
 594:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 595:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 596:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 597:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 598:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
 599:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 600:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
 601:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 602:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
 603:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 604:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 1198              		.loc 1 604 0
 1199 000a 3B68     		ldr	r3, [r7]
 1200 000c 1B88     		ldrh	r3, [r3]
 1201 000e 002B     		cmp	r3, #0
 1202 0010 0FD1     		bne	.L50
 605:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 606:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
 607:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* TI1 Configuration */
 608:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1203              		.loc 1 608 0
 1204 0012 3B68     		ldr	r3, [r7]
 1205 0014 5988     		ldrh	r1, [r3, #2]
 1206 0016 3B68     		ldr	r3, [r7]
 1207 0018 9A88     		ldrh	r2, [r3, #4]
 1208 001a 3B68     		ldr	r3, [r7]
 1209 001c 1B89     		ldrh	r3, [r3, #8]
 1210 001e 7868     		ldr	r0, [r7, #4]
 1211 0020 FFF7FEFF 		bl	TI1_Config
 609:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 610:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 611:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 612:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1212              		.loc 1 612 0
 1213 0024 3B68     		ldr	r3, [r7]
 1214 0026 DB88     		ldrh	r3, [r3, #6]
 1215 0028 7868     		ldr	r0, [r7, #4]
 1216 002a 1946     		mov	r1, r3
 1217 002c FFF7FEFF 		bl	TIM_SetIC1Prescaler
 1218 0030 36E0     		b	.L49
 1219              	.L50:
 613:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 614:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 1220              		.loc 1 614 0
 1221 0032 3B68     		ldr	r3, [r7]
 1222 0034 1B88     		ldrh	r3, [r3]
 1223 0036 042B     		cmp	r3, #4
 1224 0038 0FD1     		bne	.L52
 615:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 616:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 617:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* TI2 Configuration */
 618:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1225              		.loc 1 618 0
 1226 003a 3B68     		ldr	r3, [r7]
 1227 003c 5988     		ldrh	r1, [r3, #2]
 1228 003e 3B68     		ldr	r3, [r7]
 1229 0040 9A88     		ldrh	r2, [r3, #4]
 1230 0042 3B68     		ldr	r3, [r7]
 1231 0044 1B89     		ldrh	r3, [r3, #8]
 1232 0046 7868     		ldr	r0, [r7, #4]
 1233 0048 FFF7FEFF 		bl	TI2_Config
 619:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 620:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 621:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 622:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1234              		.loc 1 622 0
 1235 004c 3B68     		ldr	r3, [r7]
 1236 004e DB88     		ldrh	r3, [r3, #6]
 1237 0050 7868     		ldr	r0, [r7, #4]
 1238 0052 1946     		mov	r1, r3
 1239 0054 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 1240 0058 22E0     		b	.L49
 1241              	.L52:
 623:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 624:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 1242              		.loc 1 624 0
 1243 005a 3B68     		ldr	r3, [r7]
 1244 005c 1B88     		ldrh	r3, [r3]
 1245 005e 082B     		cmp	r3, #8
 1246 0060 0FD1     		bne	.L53
 625:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 626:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 627:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* TI3 Configuration */
 628:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 1247              		.loc 1 628 0
 1248 0062 3B68     		ldr	r3, [r7]
 1249 0064 5988     		ldrh	r1, [r3, #2]
 1250 0066 3B68     		ldr	r3, [r7]
 1251 0068 9A88     		ldrh	r2, [r3, #4]
 1252 006a 3B68     		ldr	r3, [r7]
 1253 006c 1B89     		ldrh	r3, [r3, #8]
 1254 006e 7868     		ldr	r0, [r7, #4]
 1255 0070 FFF7FEFF 		bl	TI3_Config
 629:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 630:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 631:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 632:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1256              		.loc 1 632 0
 1257 0074 3B68     		ldr	r3, [r7]
 1258 0076 DB88     		ldrh	r3, [r3, #6]
 1259 0078 7868     		ldr	r0, [r7, #4]
 1260 007a 1946     		mov	r1, r3
 1261 007c FFF7FEFF 		bl	TIM_SetIC3Prescaler
 1262 0080 0EE0     		b	.L49
 1263              	.L53:
 633:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 634:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
 635:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 636:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 637:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* TI4 Configuration */
 638:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1264              		.loc 1 638 0
 1265 0082 3B68     		ldr	r3, [r7]
 1266 0084 5988     		ldrh	r1, [r3, #2]
 1267 0086 3B68     		ldr	r3, [r7]
 1268 0088 9A88     		ldrh	r2, [r3, #4]
 1269 008a 3B68     		ldr	r3, [r7]
 1270 008c 1B89     		ldrh	r3, [r3, #8]
 1271 008e 7868     		ldr	r0, [r7, #4]
 1272 0090 FFF7FEFF 		bl	TI4_Config
 639:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 640:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 641:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 642:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1273              		.loc 1 642 0
 1274 0094 3B68     		ldr	r3, [r7]
 1275 0096 DB88     		ldrh	r3, [r3, #6]
 1276 0098 7868     		ldr	r0, [r7, #4]
 1277 009a 1946     		mov	r1, r3
 1278 009c FFF7FEFF 		bl	TIM_SetIC4Prescaler
 1279              	.L49:
 643:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 644:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 1280              		.loc 1 644 0
 1281 00a0 0837     		adds	r7, r7, #8
 1282              		.cfi_def_cfa_offset 8
 1283 00a2 BD46     		mov	sp, r7
 1284              		.cfi_def_cfa_register 13
 1285              		@ sp needed
 1286 00a4 80BD     		pop	{r7, pc}
 1287              		.cfi_endproc
 1288              	.LFE35:
 1290 00a6 00BF     		.section	.text.TIM_PWMIConfig,"ax",%progbits
 1291              		.align	2
 1292              		.global	TIM_PWMIConfig
 1293              		.thumb
 1294              		.thumb_func
 1296              	TIM_PWMIConfig:
 1297              	.LFB36:
 645:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 646:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 647:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIM peripheral according to the specified
 648:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         parameters in the TIM_ICInitStruct to measure an external PWM signal.
 649:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
 650:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 651:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 652:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 653:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 654:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 655:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 1298              		.loc 1 655 0
 1299              		.cfi_startproc
 1300              		@ args = 0, pretend = 0, frame = 16
 1301              		@ frame_needed = 1, uses_anonymous_args = 0
 1302 0000 80B5     		push	{r7, lr}
 1303              		.cfi_def_cfa_offset 8
 1304              		.cfi_offset 7, -8
 1305              		.cfi_offset 14, -4
 1306 0002 84B0     		sub	sp, sp, #16
 1307              		.cfi_def_cfa_offset 24
 1308 0004 00AF     		add	r7, sp, #0
 1309              		.cfi_def_cfa_register 7
 1310 0006 7860     		str	r0, [r7, #4]
 1311 0008 3960     		str	r1, [r7]
 656:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 1312              		.loc 1 656 0
 1313 000a 0023     		movs	r3, #0
 1314 000c FB81     		strh	r3, [r7, #14]	@ movhi
 657:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 1315              		.loc 1 657 0
 1316 000e 0123     		movs	r3, #1
 1317 0010 BB81     		strh	r3, [r7, #12]	@ movhi
 658:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 659:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 660:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the Opposite Input Polarity */
 661:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 1318              		.loc 1 661 0
 1319 0012 3B68     		ldr	r3, [r7]
 1320 0014 5B88     		ldrh	r3, [r3, #2]
 1321 0016 002B     		cmp	r3, #0
 1322 0018 02D1     		bne	.L55
 662:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 663:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
 1323              		.loc 1 663 0
 1324 001a 0223     		movs	r3, #2
 1325 001c FB81     		strh	r3, [r7, #14]	@ movhi
 1326 001e 01E0     		b	.L56
 1327              	.L55:
 664:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 665:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
 666:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 667:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
 1328              		.loc 1 667 0
 1329 0020 0023     		movs	r3, #0
 1330 0022 FB81     		strh	r3, [r7, #14]	@ movhi
 1331              	.L56:
 668:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 669:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the Opposite Input */
 670:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 1332              		.loc 1 670 0
 1333 0024 3B68     		ldr	r3, [r7]
 1334 0026 9B88     		ldrh	r3, [r3, #4]
 1335 0028 012B     		cmp	r3, #1
 1336 002a 02D1     		bne	.L57
 671:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 672:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
 1337              		.loc 1 672 0
 1338 002c 0223     		movs	r3, #2
 1339 002e BB81     		strh	r3, [r7, #12]	@ movhi
 1340 0030 01E0     		b	.L58
 1341              	.L57:
 673:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 674:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
 675:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 676:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
 1342              		.loc 1 676 0
 1343 0032 0123     		movs	r3, #1
 1344 0034 BB81     		strh	r3, [r7, #12]	@ movhi
 1345              	.L58:
 677:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 678:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 1346              		.loc 1 678 0
 1347 0036 3B68     		ldr	r3, [r7]
 1348 0038 1B88     		ldrh	r3, [r3]
 1349 003a 002B     		cmp	r3, #0
 1350 003c 1CD1     		bne	.L59
 679:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 680:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* TI1 Configuration */
 681:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 1351              		.loc 1 681 0
 1352 003e 3B68     		ldr	r3, [r7]
 1353 0040 5988     		ldrh	r1, [r3, #2]
 1354 0042 3B68     		ldr	r3, [r7]
 1355 0044 9A88     		ldrh	r2, [r3, #4]
 1356 0046 3B68     		ldr	r3, [r7]
 1357 0048 1B89     		ldrh	r3, [r3, #8]
 1358 004a 7868     		ldr	r0, [r7, #4]
 1359 004c FFF7FEFF 		bl	TI1_Config
 682:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 683:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 684:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1360              		.loc 1 684 0
 1361 0050 3B68     		ldr	r3, [r7]
 1362 0052 DB88     		ldrh	r3, [r3, #6]
 1363 0054 7868     		ldr	r0, [r7, #4]
 1364 0056 1946     		mov	r1, r3
 1365 0058 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 685:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* TI2 Configuration */
 686:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 1366              		.loc 1 686 0
 1367 005c 3B68     		ldr	r3, [r7]
 1368 005e 1B89     		ldrh	r3, [r3, #8]
 1369 0060 F989     		ldrh	r1, [r7, #14]
 1370 0062 BA89     		ldrh	r2, [r7, #12]
 1371 0064 7868     		ldr	r0, [r7, #4]
 1372 0066 FFF7FEFF 		bl	TI2_Config
 687:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 688:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1373              		.loc 1 688 0
 1374 006a 3B68     		ldr	r3, [r7]
 1375 006c DB88     		ldrh	r3, [r3, #6]
 1376 006e 7868     		ldr	r0, [r7, #4]
 1377 0070 1946     		mov	r1, r3
 1378 0072 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 1379 0076 1BE0     		b	.L54
 1380              	.L59:
 689:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 690:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
 691:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   { 
 692:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* TI2 Configuration */
 693:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 1381              		.loc 1 693 0
 1382 0078 3B68     		ldr	r3, [r7]
 1383 007a 5988     		ldrh	r1, [r3, #2]
 1384 007c 3B68     		ldr	r3, [r7]
 1385 007e 9A88     		ldrh	r2, [r3, #4]
 1386 0080 3B68     		ldr	r3, [r7]
 1387 0082 1B89     		ldrh	r3, [r3, #8]
 1388 0084 7868     		ldr	r0, [r7, #4]
 1389 0086 FFF7FEFF 		bl	TI2_Config
 694:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 695:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 696:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1390              		.loc 1 696 0
 1391 008a 3B68     		ldr	r3, [r7]
 1392 008c DB88     		ldrh	r3, [r3, #6]
 1393 008e 7868     		ldr	r0, [r7, #4]
 1394 0090 1946     		mov	r1, r3
 1395 0092 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 697:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* TI1 Configuration */
 698:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 1396              		.loc 1 698 0
 1397 0096 3B68     		ldr	r3, [r7]
 1398 0098 1B89     		ldrh	r3, [r3, #8]
 1399 009a F989     		ldrh	r1, [r7, #14]
 1400 009c BA89     		ldrh	r2, [r7, #12]
 1401 009e 7868     		ldr	r0, [r7, #4]
 1402 00a0 FFF7FEFF 		bl	TI1_Config
 699:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 700:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1403              		.loc 1 700 0
 1404 00a4 3B68     		ldr	r3, [r7]
 1405 00a6 DB88     		ldrh	r3, [r3, #6]
 1406 00a8 7868     		ldr	r0, [r7, #4]
 1407 00aa 1946     		mov	r1, r3
 1408 00ac FFF7FEFF 		bl	TIM_SetIC1Prescaler
 1409              	.L54:
 701:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 702:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 1410              		.loc 1 702 0
 1411 00b0 1037     		adds	r7, r7, #16
 1412              		.cfi_def_cfa_offset 8
 1413 00b2 BD46     		mov	sp, r7
 1414              		.cfi_def_cfa_register 13
 1415              		@ sp needed
 1416 00b4 80BD     		pop	{r7, pc}
 1417              		.cfi_endproc
 1418              	.LFE36:
 1420 00b6 00BF     		.section	.text.TIM_BDTRConfig,"ax",%progbits
 1421              		.align	2
 1422              		.global	TIM_BDTRConfig
 1423              		.thumb
 1424              		.thumb_func
 1426              	TIM_BDTRConfig:
 1427              	.LFB37:
 703:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 704:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 705:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the: Break feature, dead time, Lock level, the OSSI,
 706:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         the OSSR State and the AOE(automatic output enable).
 707:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM 
 708:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
 709:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         contains the BDTR Register configuration  information for the TIM peripheral.
 710:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 711:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 712:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
 713:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 1428              		.loc 1 713 0
 1429              		.cfi_startproc
 1430              		@ args = 0, pretend = 0, frame = 8
 1431              		@ frame_needed = 1, uses_anonymous_args = 0
 1432              		@ link register save eliminated.
 1433 0000 80B4     		push	{r7}
 1434              		.cfi_def_cfa_offset 4
 1435              		.cfi_offset 7, -4
 1436 0002 83B0     		sub	sp, sp, #12
 1437              		.cfi_def_cfa_offset 16
 1438 0004 00AF     		add	r7, sp, #0
 1439              		.cfi_def_cfa_register 7
 1440 0006 7860     		str	r0, [r7, #4]
 1441 0008 3960     		str	r1, [r7]
 714:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 715:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
 716:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
 717:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
 718:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
 719:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
 720:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
 721:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
 722:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
 723:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
 724:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 1442              		.loc 1 724 0
 1443 000a 3B68     		ldr	r3, [r7]
 1444 000c 1A88     		ldrh	r2, [r3]
 1445 000e 3B68     		ldr	r3, [r7]
 1446 0010 5B88     		ldrh	r3, [r3, #2]
 1447 0012 1343     		orrs	r3, r3, r2
 1448 0014 9AB2     		uxth	r2, r3
 725:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1449              		.loc 1 725 0
 1450 0016 3B68     		ldr	r3, [r7]
 1451 0018 9B88     		ldrh	r3, [r3, #4]
 724:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1452              		.loc 1 724 0
 1453 001a 1343     		orrs	r3, r3, r2
 1454 001c 9AB2     		uxth	r2, r3
 1455              		.loc 1 725 0
 1456 001e 3B68     		ldr	r3, [r7]
 1457 0020 DB88     		ldrh	r3, [r3, #6]
 724:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1458              		.loc 1 724 0
 1459 0022 1343     		orrs	r3, r3, r2
 1460 0024 9AB2     		uxth	r2, r3
 726:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 1461              		.loc 1 726 0
 1462 0026 3B68     		ldr	r3, [r7]
 1463 0028 1B89     		ldrh	r3, [r3, #8]
 724:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1464              		.loc 1 724 0
 1465 002a 1343     		orrs	r3, r3, r2
 1466 002c 9AB2     		uxth	r2, r3
 1467              		.loc 1 726 0
 1468 002e 3B68     		ldr	r3, [r7]
 1469 0030 5B89     		ldrh	r3, [r3, #10]
 724:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1470              		.loc 1 724 0
 1471 0032 1343     		orrs	r3, r3, r2
 1472 0034 9AB2     		uxth	r2, r3
 727:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 1473              		.loc 1 727 0
 1474 0036 3B68     		ldr	r3, [r7]
 1475 0038 9B89     		ldrh	r3, [r3, #12]
 724:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1476              		.loc 1 724 0
 1477 003a 1343     		orrs	r3, r3, r2
 1478 003c 9AB2     		uxth	r2, r3
 1479 003e 7B68     		ldr	r3, [r7, #4]
 1480 0040 A3F84420 		strh	r2, [r3, #68]	@ movhi
 728:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 1481              		.loc 1 728 0
 1482 0044 0C37     		adds	r7, r7, #12
 1483              		.cfi_def_cfa_offset 4
 1484 0046 BD46     		mov	sp, r7
 1485              		.cfi_def_cfa_register 13
 1486              		@ sp needed
 1487 0048 5DF8047B 		ldr	r7, [sp], #4
 1488              		.cfi_restore 7
 1489              		.cfi_def_cfa_offset 0
 1490 004c 7047     		bx	lr
 1491              		.cfi_endproc
 1492              	.LFE37:
 1494 004e 00BF     		.section	.text.TIM_TimeBaseStructInit,"ax",%progbits
 1495              		.align	2
 1496              		.global	TIM_TimeBaseStructInit
 1497              		.thumb
 1498              		.thumb_func
 1500              	TIM_TimeBaseStructInit:
 1501              	.LFB38:
 729:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 730:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 731:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
 732:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 733:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         structure which will be initialized.
 734:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 735:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 736:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 737:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 1502              		.loc 1 737 0
 1503              		.cfi_startproc
 1504              		@ args = 0, pretend = 0, frame = 8
 1505              		@ frame_needed = 1, uses_anonymous_args = 0
 1506              		@ link register save eliminated.
 1507 0000 80B4     		push	{r7}
 1508              		.cfi_def_cfa_offset 4
 1509              		.cfi_offset 7, -4
 1510 0002 83B0     		sub	sp, sp, #12
 1511              		.cfi_def_cfa_offset 16
 1512 0004 00AF     		add	r7, sp, #0
 1513              		.cfi_def_cfa_register 7
 1514 0006 7860     		str	r0, [r7, #4]
 738:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the default configuration */
 739:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 1515              		.loc 1 739 0
 1516 0008 7B68     		ldr	r3, [r7, #4]
 1517 000a 4FF6FF72 		movw	r2, #65535
 1518 000e 9A80     		strh	r2, [r3, #4]	@ movhi
 740:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 1519              		.loc 1 740 0
 1520 0010 7B68     		ldr	r3, [r7, #4]
 1521 0012 0022     		movs	r2, #0
 1522 0014 1A80     		strh	r2, [r3]	@ movhi
 741:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 1523              		.loc 1 741 0
 1524 0016 7B68     		ldr	r3, [r7, #4]
 1525 0018 0022     		movs	r2, #0
 1526 001a DA80     		strh	r2, [r3, #6]	@ movhi
 742:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 1527              		.loc 1 742 0
 1528 001c 7B68     		ldr	r3, [r7, #4]
 1529 001e 0022     		movs	r2, #0
 1530 0020 5A80     		strh	r2, [r3, #2]	@ movhi
 743:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 1531              		.loc 1 743 0
 1532 0022 7B68     		ldr	r3, [r7, #4]
 1533 0024 0022     		movs	r2, #0
 1534 0026 1A72     		strb	r2, [r3, #8]
 744:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 1535              		.loc 1 744 0
 1536 0028 0C37     		adds	r7, r7, #12
 1537              		.cfi_def_cfa_offset 4
 1538 002a BD46     		mov	sp, r7
 1539              		.cfi_def_cfa_register 13
 1540              		@ sp needed
 1541 002c 5DF8047B 		ldr	r7, [sp], #4
 1542              		.cfi_restore 7
 1543              		.cfi_def_cfa_offset 0
 1544 0030 7047     		bx	lr
 1545              		.cfi_endproc
 1546              	.LFE38:
 1548 0032 00BF     		.section	.text.TIM_OCStructInit,"ax",%progbits
 1549              		.align	2
 1550              		.global	TIM_OCStructInit
 1551              		.thumb
 1552              		.thumb_func
 1554              	TIM_OCStructInit:
 1555              	.LFB39:
 745:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 746:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 747:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_OCInitStruct member with its default value.
 748:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
 749:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         be initialized.
 750:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 751:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 752:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
 753:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 1556              		.loc 1 753 0
 1557              		.cfi_startproc
 1558              		@ args = 0, pretend = 0, frame = 8
 1559              		@ frame_needed = 1, uses_anonymous_args = 0
 1560              		@ link register save eliminated.
 1561 0000 80B4     		push	{r7}
 1562              		.cfi_def_cfa_offset 4
 1563              		.cfi_offset 7, -4
 1564 0002 83B0     		sub	sp, sp, #12
 1565              		.cfi_def_cfa_offset 16
 1566 0004 00AF     		add	r7, sp, #0
 1567              		.cfi_def_cfa_register 7
 1568 0006 7860     		str	r0, [r7, #4]
 754:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the default configuration */
 755:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 1569              		.loc 1 755 0
 1570 0008 7B68     		ldr	r3, [r7, #4]
 1571 000a 0022     		movs	r2, #0
 1572 000c 1A80     		strh	r2, [r3]	@ movhi
 756:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1573              		.loc 1 756 0
 1574 000e 7B68     		ldr	r3, [r7, #4]
 1575 0010 0022     		movs	r2, #0
 1576 0012 5A80     		strh	r2, [r3, #2]	@ movhi
 757:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1577              		.loc 1 757 0
 1578 0014 7B68     		ldr	r3, [r7, #4]
 1579 0016 0022     		movs	r2, #0
 1580 0018 9A80     		strh	r2, [r3, #4]	@ movhi
 758:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000;
 1581              		.loc 1 758 0
 1582 001a 7B68     		ldr	r3, [r7, #4]
 1583 001c 0022     		movs	r2, #0
 1584 001e DA80     		strh	r2, [r3, #6]	@ movhi
 759:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1585              		.loc 1 759 0
 1586 0020 7B68     		ldr	r3, [r7, #4]
 1587 0022 0022     		movs	r2, #0
 1588 0024 1A81     		strh	r2, [r3, #8]	@ movhi
 760:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1589              		.loc 1 760 0
 1590 0026 7B68     		ldr	r3, [r7, #4]
 1591 0028 0022     		movs	r2, #0
 1592 002a 5A81     		strh	r2, [r3, #10]	@ movhi
 761:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1593              		.loc 1 761 0
 1594 002c 7B68     		ldr	r3, [r7, #4]
 1595 002e 0022     		movs	r2, #0
 1596 0030 9A81     		strh	r2, [r3, #12]	@ movhi
 762:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 1597              		.loc 1 762 0
 1598 0032 7B68     		ldr	r3, [r7, #4]
 1599 0034 0022     		movs	r2, #0
 1600 0036 DA81     		strh	r2, [r3, #14]	@ movhi
 763:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 1601              		.loc 1 763 0
 1602 0038 0C37     		adds	r7, r7, #12
 1603              		.cfi_def_cfa_offset 4
 1604 003a BD46     		mov	sp, r7
 1605              		.cfi_def_cfa_register 13
 1606              		@ sp needed
 1607 003c 5DF8047B 		ldr	r7, [sp], #4
 1608              		.cfi_restore 7
 1609              		.cfi_def_cfa_offset 0
 1610 0040 7047     		bx	lr
 1611              		.cfi_endproc
 1612              	.LFE39:
 1614 0042 00BF     		.section	.text.TIM_ICStructInit,"ax",%progbits
 1615              		.align	2
 1616              		.global	TIM_ICStructInit
 1617              		.thumb
 1618              		.thumb_func
 1620              	TIM_ICStructInit:
 1621              	.LFB40:
 764:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 765:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 766:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_ICInitStruct member with its default value.
 767:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
 768:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         be initialized.
 769:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 770:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 771:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
 772:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 1622              		.loc 1 772 0
 1623              		.cfi_startproc
 1624              		@ args = 0, pretend = 0, frame = 8
 1625              		@ frame_needed = 1, uses_anonymous_args = 0
 1626              		@ link register save eliminated.
 1627 0000 80B4     		push	{r7}
 1628              		.cfi_def_cfa_offset 4
 1629              		.cfi_offset 7, -4
 1630 0002 83B0     		sub	sp, sp, #12
 1631              		.cfi_def_cfa_offset 16
 1632 0004 00AF     		add	r7, sp, #0
 1633              		.cfi_def_cfa_register 7
 1634 0006 7860     		str	r0, [r7, #4]
 773:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the default configuration */
 774:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 1635              		.loc 1 774 0
 1636 0008 7B68     		ldr	r3, [r7, #4]
 1637 000a 0022     		movs	r2, #0
 1638 000c 1A80     		strh	r2, [r3]	@ movhi
 775:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 1639              		.loc 1 775 0
 1640 000e 7B68     		ldr	r3, [r7, #4]
 1641 0010 0022     		movs	r2, #0
 1642 0012 5A80     		strh	r2, [r3, #2]	@ movhi
 776:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 1643              		.loc 1 776 0
 1644 0014 7B68     		ldr	r3, [r7, #4]
 1645 0016 0122     		movs	r2, #1
 1646 0018 9A80     		strh	r2, [r3, #4]	@ movhi
 777:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 1647              		.loc 1 777 0
 1648 001a 7B68     		ldr	r3, [r7, #4]
 1649 001c 0022     		movs	r2, #0
 1650 001e DA80     		strh	r2, [r3, #6]	@ movhi
 778:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 1651              		.loc 1 778 0
 1652 0020 7B68     		ldr	r3, [r7, #4]
 1653 0022 0022     		movs	r2, #0
 1654 0024 1A81     		strh	r2, [r3, #8]	@ movhi
 779:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 1655              		.loc 1 779 0
 1656 0026 0C37     		adds	r7, r7, #12
 1657              		.cfi_def_cfa_offset 4
 1658 0028 BD46     		mov	sp, r7
 1659              		.cfi_def_cfa_register 13
 1660              		@ sp needed
 1661 002a 5DF8047B 		ldr	r7, [sp], #4
 1662              		.cfi_restore 7
 1663              		.cfi_def_cfa_offset 0
 1664 002e 7047     		bx	lr
 1665              		.cfi_endproc
 1666              	.LFE40:
 1668              		.section	.text.TIM_BDTRStructInit,"ax",%progbits
 1669              		.align	2
 1670              		.global	TIM_BDTRStructInit
 1671              		.thumb
 1672              		.thumb_func
 1674              	TIM_BDTRStructInit:
 1675              	.LFB41:
 780:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 781:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 782:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_BDTRInitStruct member with its default value.
 783:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
 784:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         will be initialized.
 785:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 786:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 787:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
 788:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 1676              		.loc 1 788 0
 1677              		.cfi_startproc
 1678              		@ args = 0, pretend = 0, frame = 8
 1679              		@ frame_needed = 1, uses_anonymous_args = 0
 1680              		@ link register save eliminated.
 1681 0000 80B4     		push	{r7}
 1682              		.cfi_def_cfa_offset 4
 1683              		.cfi_offset 7, -4
 1684 0002 83B0     		sub	sp, sp, #12
 1685              		.cfi_def_cfa_offset 16
 1686 0004 00AF     		add	r7, sp, #0
 1687              		.cfi_def_cfa_register 7
 1688 0006 7860     		str	r0, [r7, #4]
 789:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the default configuration */
 790:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 1689              		.loc 1 790 0
 1690 0008 7B68     		ldr	r3, [r7, #4]
 1691 000a 0022     		movs	r2, #0
 1692 000c 1A80     		strh	r2, [r3]	@ movhi
 791:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 1693              		.loc 1 791 0
 1694 000e 7B68     		ldr	r3, [r7, #4]
 1695 0010 0022     		movs	r2, #0
 1696 0012 5A80     		strh	r2, [r3, #2]	@ movhi
 792:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 1697              		.loc 1 792 0
 1698 0014 7B68     		ldr	r3, [r7, #4]
 1699 0016 0022     		movs	r2, #0
 1700 0018 9A80     		strh	r2, [r3, #4]	@ movhi
 793:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 1701              		.loc 1 793 0
 1702 001a 7B68     		ldr	r3, [r7, #4]
 1703 001c 0022     		movs	r2, #0
 1704 001e DA80     		strh	r2, [r3, #6]	@ movhi
 794:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 1705              		.loc 1 794 0
 1706 0020 7B68     		ldr	r3, [r7, #4]
 1707 0022 0022     		movs	r2, #0
 1708 0024 1A81     		strh	r2, [r3, #8]	@ movhi
 795:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 1709              		.loc 1 795 0
 1710 0026 7B68     		ldr	r3, [r7, #4]
 1711 0028 0022     		movs	r2, #0
 1712 002a 5A81     		strh	r2, [r3, #10]	@ movhi
 796:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 1713              		.loc 1 796 0
 1714 002c 7B68     		ldr	r3, [r7, #4]
 1715 002e 0022     		movs	r2, #0
 1716 0030 9A81     		strh	r2, [r3, #12]	@ movhi
 797:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 1717              		.loc 1 797 0
 1718 0032 0C37     		adds	r7, r7, #12
 1719              		.cfi_def_cfa_offset 4
 1720 0034 BD46     		mov	sp, r7
 1721              		.cfi_def_cfa_register 13
 1722              		@ sp needed
 1723 0036 5DF8047B 		ldr	r7, [sp], #4
 1724              		.cfi_restore 7
 1725              		.cfi_def_cfa_offset 0
 1726 003a 7047     		bx	lr
 1727              		.cfi_endproc
 1728              	.LFE41:
 1730              		.section	.text.TIM_Cmd,"ax",%progbits
 1731              		.align	2
 1732              		.global	TIM_Cmd
 1733              		.thumb
 1734              		.thumb_func
 1736              	TIM_Cmd:
 1737              	.LFB42:
 798:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 799:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 800:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Enables or disables the specified TIM peripheral.
 801:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIMx peripheral.
 802:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx peripheral.
 803:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 804:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 805:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 806:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 807:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 1738              		.loc 1 807 0
 1739              		.cfi_startproc
 1740              		@ args = 0, pretend = 0, frame = 8
 1741              		@ frame_needed = 1, uses_anonymous_args = 0
 1742              		@ link register save eliminated.
 1743 0000 80B4     		push	{r7}
 1744              		.cfi_def_cfa_offset 4
 1745              		.cfi_offset 7, -4
 1746 0002 83B0     		sub	sp, sp, #12
 1747              		.cfi_def_cfa_offset 16
 1748 0004 00AF     		add	r7, sp, #0
 1749              		.cfi_def_cfa_register 7
 1750 0006 7860     		str	r0, [r7, #4]
 1751 0008 0B46     		mov	r3, r1
 1752 000a FB70     		strb	r3, [r7, #3]
 808:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 809:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 810:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 811:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 812:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1753              		.loc 1 812 0
 1754 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1755 000e 002B     		cmp	r3, #0
 1756 0010 08D0     		beq	.L67
 813:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 814:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Enable the TIM Counter */
 815:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_CEN;
 1757              		.loc 1 815 0
 1758 0012 7B68     		ldr	r3, [r7, #4]
 1759 0014 1B88     		ldrh	r3, [r3]	@ movhi
 1760 0016 9BB2     		uxth	r3, r3
 1761 0018 43F00103 		orr	r3, r3, #1
 1762 001c 9AB2     		uxth	r2, r3
 1763 001e 7B68     		ldr	r3, [r7, #4]
 1764 0020 1A80     		strh	r2, [r3]	@ movhi
 1765 0022 07E0     		b	.L66
 1766              	.L67:
 816:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 817:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
 818:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 819:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Disable the TIM Counter */
 820:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 1767              		.loc 1 820 0
 1768 0024 7B68     		ldr	r3, [r7, #4]
 1769 0026 1B88     		ldrh	r3, [r3]	@ movhi
 1770 0028 9BB2     		uxth	r3, r3
 1771 002a 23F00103 		bic	r3, r3, #1
 1772 002e 9AB2     		uxth	r2, r3
 1773 0030 7B68     		ldr	r3, [r7, #4]
 1774 0032 1A80     		strh	r2, [r3]	@ movhi
 1775              	.L66:
 821:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 822:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 1776              		.loc 1 822 0
 1777 0034 0C37     		adds	r7, r7, #12
 1778              		.cfi_def_cfa_offset 4
 1779 0036 BD46     		mov	sp, r7
 1780              		.cfi_def_cfa_register 13
 1781              		@ sp needed
 1782 0038 5DF8047B 		ldr	r7, [sp], #4
 1783              		.cfi_restore 7
 1784              		.cfi_def_cfa_offset 0
 1785 003c 7047     		bx	lr
 1786              		.cfi_endproc
 1787              	.LFE42:
 1789 003e 00BF     		.section	.text.TIM_CtrlPWMOutputs,"ax",%progbits
 1790              		.align	2
 1791              		.global	TIM_CtrlPWMOutputs
 1792              		.thumb
 1793              		.thumb_func
 1795              	TIM_CtrlPWMOutputs:
 1796              	.LFB43:
 823:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 824:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 825:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM peripheral Main Outputs.
 826:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIMx peripheral.
 827:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIM peripheral Main Outputs.
 828:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 829:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 830:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 831:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
 832:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 1797              		.loc 1 832 0
 1798              		.cfi_startproc
 1799              		@ args = 0, pretend = 0, frame = 8
 1800              		@ frame_needed = 1, uses_anonymous_args = 0
 1801              		@ link register save eliminated.
 1802 0000 80B4     		push	{r7}
 1803              		.cfi_def_cfa_offset 4
 1804              		.cfi_offset 7, -4
 1805 0002 83B0     		sub	sp, sp, #12
 1806              		.cfi_def_cfa_offset 16
 1807 0004 00AF     		add	r7, sp, #0
 1808              		.cfi_def_cfa_register 7
 1809 0006 7860     		str	r0, [r7, #4]
 1810 0008 0B46     		mov	r3, r1
 1811 000a FB70     		strb	r3, [r7, #3]
 833:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 834:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
 835:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 836:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1812              		.loc 1 836 0
 1813 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1814 000e 002B     		cmp	r3, #0
 1815 0010 0CD0     		beq	.L70
 837:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 838:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Enable the TIM Main Output */
 839:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->BDTR |= TIM_BDTR_MOE;
 1816              		.loc 1 839 0
 1817 0012 7B68     		ldr	r3, [r7, #4]
 1818 0014 B3F84430 		ldrh	r3, [r3, #68]	@ movhi
 1819 0018 9BB2     		uxth	r3, r3
 1820 001a 6FEA4343 		mvn	r3, r3, lsl #17
 1821 001e 6FEA5343 		mvn	r3, r3, lsr #17
 1822 0022 9AB2     		uxth	r2, r3
 1823 0024 7B68     		ldr	r3, [r7, #4]
 1824 0026 A3F84420 		strh	r2, [r3, #68]	@ movhi
 1825 002a 09E0     		b	.L69
 1826              	.L70:
 840:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 841:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
 842:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 843:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Disable the TIM Main Output */
 844:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 1827              		.loc 1 844 0
 1828 002c 7B68     		ldr	r3, [r7, #4]
 1829 002e B3F84430 		ldrh	r3, [r3, #68]	@ movhi
 1830 0032 9BB2     		uxth	r3, r3
 1831 0034 C3F30E03 		ubfx	r3, r3, #0, #15
 1832 0038 9AB2     		uxth	r2, r3
 1833 003a 7B68     		ldr	r3, [r7, #4]
 1834 003c A3F84420 		strh	r2, [r3, #68]	@ movhi
 1835              	.L69:
 845:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }  
 846:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 1836              		.loc 1 846 0
 1837 0040 0C37     		adds	r7, r7, #12
 1838              		.cfi_def_cfa_offset 4
 1839 0042 BD46     		mov	sp, r7
 1840              		.cfi_def_cfa_register 13
 1841              		@ sp needed
 1842 0044 5DF8047B 		ldr	r7, [sp], #4
 1843              		.cfi_restore 7
 1844              		.cfi_def_cfa_offset 0
 1845 0048 7047     		bx	lr
 1846              		.cfi_endproc
 1847              	.LFE43:
 1849 004a 00BF     		.section	.text.TIM_ITConfig,"ax",%progbits
 1850              		.align	2
 1851              		.global	TIM_ITConfig
 1852              		.thumb
 1853              		.thumb_func
 1855              	TIM_ITConfig:
 1856              	.LFB44:
 847:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 848:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 849:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Enables or disables the specified TIM interrupts.
 850:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIMx peripheral.
 851:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
 852:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
 853:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM update Interrupt source
 854:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
 855:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
 856:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
 857:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
 858:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
 859:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
 860:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
 861:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @note 
 862:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can only generate an update interrupt.
 863:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
 864:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
 865:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
 866:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
 867:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
 868:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIM interrupts.
 869:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 870:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 871:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 872:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
 873:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {  
 1857              		.loc 1 873 0
 1858              		.cfi_startproc
 1859              		@ args = 0, pretend = 0, frame = 8
 1860              		@ frame_needed = 1, uses_anonymous_args = 0
 1861              		@ link register save eliminated.
 1862 0000 80B4     		push	{r7}
 1863              		.cfi_def_cfa_offset 4
 1864              		.cfi_offset 7, -4
 1865 0002 83B0     		sub	sp, sp, #12
 1866              		.cfi_def_cfa_offset 16
 1867 0004 00AF     		add	r7, sp, #0
 1868              		.cfi_def_cfa_register 7
 1869 0006 7860     		str	r0, [r7, #4]
 1870 0008 0B46     		mov	r3, r1
 1871 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 1872 000c 1346     		mov	r3, r2
 1873 000e 7B70     		strb	r3, [r7, #1]
 874:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 875:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 876:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
 877:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 878:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 879:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1874              		.loc 1 879 0
 1875 0010 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 1876 0012 002B     		cmp	r3, #0
 1877 0014 08D0     		beq	.L73
 880:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 881:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Enable the Interrupt sources */
 882:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->DIER |= TIM_IT;
 1878              		.loc 1 882 0
 1879 0016 7B68     		ldr	r3, [r7, #4]
 1880 0018 9B89     		ldrh	r3, [r3, #12]	@ movhi
 1881 001a 9AB2     		uxth	r2, r3
 1882 001c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1883 001e 1343     		orrs	r3, r3, r2
 1884 0020 9AB2     		uxth	r2, r3
 1885 0022 7B68     		ldr	r3, [r7, #4]
 1886 0024 9A81     		strh	r2, [r3, #12]	@ movhi
 1887 0026 09E0     		b	.L72
 1888              	.L73:
 883:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 884:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
 885:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 886:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Disable the Interrupt sources */
 887:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
 1889              		.loc 1 887 0
 1890 0028 7B68     		ldr	r3, [r7, #4]
 1891 002a 9B89     		ldrh	r3, [r3, #12]	@ movhi
 1892 002c 9AB2     		uxth	r2, r3
 1893 002e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1894 0030 DB43     		mvns	r3, r3
 1895 0032 9BB2     		uxth	r3, r3
 1896 0034 1340     		ands	r3, r3, r2
 1897 0036 9AB2     		uxth	r2, r3
 1898 0038 7B68     		ldr	r3, [r7, #4]
 1899 003a 9A81     		strh	r2, [r3, #12]	@ movhi
 1900              	.L72:
 888:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 889:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 1901              		.loc 1 889 0
 1902 003c 0C37     		adds	r7, r7, #12
 1903              		.cfi_def_cfa_offset 4
 1904 003e BD46     		mov	sp, r7
 1905              		.cfi_def_cfa_register 13
 1906              		@ sp needed
 1907 0040 5DF8047B 		ldr	r7, [sp], #4
 1908              		.cfi_restore 7
 1909              		.cfi_def_cfa_offset 0
 1910 0044 7047     		bx	lr
 1911              		.cfi_endproc
 1912              	.LFE44:
 1914 0046 00BF     		.section	.text.TIM_GenerateEvent,"ax",%progbits
 1915              		.align	2
 1916              		.global	TIM_GenerateEvent
 1917              		.thumb
 1918              		.thumb_func
 1920              	TIM_GenerateEvent:
 1921              	.LFB45:
 890:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 891:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 892:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx event to be generate by software.
 893:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 894:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_EventSource: specifies the event source.
 895:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one or more of the following values:	   
 896:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Update: Timer update Event source
 897:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
 898:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
 899:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
 900:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
 901:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_COM: Timer COM event source  
 902:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Trigger: Timer Trigger Event source
 903:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Break: Timer Break event source
 904:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @note 
 905:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can only generate an update event. 
 906:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
 907:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 908:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 909:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
 910:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** { 
 1922              		.loc 1 910 0
 1923              		.cfi_startproc
 1924              		@ args = 0, pretend = 0, frame = 8
 1925              		@ frame_needed = 1, uses_anonymous_args = 0
 1926              		@ link register save eliminated.
 1927 0000 80B4     		push	{r7}
 1928              		.cfi_def_cfa_offset 4
 1929              		.cfi_offset 7, -4
 1930 0002 83B0     		sub	sp, sp, #12
 1931              		.cfi_def_cfa_offset 16
 1932 0004 00AF     		add	r7, sp, #0
 1933              		.cfi_def_cfa_register 7
 1934 0006 7860     		str	r0, [r7, #4]
 1935 0008 0B46     		mov	r3, r1
 1936 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 911:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 912:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 913:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 914:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 915:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the event sources */
 916:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->EGR = TIM_EventSource;
 1937              		.loc 1 916 0
 1938 000c 7B68     		ldr	r3, [r7, #4]
 1939 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 1940 0010 9A82     		strh	r2, [r3, #20]	@ movhi
 917:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 1941              		.loc 1 917 0
 1942 0012 0C37     		adds	r7, r7, #12
 1943              		.cfi_def_cfa_offset 4
 1944 0014 BD46     		mov	sp, r7
 1945              		.cfi_def_cfa_register 13
 1946              		@ sp needed
 1947 0016 5DF8047B 		ldr	r7, [sp], #4
 1948              		.cfi_restore 7
 1949              		.cfi_def_cfa_offset 0
 1950 001a 7047     		bx	lr
 1951              		.cfi_endproc
 1952              	.LFE45:
 1954              		.section	.text.TIM_DMAConfig,"ax",%progbits
 1955              		.align	2
 1956              		.global	TIM_DMAConfig
 1957              		.thumb
 1958              		.thumb_func
 1960              	TIM_DMAConfig:
 1961              	.LFB46:
 918:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 919:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 920:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx's DMA interface.
 921:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 15, 16 or 17 to select 
 922:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   the TIM peripheral.
 923:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_DMABase: DMA Base address.
 924:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
 925:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_DMABase_CR, TIM_DMABase_CR2, TIM_DMABase_SMCR,
 926:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *          TIM_DMABase_DIER, TIM1_DMABase_SR, TIM_DMABase_EGR,
 927:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *          TIM_DMABase_CCMR1, TIM_DMABase_CCMR2, TIM_DMABase_CCER,
 928:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *          TIM_DMABase_CNT, TIM_DMABase_PSC, TIM_DMABase_ARR,
 929:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *          TIM_DMABase_RCR, TIM_DMABase_CCR1, TIM_DMABase_CCR2,
 930:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *          TIM_DMABase_CCR3, TIM_DMABase_CCR4, TIM_DMABase_BDTR,
 931:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *          TIM_DMABase_DCR.
 932:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_DMABurstLength: DMA Burst length.
 933:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one value between:
 934:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
 935:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 936:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 937:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
 938:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 1962              		.loc 1 938 0
 1963              		.cfi_startproc
 1964              		@ args = 0, pretend = 0, frame = 8
 1965              		@ frame_needed = 1, uses_anonymous_args = 0
 1966              		@ link register save eliminated.
 1967 0000 80B4     		push	{r7}
 1968              		.cfi_def_cfa_offset 4
 1969              		.cfi_offset 7, -4
 1970 0002 83B0     		sub	sp, sp, #12
 1971              		.cfi_def_cfa_offset 16
 1972 0004 00AF     		add	r7, sp, #0
 1973              		.cfi_def_cfa_register 7
 1974 0006 7860     		str	r0, [r7, #4]
 1975 0008 0B46     		mov	r3, r1
 1976 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 1977 000c 1346     		mov	r3, r2	@ movhi
 1978 000e 3B80     		strh	r3, [r7]	@ movhi
 939:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 940:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
 941:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
 942:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
 943:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
 944:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 1979              		.loc 1 944 0
 1980 0010 7A88     		ldrh	r2, [r7, #2]	@ movhi
 1981 0012 3B88     		ldrh	r3, [r7]	@ movhi
 1982 0014 1343     		orrs	r3, r3, r2
 1983 0016 9AB2     		uxth	r2, r3
 1984 0018 7B68     		ldr	r3, [r7, #4]
 1985 001a A3F84820 		strh	r2, [r3, #72]	@ movhi
 945:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 1986              		.loc 1 945 0
 1987 001e 0C37     		adds	r7, r7, #12
 1988              		.cfi_def_cfa_offset 4
 1989 0020 BD46     		mov	sp, r7
 1990              		.cfi_def_cfa_register 13
 1991              		@ sp needed
 1992 0022 5DF8047B 		ldr	r7, [sp], #4
 1993              		.cfi_restore 7
 1994              		.cfi_def_cfa_offset 0
 1995 0026 7047     		bx	lr
 1996              		.cfi_endproc
 1997              	.LFE46:
 1999              		.section	.text.TIM_DMACmd,"ax",%progbits
 2000              		.align	2
 2001              		.global	TIM_DMACmd
 2002              		.thumb
 2003              		.thumb_func
 2005              	TIM_DMACmd:
 2006              	.LFB47:
 946:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 947:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 948:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx's DMA Requests.
 949:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 6, 7, 8, 15, 16 or 17 
 950:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   to select the TIM peripheral. 
 951:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_DMASource: specifies the DMA Request sources.
 952:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
 953:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_Update: TIM update Interrupt source
 954:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
 955:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
 956:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
 957:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
 958:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_COM: TIM Commutation DMA source
 959:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_Trigger: TIM Trigger DMA source
 960:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  NewState: new state of the DMA Request sources.
 961:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 962:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 963:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 964:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
 965:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** { 
 2007              		.loc 1 965 0
 2008              		.cfi_startproc
 2009              		@ args = 0, pretend = 0, frame = 8
 2010              		@ frame_needed = 1, uses_anonymous_args = 0
 2011              		@ link register save eliminated.
 2012 0000 80B4     		push	{r7}
 2013              		.cfi_def_cfa_offset 4
 2014              		.cfi_offset 7, -4
 2015 0002 83B0     		sub	sp, sp, #12
 2016              		.cfi_def_cfa_offset 16
 2017 0004 00AF     		add	r7, sp, #0
 2018              		.cfi_def_cfa_register 7
 2019 0006 7860     		str	r0, [r7, #4]
 2020 0008 0B46     		mov	r3, r1
 2021 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 2022 000c 1346     		mov	r3, r2
 2023 000e 7B70     		strb	r3, [r7, #1]
 966:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 967:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST9_PERIPH(TIMx));
 968:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
 969:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 970:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
 971:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 2024              		.loc 1 971 0
 2025 0010 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 2026 0012 002B     		cmp	r3, #0
 2027 0014 08D0     		beq	.L78
 972:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 973:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Enable the DMA sources */
 974:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->DIER |= TIM_DMASource; 
 2028              		.loc 1 974 0
 2029 0016 7B68     		ldr	r3, [r7, #4]
 2030 0018 9B89     		ldrh	r3, [r3, #12]	@ movhi
 2031 001a 9AB2     		uxth	r2, r3
 2032 001c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2033 001e 1343     		orrs	r3, r3, r2
 2034 0020 9AB2     		uxth	r2, r3
 2035 0022 7B68     		ldr	r3, [r7, #4]
 2036 0024 9A81     		strh	r2, [r3, #12]	@ movhi
 2037 0026 09E0     		b	.L77
 2038              	.L78:
 975:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 976:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
 977:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
 978:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Disable the DMA sources */
 979:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
 2039              		.loc 1 979 0
 2040 0028 7B68     		ldr	r3, [r7, #4]
 2041 002a 9B89     		ldrh	r3, [r3, #12]	@ movhi
 2042 002c 9AB2     		uxth	r2, r3
 2043 002e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2044 0030 DB43     		mvns	r3, r3
 2045 0032 9BB2     		uxth	r3, r3
 2046 0034 1340     		ands	r3, r3, r2
 2047 0036 9AB2     		uxth	r2, r3
 2048 0038 7B68     		ldr	r3, [r7, #4]
 2049 003a 9A81     		strh	r2, [r3, #12]	@ movhi
 2050              	.L77:
 980:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
 981:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2051              		.loc 1 981 0
 2052 003c 0C37     		adds	r7, r7, #12
 2053              		.cfi_def_cfa_offset 4
 2054 003e BD46     		mov	sp, r7
 2055              		.cfi_def_cfa_register 13
 2056              		@ sp needed
 2057 0040 5DF8047B 		ldr	r7, [sp], #4
 2058              		.cfi_restore 7
 2059              		.cfi_def_cfa_offset 0
 2060 0044 7047     		bx	lr
 2061              		.cfi_endproc
 2062              	.LFE47:
 2064 0046 00BF     		.section	.text.TIM_InternalClockConfig,"ax",%progbits
 2065              		.align	2
 2066              		.global	TIM_InternalClockConfig
 2067              		.thumb
 2068              		.thumb_func
 2070              	TIM_InternalClockConfig:
 2071              	.LFB48:
 982:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 983:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 984:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx internal Clock
 985:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15
 986:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         to select the TIM peripheral.
 987:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
 988:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
 989:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
 990:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2072              		.loc 1 990 0
 2073              		.cfi_startproc
 2074              		@ args = 0, pretend = 0, frame = 8
 2075              		@ frame_needed = 1, uses_anonymous_args = 0
 2076              		@ link register save eliminated.
 2077 0000 80B4     		push	{r7}
 2078              		.cfi_def_cfa_offset 4
 2079              		.cfi_offset 7, -4
 2080 0002 83B0     		sub	sp, sp, #12
 2081              		.cfi_def_cfa_offset 16
 2082 0004 00AF     		add	r7, sp, #0
 2083              		.cfi_def_cfa_register 7
 2084 0006 7860     		str	r0, [r7, #4]
 991:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
 992:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 993:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
 994:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 2085              		.loc 1 994 0
 2086 0008 7B68     		ldr	r3, [r7, #4]
 2087 000a 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2088 000c 9BB2     		uxth	r3, r3
 2089 000e 23F00703 		bic	r3, r3, #7
 2090 0012 9AB2     		uxth	r2, r3
 2091 0014 7B68     		ldr	r3, [r7, #4]
 2092 0016 1A81     		strh	r2, [r3, #8]	@ movhi
 995:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2093              		.loc 1 995 0
 2094 0018 0C37     		adds	r7, r7, #12
 2095              		.cfi_def_cfa_offset 4
 2096 001a BD46     		mov	sp, r7
 2097              		.cfi_def_cfa_register 13
 2098              		@ sp needed
 2099 001c 5DF8047B 		ldr	r7, [sp], #4
 2100              		.cfi_restore 7
 2101              		.cfi_def_cfa_offset 0
 2102 0020 7047     		bx	lr
 2103              		.cfi_endproc
 2104              	.LFE48:
 2106 0022 00BF     		.section	.text.TIM_ITRxExternalClockConfig,"ax",%progbits
 2107              		.align	2
 2108              		.global	TIM_ITRxExternalClockConfig
 2109              		.thumb
 2110              		.thumb_func
 2112              	TIM_ITRxExternalClockConfig:
 2113              	.LFB49:
 996:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
 997:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
 998:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Internal Trigger as External Clock
 999:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral.
1000:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ITRSource: Trigger source.
1001:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1002:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR0: Internal Trigger 0
1003:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR1: Internal Trigger 1
1004:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR2: Internal Trigger 2
1005:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR3: Internal Trigger 3
1006:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1007:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1008:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
1009:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2114              		.loc 1 1009 0
 2115              		.cfi_startproc
 2116              		@ args = 0, pretend = 0, frame = 8
 2117              		@ frame_needed = 1, uses_anonymous_args = 0
 2118 0000 80B5     		push	{r7, lr}
 2119              		.cfi_def_cfa_offset 8
 2120              		.cfi_offset 7, -8
 2121              		.cfi_offset 14, -4
 2122 0002 82B0     		sub	sp, sp, #8
 2123              		.cfi_def_cfa_offset 16
 2124 0004 00AF     		add	r7, sp, #0
 2125              		.cfi_def_cfa_register 7
 2126 0006 7860     		str	r0, [r7, #4]
 2127 0008 0B46     		mov	r3, r1
 2128 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1010:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1011:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1012:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
1013:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the Internal Trigger */
1014:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 2129              		.loc 1 1014 0
 2130 000c 7B88     		ldrh	r3, [r7, #2]
 2131 000e 7868     		ldr	r0, [r7, #4]
 2132 0010 1946     		mov	r1, r3
 2133 0012 FFF7FEFF 		bl	TIM_SelectInputTrigger
1015:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1016:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 2134              		.loc 1 1016 0
 2135 0016 7B68     		ldr	r3, [r7, #4]
 2136 0018 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2137 001a 9BB2     		uxth	r3, r3
 2138 001c 43F00703 		orr	r3, r3, #7
 2139 0020 9AB2     		uxth	r2, r3
 2140 0022 7B68     		ldr	r3, [r7, #4]
 2141 0024 1A81     		strh	r2, [r3, #8]	@ movhi
1017:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2142              		.loc 1 1017 0
 2143 0026 0837     		adds	r7, r7, #8
 2144              		.cfi_def_cfa_offset 8
 2145 0028 BD46     		mov	sp, r7
 2146              		.cfi_def_cfa_register 13
 2147              		@ sp needed
 2148 002a 80BD     		pop	{r7, pc}
 2149              		.cfi_endproc
 2150              	.LFE49:
 2152              		.section	.text.TIM_TIxExternalClockConfig,"ax",%progbits
 2153              		.align	2
 2154              		.global	TIM_TIxExternalClockConfig
 2155              		.thumb
 2156              		.thumb_func
 2158              	TIM_TIxExternalClockConfig:
 2159              	.LFB50:
1018:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1019:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1020:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Trigger as External Clock
1021:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral.
1022:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_TIxExternalCLKSource: Trigger source.
1023:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1024:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
1025:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
1026:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
1027:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity: specifies the TIx Polarity.
1028:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1029:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
1030:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
1031:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  ICFilter : specifies the filter value.
1032:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x0 and 0xF.
1033:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1034:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1035:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
1036:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
1037:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2160              		.loc 1 1037 0
 2161              		.cfi_startproc
 2162              		@ args = 0, pretend = 0, frame = 16
 2163              		@ frame_needed = 1, uses_anonymous_args = 0
 2164 0000 80B5     		push	{r7, lr}
 2165              		.cfi_def_cfa_offset 8
 2166              		.cfi_offset 7, -8
 2167              		.cfi_offset 14, -4
 2168 0002 84B0     		sub	sp, sp, #16
 2169              		.cfi_def_cfa_offset 24
 2170 0004 00AF     		add	r7, sp, #0
 2171              		.cfi_def_cfa_register 7
 2172 0006 F860     		str	r0, [r7, #12]
 2173 0008 0846     		mov	r0, r1
 2174 000a 1146     		mov	r1, r2
 2175 000c 1A46     		mov	r2, r3
 2176 000e 0346     		mov	r3, r0	@ movhi
 2177 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 2178 0012 0B46     		mov	r3, r1	@ movhi
 2179 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 2180 0016 1346     		mov	r3, r2	@ movhi
 2181 0018 FB80     		strh	r3, [r7, #6]	@ movhi
1038:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1039:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1040:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
1041:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
1042:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
1043:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Configure the Timer Input Clock Source */
1044:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 2182              		.loc 1 1044 0
 2183 001a 7B89     		ldrh	r3, [r7, #10]
 2184 001c 602B     		cmp	r3, #96
 2185 001e 07D1     		bne	.L83
1045:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
1046:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 2186              		.loc 1 1046 0
 2187 0020 3A89     		ldrh	r2, [r7, #8]
 2188 0022 FB88     		ldrh	r3, [r7, #6]
 2189 0024 F868     		ldr	r0, [r7, #12]
 2190 0026 1146     		mov	r1, r2
 2191 0028 0122     		movs	r2, #1
 2192 002a FFF7FEFF 		bl	TI2_Config
 2193 002e 06E0     		b	.L84
 2194              	.L83:
1047:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
1048:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
1049:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
1050:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 2195              		.loc 1 1050 0
 2196 0030 3A89     		ldrh	r2, [r7, #8]
 2197 0032 FB88     		ldrh	r3, [r7, #6]
 2198 0034 F868     		ldr	r0, [r7, #12]
 2199 0036 1146     		mov	r1, r2
 2200 0038 0122     		movs	r2, #1
 2201 003a FFF7FEFF 		bl	TI1_Config
 2202              	.L84:
1051:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
1052:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the Trigger source */
1053:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 2203              		.loc 1 1053 0
 2204 003e 7B89     		ldrh	r3, [r7, #10]
 2205 0040 F868     		ldr	r0, [r7, #12]
 2206 0042 1946     		mov	r1, r3
 2207 0044 FFF7FEFF 		bl	TIM_SelectInputTrigger
1054:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1055:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 2208              		.loc 1 1055 0
 2209 0048 FB68     		ldr	r3, [r7, #12]
 2210 004a 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2211 004c 9BB2     		uxth	r3, r3
 2212 004e 43F00703 		orr	r3, r3, #7
 2213 0052 9AB2     		uxth	r2, r3
 2214 0054 FB68     		ldr	r3, [r7, #12]
 2215 0056 1A81     		strh	r2, [r3, #8]	@ movhi
1056:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2216              		.loc 1 1056 0
 2217 0058 1037     		adds	r7, r7, #16
 2218              		.cfi_def_cfa_offset 8
 2219 005a BD46     		mov	sp, r7
 2220              		.cfi_def_cfa_register 13
 2221              		@ sp needed
 2222 005c 80BD     		pop	{r7, pc}
 2223              		.cfi_endproc
 2224              	.LFE50:
 2226 005e 00BF     		.section	.text.TIM_ETRClockMode1Config,"ax",%progbits
 2227              		.align	2
 2228              		.global	TIM_ETRClockMode1Config
 2229              		.thumb
 2230              		.thumb_func
 2232              	TIM_ETRClockMode1Config:
 2233              	.LFB51:
1057:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1058:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1059:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the External clock Mode1
1060:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1061:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1062:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1063:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1064:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1065:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1066:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1067:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1068:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1069:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1070:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1071:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1072:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1073:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1074:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1075:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPo
1076:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                              uint16_t ExtTRGFilter)
1077:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2234              		.loc 1 1077 0
 2235              		.cfi_startproc
 2236              		@ args = 0, pretend = 0, frame = 24
 2237              		@ frame_needed = 1, uses_anonymous_args = 0
 2238 0000 80B5     		push	{r7, lr}
 2239              		.cfi_def_cfa_offset 8
 2240              		.cfi_offset 7, -8
 2241              		.cfi_offset 14, -4
 2242 0002 86B0     		sub	sp, sp, #24
 2243              		.cfi_def_cfa_offset 32
 2244 0004 00AF     		add	r7, sp, #0
 2245              		.cfi_def_cfa_register 7
 2246 0006 F860     		str	r0, [r7, #12]
 2247 0008 0846     		mov	r0, r1
 2248 000a 1146     		mov	r1, r2
 2249 000c 1A46     		mov	r2, r3
 2250 000e 0346     		mov	r3, r0	@ movhi
 2251 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 2252 0012 0B46     		mov	r3, r1	@ movhi
 2253 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 2254 0016 1346     		mov	r3, r2	@ movhi
 2255 0018 FB80     		strh	r3, [r7, #6]	@ movhi
1078:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2256              		.loc 1 1078 0
 2257 001a 0023     		movs	r3, #0
 2258 001c FB82     		strh	r3, [r7, #22]	@ movhi
1079:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1080:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1081:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1082:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1083:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1084:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1085:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 2259              		.loc 1 1085 0
 2260 001e 7989     		ldrh	r1, [r7, #10]
 2261 0020 3A89     		ldrh	r2, [r7, #8]
 2262 0022 FB88     		ldrh	r3, [r7, #6]
 2263 0024 F868     		ldr	r0, [r7, #12]
 2264 0026 FFF7FEFF 		bl	TIM_ETRConfig
1086:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
1087:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1088:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 2265              		.loc 1 1088 0
 2266 002a FB68     		ldr	r3, [r7, #12]
 2267 002c 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2268 002e FB82     		strh	r3, [r7, #22]	@ movhi
1089:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the SMS Bits */
1090:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 2269              		.loc 1 1090 0
 2270 0030 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2271 0032 23F00703 		bic	r3, r3, #7
 2272 0036 FB82     		strh	r3, [r7, #22]	@ movhi
1091:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1092:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
 2273              		.loc 1 1092 0
 2274 0038 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2275 003a 43F00703 		orr	r3, r3, #7
 2276 003e FB82     		strh	r3, [r7, #22]	@ movhi
1093:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the Trigger selection : ETRF */
1094:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 2277              		.loc 1 1094 0
 2278 0040 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2279 0042 23F07003 		bic	r3, r3, #112
 2280 0046 FB82     		strh	r3, [r7, #22]	@ movhi
1095:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
 2281              		.loc 1 1095 0
 2282 0048 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2283 004a 43F07003 		orr	r3, r3, #112
 2284 004e FB82     		strh	r3, [r7, #22]	@ movhi
1096:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1097:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 2285              		.loc 1 1097 0
 2286 0050 FB68     		ldr	r3, [r7, #12]
 2287 0052 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 2288 0054 1A81     		strh	r2, [r3, #8]	@ movhi
1098:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2289              		.loc 1 1098 0
 2290 0056 1837     		adds	r7, r7, #24
 2291              		.cfi_def_cfa_offset 8
 2292 0058 BD46     		mov	sp, r7
 2293              		.cfi_def_cfa_register 13
 2294              		@ sp needed
 2295 005a 80BD     		pop	{r7, pc}
 2296              		.cfi_endproc
 2297              	.LFE51:
 2299              		.section	.text.TIM_ETRClockMode2Config,"ax",%progbits
 2300              		.align	2
 2301              		.global	TIM_ETRClockMode2Config
 2302              		.thumb
 2303              		.thumb_func
 2305              	TIM_ETRClockMode2Config:
 2306              	.LFB52:
1099:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1100:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1101:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the External clock Mode2
1102:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1103:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1104:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1105:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1106:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1107:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1108:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1109:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1110:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1111:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1112:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1113:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1114:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1115:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1116:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1117:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
1118:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
1119:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2307              		.loc 1 1119 0
 2308              		.cfi_startproc
 2309              		@ args = 0, pretend = 0, frame = 16
 2310              		@ frame_needed = 1, uses_anonymous_args = 0
 2311 0000 80B5     		push	{r7, lr}
 2312              		.cfi_def_cfa_offset 8
 2313              		.cfi_offset 7, -8
 2314              		.cfi_offset 14, -4
 2315 0002 84B0     		sub	sp, sp, #16
 2316              		.cfi_def_cfa_offset 24
 2317 0004 00AF     		add	r7, sp, #0
 2318              		.cfi_def_cfa_register 7
 2319 0006 F860     		str	r0, [r7, #12]
 2320 0008 0846     		mov	r0, r1
 2321 000a 1146     		mov	r1, r2
 2322 000c 1A46     		mov	r2, r3
 2323 000e 0346     		mov	r3, r0	@ movhi
 2324 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 2325 0012 0B46     		mov	r3, r1	@ movhi
 2326 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 2327 0016 1346     		mov	r3, r2	@ movhi
 2328 0018 FB80     		strh	r3, [r7, #6]	@ movhi
1120:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1121:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1122:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1123:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1124:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1125:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1126:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 2329              		.loc 1 1126 0
 2330 001a 7989     		ldrh	r1, [r7, #10]
 2331 001c 3A89     		ldrh	r2, [r7, #8]
 2332 001e FB88     		ldrh	r3, [r7, #6]
 2333 0020 F868     		ldr	r0, [r7, #12]
 2334 0022 FFF7FEFF 		bl	TIM_ETRConfig
1127:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Enable the External clock mode2 */
1128:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SMCR_ECE;
 2335              		.loc 1 1128 0
 2336 0026 FB68     		ldr	r3, [r7, #12]
 2337 0028 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2338 002a 9BB2     		uxth	r3, r3
 2339 002c 43F48043 		orr	r3, r3, #16384
 2340 0030 9AB2     		uxth	r2, r3
 2341 0032 FB68     		ldr	r3, [r7, #12]
 2342 0034 1A81     		strh	r2, [r3, #8]	@ movhi
1129:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2343              		.loc 1 1129 0
 2344 0036 1037     		adds	r7, r7, #16
 2345              		.cfi_def_cfa_offset 8
 2346 0038 BD46     		mov	sp, r7
 2347              		.cfi_def_cfa_register 13
 2348              		@ sp needed
 2349 003a 80BD     		pop	{r7, pc}
 2350              		.cfi_endproc
 2351              	.LFE52:
 2353              		.section	.text.TIM_ETRConfig,"ax",%progbits
 2354              		.align	2
 2355              		.global	TIM_ETRConfig
 2356              		.thumb
 2357              		.thumb_func
 2359              	TIM_ETRConfig:
 2360              	.LFB53:
1130:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1131:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1132:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
1133:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1134:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1135:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1136:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1137:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1138:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1139:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1140:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1141:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1142:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1143:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1144:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1145:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1146:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1147:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1148:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
1149:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                    uint16_t ExtTRGFilter)
1150:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2361              		.loc 1 1150 0
 2362              		.cfi_startproc
 2363              		@ args = 0, pretend = 0, frame = 24
 2364              		@ frame_needed = 1, uses_anonymous_args = 0
 2365              		@ link register save eliminated.
 2366 0000 80B4     		push	{r7}
 2367              		.cfi_def_cfa_offset 4
 2368              		.cfi_offset 7, -4
 2369 0002 87B0     		sub	sp, sp, #28
 2370              		.cfi_def_cfa_offset 32
 2371 0004 00AF     		add	r7, sp, #0
 2372              		.cfi_def_cfa_register 7
 2373 0006 F860     		str	r0, [r7, #12]
 2374 0008 0846     		mov	r0, r1
 2375 000a 1146     		mov	r1, r2
 2376 000c 1A46     		mov	r2, r3
 2377 000e 0346     		mov	r3, r0	@ movhi
 2378 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 2379 0012 0B46     		mov	r3, r1	@ movhi
 2380 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 2381 0016 1346     		mov	r3, r2	@ movhi
 2382 0018 FB80     		strh	r3, [r7, #6]	@ movhi
1151:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2383              		.loc 1 1151 0
 2384 001a 0023     		movs	r3, #0
 2385 001c FB82     		strh	r3, [r7, #22]	@ movhi
1152:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1153:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1154:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1155:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1156:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1157:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 2386              		.loc 1 1157 0
 2387 001e FB68     		ldr	r3, [r7, #12]
 2388 0020 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2389 0022 FB82     		strh	r3, [r7, #22]	@ movhi
1158:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the ETR Bits */
1159:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpsmcr &= SMCR_ETR_Mask;
 2390              		.loc 1 1159 0
 2391 0024 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2392 0026 DBB2     		uxtb	r3, r3
 2393 0028 FB82     		strh	r3, [r7, #22]	@ movhi
1160:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
1161:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
 2394              		.loc 1 1161 0
 2395 002a FB88     		ldrh	r3, [r7, #6]	@ movhi
 2396 002c 1B02     		lsls	r3, r3, #8
 2397 002e 9AB2     		uxth	r2, r3
 2398 0030 3B89     		ldrh	r3, [r7, #8]	@ movhi
 2399 0032 1343     		orrs	r3, r3, r2
 2400 0034 9AB2     		uxth	r2, r3
 2401 0036 7B89     		ldrh	r3, [r7, #10]	@ movhi
 2402 0038 1343     		orrs	r3, r3, r2
 2403 003a 9AB2     		uxth	r2, r3
 2404 003c FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2405 003e 1343     		orrs	r3, r3, r2
 2406 0040 FB82     		strh	r3, [r7, #22]	@ movhi
1162:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1163:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 2407              		.loc 1 1163 0
 2408 0042 FB68     		ldr	r3, [r7, #12]
 2409 0044 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 2410 0046 1A81     		strh	r2, [r3, #8]	@ movhi
1164:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2411              		.loc 1 1164 0
 2412 0048 1C37     		adds	r7, r7, #28
 2413              		.cfi_def_cfa_offset 4
 2414 004a BD46     		mov	sp, r7
 2415              		.cfi_def_cfa_register 13
 2416              		@ sp needed
 2417 004c 5DF8047B 		ldr	r7, [sp], #4
 2418              		.cfi_restore 7
 2419              		.cfi_def_cfa_offset 0
 2420 0050 7047     		bx	lr
 2421              		.cfi_endproc
 2422              	.LFE53:
 2424 0052 00BF     		.section	.text.TIM_PrescalerConfig,"ax",%progbits
 2425              		.align	2
 2426              		.global	TIM_PrescalerConfig
 2427              		.thumb
 2428              		.thumb_func
 2430              	TIM_PrescalerConfig:
 2431              	.LFB54:
1165:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1166:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1167:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Prescaler.
1168:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
1169:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
1170:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
1171:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1172:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
1173:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
1174:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1175:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1176:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
1177:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2432              		.loc 1 1177 0
 2433              		.cfi_startproc
 2434              		@ args = 0, pretend = 0, frame = 8
 2435              		@ frame_needed = 1, uses_anonymous_args = 0
 2436              		@ link register save eliminated.
 2437 0000 80B4     		push	{r7}
 2438              		.cfi_def_cfa_offset 4
 2439              		.cfi_offset 7, -4
 2440 0002 83B0     		sub	sp, sp, #12
 2441              		.cfi_def_cfa_offset 16
 2442 0004 00AF     		add	r7, sp, #0
 2443              		.cfi_def_cfa_register 7
 2444 0006 7860     		str	r0, [r7, #4]
 2445 0008 0B46     		mov	r3, r1
 2446 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 2447 000c 1346     		mov	r3, r2	@ movhi
 2448 000e 3B80     		strh	r3, [r7]	@ movhi
1178:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1179:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1180:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
1181:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Prescaler value */
1182:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->PSC = Prescaler;
 2449              		.loc 1 1182 0
 2450 0010 7B68     		ldr	r3, [r7, #4]
 2451 0012 7A88     		ldrh	r2, [r7, #2]	@ movhi
 2452 0014 1A85     		strh	r2, [r3, #40]	@ movhi
1183:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set or reset the UG Bit */
1184:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
 2453              		.loc 1 1184 0
 2454 0016 7B68     		ldr	r3, [r7, #4]
 2455 0018 3A88     		ldrh	r2, [r7]	@ movhi
 2456 001a 9A82     		strh	r2, [r3, #20]	@ movhi
1185:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2457              		.loc 1 1185 0
 2458 001c 0C37     		adds	r7, r7, #12
 2459              		.cfi_def_cfa_offset 4
 2460 001e BD46     		mov	sp, r7
 2461              		.cfi_def_cfa_register 13
 2462              		@ sp needed
 2463 0020 5DF8047B 		ldr	r7, [sp], #4
 2464              		.cfi_restore 7
 2465              		.cfi_def_cfa_offset 0
 2466 0024 7047     		bx	lr
 2467              		.cfi_endproc
 2468              	.LFE54:
 2470 0026 00BF     		.section	.text.TIM_CounterModeConfig,"ax",%progbits
 2471              		.align	2
 2472              		.global	TIM_CounterModeConfig
 2473              		.thumb
 2474              		.thumb_func
 2476              	TIM_CounterModeConfig:
 2477              	.LFB55:
1186:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1187:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1188:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Specifies the TIMx Counter Mode to be used.
1189:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1190:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_CounterMode: specifies the Counter Mode to be used
1191:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1192:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_Up: TIM Up Counting Mode
1193:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_Down: TIM Down Counting Mode
1194:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
1195:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
1196:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
1197:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1198:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1199:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
1200:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2478              		.loc 1 1200 0
 2479              		.cfi_startproc
 2480              		@ args = 0, pretend = 0, frame = 16
 2481              		@ frame_needed = 1, uses_anonymous_args = 0
 2482              		@ link register save eliminated.
 2483 0000 80B4     		push	{r7}
 2484              		.cfi_def_cfa_offset 4
 2485              		.cfi_offset 7, -4
 2486 0002 85B0     		sub	sp, sp, #20
 2487              		.cfi_def_cfa_offset 24
 2488 0004 00AF     		add	r7, sp, #0
 2489              		.cfi_def_cfa_register 7
 2490 0006 7860     		str	r0, [r7, #4]
 2491 0008 0B46     		mov	r3, r1
 2492 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1201:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
 2493              		.loc 1 1201 0
 2494 000c 0023     		movs	r3, #0
 2495 000e FB81     		strh	r3, [r7, #14]	@ movhi
1202:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1203:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1204:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
1205:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;
 2496              		.loc 1 1205 0
 2497 0010 7B68     		ldr	r3, [r7, #4]
 2498 0012 1B88     		ldrh	r3, [r3]	@ movhi
 2499 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1206:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the CMS and DIR Bits */
1207:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 2500              		.loc 1 1207 0
 2501 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2502 0018 23F07003 		bic	r3, r3, #112
 2503 001c FB81     		strh	r3, [r7, #14]	@ movhi
1208:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Counter Mode */
1209:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpcr1 |= TIM_CounterMode;
 2504              		.loc 1 1209 0
 2505 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 2506 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2507 0022 1343     		orrs	r3, r3, r2
 2508 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1210:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CR1 register */
1211:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
 2509              		.loc 1 1211 0
 2510 0026 7B68     		ldr	r3, [r7, #4]
 2511 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2512 002a 1A80     		strh	r2, [r3]	@ movhi
1212:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2513              		.loc 1 1212 0
 2514 002c 1437     		adds	r7, r7, #20
 2515              		.cfi_def_cfa_offset 4
 2516 002e BD46     		mov	sp, r7
 2517              		.cfi_def_cfa_register 13
 2518              		@ sp needed
 2519 0030 5DF8047B 		ldr	r7, [sp], #4
 2520              		.cfi_restore 7
 2521              		.cfi_def_cfa_offset 0
 2522 0034 7047     		bx	lr
 2523              		.cfi_endproc
 2524              	.LFE55:
 2526 0036 00BF     		.section	.text.TIM_SelectInputTrigger,"ax",%progbits
 2527              		.align	2
 2528              		.global	TIM_SelectInputTrigger
 2529              		.thumb
 2530              		.thumb_func
 2532              	TIM_SelectInputTrigger:
 2533              	.LFB56:
1213:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1214:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1215:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Selects the Input Trigger source
1216:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1217:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_InputTriggerSource: The Input Trigger source.
1218:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1219:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR0: Internal Trigger 0
1220:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR1: Internal Trigger 1
1221:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR2: Internal Trigger 2
1222:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR3: Internal Trigger 3
1223:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TS_TI1F_ED: TI1 Edge Detector
1224:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TS_TI1FP1: Filtered Timer Input 1
1225:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
1226:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ETRF: External Trigger input
1227:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1228:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1229:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
1230:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2534              		.loc 1 1230 0
 2535              		.cfi_startproc
 2536              		@ args = 0, pretend = 0, frame = 16
 2537              		@ frame_needed = 1, uses_anonymous_args = 0
 2538              		@ link register save eliminated.
 2539 0000 80B4     		push	{r7}
 2540              		.cfi_def_cfa_offset 4
 2541              		.cfi_offset 7, -4
 2542 0002 85B0     		sub	sp, sp, #20
 2543              		.cfi_def_cfa_offset 24
 2544 0004 00AF     		add	r7, sp, #0
 2545              		.cfi_def_cfa_register 7
 2546 0006 7860     		str	r0, [r7, #4]
 2547 0008 0B46     		mov	r3, r1
 2548 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1231:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2549              		.loc 1 1231 0
 2550 000c 0023     		movs	r3, #0
 2551 000e FB81     		strh	r3, [r7, #14]	@ movhi
1232:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1233:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1234:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
1235:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1236:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 2552              		.loc 1 1236 0
 2553 0010 7B68     		ldr	r3, [r7, #4]
 2554 0012 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2555 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1237:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the TS Bits */
1238:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 2556              		.loc 1 1238 0
 2557 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2558 0018 23F07003 		bic	r3, r3, #112
 2559 001c FB81     		strh	r3, [r7, #14]	@ movhi
1239:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Input Trigger source */
1240:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
 2560              		.loc 1 1240 0
 2561 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 2562 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2563 0022 1343     		orrs	r3, r3, r2
 2564 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1241:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1242:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 2565              		.loc 1 1242 0
 2566 0026 7B68     		ldr	r3, [r7, #4]
 2567 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2568 002a 1A81     		strh	r2, [r3, #8]	@ movhi
1243:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2569              		.loc 1 1243 0
 2570 002c 1437     		adds	r7, r7, #20
 2571              		.cfi_def_cfa_offset 4
 2572 002e BD46     		mov	sp, r7
 2573              		.cfi_def_cfa_register 13
 2574              		@ sp needed
 2575 0030 5DF8047B 		ldr	r7, [sp], #4
 2576              		.cfi_restore 7
 2577              		.cfi_def_cfa_offset 0
 2578 0034 7047     		bx	lr
 2579              		.cfi_endproc
 2580              	.LFE56:
 2582 0036 00BF     		.section	.text.TIM_EncoderInterfaceConfig,"ax",%progbits
 2583              		.align	2
 2584              		.global	TIM_EncoderInterfaceConfig
 2585              		.thumb
 2586              		.thumb_func
 2588              	TIM_EncoderInterfaceConfig:
 2589              	.LFB57:
1244:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1245:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1246:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Encoder Interface.
1247:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1248:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
1249:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1250:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
1251:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
1252:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
1253:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *                                on the level of the other input.
1254:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_IC1Polarity: specifies the IC1 Polarity
1255:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1256:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling: IC Falling edge.
1257:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising: IC Rising edge.
1258:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_IC2Polarity: specifies the IC2 Polarity
1259:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1260:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling: IC Falling edge.
1261:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising: IC Rising edge.
1262:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1263:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1264:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
1265:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
1266:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2590              		.loc 1 1266 0
 2591              		.cfi_startproc
 2592              		@ args = 0, pretend = 0, frame = 24
 2593              		@ frame_needed = 1, uses_anonymous_args = 0
 2594              		@ link register save eliminated.
 2595 0000 80B4     		push	{r7}
 2596              		.cfi_def_cfa_offset 4
 2597              		.cfi_offset 7, -4
 2598 0002 87B0     		sub	sp, sp, #28
 2599              		.cfi_def_cfa_offset 32
 2600 0004 00AF     		add	r7, sp, #0
 2601              		.cfi_def_cfa_register 7
 2602 0006 F860     		str	r0, [r7, #12]
 2603 0008 0846     		mov	r0, r1
 2604 000a 1146     		mov	r1, r2
 2605 000c 1A46     		mov	r2, r3
 2606 000e 0346     		mov	r3, r0	@ movhi
 2607 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 2608 0012 0B46     		mov	r3, r1	@ movhi
 2609 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 2610 0016 1346     		mov	r3, r2	@ movhi
 2611 0018 FB80     		strh	r3, [r7, #6]	@ movhi
1267:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2612              		.loc 1 1267 0
 2613 001a 0023     		movs	r3, #0
 2614 001c FB82     		strh	r3, [r7, #22]	@ movhi
1268:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2615              		.loc 1 1268 0
 2616 001e 0023     		movs	r3, #0
 2617 0020 BB82     		strh	r3, [r7, #20]	@ movhi
1269:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 2618              		.loc 1 1269 0
 2619 0022 0023     		movs	r3, #0
 2620 0024 7B82     		strh	r3, [r7, #18]	@ movhi
1270:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
1271:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1272:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
1273:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
1274:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
1275:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
1276:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1277:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1278:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 2621              		.loc 1 1278 0
 2622 0026 FB68     		ldr	r3, [r7, #12]
 2623 0028 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2624 002a FB82     		strh	r3, [r7, #22]	@ movhi
1279:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
1280:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1281:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2625              		.loc 1 1281 0
 2626 002c FB68     		ldr	r3, [r7, #12]
 2627 002e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2628 0030 BB82     		strh	r3, [r7, #20]	@ movhi
1282:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
1283:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
1284:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 2629              		.loc 1 1284 0
 2630 0032 FB68     		ldr	r3, [r7, #12]
 2631 0034 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 2632 0036 7B82     		strh	r3, [r7, #18]	@ movhi
1285:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
1286:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the encoder Mode */
1287:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 2633              		.loc 1 1287 0
 2634 0038 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2635 003a 23F00703 		bic	r3, r3, #7
 2636 003e FB82     		strh	r3, [r7, #22]	@ movhi
1288:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 2637              		.loc 1 1288 0
 2638 0040 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 2639 0042 7B89     		ldrh	r3, [r7, #10]	@ movhi
 2640 0044 1343     		orrs	r3, r3, r2
 2641 0046 FB82     		strh	r3, [r7, #22]	@ movhi
1289:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
1290:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
1291:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1
 2642              		.loc 1 1291 0
 2643 0048 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 2644 004a 23F44073 		bic	r3, r3, #768
 2645 004e 23F00303 		bic	r3, r3, #3
 2646 0052 BB82     		strh	r3, [r7, #20]	@ movhi
1292:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 2647              		.loc 1 1292 0
 2648 0054 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 2649 0056 43F48073 		orr	r3, r3, #256
 2650 005a 43F00103 		orr	r3, r3, #1
 2651 005e BB82     		strh	r3, [r7, #20]	@ movhi
1293:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
1294:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the TI1 and the TI2 Polarities */
1295:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC
 2652              		.loc 1 1295 0
 2653 0060 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 2654 0062 23F02203 		bic	r3, r3, #34
 2655 0066 7B82     		strh	r3, [r7, #18]	@ movhi
1296:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 2656              		.loc 1 1296 0
 2657 0068 FB88     		ldrh	r3, [r7, #6]	@ movhi
 2658 006a 1B01     		lsls	r3, r3, #4
 2659 006c 9AB2     		uxth	r2, r3
 2660 006e 3B89     		ldrh	r3, [r7, #8]	@ movhi
 2661 0070 1343     		orrs	r3, r3, r2
 2662 0072 9AB2     		uxth	r2, r3
 2663 0074 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 2664 0076 1343     		orrs	r3, r3, r2
 2665 0078 7B82     		strh	r3, [r7, #18]	@ movhi
1297:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
1298:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1299:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 2666              		.loc 1 1299 0
 2667 007a FB68     		ldr	r3, [r7, #12]
 2668 007c FA8A     		ldrh	r2, [r7, #22]	@ movhi
 2669 007e 1A81     		strh	r2, [r3, #8]	@ movhi
1300:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1301:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2670              		.loc 1 1301 0
 2671 0080 FB68     		ldr	r3, [r7, #12]
 2672 0082 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 2673 0084 1A83     		strh	r2, [r3, #24]	@ movhi
1302:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
1303:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 2674              		.loc 1 1303 0
 2675 0086 FB68     		ldr	r3, [r7, #12]
 2676 0088 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 2677 008a 1A84     		strh	r2, [r3, #32]	@ movhi
1304:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2678              		.loc 1 1304 0
 2679 008c 1C37     		adds	r7, r7, #28
 2680              		.cfi_def_cfa_offset 4
 2681 008e BD46     		mov	sp, r7
 2682              		.cfi_def_cfa_register 13
 2683              		@ sp needed
 2684 0090 5DF8047B 		ldr	r7, [sp], #4
 2685              		.cfi_restore 7
 2686              		.cfi_def_cfa_offset 0
 2687 0094 7047     		bx	lr
 2688              		.cfi_endproc
 2689              	.LFE57:
 2691 0096 00BF     		.section	.text.TIM_ForcedOC1Config,"ax",%progbits
 2692              		.align	2
 2693              		.global	TIM_ForcedOC1Config
 2694              		.thumb
 2695              		.thumb_func
 2697              	TIM_ForcedOC1Config:
 2698              	.LFB58:
1305:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1306:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1307:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 1 waveform to active or inactive level.
1308:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1309:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1310:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1311:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
1312:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
1313:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1314:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1315:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1316:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2699              		.loc 1 1316 0
 2700              		.cfi_startproc
 2701              		@ args = 0, pretend = 0, frame = 16
 2702              		@ frame_needed = 1, uses_anonymous_args = 0
 2703              		@ link register save eliminated.
 2704 0000 80B4     		push	{r7}
 2705              		.cfi_def_cfa_offset 4
 2706              		.cfi_offset 7, -4
 2707 0002 85B0     		sub	sp, sp, #20
 2708              		.cfi_def_cfa_offset 24
 2709 0004 00AF     		add	r7, sp, #0
 2710              		.cfi_def_cfa_register 7
 2711 0006 7860     		str	r0, [r7, #4]
 2712 0008 0B46     		mov	r3, r1
 2713 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1317:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2714              		.loc 1 1317 0
 2715 000c 0023     		movs	r3, #0
 2716 000e FB81     		strh	r3, [r7, #14]	@ movhi
1318:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1319:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1320:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1321:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2717              		.loc 1 1321 0
 2718 0010 7B68     		ldr	r3, [r7, #4]
 2719 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2720 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1322:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1323:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
 2721              		.loc 1 1323 0
 2722 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2723 0018 23F07003 		bic	r3, r3, #112
 2724 001c FB81     		strh	r3, [r7, #14]	@ movhi
1324:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1325:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
 2725              		.loc 1 1325 0
 2726 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 2727 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2728 0022 1343     		orrs	r3, r3, r2
 2729 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1326:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1327:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2730              		.loc 1 1327 0
 2731 0026 7B68     		ldr	r3, [r7, #4]
 2732 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2733 002a 1A83     		strh	r2, [r3, #24]	@ movhi
1328:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2734              		.loc 1 1328 0
 2735 002c 1437     		adds	r7, r7, #20
 2736              		.cfi_def_cfa_offset 4
 2737 002e BD46     		mov	sp, r7
 2738              		.cfi_def_cfa_register 13
 2739              		@ sp needed
 2740 0030 5DF8047B 		ldr	r7, [sp], #4
 2741              		.cfi_restore 7
 2742              		.cfi_def_cfa_offset 0
 2743 0034 7047     		bx	lr
 2744              		.cfi_endproc
 2745              	.LFE58:
 2747 0036 00BF     		.section	.text.TIM_ForcedOC2Config,"ax",%progbits
 2748              		.align	2
 2749              		.global	TIM_ForcedOC2Config
 2750              		.thumb
 2751              		.thumb_func
 2753              	TIM_ForcedOC2Config:
 2754              	.LFB59:
1329:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1330:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1331:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 2 waveform to active or inactive level.
1332:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1333:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1334:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1335:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
1336:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
1337:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1338:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1339:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1340:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2755              		.loc 1 1340 0
 2756              		.cfi_startproc
 2757              		@ args = 0, pretend = 0, frame = 16
 2758              		@ frame_needed = 1, uses_anonymous_args = 0
 2759              		@ link register save eliminated.
 2760 0000 80B4     		push	{r7}
 2761              		.cfi_def_cfa_offset 4
 2762              		.cfi_offset 7, -4
 2763 0002 85B0     		sub	sp, sp, #20
 2764              		.cfi_def_cfa_offset 24
 2765 0004 00AF     		add	r7, sp, #0
 2766              		.cfi_def_cfa_register 7
 2767 0006 7860     		str	r0, [r7, #4]
 2768 0008 0B46     		mov	r3, r1
 2769 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1341:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2770              		.loc 1 1341 0
 2771 000c 0023     		movs	r3, #0
 2772 000e FB81     		strh	r3, [r7, #14]	@ movhi
1342:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1343:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1344:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1345:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2773              		.loc 1 1345 0
 2774 0010 7B68     		ldr	r3, [r7, #4]
 2775 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2776 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1346:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1347:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
 2777              		.loc 1 1347 0
 2778 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2779 0018 23F4E043 		bic	r3, r3, #28672
 2780 001c FB81     		strh	r3, [r7, #14]	@ movhi
1348:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1349:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 2781              		.loc 1 1349 0
 2782 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2783 0020 1B02     		lsls	r3, r3, #8
 2784 0022 9AB2     		uxth	r2, r3
 2785 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2786 0026 1343     		orrs	r3, r3, r2
 2787 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1350:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1351:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2788              		.loc 1 1351 0
 2789 002a 7B68     		ldr	r3, [r7, #4]
 2790 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 2791 002e 1A83     		strh	r2, [r3, #24]	@ movhi
1352:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2792              		.loc 1 1352 0
 2793 0030 1437     		adds	r7, r7, #20
 2794              		.cfi_def_cfa_offset 4
 2795 0032 BD46     		mov	sp, r7
 2796              		.cfi_def_cfa_register 13
 2797              		@ sp needed
 2798 0034 5DF8047B 		ldr	r7, [sp], #4
 2799              		.cfi_restore 7
 2800              		.cfi_def_cfa_offset 0
 2801 0038 7047     		bx	lr
 2802              		.cfi_endproc
 2803              	.LFE59:
 2805 003a 00BF     		.section	.text.TIM_ForcedOC3Config,"ax",%progbits
 2806              		.align	2
 2807              		.global	TIM_ForcedOC3Config
 2808              		.thumb
 2809              		.thumb_func
 2811              	TIM_ForcedOC3Config:
 2812              	.LFB60:
1353:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1354:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1355:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 3 waveform to active or inactive level.
1356:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1357:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1358:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1359:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
1360:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
1361:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1362:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1363:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1364:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2813              		.loc 1 1364 0
 2814              		.cfi_startproc
 2815              		@ args = 0, pretend = 0, frame = 16
 2816              		@ frame_needed = 1, uses_anonymous_args = 0
 2817              		@ link register save eliminated.
 2818 0000 80B4     		push	{r7}
 2819              		.cfi_def_cfa_offset 4
 2820              		.cfi_offset 7, -4
 2821 0002 85B0     		sub	sp, sp, #20
 2822              		.cfi_def_cfa_offset 24
 2823 0004 00AF     		add	r7, sp, #0
 2824              		.cfi_def_cfa_register 7
 2825 0006 7860     		str	r0, [r7, #4]
 2826 0008 0B46     		mov	r3, r1
 2827 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1365:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2828              		.loc 1 1365 0
 2829 000c 0023     		movs	r3, #0
 2830 000e FB81     		strh	r3, [r7, #14]	@ movhi
1366:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1367:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1368:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1369:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2831              		.loc 1 1369 0
 2832 0010 7B68     		ldr	r3, [r7, #4]
 2833 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2834 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1370:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1371:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
 2835              		.loc 1 1371 0
 2836 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2837 0018 23F07003 		bic	r3, r3, #112
 2838 001c FB81     		strh	r3, [r7, #14]	@ movhi
1372:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1373:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
 2839              		.loc 1 1373 0
 2840 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 2841 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2842 0022 1343     		orrs	r3, r3, r2
 2843 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1374:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1375:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2844              		.loc 1 1375 0
 2845 0026 7B68     		ldr	r3, [r7, #4]
 2846 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2847 002a 9A83     		strh	r2, [r3, #28]	@ movhi
1376:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2848              		.loc 1 1376 0
 2849 002c 1437     		adds	r7, r7, #20
 2850              		.cfi_def_cfa_offset 4
 2851 002e BD46     		mov	sp, r7
 2852              		.cfi_def_cfa_register 13
 2853              		@ sp needed
 2854 0030 5DF8047B 		ldr	r7, [sp], #4
 2855              		.cfi_restore 7
 2856              		.cfi_def_cfa_offset 0
 2857 0034 7047     		bx	lr
 2858              		.cfi_endproc
 2859              	.LFE60:
 2861 0036 00BF     		.section	.text.TIM_ForcedOC4Config,"ax",%progbits
 2862              		.align	2
 2863              		.global	TIM_ForcedOC4Config
 2864              		.thumb
 2865              		.thumb_func
 2867              	TIM_ForcedOC4Config:
 2868              	.LFB61:
1377:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1378:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1379:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 4 waveform to active or inactive level.
1380:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1381:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1382:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1383:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
1384:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
1385:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1386:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1387:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1388:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2869              		.loc 1 1388 0
 2870              		.cfi_startproc
 2871              		@ args = 0, pretend = 0, frame = 16
 2872              		@ frame_needed = 1, uses_anonymous_args = 0
 2873              		@ link register save eliminated.
 2874 0000 80B4     		push	{r7}
 2875              		.cfi_def_cfa_offset 4
 2876              		.cfi_offset 7, -4
 2877 0002 85B0     		sub	sp, sp, #20
 2878              		.cfi_def_cfa_offset 24
 2879 0004 00AF     		add	r7, sp, #0
 2880              		.cfi_def_cfa_register 7
 2881 0006 7860     		str	r0, [r7, #4]
 2882 0008 0B46     		mov	r3, r1
 2883 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1389:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2884              		.loc 1 1389 0
 2885 000c 0023     		movs	r3, #0
 2886 000e FB81     		strh	r3, [r7, #14]	@ movhi
1390:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1391:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1392:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1393:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2887              		.loc 1 1393 0
 2888 0010 7B68     		ldr	r3, [r7, #4]
 2889 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2890 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1394:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1395:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
 2891              		.loc 1 1395 0
 2892 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2893 0018 23F4E043 		bic	r3, r3, #28672
 2894 001c FB81     		strh	r3, [r7, #14]	@ movhi
1396:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1397:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 2895              		.loc 1 1397 0
 2896 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2897 0020 1B02     		lsls	r3, r3, #8
 2898 0022 9AB2     		uxth	r2, r3
 2899 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2900 0026 1343     		orrs	r3, r3, r2
 2901 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1398:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1399:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2902              		.loc 1 1399 0
 2903 002a 7B68     		ldr	r3, [r7, #4]
 2904 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 2905 002e 9A83     		strh	r2, [r3, #28]	@ movhi
1400:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2906              		.loc 1 1400 0
 2907 0030 1437     		adds	r7, r7, #20
 2908              		.cfi_def_cfa_offset 4
 2909 0032 BD46     		mov	sp, r7
 2910              		.cfi_def_cfa_register 13
 2911              		@ sp needed
 2912 0034 5DF8047B 		ldr	r7, [sp], #4
 2913              		.cfi_restore 7
 2914              		.cfi_def_cfa_offset 0
 2915 0038 7047     		bx	lr
 2916              		.cfi_endproc
 2917              	.LFE61:
 2919 003a 00BF     		.section	.text.TIM_ARRPreloadConfig,"ax",%progbits
 2920              		.align	2
 2921              		.global	TIM_ARRPreloadConfig
 2922              		.thumb
 2923              		.thumb_func
 2925              	TIM_ARRPreloadConfig:
 2926              	.LFB62:
1401:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1402:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1403:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Enables or disables TIMx peripheral Preload register on ARR.
1404:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 to select the TIM peripheral.
1405:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx peripheral Preload register
1406:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1407:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1408:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1409:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
1410:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2927              		.loc 1 1410 0
 2928              		.cfi_startproc
 2929              		@ args = 0, pretend = 0, frame = 8
 2930              		@ frame_needed = 1, uses_anonymous_args = 0
 2931              		@ link register save eliminated.
 2932 0000 80B4     		push	{r7}
 2933              		.cfi_def_cfa_offset 4
 2934              		.cfi_offset 7, -4
 2935 0002 83B0     		sub	sp, sp, #12
 2936              		.cfi_def_cfa_offset 16
 2937 0004 00AF     		add	r7, sp, #0
 2938              		.cfi_def_cfa_register 7
 2939 0006 7860     		str	r0, [r7, #4]
 2940 0008 0B46     		mov	r3, r1
 2941 000a FB70     		strb	r3, [r7, #3]
1411:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1412:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1413:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1414:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 2942              		.loc 1 1414 0
 2943 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2944 000e 002B     		cmp	r3, #0
 2945 0010 08D0     		beq	.L97
1415:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
1416:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the ARR Preload Bit */
1417:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_ARPE;
 2946              		.loc 1 1417 0
 2947 0012 7B68     		ldr	r3, [r7, #4]
 2948 0014 1B88     		ldrh	r3, [r3]	@ movhi
 2949 0016 9BB2     		uxth	r3, r3
 2950 0018 43F08003 		orr	r3, r3, #128
 2951 001c 9AB2     		uxth	r2, r3
 2952 001e 7B68     		ldr	r3, [r7, #4]
 2953 0020 1A80     		strh	r2, [r3]	@ movhi
 2954 0022 07E0     		b	.L96
 2955              	.L97:
1418:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
1419:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
1420:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
1421:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the ARR Preload Bit */
1422:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 2956              		.loc 1 1422 0
 2957 0024 7B68     		ldr	r3, [r7, #4]
 2958 0026 1B88     		ldrh	r3, [r3]	@ movhi
 2959 0028 9BB2     		uxth	r3, r3
 2960 002a 23F08003 		bic	r3, r3, #128
 2961 002e 9AB2     		uxth	r2, r3
 2962 0030 7B68     		ldr	r3, [r7, #4]
 2963 0032 1A80     		strh	r2, [r3]	@ movhi
 2964              	.L96:
1423:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
1424:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 2965              		.loc 1 1424 0
 2966 0034 0C37     		adds	r7, r7, #12
 2967              		.cfi_def_cfa_offset 4
 2968 0036 BD46     		mov	sp, r7
 2969              		.cfi_def_cfa_register 13
 2970              		@ sp needed
 2971 0038 5DF8047B 		ldr	r7, [sp], #4
 2972              		.cfi_restore 7
 2973              		.cfi_def_cfa_offset 0
 2974 003c 7047     		bx	lr
 2975              		.cfi_endproc
 2976              	.LFE62:
 2978 003e 00BF     		.section	.text.TIM_SelectCOM,"ax",%progbits
 2979              		.align	2
 2980              		.global	TIM_SelectCOM
 2981              		.thumb
 2982              		.thumb_func
 2984              	TIM_SelectCOM:
 2985              	.LFB63:
1425:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1426:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1427:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Selects the TIM peripheral Commutation event.
1428:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 8, 15, 16 or 17 to select the TIMx peripheral
1429:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  NewState: new state of the Commutation event.
1430:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1431:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1432:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1433:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
1434:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 2986              		.loc 1 1434 0
 2987              		.cfi_startproc
 2988              		@ args = 0, pretend = 0, frame = 8
 2989              		@ frame_needed = 1, uses_anonymous_args = 0
 2990              		@ link register save eliminated.
 2991 0000 80B4     		push	{r7}
 2992              		.cfi_def_cfa_offset 4
 2993              		.cfi_offset 7, -4
 2994 0002 83B0     		sub	sp, sp, #12
 2995              		.cfi_def_cfa_offset 16
 2996 0004 00AF     		add	r7, sp, #0
 2997              		.cfi_def_cfa_register 7
 2998 0006 7860     		str	r0, [r7, #4]
 2999 0008 0B46     		mov	r3, r1
 3000 000a FB70     		strb	r3, [r7, #3]
1435:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1436:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1437:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1438:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 3001              		.loc 1 1438 0
 3002 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3003 000e 002B     		cmp	r3, #0
 3004 0010 08D0     		beq	.L100
1439:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
1440:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the COM Bit */
1441:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCUS;
 3005              		.loc 1 1441 0
 3006 0012 7B68     		ldr	r3, [r7, #4]
 3007 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 3008 0016 9BB2     		uxth	r3, r3
 3009 0018 43F00403 		orr	r3, r3, #4
 3010 001c 9AB2     		uxth	r2, r3
 3011 001e 7B68     		ldr	r3, [r7, #4]
 3012 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 3013 0022 07E0     		b	.L99
 3014              	.L100:
1442:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
1443:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
1444:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
1445:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the COM Bit */
1446:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
 3015              		.loc 1 1446 0
 3016 0024 7B68     		ldr	r3, [r7, #4]
 3017 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 3018 0028 9BB2     		uxth	r3, r3
 3019 002a 23F00403 		bic	r3, r3, #4
 3020 002e 9AB2     		uxth	r2, r3
 3021 0030 7B68     		ldr	r3, [r7, #4]
 3022 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 3023              	.L99:
1447:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
1448:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3024              		.loc 1 1448 0
 3025 0034 0C37     		adds	r7, r7, #12
 3026              		.cfi_def_cfa_offset 4
 3027 0036 BD46     		mov	sp, r7
 3028              		.cfi_def_cfa_register 13
 3029              		@ sp needed
 3030 0038 5DF8047B 		ldr	r7, [sp], #4
 3031              		.cfi_restore 7
 3032              		.cfi_def_cfa_offset 0
 3033 003c 7047     		bx	lr
 3034              		.cfi_endproc
 3035              	.LFE63:
 3037 003e 00BF     		.section	.text.TIM_SelectCCDMA,"ax",%progbits
 3038              		.align	2
 3039              		.global	TIM_SelectCCDMA
 3040              		.thumb
 3041              		.thumb_func
 3043              	TIM_SelectCCDMA:
 3044              	.LFB64:
1449:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1450:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1451:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Selects the TIMx peripheral Capture Compare DMA source.
1452:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 15, 16 or 17 to select 
1453:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         the TIM peripheral.
1454:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
1455:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1456:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1457:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1458:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
1459:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3045              		.loc 1 1459 0
 3046              		.cfi_startproc
 3047              		@ args = 0, pretend = 0, frame = 8
 3048              		@ frame_needed = 1, uses_anonymous_args = 0
 3049              		@ link register save eliminated.
 3050 0000 80B4     		push	{r7}
 3051              		.cfi_def_cfa_offset 4
 3052              		.cfi_offset 7, -4
 3053 0002 83B0     		sub	sp, sp, #12
 3054              		.cfi_def_cfa_offset 16
 3055 0004 00AF     		add	r7, sp, #0
 3056              		.cfi_def_cfa_register 7
 3057 0006 7860     		str	r0, [r7, #4]
 3058 0008 0B46     		mov	r3, r1
 3059 000a FB70     		strb	r3, [r7, #3]
1460:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1461:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1462:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1463:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 3060              		.loc 1 1463 0
 3061 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3062 000e 002B     		cmp	r3, #0
 3063 0010 08D0     		beq	.L103
1464:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
1465:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the CCDS Bit */
1466:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCDS;
 3064              		.loc 1 1466 0
 3065 0012 7B68     		ldr	r3, [r7, #4]
 3066 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 3067 0016 9BB2     		uxth	r3, r3
 3068 0018 43F00803 		orr	r3, r3, #8
 3069 001c 9AB2     		uxth	r2, r3
 3070 001e 7B68     		ldr	r3, [r7, #4]
 3071 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 3072 0022 07E0     		b	.L102
 3073              	.L103:
1467:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
1468:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
1469:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
1470:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the CCDS Bit */
1471:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
 3074              		.loc 1 1471 0
 3075 0024 7B68     		ldr	r3, [r7, #4]
 3076 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 3077 0028 9BB2     		uxth	r3, r3
 3078 002a 23F00803 		bic	r3, r3, #8
 3079 002e 9AB2     		uxth	r2, r3
 3080 0030 7B68     		ldr	r3, [r7, #4]
 3081 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 3082              	.L102:
1472:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
1473:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3083              		.loc 1 1473 0
 3084 0034 0C37     		adds	r7, r7, #12
 3085              		.cfi_def_cfa_offset 4
 3086 0036 BD46     		mov	sp, r7
 3087              		.cfi_def_cfa_register 13
 3088              		@ sp needed
 3089 0038 5DF8047B 		ldr	r7, [sp], #4
 3090              		.cfi_restore 7
 3091              		.cfi_def_cfa_offset 0
 3092 003c 7047     		bx	lr
 3093              		.cfi_endproc
 3094              	.LFE64:
 3096 003e 00BF     		.section	.text.TIM_CCPreloadControl,"ax",%progbits
 3097              		.align	2
 3098              		.global	TIM_CCPreloadControl
 3099              		.thumb
 3100              		.thumb_func
 3102              	TIM_CCPreloadControl:
 3103              	.LFB65:
1474:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1475:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1476:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
1477:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be   1, 2, 3, 4, 5, 8 or 15 
1478:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         to select the TIMx peripheral
1479:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
1480:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1481:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1482:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1483:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
1484:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** { 
 3104              		.loc 1 1484 0
 3105              		.cfi_startproc
 3106              		@ args = 0, pretend = 0, frame = 8
 3107              		@ frame_needed = 1, uses_anonymous_args = 0
 3108              		@ link register save eliminated.
 3109 0000 80B4     		push	{r7}
 3110              		.cfi_def_cfa_offset 4
 3111              		.cfi_offset 7, -4
 3112 0002 83B0     		sub	sp, sp, #12
 3113              		.cfi_def_cfa_offset 16
 3114 0004 00AF     		add	r7, sp, #0
 3115              		.cfi_def_cfa_register 7
 3116 0006 7860     		str	r0, [r7, #4]
 3117 0008 0B46     		mov	r3, r1
 3118 000a FB70     		strb	r3, [r7, #3]
1485:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1486:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
1487:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1488:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 3119              		.loc 1 1488 0
 3120 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3121 000e 002B     		cmp	r3, #0
 3122 0010 08D0     		beq	.L106
1489:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
1490:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the CCPC Bit */
1491:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCPC;
 3123              		.loc 1 1491 0
 3124 0012 7B68     		ldr	r3, [r7, #4]
 3125 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 3126 0016 9BB2     		uxth	r3, r3
 3127 0018 43F00103 		orr	r3, r3, #1
 3128 001c 9AB2     		uxth	r2, r3
 3129 001e 7B68     		ldr	r3, [r7, #4]
 3130 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 3131 0022 07E0     		b	.L105
 3132              	.L106:
1492:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
1493:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
1494:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
1495:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the CCPC Bit */
1496:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
 3133              		.loc 1 1496 0
 3134 0024 7B68     		ldr	r3, [r7, #4]
 3135 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 3136 0028 9BB2     		uxth	r3, r3
 3137 002a 23F00103 		bic	r3, r3, #1
 3138 002e 9AB2     		uxth	r2, r3
 3139 0030 7B68     		ldr	r3, [r7, #4]
 3140 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 3141              	.L105:
1497:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
1498:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3142              		.loc 1 1498 0
 3143 0034 0C37     		adds	r7, r7, #12
 3144              		.cfi_def_cfa_offset 4
 3145 0036 BD46     		mov	sp, r7
 3146              		.cfi_def_cfa_register 13
 3147              		@ sp needed
 3148 0038 5DF8047B 		ldr	r7, [sp], #4
 3149              		.cfi_restore 7
 3150              		.cfi_def_cfa_offset 0
 3151 003c 7047     		bx	lr
 3152              		.cfi_endproc
 3153              	.LFE65:
 3155 003e 00BF     		.section	.text.TIM_OC1PreloadConfig,"ax",%progbits
 3156              		.align	2
 3157              		.global	TIM_OC1PreloadConfig
 3158              		.thumb
 3159              		.thumb_func
 3161              	TIM_OC1PreloadConfig:
 3162              	.LFB66:
1499:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1500:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1501:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
1502:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1503:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1504:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1505:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1506:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1507:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1508:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1509:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1510:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3163              		.loc 1 1510 0
 3164              		.cfi_startproc
 3165              		@ args = 0, pretend = 0, frame = 16
 3166              		@ frame_needed = 1, uses_anonymous_args = 0
 3167              		@ link register save eliminated.
 3168 0000 80B4     		push	{r7}
 3169              		.cfi_def_cfa_offset 4
 3170              		.cfi_offset 7, -4
 3171 0002 85B0     		sub	sp, sp, #20
 3172              		.cfi_def_cfa_offset 24
 3173 0004 00AF     		add	r7, sp, #0
 3174              		.cfi_def_cfa_register 7
 3175 0006 7860     		str	r0, [r7, #4]
 3176 0008 0B46     		mov	r3, r1
 3177 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1511:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3178              		.loc 1 1511 0
 3179 000c 0023     		movs	r3, #0
 3180 000e FB81     		strh	r3, [r7, #14]	@ movhi
1512:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1513:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1514:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1515:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3181              		.loc 1 1515 0
 3182 0010 7B68     		ldr	r3, [r7, #4]
 3183 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3184 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1516:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC1PE Bit */
1517:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 3185              		.loc 1 1517 0
 3186 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3187 0018 23F00803 		bic	r3, r3, #8
 3188 001c FB81     		strh	r3, [r7, #14]	@ movhi
1518:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1519:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCPreload;
 3189              		.loc 1 1519 0
 3190 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 3191 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3192 0022 1343     		orrs	r3, r3, r2
 3193 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1520:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1521:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3194              		.loc 1 1521 0
 3195 0026 7B68     		ldr	r3, [r7, #4]
 3196 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3197 002a 1A83     		strh	r2, [r3, #24]	@ movhi
1522:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3198              		.loc 1 1522 0
 3199 002c 1437     		adds	r7, r7, #20
 3200              		.cfi_def_cfa_offset 4
 3201 002e BD46     		mov	sp, r7
 3202              		.cfi_def_cfa_register 13
 3203              		@ sp needed
 3204 0030 5DF8047B 		ldr	r7, [sp], #4
 3205              		.cfi_restore 7
 3206              		.cfi_def_cfa_offset 0
 3207 0034 7047     		bx	lr
 3208              		.cfi_endproc
 3209              	.LFE66:
 3211 0036 00BF     		.section	.text.TIM_OC2PreloadConfig,"ax",%progbits
 3212              		.align	2
 3213              		.global	TIM_OC2PreloadConfig
 3214              		.thumb
 3215              		.thumb_func
 3217              	TIM_OC2PreloadConfig:
 3218              	.LFB67:
1523:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1524:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1525:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
1526:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
1527:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         the TIM peripheral.
1528:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1529:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1530:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1531:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1532:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1533:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1534:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1535:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3219              		.loc 1 1535 0
 3220              		.cfi_startproc
 3221              		@ args = 0, pretend = 0, frame = 16
 3222              		@ frame_needed = 1, uses_anonymous_args = 0
 3223              		@ link register save eliminated.
 3224 0000 80B4     		push	{r7}
 3225              		.cfi_def_cfa_offset 4
 3226              		.cfi_offset 7, -4
 3227 0002 85B0     		sub	sp, sp, #20
 3228              		.cfi_def_cfa_offset 24
 3229 0004 00AF     		add	r7, sp, #0
 3230              		.cfi_def_cfa_register 7
 3231 0006 7860     		str	r0, [r7, #4]
 3232 0008 0B46     		mov	r3, r1
 3233 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1536:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3234              		.loc 1 1536 0
 3235 000c 0023     		movs	r3, #0
 3236 000e FB81     		strh	r3, [r7, #14]	@ movhi
1537:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1538:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1539:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1540:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3237              		.loc 1 1540 0
 3238 0010 7B68     		ldr	r3, [r7, #4]
 3239 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3240 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1541:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC2PE Bit */
1542:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 3241              		.loc 1 1542 0
 3242 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3243 0018 23F40063 		bic	r3, r3, #2048
 3244 001c FB81     		strh	r3, [r7, #14]	@ movhi
1543:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1544:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 3245              		.loc 1 1544 0
 3246 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3247 0020 1B02     		lsls	r3, r3, #8
 3248 0022 9AB2     		uxth	r2, r3
 3249 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3250 0026 1343     		orrs	r3, r3, r2
 3251 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1545:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1546:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3252              		.loc 1 1546 0
 3253 002a 7B68     		ldr	r3, [r7, #4]
 3254 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3255 002e 1A83     		strh	r2, [r3, #24]	@ movhi
1547:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3256              		.loc 1 1547 0
 3257 0030 1437     		adds	r7, r7, #20
 3258              		.cfi_def_cfa_offset 4
 3259 0032 BD46     		mov	sp, r7
 3260              		.cfi_def_cfa_register 13
 3261              		@ sp needed
 3262 0034 5DF8047B 		ldr	r7, [sp], #4
 3263              		.cfi_restore 7
 3264              		.cfi_def_cfa_offset 0
 3265 0038 7047     		bx	lr
 3266              		.cfi_endproc
 3267              	.LFE67:
 3269 003a 00BF     		.section	.text.TIM_OC3PreloadConfig,"ax",%progbits
 3270              		.align	2
 3271              		.global	TIM_OC3PreloadConfig
 3272              		.thumb
 3273              		.thumb_func
 3275              	TIM_OC3PreloadConfig:
 3276              	.LFB68:
1548:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1549:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1550:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
1551:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1552:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1553:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1554:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1555:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1556:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1557:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1558:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1559:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3277              		.loc 1 1559 0
 3278              		.cfi_startproc
 3279              		@ args = 0, pretend = 0, frame = 16
 3280              		@ frame_needed = 1, uses_anonymous_args = 0
 3281              		@ link register save eliminated.
 3282 0000 80B4     		push	{r7}
 3283              		.cfi_def_cfa_offset 4
 3284              		.cfi_offset 7, -4
 3285 0002 85B0     		sub	sp, sp, #20
 3286              		.cfi_def_cfa_offset 24
 3287 0004 00AF     		add	r7, sp, #0
 3288              		.cfi_def_cfa_register 7
 3289 0006 7860     		str	r0, [r7, #4]
 3290 0008 0B46     		mov	r3, r1
 3291 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1560:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3292              		.loc 1 1560 0
 3293 000c 0023     		movs	r3, #0
 3294 000e FB81     		strh	r3, [r7, #14]	@ movhi
1561:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1562:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1563:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1564:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3295              		.loc 1 1564 0
 3296 0010 7B68     		ldr	r3, [r7, #4]
 3297 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3298 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1565:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC3PE Bit */
1566:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 3299              		.loc 1 1566 0
 3300 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3301 0018 23F00803 		bic	r3, r3, #8
 3302 001c FB81     		strh	r3, [r7, #14]	@ movhi
1567:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1568:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCPreload;
 3303              		.loc 1 1568 0
 3304 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 3305 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3306 0022 1343     		orrs	r3, r3, r2
 3307 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1569:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1570:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3308              		.loc 1 1570 0
 3309 0026 7B68     		ldr	r3, [r7, #4]
 3310 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3311 002a 9A83     		strh	r2, [r3, #28]	@ movhi
1571:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3312              		.loc 1 1571 0
 3313 002c 1437     		adds	r7, r7, #20
 3314              		.cfi_def_cfa_offset 4
 3315 002e BD46     		mov	sp, r7
 3316              		.cfi_def_cfa_register 13
 3317              		@ sp needed
 3318 0030 5DF8047B 		ldr	r7, [sp], #4
 3319              		.cfi_restore 7
 3320              		.cfi_def_cfa_offset 0
 3321 0034 7047     		bx	lr
 3322              		.cfi_endproc
 3323              	.LFE68:
 3325 0036 00BF     		.section	.text.TIM_OC4PreloadConfig,"ax",%progbits
 3326              		.align	2
 3327              		.global	TIM_OC4PreloadConfig
 3328              		.thumb
 3329              		.thumb_func
 3331              	TIM_OC4PreloadConfig:
 3332              	.LFB69:
1572:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1573:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1574:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
1575:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1576:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1577:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1578:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1579:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1580:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1581:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1582:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1583:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3333              		.loc 1 1583 0
 3334              		.cfi_startproc
 3335              		@ args = 0, pretend = 0, frame = 16
 3336              		@ frame_needed = 1, uses_anonymous_args = 0
 3337              		@ link register save eliminated.
 3338 0000 80B4     		push	{r7}
 3339              		.cfi_def_cfa_offset 4
 3340              		.cfi_offset 7, -4
 3341 0002 85B0     		sub	sp, sp, #20
 3342              		.cfi_def_cfa_offset 24
 3343 0004 00AF     		add	r7, sp, #0
 3344              		.cfi_def_cfa_register 7
 3345 0006 7860     		str	r0, [r7, #4]
 3346 0008 0B46     		mov	r3, r1
 3347 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1584:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3348              		.loc 1 1584 0
 3349 000c 0023     		movs	r3, #0
 3350 000e FB81     		strh	r3, [r7, #14]	@ movhi
1585:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1586:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1587:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1588:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3351              		.loc 1 1588 0
 3352 0010 7B68     		ldr	r3, [r7, #4]
 3353 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3354 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1589:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC4PE Bit */
1590:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 3355              		.loc 1 1590 0
 3356 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3357 0018 23F40063 		bic	r3, r3, #2048
 3358 001c FB81     		strh	r3, [r7, #14]	@ movhi
1591:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1592:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 3359              		.loc 1 1592 0
 3360 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3361 0020 1B02     		lsls	r3, r3, #8
 3362 0022 9AB2     		uxth	r2, r3
 3363 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3364 0026 1343     		orrs	r3, r3, r2
 3365 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1593:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1594:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3366              		.loc 1 1594 0
 3367 002a 7B68     		ldr	r3, [r7, #4]
 3368 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3369 002e 9A83     		strh	r2, [r3, #28]	@ movhi
1595:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3370              		.loc 1 1595 0
 3371 0030 1437     		adds	r7, r7, #20
 3372              		.cfi_def_cfa_offset 4
 3373 0032 BD46     		mov	sp, r7
 3374              		.cfi_def_cfa_register 13
 3375              		@ sp needed
 3376 0034 5DF8047B 		ldr	r7, [sp], #4
 3377              		.cfi_restore 7
 3378              		.cfi_def_cfa_offset 0
 3379 0038 7047     		bx	lr
 3380              		.cfi_endproc
 3381              	.LFE69:
 3383 003a 00BF     		.section	.text.TIM_OC1FastConfig,"ax",%progbits
 3384              		.align	2
 3385              		.global	TIM_OC1FastConfig
 3386              		.thumb
 3387              		.thumb_func
 3389              	TIM_OC1FastConfig:
 3390              	.LFB70:
1596:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1597:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1598:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 1 Fast feature.
1599:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1600:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1601:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1602:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1603:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1604:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1605:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1606:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1607:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3391              		.loc 1 1607 0
 3392              		.cfi_startproc
 3393              		@ args = 0, pretend = 0, frame = 16
 3394              		@ frame_needed = 1, uses_anonymous_args = 0
 3395              		@ link register save eliminated.
 3396 0000 80B4     		push	{r7}
 3397              		.cfi_def_cfa_offset 4
 3398              		.cfi_offset 7, -4
 3399 0002 85B0     		sub	sp, sp, #20
 3400              		.cfi_def_cfa_offset 24
 3401 0004 00AF     		add	r7, sp, #0
 3402              		.cfi_def_cfa_register 7
 3403 0006 7860     		str	r0, [r7, #4]
 3404 0008 0B46     		mov	r3, r1
 3405 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1608:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3406              		.loc 1 1608 0
 3407 000c 0023     		movs	r3, #0
 3408 000e FB81     		strh	r3, [r7, #14]	@ movhi
1609:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1610:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1611:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1612:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1613:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3409              		.loc 1 1613 0
 3410 0010 7B68     		ldr	r3, [r7, #4]
 3411 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3412 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1614:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC1FE Bit */
1615:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
 3413              		.loc 1 1615 0
 3414 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3415 0018 23F00403 		bic	r3, r3, #4
 3416 001c FB81     		strh	r3, [r7, #14]	@ movhi
1616:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1617:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCFast;
 3417              		.loc 1 1617 0
 3418 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 3419 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3420 0022 1343     		orrs	r3, r3, r2
 3421 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1618:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1619:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3422              		.loc 1 1619 0
 3423 0026 7B68     		ldr	r3, [r7, #4]
 3424 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3425 002a 1A83     		strh	r2, [r3, #24]	@ movhi
1620:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3426              		.loc 1 1620 0
 3427 002c 1437     		adds	r7, r7, #20
 3428              		.cfi_def_cfa_offset 4
 3429 002e BD46     		mov	sp, r7
 3430              		.cfi_def_cfa_register 13
 3431              		@ sp needed
 3432 0030 5DF8047B 		ldr	r7, [sp], #4
 3433              		.cfi_restore 7
 3434              		.cfi_def_cfa_offset 0
 3435 0034 7047     		bx	lr
 3436              		.cfi_endproc
 3437              	.LFE70:
 3439 0036 00BF     		.section	.text.TIM_OC2FastConfig,"ax",%progbits
 3440              		.align	2
 3441              		.global	TIM_OC2FastConfig
 3442              		.thumb
 3443              		.thumb_func
 3445              	TIM_OC2FastConfig:
 3446              	.LFB71:
1621:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1622:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1623:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 2 Fast feature.
1624:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
1625:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         the TIM peripheral.
1626:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1627:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1628:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1629:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1630:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1631:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1632:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1633:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3447              		.loc 1 1633 0
 3448              		.cfi_startproc
 3449              		@ args = 0, pretend = 0, frame = 16
 3450              		@ frame_needed = 1, uses_anonymous_args = 0
 3451              		@ link register save eliminated.
 3452 0000 80B4     		push	{r7}
 3453              		.cfi_def_cfa_offset 4
 3454              		.cfi_offset 7, -4
 3455 0002 85B0     		sub	sp, sp, #20
 3456              		.cfi_def_cfa_offset 24
 3457 0004 00AF     		add	r7, sp, #0
 3458              		.cfi_def_cfa_register 7
 3459 0006 7860     		str	r0, [r7, #4]
 3460 0008 0B46     		mov	r3, r1
 3461 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1634:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3462              		.loc 1 1634 0
 3463 000c 0023     		movs	r3, #0
 3464 000e FB81     		strh	r3, [r7, #14]	@ movhi
1635:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1636:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1637:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1638:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1639:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3465              		.loc 1 1639 0
 3466 0010 7B68     		ldr	r3, [r7, #4]
 3467 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3468 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1640:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC2FE Bit */
1641:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
 3469              		.loc 1 1641 0
 3470 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3471 0018 23F48063 		bic	r3, r3, #1024
 3472 001c FB81     		strh	r3, [r7, #14]	@ movhi
1642:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1643:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 3473              		.loc 1 1643 0
 3474 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3475 0020 1B02     		lsls	r3, r3, #8
 3476 0022 9AB2     		uxth	r2, r3
 3477 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3478 0026 1343     		orrs	r3, r3, r2
 3479 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1644:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1645:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3480              		.loc 1 1645 0
 3481 002a 7B68     		ldr	r3, [r7, #4]
 3482 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3483 002e 1A83     		strh	r2, [r3, #24]	@ movhi
1646:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3484              		.loc 1 1646 0
 3485 0030 1437     		adds	r7, r7, #20
 3486              		.cfi_def_cfa_offset 4
 3487 0032 BD46     		mov	sp, r7
 3488              		.cfi_def_cfa_register 13
 3489              		@ sp needed
 3490 0034 5DF8047B 		ldr	r7, [sp], #4
 3491              		.cfi_restore 7
 3492              		.cfi_def_cfa_offset 0
 3493 0038 7047     		bx	lr
 3494              		.cfi_endproc
 3495              	.LFE71:
 3497 003a 00BF     		.section	.text.TIM_OC3FastConfig,"ax",%progbits
 3498              		.align	2
 3499              		.global	TIM_OC3FastConfig
 3500              		.thumb
 3501              		.thumb_func
 3503              	TIM_OC3FastConfig:
 3504              	.LFB72:
1647:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1648:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1649:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 3 Fast feature.
1650:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1651:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1652:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1653:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1654:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1655:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1656:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1657:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1658:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3505              		.loc 1 1658 0
 3506              		.cfi_startproc
 3507              		@ args = 0, pretend = 0, frame = 16
 3508              		@ frame_needed = 1, uses_anonymous_args = 0
 3509              		@ link register save eliminated.
 3510 0000 80B4     		push	{r7}
 3511              		.cfi_def_cfa_offset 4
 3512              		.cfi_offset 7, -4
 3513 0002 85B0     		sub	sp, sp, #20
 3514              		.cfi_def_cfa_offset 24
 3515 0004 00AF     		add	r7, sp, #0
 3516              		.cfi_def_cfa_register 7
 3517 0006 7860     		str	r0, [r7, #4]
 3518 0008 0B46     		mov	r3, r1
 3519 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1659:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3520              		.loc 1 1659 0
 3521 000c 0023     		movs	r3, #0
 3522 000e FB81     		strh	r3, [r7, #14]	@ movhi
1660:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1661:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1662:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1663:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1664:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3523              		.loc 1 1664 0
 3524 0010 7B68     		ldr	r3, [r7, #4]
 3525 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3526 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1665:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC3FE Bit */
1666:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
 3527              		.loc 1 1666 0
 3528 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3529 0018 23F00403 		bic	r3, r3, #4
 3530 001c FB81     		strh	r3, [r7, #14]	@ movhi
1667:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1668:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCFast;
 3531              		.loc 1 1668 0
 3532 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 3533 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3534 0022 1343     		orrs	r3, r3, r2
 3535 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1669:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1670:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3536              		.loc 1 1670 0
 3537 0026 7B68     		ldr	r3, [r7, #4]
 3538 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3539 002a 9A83     		strh	r2, [r3, #28]	@ movhi
1671:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3540              		.loc 1 1671 0
 3541 002c 1437     		adds	r7, r7, #20
 3542              		.cfi_def_cfa_offset 4
 3543 002e BD46     		mov	sp, r7
 3544              		.cfi_def_cfa_register 13
 3545              		@ sp needed
 3546 0030 5DF8047B 		ldr	r7, [sp], #4
 3547              		.cfi_restore 7
 3548              		.cfi_def_cfa_offset 0
 3549 0034 7047     		bx	lr
 3550              		.cfi_endproc
 3551              	.LFE72:
 3553 0036 00BF     		.section	.text.TIM_OC4FastConfig,"ax",%progbits
 3554              		.align	2
 3555              		.global	TIM_OC4FastConfig
 3556              		.thumb
 3557              		.thumb_func
 3559              	TIM_OC4FastConfig:
 3560              	.LFB73:
1672:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1673:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1674:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 4 Fast feature.
1675:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1676:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1677:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1678:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1679:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1680:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1681:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1682:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1683:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3561              		.loc 1 1683 0
 3562              		.cfi_startproc
 3563              		@ args = 0, pretend = 0, frame = 16
 3564              		@ frame_needed = 1, uses_anonymous_args = 0
 3565              		@ link register save eliminated.
 3566 0000 80B4     		push	{r7}
 3567              		.cfi_def_cfa_offset 4
 3568              		.cfi_offset 7, -4
 3569 0002 85B0     		sub	sp, sp, #20
 3570              		.cfi_def_cfa_offset 24
 3571 0004 00AF     		add	r7, sp, #0
 3572              		.cfi_def_cfa_register 7
 3573 0006 7860     		str	r0, [r7, #4]
 3574 0008 0B46     		mov	r3, r1
 3575 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1684:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3576              		.loc 1 1684 0
 3577 000c 0023     		movs	r3, #0
 3578 000e FB81     		strh	r3, [r7, #14]	@ movhi
1685:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1686:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1687:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1688:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1689:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3579              		.loc 1 1689 0
 3580 0010 7B68     		ldr	r3, [r7, #4]
 3581 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3582 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1690:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC4FE Bit */
1691:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
 3583              		.loc 1 1691 0
 3584 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3585 0018 23F48063 		bic	r3, r3, #1024
 3586 001c FB81     		strh	r3, [r7, #14]	@ movhi
1692:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1693:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 3587              		.loc 1 1693 0
 3588 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3589 0020 1B02     		lsls	r3, r3, #8
 3590 0022 9AB2     		uxth	r2, r3
 3591 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3592 0026 1343     		orrs	r3, r3, r2
 3593 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1694:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1695:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3594              		.loc 1 1695 0
 3595 002a 7B68     		ldr	r3, [r7, #4]
 3596 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3597 002e 9A83     		strh	r2, [r3, #28]	@ movhi
1696:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3598              		.loc 1 1696 0
 3599 0030 1437     		adds	r7, r7, #20
 3600              		.cfi_def_cfa_offset 4
 3601 0032 BD46     		mov	sp, r7
 3602              		.cfi_def_cfa_register 13
 3603              		@ sp needed
 3604 0034 5DF8047B 		ldr	r7, [sp], #4
 3605              		.cfi_restore 7
 3606              		.cfi_def_cfa_offset 0
 3607 0038 7047     		bx	lr
 3608              		.cfi_endproc
 3609              	.LFE73:
 3611 003a 00BF     		.section	.text.TIM_ClearOC1Ref,"ax",%progbits
 3612              		.align	2
 3613              		.global	TIM_ClearOC1Ref
 3614              		.thumb
 3615              		.thumb_func
 3617              	TIM_ClearOC1Ref:
 3618              	.LFB74:
1697:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1698:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1699:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1700:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1701:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1702:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1703:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1704:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1705:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1706:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1707:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1708:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3619              		.loc 1 1708 0
 3620              		.cfi_startproc
 3621              		@ args = 0, pretend = 0, frame = 16
 3622              		@ frame_needed = 1, uses_anonymous_args = 0
 3623              		@ link register save eliminated.
 3624 0000 80B4     		push	{r7}
 3625              		.cfi_def_cfa_offset 4
 3626              		.cfi_offset 7, -4
 3627 0002 85B0     		sub	sp, sp, #20
 3628              		.cfi_def_cfa_offset 24
 3629 0004 00AF     		add	r7, sp, #0
 3630              		.cfi_def_cfa_register 7
 3631 0006 7860     		str	r0, [r7, #4]
 3632 0008 0B46     		mov	r3, r1
 3633 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1709:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3634              		.loc 1 1709 0
 3635 000c 0023     		movs	r3, #0
 3636 000e FB81     		strh	r3, [r7, #14]	@ movhi
1710:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1711:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1712:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1713:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1714:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3637              		.loc 1 1714 0
 3638 0010 7B68     		ldr	r3, [r7, #4]
 3639 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3640 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1715:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1716:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC1CE Bit */
1717:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
 3641              		.loc 1 1717 0
 3642 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3643 0018 23F08003 		bic	r3, r3, #128
 3644 001c FB81     		strh	r3, [r7, #14]	@ movhi
1718:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1719:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCClear;
 3645              		.loc 1 1719 0
 3646 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 3647 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3648 0022 1343     		orrs	r3, r3, r2
 3649 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1720:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1721:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3650              		.loc 1 1721 0
 3651 0026 7B68     		ldr	r3, [r7, #4]
 3652 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3653 002a 1A83     		strh	r2, [r3, #24]	@ movhi
1722:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3654              		.loc 1 1722 0
 3655 002c 1437     		adds	r7, r7, #20
 3656              		.cfi_def_cfa_offset 4
 3657 002e BD46     		mov	sp, r7
 3658              		.cfi_def_cfa_register 13
 3659              		@ sp needed
 3660 0030 5DF8047B 		ldr	r7, [sp], #4
 3661              		.cfi_restore 7
 3662              		.cfi_def_cfa_offset 0
 3663 0034 7047     		bx	lr
 3664              		.cfi_endproc
 3665              	.LFE74:
 3667 0036 00BF     		.section	.text.TIM_ClearOC2Ref,"ax",%progbits
 3668              		.align	2
 3669              		.global	TIM_ClearOC2Ref
 3670              		.thumb
 3671              		.thumb_func
 3673              	TIM_ClearOC2Ref:
 3674              	.LFB75:
1723:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1724:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1725:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1726:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1727:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1728:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1729:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1730:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1731:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1732:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1733:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1734:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3675              		.loc 1 1734 0
 3676              		.cfi_startproc
 3677              		@ args = 0, pretend = 0, frame = 16
 3678              		@ frame_needed = 1, uses_anonymous_args = 0
 3679              		@ link register save eliminated.
 3680 0000 80B4     		push	{r7}
 3681              		.cfi_def_cfa_offset 4
 3682              		.cfi_offset 7, -4
 3683 0002 85B0     		sub	sp, sp, #20
 3684              		.cfi_def_cfa_offset 24
 3685 0004 00AF     		add	r7, sp, #0
 3686              		.cfi_def_cfa_register 7
 3687 0006 7860     		str	r0, [r7, #4]
 3688 0008 0B46     		mov	r3, r1
 3689 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1735:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3690              		.loc 1 1735 0
 3691 000c 0023     		movs	r3, #0
 3692 000e FB81     		strh	r3, [r7, #14]	@ movhi
1736:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1737:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1738:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1739:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3693              		.loc 1 1739 0
 3694 0010 7B68     		ldr	r3, [r7, #4]
 3695 0012 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3696 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1740:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC2CE Bit */
1741:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
 3697              		.loc 1 1741 0
 3698 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3699 0018 C3F30E03 		ubfx	r3, r3, #0, #15
 3700 001c FB81     		strh	r3, [r7, #14]	@ movhi
1742:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1743:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 3701              		.loc 1 1743 0
 3702 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3703 0020 1B02     		lsls	r3, r3, #8
 3704 0022 9AB2     		uxth	r2, r3
 3705 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3706 0026 1343     		orrs	r3, r3, r2
 3707 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1744:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1745:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3708              		.loc 1 1745 0
 3709 002a 7B68     		ldr	r3, [r7, #4]
 3710 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3711 002e 1A83     		strh	r2, [r3, #24]	@ movhi
1746:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3712              		.loc 1 1746 0
 3713 0030 1437     		adds	r7, r7, #20
 3714              		.cfi_def_cfa_offset 4
 3715 0032 BD46     		mov	sp, r7
 3716              		.cfi_def_cfa_register 13
 3717              		@ sp needed
 3718 0034 5DF8047B 		ldr	r7, [sp], #4
 3719              		.cfi_restore 7
 3720              		.cfi_def_cfa_offset 0
 3721 0038 7047     		bx	lr
 3722              		.cfi_endproc
 3723              	.LFE75:
 3725 003a 00BF     		.section	.text.TIM_ClearOC3Ref,"ax",%progbits
 3726              		.align	2
 3727              		.global	TIM_ClearOC3Ref
 3728              		.thumb
 3729              		.thumb_func
 3731              	TIM_ClearOC3Ref:
 3732              	.LFB76:
1747:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1748:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1749:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
1750:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1751:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1752:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1753:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1754:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1755:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1756:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1757:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1758:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3733              		.loc 1 1758 0
 3734              		.cfi_startproc
 3735              		@ args = 0, pretend = 0, frame = 16
 3736              		@ frame_needed = 1, uses_anonymous_args = 0
 3737              		@ link register save eliminated.
 3738 0000 80B4     		push	{r7}
 3739              		.cfi_def_cfa_offset 4
 3740              		.cfi_offset 7, -4
 3741 0002 85B0     		sub	sp, sp, #20
 3742              		.cfi_def_cfa_offset 24
 3743 0004 00AF     		add	r7, sp, #0
 3744              		.cfi_def_cfa_register 7
 3745 0006 7860     		str	r0, [r7, #4]
 3746 0008 0B46     		mov	r3, r1
 3747 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1759:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3748              		.loc 1 1759 0
 3749 000c 0023     		movs	r3, #0
 3750 000e FB81     		strh	r3, [r7, #14]	@ movhi
1760:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1761:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1762:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1763:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3751              		.loc 1 1763 0
 3752 0010 7B68     		ldr	r3, [r7, #4]
 3753 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3754 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1764:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC3CE Bit */
1765:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
 3755              		.loc 1 1765 0
 3756 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3757 0018 23F08003 		bic	r3, r3, #128
 3758 001c FB81     		strh	r3, [r7, #14]	@ movhi
1766:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1767:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCClear;
 3759              		.loc 1 1767 0
 3760 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 3761 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3762 0022 1343     		orrs	r3, r3, r2
 3763 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1768:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1769:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3764              		.loc 1 1769 0
 3765 0026 7B68     		ldr	r3, [r7, #4]
 3766 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3767 002a 9A83     		strh	r2, [r3, #28]	@ movhi
1770:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3768              		.loc 1 1770 0
 3769 002c 1437     		adds	r7, r7, #20
 3770              		.cfi_def_cfa_offset 4
 3771 002e BD46     		mov	sp, r7
 3772              		.cfi_def_cfa_register 13
 3773              		@ sp needed
 3774 0030 5DF8047B 		ldr	r7, [sp], #4
 3775              		.cfi_restore 7
 3776              		.cfi_def_cfa_offset 0
 3777 0034 7047     		bx	lr
 3778              		.cfi_endproc
 3779              	.LFE76:
 3781 0036 00BF     		.section	.text.TIM_ClearOC4Ref,"ax",%progbits
 3782              		.align	2
 3783              		.global	TIM_ClearOC4Ref
 3784              		.thumb
 3785              		.thumb_func
 3787              	TIM_ClearOC4Ref:
 3788              	.LFB77:
1771:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1772:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1773:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1774:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1775:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1776:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1777:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1778:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1779:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1780:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1781:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1782:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3789              		.loc 1 1782 0
 3790              		.cfi_startproc
 3791              		@ args = 0, pretend = 0, frame = 16
 3792              		@ frame_needed = 1, uses_anonymous_args = 0
 3793              		@ link register save eliminated.
 3794 0000 80B4     		push	{r7}
 3795              		.cfi_def_cfa_offset 4
 3796              		.cfi_offset 7, -4
 3797 0002 85B0     		sub	sp, sp, #20
 3798              		.cfi_def_cfa_offset 24
 3799 0004 00AF     		add	r7, sp, #0
 3800              		.cfi_def_cfa_register 7
 3801 0006 7860     		str	r0, [r7, #4]
 3802 0008 0B46     		mov	r3, r1
 3803 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1783:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3804              		.loc 1 1783 0
 3805 000c 0023     		movs	r3, #0
 3806 000e FB81     		strh	r3, [r7, #14]	@ movhi
1784:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1785:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1786:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1787:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3807              		.loc 1 1787 0
 3808 0010 7B68     		ldr	r3, [r7, #4]
 3809 0012 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3810 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1788:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OC4CE Bit */
1789:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
 3811              		.loc 1 1789 0
 3812 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3813 0018 C3F30E03 		ubfx	r3, r3, #0, #15
 3814 001c FB81     		strh	r3, [r7, #14]	@ movhi
1790:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1791:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 3815              		.loc 1 1791 0
 3816 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3817 0020 1B02     		lsls	r3, r3, #8
 3818 0022 9AB2     		uxth	r2, r3
 3819 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3820 0026 1343     		orrs	r3, r3, r2
 3821 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1792:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1793:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3822              		.loc 1 1793 0
 3823 002a 7B68     		ldr	r3, [r7, #4]
 3824 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3825 002e 9A83     		strh	r2, [r3, #28]	@ movhi
1794:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3826              		.loc 1 1794 0
 3827 0030 1437     		adds	r7, r7, #20
 3828              		.cfi_def_cfa_offset 4
 3829 0032 BD46     		mov	sp, r7
 3830              		.cfi_def_cfa_register 13
 3831              		@ sp needed
 3832 0034 5DF8047B 		ldr	r7, [sp], #4
 3833              		.cfi_restore 7
 3834              		.cfi_def_cfa_offset 0
 3835 0038 7047     		bx	lr
 3836              		.cfi_endproc
 3837              	.LFE77:
 3839 003a 00BF     		.section	.text.TIM_OC1PolarityConfig,"ax",%progbits
 3840              		.align	2
 3841              		.global	TIM_OC1PolarityConfig
 3842              		.thumb
 3843              		.thumb_func
 3845              	TIM_OC1PolarityConfig:
 3846              	.LFB78:
1795:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1796:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1797:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 1 polarity.
1798:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
1799:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC1 Polarity
1800:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1801:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1802:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1803:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1804:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1805:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1806:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3847              		.loc 1 1806 0
 3848              		.cfi_startproc
 3849              		@ args = 0, pretend = 0, frame = 16
 3850              		@ frame_needed = 1, uses_anonymous_args = 0
 3851              		@ link register save eliminated.
 3852 0000 80B4     		push	{r7}
 3853              		.cfi_def_cfa_offset 4
 3854              		.cfi_offset 7, -4
 3855 0002 85B0     		sub	sp, sp, #20
 3856              		.cfi_def_cfa_offset 24
 3857 0004 00AF     		add	r7, sp, #0
 3858              		.cfi_def_cfa_register 7
 3859 0006 7860     		str	r0, [r7, #4]
 3860 0008 0B46     		mov	r3, r1
 3861 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1807:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3862              		.loc 1 1807 0
 3863 000c 0023     		movs	r3, #0
 3864 000e FB81     		strh	r3, [r7, #14]	@ movhi
1808:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1809:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1810:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1811:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3865              		.loc 1 1811 0
 3866 0010 7B68     		ldr	r3, [r7, #4]
 3867 0012 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3868 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1812:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set or Reset the CC1P Bit */
1813:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
 3869              		.loc 1 1813 0
 3870 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3871 0018 23F00203 		bic	r3, r3, #2
 3872 001c FB81     		strh	r3, [r7, #14]	@ movhi
1814:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
 3873              		.loc 1 1814 0
 3874 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 3875 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3876 0022 1343     		orrs	r3, r3, r2
 3877 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1815:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1816:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 3878              		.loc 1 1816 0
 3879 0026 7B68     		ldr	r3, [r7, #4]
 3880 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3881 002a 1A84     		strh	r2, [r3, #32]	@ movhi
1817:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3882              		.loc 1 1817 0
 3883 002c 1437     		adds	r7, r7, #20
 3884              		.cfi_def_cfa_offset 4
 3885 002e BD46     		mov	sp, r7
 3886              		.cfi_def_cfa_register 13
 3887              		@ sp needed
 3888 0030 5DF8047B 		ldr	r7, [sp], #4
 3889              		.cfi_restore 7
 3890              		.cfi_def_cfa_offset 0
 3891 0034 7047     		bx	lr
 3892              		.cfi_endproc
 3893              	.LFE78:
 3895 0036 00BF     		.section	.text.TIM_OC1NPolarityConfig,"ax",%progbits
 3896              		.align	2
 3897              		.global	TIM_OC1NPolarityConfig
 3898              		.thumb
 3899              		.thumb_func
 3901              	TIM_OC1NPolarityConfig:
 3902              	.LFB79:
1818:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1819:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1820:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 1N polarity.
1821:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
1822:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC1N Polarity
1823:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1824:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1825:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1826:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1827:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1828:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1829:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3903              		.loc 1 1829 0
 3904              		.cfi_startproc
 3905              		@ args = 0, pretend = 0, frame = 16
 3906              		@ frame_needed = 1, uses_anonymous_args = 0
 3907              		@ link register save eliminated.
 3908 0000 80B4     		push	{r7}
 3909              		.cfi_def_cfa_offset 4
 3910              		.cfi_offset 7, -4
 3911 0002 85B0     		sub	sp, sp, #20
 3912              		.cfi_def_cfa_offset 24
 3913 0004 00AF     		add	r7, sp, #0
 3914              		.cfi_def_cfa_register 7
 3915 0006 7860     		str	r0, [r7, #4]
 3916 0008 0B46     		mov	r3, r1
 3917 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1830:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3918              		.loc 1 1830 0
 3919 000c 0023     		movs	r3, #0
 3920 000e FB81     		strh	r3, [r7, #14]	@ movhi
1831:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1832:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1833:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1834:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****    
1835:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3921              		.loc 1 1835 0
 3922 0010 7B68     		ldr	r3, [r7, #4]
 3923 0012 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3924 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1836:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set or Reset the CC1NP Bit */
1837:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
 3925              		.loc 1 1837 0
 3926 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3927 0018 23F00803 		bic	r3, r3, #8
 3928 001c FB81     		strh	r3, [r7, #14]	@ movhi
1838:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
 3929              		.loc 1 1838 0
 3930 001e FA89     		ldrh	r2, [r7, #14]	@ movhi
 3931 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3932 0022 1343     		orrs	r3, r3, r2
 3933 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1839:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1840:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 3934              		.loc 1 1840 0
 3935 0026 7B68     		ldr	r3, [r7, #4]
 3936 0028 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3937 002a 1A84     		strh	r2, [r3, #32]	@ movhi
1841:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3938              		.loc 1 1841 0
 3939 002c 1437     		adds	r7, r7, #20
 3940              		.cfi_def_cfa_offset 4
 3941 002e BD46     		mov	sp, r7
 3942              		.cfi_def_cfa_register 13
 3943              		@ sp needed
 3944 0030 5DF8047B 		ldr	r7, [sp], #4
 3945              		.cfi_restore 7
 3946              		.cfi_def_cfa_offset 0
 3947 0034 7047     		bx	lr
 3948              		.cfi_endproc
 3949              	.LFE79:
 3951 0036 00BF     		.section	.text.TIM_OC2PolarityConfig,"ax",%progbits
 3952              		.align	2
 3953              		.global	TIM_OC2PolarityConfig
 3954              		.thumb
 3955              		.thumb_func
 3957              	TIM_OC2PolarityConfig:
 3958              	.LFB80:
1842:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1843:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1844:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 2 polarity.
1845:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1846:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC2 Polarity
1847:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1848:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1849:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1850:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1851:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1852:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1853:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 3959              		.loc 1 1853 0
 3960              		.cfi_startproc
 3961              		@ args = 0, pretend = 0, frame = 16
 3962              		@ frame_needed = 1, uses_anonymous_args = 0
 3963              		@ link register save eliminated.
 3964 0000 80B4     		push	{r7}
 3965              		.cfi_def_cfa_offset 4
 3966              		.cfi_offset 7, -4
 3967 0002 85B0     		sub	sp, sp, #20
 3968              		.cfi_def_cfa_offset 24
 3969 0004 00AF     		add	r7, sp, #0
 3970              		.cfi_def_cfa_register 7
 3971 0006 7860     		str	r0, [r7, #4]
 3972 0008 0B46     		mov	r3, r1
 3973 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1854:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3974              		.loc 1 1854 0
 3975 000c 0023     		movs	r3, #0
 3976 000e FB81     		strh	r3, [r7, #14]	@ movhi
1855:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1856:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1857:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1858:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3977              		.loc 1 1858 0
 3978 0010 7B68     		ldr	r3, [r7, #4]
 3979 0012 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3980 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1859:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set or Reset the CC2P Bit */
1860:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
 3981              		.loc 1 1860 0
 3982 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3983 0018 23F02003 		bic	r3, r3, #32
 3984 001c FB81     		strh	r3, [r7, #14]	@ movhi
1861:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 3985              		.loc 1 1861 0
 3986 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3987 0020 1B01     		lsls	r3, r3, #4
 3988 0022 9AB2     		uxth	r2, r3
 3989 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3990 0026 1343     		orrs	r3, r3, r2
 3991 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1862:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1863:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 3992              		.loc 1 1863 0
 3993 002a 7B68     		ldr	r3, [r7, #4]
 3994 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3995 002e 1A84     		strh	r2, [r3, #32]	@ movhi
1864:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 3996              		.loc 1 1864 0
 3997 0030 1437     		adds	r7, r7, #20
 3998              		.cfi_def_cfa_offset 4
 3999 0032 BD46     		mov	sp, r7
 4000              		.cfi_def_cfa_register 13
 4001              		@ sp needed
 4002 0034 5DF8047B 		ldr	r7, [sp], #4
 4003              		.cfi_restore 7
 4004              		.cfi_def_cfa_offset 0
 4005 0038 7047     		bx	lr
 4006              		.cfi_endproc
 4007              	.LFE80:
 4009 003a 00BF     		.section	.text.TIM_OC2NPolarityConfig,"ax",%progbits
 4010              		.align	2
 4011              		.global	TIM_OC2NPolarityConfig
 4012              		.thumb
 4013              		.thumb_func
 4015              	TIM_OC2NPolarityConfig:
 4016              	.LFB81:
1865:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1866:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1867:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 2N polarity.
1868:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1869:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC2N Polarity
1870:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1871:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1872:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1873:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1874:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1875:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1876:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4017              		.loc 1 1876 0
 4018              		.cfi_startproc
 4019              		@ args = 0, pretend = 0, frame = 16
 4020              		@ frame_needed = 1, uses_anonymous_args = 0
 4021              		@ link register save eliminated.
 4022 0000 80B4     		push	{r7}
 4023              		.cfi_def_cfa_offset 4
 4024              		.cfi_offset 7, -4
 4025 0002 85B0     		sub	sp, sp, #20
 4026              		.cfi_def_cfa_offset 24
 4027 0004 00AF     		add	r7, sp, #0
 4028              		.cfi_def_cfa_register 7
 4029 0006 7860     		str	r0, [r7, #4]
 4030 0008 0B46     		mov	r3, r1
 4031 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1877:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 4032              		.loc 1 1877 0
 4033 000c 0023     		movs	r3, #0
 4034 000e FB81     		strh	r3, [r7, #14]	@ movhi
1878:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1879:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1880:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1881:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
1882:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 4035              		.loc 1 1882 0
 4036 0010 7B68     		ldr	r3, [r7, #4]
 4037 0012 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4038 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1883:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set or Reset the CC2NP Bit */
1884:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
 4039              		.loc 1 1884 0
 4040 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4041 0018 23F08003 		bic	r3, r3, #128
 4042 001c FB81     		strh	r3, [r7, #14]	@ movhi
1885:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 4043              		.loc 1 1885 0
 4044 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4045 0020 1B01     		lsls	r3, r3, #4
 4046 0022 9AB2     		uxth	r2, r3
 4047 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4048 0026 1343     		orrs	r3, r3, r2
 4049 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1886:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1887:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 4050              		.loc 1 1887 0
 4051 002a 7B68     		ldr	r3, [r7, #4]
 4052 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 4053 002e 1A84     		strh	r2, [r3, #32]	@ movhi
1888:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4054              		.loc 1 1888 0
 4055 0030 1437     		adds	r7, r7, #20
 4056              		.cfi_def_cfa_offset 4
 4057 0032 BD46     		mov	sp, r7
 4058              		.cfi_def_cfa_register 13
 4059              		@ sp needed
 4060 0034 5DF8047B 		ldr	r7, [sp], #4
 4061              		.cfi_restore 7
 4062              		.cfi_def_cfa_offset 0
 4063 0038 7047     		bx	lr
 4064              		.cfi_endproc
 4065              	.LFE81:
 4067 003a 00BF     		.section	.text.TIM_OC3PolarityConfig,"ax",%progbits
 4068              		.align	2
 4069              		.global	TIM_OC3PolarityConfig
 4070              		.thumb
 4071              		.thumb_func
 4073              	TIM_OC3PolarityConfig:
 4074              	.LFB82:
1889:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1890:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1891:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 3 polarity.
1892:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1893:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC3 Polarity
1894:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1895:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1896:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1897:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1898:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1899:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1900:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4075              		.loc 1 1900 0
 4076              		.cfi_startproc
 4077              		@ args = 0, pretend = 0, frame = 16
 4078              		@ frame_needed = 1, uses_anonymous_args = 0
 4079              		@ link register save eliminated.
 4080 0000 80B4     		push	{r7}
 4081              		.cfi_def_cfa_offset 4
 4082              		.cfi_offset 7, -4
 4083 0002 85B0     		sub	sp, sp, #20
 4084              		.cfi_def_cfa_offset 24
 4085 0004 00AF     		add	r7, sp, #0
 4086              		.cfi_def_cfa_register 7
 4087 0006 7860     		str	r0, [r7, #4]
 4088 0008 0B46     		mov	r3, r1
 4089 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1901:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 4090              		.loc 1 1901 0
 4091 000c 0023     		movs	r3, #0
 4092 000e FB81     		strh	r3, [r7, #14]	@ movhi
1902:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1903:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1904:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1905:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 4093              		.loc 1 1905 0
 4094 0010 7B68     		ldr	r3, [r7, #4]
 4095 0012 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4096 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1906:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set or Reset the CC3P Bit */
1907:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
 4097              		.loc 1 1907 0
 4098 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4099 0018 23F40073 		bic	r3, r3, #512
 4100 001c FB81     		strh	r3, [r7, #14]	@ movhi
1908:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 4101              		.loc 1 1908 0
 4102 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4103 0020 1B02     		lsls	r3, r3, #8
 4104 0022 9AB2     		uxth	r2, r3
 4105 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4106 0026 1343     		orrs	r3, r3, r2
 4107 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1909:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1910:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 4108              		.loc 1 1910 0
 4109 002a 7B68     		ldr	r3, [r7, #4]
 4110 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 4111 002e 1A84     		strh	r2, [r3, #32]	@ movhi
1911:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4112              		.loc 1 1911 0
 4113 0030 1437     		adds	r7, r7, #20
 4114              		.cfi_def_cfa_offset 4
 4115 0032 BD46     		mov	sp, r7
 4116              		.cfi_def_cfa_register 13
 4117              		@ sp needed
 4118 0034 5DF8047B 		ldr	r7, [sp], #4
 4119              		.cfi_restore 7
 4120              		.cfi_def_cfa_offset 0
 4121 0038 7047     		bx	lr
 4122              		.cfi_endproc
 4123              	.LFE82:
 4125 003a 00BF     		.section	.text.TIM_OC3NPolarityConfig,"ax",%progbits
 4126              		.align	2
 4127              		.global	TIM_OC3NPolarityConfig
 4128              		.thumb
 4129              		.thumb_func
 4131              	TIM_OC3NPolarityConfig:
 4132              	.LFB83:
1912:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1913:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1914:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 3N polarity.
1915:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1916:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC3N Polarity
1917:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1918:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1919:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1920:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1921:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1922:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1923:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4133              		.loc 1 1923 0
 4134              		.cfi_startproc
 4135              		@ args = 0, pretend = 0, frame = 16
 4136              		@ frame_needed = 1, uses_anonymous_args = 0
 4137              		@ link register save eliminated.
 4138 0000 80B4     		push	{r7}
 4139              		.cfi_def_cfa_offset 4
 4140              		.cfi_offset 7, -4
 4141 0002 85B0     		sub	sp, sp, #20
 4142              		.cfi_def_cfa_offset 24
 4143 0004 00AF     		add	r7, sp, #0
 4144              		.cfi_def_cfa_register 7
 4145 0006 7860     		str	r0, [r7, #4]
 4146 0008 0B46     		mov	r3, r1
 4147 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1924:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 4148              		.loc 1 1924 0
 4149 000c 0023     		movs	r3, #0
 4150 000e FB81     		strh	r3, [r7, #14]	@ movhi
1925:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****  
1926:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1927:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1928:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1929:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
1930:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 4151              		.loc 1 1930 0
 4152 0010 7B68     		ldr	r3, [r7, #4]
 4153 0012 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4154 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1931:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set or Reset the CC3NP Bit */
1932:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
 4155              		.loc 1 1932 0
 4156 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4157 0018 23F40063 		bic	r3, r3, #2048
 4158 001c FB81     		strh	r3, [r7, #14]	@ movhi
1933:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 4159              		.loc 1 1933 0
 4160 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4161 0020 1B02     		lsls	r3, r3, #8
 4162 0022 9AB2     		uxth	r2, r3
 4163 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4164 0026 1343     		orrs	r3, r3, r2
 4165 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1934:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1935:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 4166              		.loc 1 1935 0
 4167 002a 7B68     		ldr	r3, [r7, #4]
 4168 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 4169 002e 1A84     		strh	r2, [r3, #32]	@ movhi
1936:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4170              		.loc 1 1936 0
 4171 0030 1437     		adds	r7, r7, #20
 4172              		.cfi_def_cfa_offset 4
 4173 0032 BD46     		mov	sp, r7
 4174              		.cfi_def_cfa_register 13
 4175              		@ sp needed
 4176 0034 5DF8047B 		ldr	r7, [sp], #4
 4177              		.cfi_restore 7
 4178              		.cfi_def_cfa_offset 0
 4179 0038 7047     		bx	lr
 4180              		.cfi_endproc
 4181              	.LFE83:
 4183 003a 00BF     		.section	.text.TIM_OC4PolarityConfig,"ax",%progbits
 4184              		.align	2
 4185              		.global	TIM_OC4PolarityConfig
 4186              		.thumb
 4187              		.thumb_func
 4189              	TIM_OC4PolarityConfig:
 4190              	.LFB84:
1937:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1938:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1939:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 4 polarity.
1940:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1941:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC4 Polarity
1942:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1943:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1944:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1945:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1946:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1947:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1948:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4191              		.loc 1 1948 0
 4192              		.cfi_startproc
 4193              		@ args = 0, pretend = 0, frame = 16
 4194              		@ frame_needed = 1, uses_anonymous_args = 0
 4195              		@ link register save eliminated.
 4196 0000 80B4     		push	{r7}
 4197              		.cfi_def_cfa_offset 4
 4198              		.cfi_offset 7, -4
 4199 0002 85B0     		sub	sp, sp, #20
 4200              		.cfi_def_cfa_offset 24
 4201 0004 00AF     		add	r7, sp, #0
 4202              		.cfi_def_cfa_register 7
 4203 0006 7860     		str	r0, [r7, #4]
 4204 0008 0B46     		mov	r3, r1
 4205 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1949:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 4206              		.loc 1 1949 0
 4207 000c 0023     		movs	r3, #0
 4208 000e FB81     		strh	r3, [r7, #14]	@ movhi
1950:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1951:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1952:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1953:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 4209              		.loc 1 1953 0
 4210 0010 7B68     		ldr	r3, [r7, #4]
 4211 0012 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4212 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1954:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set or Reset the CC4P Bit */
1955:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
 4213              		.loc 1 1955 0
 4214 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4215 0018 23F40053 		bic	r3, r3, #8192
 4216 001c FB81     		strh	r3, [r7, #14]	@ movhi
1956:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 4217              		.loc 1 1956 0
 4218 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4219 0020 1B03     		lsls	r3, r3, #12
 4220 0022 9AB2     		uxth	r2, r3
 4221 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4222 0026 1343     		orrs	r3, r3, r2
 4223 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1957:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1958:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 4224              		.loc 1 1958 0
 4225 002a 7B68     		ldr	r3, [r7, #4]
 4226 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 4227 002e 1A84     		strh	r2, [r3, #32]	@ movhi
1959:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4228              		.loc 1 1959 0
 4229 0030 1437     		adds	r7, r7, #20
 4230              		.cfi_def_cfa_offset 4
 4231 0032 BD46     		mov	sp, r7
 4232              		.cfi_def_cfa_register 13
 4233              		@ sp needed
 4234 0034 5DF8047B 		ldr	r7, [sp], #4
 4235              		.cfi_restore 7
 4236              		.cfi_def_cfa_offset 0
 4237 0038 7047     		bx	lr
 4238              		.cfi_endproc
 4239              	.LFE84:
 4241 003a 00BF     		.section	.text.TIM_CCxCmd,"ax",%progbits
 4242              		.align	2
 4243              		.global	TIM_CCxCmd
 4244              		.thumb
 4245              		.thumb_func
 4247              	TIM_CCxCmd:
 4248              	.LFB85:
1960:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1961:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1962:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
1963:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
1964:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1965:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1966:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
1967:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
1968:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
1969:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_4: TIM Channel 4
1970:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
1971:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
1972:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
1973:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
1974:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
1975:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4249              		.loc 1 1975 0
 4250              		.cfi_startproc
 4251              		@ args = 0, pretend = 0, frame = 16
 4252              		@ frame_needed = 1, uses_anonymous_args = 0
 4253              		@ link register save eliminated.
 4254 0000 80B4     		push	{r7}
 4255              		.cfi_def_cfa_offset 4
 4256              		.cfi_offset 7, -4
 4257 0002 85B0     		sub	sp, sp, #20
 4258              		.cfi_def_cfa_offset 24
 4259 0004 00AF     		add	r7, sp, #0
 4260              		.cfi_def_cfa_register 7
 4261 0006 7860     		str	r0, [r7, #4]
 4262 0008 0B46     		mov	r3, r1
 4263 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 4264 000c 1346     		mov	r3, r2	@ movhi
 4265 000e 3B80     		strh	r3, [r7]	@ movhi
1976:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmp = 0;
 4266              		.loc 1 1976 0
 4267 0010 0023     		movs	r3, #0
 4268 0012 FB81     		strh	r3, [r7, #14]	@ movhi
1977:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1978:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
1979:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1980:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1981:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
1982:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1983:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmp = CCER_CCE_Set << TIM_Channel;
 4269              		.loc 1 1983 0
 4270 0014 7B88     		ldrh	r3, [r7, #2]
 4271 0016 0122     		movs	r2, #1
 4272 0018 02FA03F3 		lsl	r3, r2, r3
 4273 001c FB81     		strh	r3, [r7, #14]	@ movhi
1984:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1985:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the CCxE Bit */
1986:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
 4274              		.loc 1 1986 0
 4275 001e 7B68     		ldr	r3, [r7, #4]
 4276 0020 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4277 0022 9AB2     		uxth	r2, r3
 4278 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4279 0026 DB43     		mvns	r3, r3
 4280 0028 9BB2     		uxth	r3, r3
 4281 002a 1340     		ands	r3, r3, r2
 4282 002c 9AB2     		uxth	r2, r3
 4283 002e 7B68     		ldr	r3, [r7, #4]
 4284 0030 1A84     		strh	r2, [r3, #32]	@ movhi
1987:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1988:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set or reset the CCxE Bit */ 
1989:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 4285              		.loc 1 1989 0
 4286 0032 7B68     		ldr	r3, [r7, #4]
 4287 0034 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4288 0036 9AB2     		uxth	r2, r3
 4289 0038 3988     		ldrh	r1, [r7]
 4290 003a 7B88     		ldrh	r3, [r7, #2]
 4291 003c 01FA03F3 		lsl	r3, r1, r3
 4292 0040 9BB2     		uxth	r3, r3
 4293 0042 1343     		orrs	r3, r3, r2
 4294 0044 9AB2     		uxth	r2, r3
 4295 0046 7B68     		ldr	r3, [r7, #4]
 4296 0048 1A84     		strh	r2, [r3, #32]	@ movhi
1990:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4297              		.loc 1 1990 0
 4298 004a 1437     		adds	r7, r7, #20
 4299              		.cfi_def_cfa_offset 4
 4300 004c BD46     		mov	sp, r7
 4301              		.cfi_def_cfa_register 13
 4302              		@ sp needed
 4303 004e 5DF8047B 		ldr	r7, [sp], #4
 4304              		.cfi_restore 7
 4305              		.cfi_def_cfa_offset 0
 4306 0052 7047     		bx	lr
 4307              		.cfi_endproc
 4308              	.LFE85:
 4310              		.section	.text.TIM_CCxNCmd,"ax",%progbits
 4311              		.align	2
 4312              		.global	TIM_CCxNCmd
 4313              		.thumb
 4314              		.thumb_func
 4316              	TIM_CCxNCmd:
 4317              	.LFB86:
1991:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
1992:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
1993:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel xN.
1994:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
1995:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1996:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1997:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
1998:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
1999:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
2000:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
2001:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
2002:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2003:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2004:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
2005:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4318              		.loc 1 2005 0
 4319              		.cfi_startproc
 4320              		@ args = 0, pretend = 0, frame = 16
 4321              		@ frame_needed = 1, uses_anonymous_args = 0
 4322              		@ link register save eliminated.
 4323 0000 80B4     		push	{r7}
 4324              		.cfi_def_cfa_offset 4
 4325              		.cfi_offset 7, -4
 4326 0002 85B0     		sub	sp, sp, #20
 4327              		.cfi_def_cfa_offset 24
 4328 0004 00AF     		add	r7, sp, #0
 4329              		.cfi_def_cfa_register 7
 4330 0006 7860     		str	r0, [r7, #4]
 4331 0008 0B46     		mov	r3, r1
 4332 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 4333 000c 1346     		mov	r3, r2	@ movhi
 4334 000e 3B80     		strh	r3, [r7]	@ movhi
2006:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmp = 0;
 4335              		.loc 1 2006 0
 4336 0010 0023     		movs	r3, #0
 4337 0012 FB81     		strh	r3, [r7, #14]	@ movhi
2007:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2008:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2009:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2010:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
2011:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
2012:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2013:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmp = CCER_CCNE_Set << TIM_Channel;
 4338              		.loc 1 2013 0
 4339 0014 7B88     		ldrh	r3, [r7, #2]
 4340 0016 0422     		movs	r2, #4
 4341 0018 02FA03F3 		lsl	r3, r2, r3
 4342 001c FB81     		strh	r3, [r7, #14]	@ movhi
2014:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2015:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the CCxNE Bit */
2016:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
 4343              		.loc 1 2016 0
 4344 001e 7B68     		ldr	r3, [r7, #4]
 4345 0020 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4346 0022 9AB2     		uxth	r2, r3
 4347 0024 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4348 0026 DB43     		mvns	r3, r3
 4349 0028 9BB2     		uxth	r3, r3
 4350 002a 1340     		ands	r3, r3, r2
 4351 002c 9AB2     		uxth	r2, r3
 4352 002e 7B68     		ldr	r3, [r7, #4]
 4353 0030 1A84     		strh	r2, [r3, #32]	@ movhi
2017:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2018:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set or reset the CCxNE Bit */ 
2019:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 4354              		.loc 1 2019 0
 4355 0032 7B68     		ldr	r3, [r7, #4]
 4356 0034 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4357 0036 9AB2     		uxth	r2, r3
 4358 0038 3988     		ldrh	r1, [r7]
 4359 003a 7B88     		ldrh	r3, [r7, #2]
 4360 003c 01FA03F3 		lsl	r3, r1, r3
 4361 0040 9BB2     		uxth	r3, r3
 4362 0042 1343     		orrs	r3, r3, r2
 4363 0044 9AB2     		uxth	r2, r3
 4364 0046 7B68     		ldr	r3, [r7, #4]
 4365 0048 1A84     		strh	r2, [r3, #32]	@ movhi
2020:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4366              		.loc 1 2020 0
 4367 004a 1437     		adds	r7, r7, #20
 4368              		.cfi_def_cfa_offset 4
 4369 004c BD46     		mov	sp, r7
 4370              		.cfi_def_cfa_register 13
 4371              		@ sp needed
 4372 004e 5DF8047B 		ldr	r7, [sp], #4
 4373              		.cfi_restore 7
 4374              		.cfi_def_cfa_offset 0
 4375 0052 7047     		bx	lr
 4376              		.cfi_endproc
 4377              	.LFE86:
 4379              		.section	.text.TIM_SelectOCxM,"ax",%progbits
 4380              		.align	2
 4381              		.global	TIM_SelectOCxM
 4382              		.thumb
 4383              		.thumb_func
 4385              	TIM_SelectOCxM:
 4386              	.LFB87:
2021:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2022:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2023:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Selects the TIM Output Compare Mode.
2024:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @note   This function disables the selected channel before changing the Output
2025:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         Compare Mode.
2026:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *         User has to enable this channel using TIM_CCxCmd and TIM_CCxNCmd functions.
2027:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2028:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
2029:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2030:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
2031:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
2032:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
2033:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_4: TIM Channel 4
2034:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
2035:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2036:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Timing
2037:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Active
2038:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Toggle
2039:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_PWM1
2040:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_PWM2
2041:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active
2042:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive
2043:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2044:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2045:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
2046:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4387              		.loc 1 2046 0
 4388              		.cfi_startproc
 4389              		@ args = 0, pretend = 0, frame = 16
 4390              		@ frame_needed = 1, uses_anonymous_args = 0
 4391              		@ link register save eliminated.
 4392 0000 80B4     		push	{r7}
 4393              		.cfi_def_cfa_offset 4
 4394              		.cfi_offset 7, -4
 4395 0002 85B0     		sub	sp, sp, #20
 4396              		.cfi_def_cfa_offset 24
 4397 0004 00AF     		add	r7, sp, #0
 4398              		.cfi_def_cfa_register 7
 4399 0006 7860     		str	r0, [r7, #4]
 4400 0008 0B46     		mov	r3, r1
 4401 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 4402 000c 1346     		mov	r3, r2	@ movhi
 4403 000e 3B80     		strh	r3, [r7]	@ movhi
2047:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint32_t tmp = 0;
 4404              		.loc 1 2047 0
 4405 0010 0023     		movs	r3, #0
 4406 0012 FB60     		str	r3, [r7, #12]
2048:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmp1 = 0;
 4407              		.loc 1 2048 0
 4408 0014 0023     		movs	r3, #0
 4409 0016 7B81     		strh	r3, [r7, #10]	@ movhi
2049:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2050:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2051:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2052:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
2053:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
2054:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2055:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmp = (uint32_t) TIMx;
 4410              		.loc 1 2055 0
 4411 0018 7B68     		ldr	r3, [r7, #4]
 4412 001a FB60     		str	r3, [r7, #12]
2056:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmp += CCMR_Offset;
 4413              		.loc 1 2056 0
 4414 001c FB68     		ldr	r3, [r7, #12]
 4415 001e 1833     		adds	r3, r3, #24
 4416 0020 FB60     		str	r3, [r7, #12]
2057:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2058:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
 4417              		.loc 1 2058 0
 4418 0022 7B88     		ldrh	r3, [r7, #2]
 4419 0024 0122     		movs	r2, #1
 4420 0026 02FA03F3 		lsl	r3, r2, r3
 4421 002a 7B81     		strh	r3, [r7, #10]	@ movhi
2059:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2060:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
2061:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
 4422              		.loc 1 2061 0
 4423 002c 7B68     		ldr	r3, [r7, #4]
 4424 002e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4425 0030 9AB2     		uxth	r2, r3
 4426 0032 7B89     		ldrh	r3, [r7, #10]	@ movhi
 4427 0034 DB43     		mvns	r3, r3
 4428 0036 9BB2     		uxth	r3, r3
 4429 0038 1340     		ands	r3, r3, r2
 4430 003a 9AB2     		uxth	r2, r3
 4431 003c 7B68     		ldr	r3, [r7, #4]
 4432 003e 1A84     		strh	r2, [r3, #32]	@ movhi
2062:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2063:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 4433              		.loc 1 2063 0
 4434 0040 7B88     		ldrh	r3, [r7, #2]
 4435 0042 002B     		cmp	r3, #0
 4436 0044 02D0     		beq	.L130
 4437              		.loc 1 2063 0 is_stmt 0 discriminator 1
 4438 0046 7B88     		ldrh	r3, [r7, #2]
 4439 0048 082B     		cmp	r3, #8
 4440 004a 13D1     		bne	.L131
 4441              	.L130:
2064:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2065:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmp += (TIM_Channel>>1);
 4442              		.loc 1 2065 0 is_stmt 1
 4443 004c 7B88     		ldrh	r3, [r7, #2]
 4444 004e 5B08     		lsrs	r3, r3, #1
 4445 0050 9BB2     		uxth	r3, r3
 4446 0052 1A46     		mov	r2, r3
 4447 0054 FB68     		ldr	r3, [r7, #12]
 4448 0056 1344     		add	r3, r3, r2
 4449 0058 FB60     		str	r3, [r7, #12]
2066:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2067:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2068:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
 4450              		.loc 1 2068 0
 4451 005a FB68     		ldr	r3, [r7, #12]
 4452 005c FA68     		ldr	r2, [r7, #12]
 4453 005e 1268     		ldr	r2, [r2]
 4454 0060 22F07002 		bic	r2, r2, #112
 4455 0064 1A60     		str	r2, [r3]
2069:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****    
2070:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2071:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
 4456              		.loc 1 2071 0
 4457 0066 FB68     		ldr	r3, [r7, #12]
 4458 0068 FA68     		ldr	r2, [r7, #12]
 4459 006a 1168     		ldr	r1, [r2]
 4460 006c 3A88     		ldrh	r2, [r7]
 4461 006e 0A43     		orrs	r2, r2, r1
 4462 0070 1A60     		str	r2, [r3]
 4463 0072 16E0     		b	.L129
 4464              	.L131:
2072:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2073:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
2074:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2075:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 4465              		.loc 1 2075 0
 4466 0074 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4467 0076 043B     		subs	r3, r3, #4
 4468 0078 9BB2     		uxth	r3, r3
 4469 007a 5B08     		lsrs	r3, r3, #1
 4470 007c 9BB2     		uxth	r3, r3
 4471 007e 1A46     		mov	r2, r3
 4472 0080 FB68     		ldr	r3, [r7, #12]
 4473 0082 1344     		add	r3, r3, r2
 4474 0084 FB60     		str	r3, [r7, #12]
2076:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2077:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2078:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
 4475              		.loc 1 2078 0
 4476 0086 FB68     		ldr	r3, [r7, #12]
 4477 0088 FA68     		ldr	r2, [r7, #12]
 4478 008a 1268     		ldr	r2, [r2]
 4479 008c 22F4E042 		bic	r2, r2, #28672
 4480 0090 1A60     		str	r2, [r3]
2079:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
2080:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2081:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 4481              		.loc 1 2081 0
 4482 0092 FB68     		ldr	r3, [r7, #12]
 4483 0094 FA68     		ldr	r2, [r7, #12]
 4484 0096 1268     		ldr	r2, [r2]
 4485 0098 3988     		ldrh	r1, [r7]	@ movhi
 4486 009a 0902     		lsls	r1, r1, #8
 4487 009c 89B2     		uxth	r1, r1
 4488 009e 0A43     		orrs	r2, r2, r1
 4489 00a0 1A60     		str	r2, [r3]
 4490              	.L129:
2082:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2083:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4491              		.loc 1 2083 0
 4492 00a2 1437     		adds	r7, r7, #20
 4493              		.cfi_def_cfa_offset 4
 4494 00a4 BD46     		mov	sp, r7
 4495              		.cfi_def_cfa_register 13
 4496              		@ sp needed
 4497 00a6 5DF8047B 		ldr	r7, [sp], #4
 4498              		.cfi_restore 7
 4499              		.cfi_def_cfa_offset 0
 4500 00aa 7047     		bx	lr
 4501              		.cfi_endproc
 4502              	.LFE87:
 4504              		.section	.text.TIM_UpdateDisableConfig,"ax",%progbits
 4505              		.align	2
 4506              		.global	TIM_UpdateDisableConfig
 4507              		.thumb
 4508              		.thumb_func
 4510              	TIM_UpdateDisableConfig:
 4511              	.LFB88:
2084:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2085:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2086:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Enables or Disables the TIMx Update event.
2087:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2088:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx UDIS bit
2089:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
2090:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2091:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2092:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
2093:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4512              		.loc 1 2093 0
 4513              		.cfi_startproc
 4514              		@ args = 0, pretend = 0, frame = 8
 4515              		@ frame_needed = 1, uses_anonymous_args = 0
 4516              		@ link register save eliminated.
 4517 0000 80B4     		push	{r7}
 4518              		.cfi_def_cfa_offset 4
 4519              		.cfi_offset 7, -4
 4520 0002 83B0     		sub	sp, sp, #12
 4521              		.cfi_def_cfa_offset 16
 4522 0004 00AF     		add	r7, sp, #0
 4523              		.cfi_def_cfa_register 7
 4524 0006 7860     		str	r0, [r7, #4]
 4525 0008 0B46     		mov	r3, r1
 4526 000a FB70     		strb	r3, [r7, #3]
2094:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2095:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2096:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2097:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 4527              		.loc 1 2097 0
 4528 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4529 000e 002B     		cmp	r3, #0
 4530 0010 08D0     		beq	.L134
2098:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2099:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the Update Disable Bit */
2100:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_UDIS;
 4531              		.loc 1 2100 0
 4532 0012 7B68     		ldr	r3, [r7, #4]
 4533 0014 1B88     		ldrh	r3, [r3]	@ movhi
 4534 0016 9BB2     		uxth	r3, r3
 4535 0018 43F00203 		orr	r3, r3, #2
 4536 001c 9AB2     		uxth	r2, r3
 4537 001e 7B68     		ldr	r3, [r7, #4]
 4538 0020 1A80     		strh	r2, [r3]	@ movhi
 4539 0022 07E0     		b	.L133
 4540              	.L134:
2101:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2102:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
2103:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2104:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the Update Disable Bit */
2105:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
 4541              		.loc 1 2105 0
 4542 0024 7B68     		ldr	r3, [r7, #4]
 4543 0026 1B88     		ldrh	r3, [r3]	@ movhi
 4544 0028 9BB2     		uxth	r3, r3
 4545 002a 23F00203 		bic	r3, r3, #2
 4546 002e 9AB2     		uxth	r2, r3
 4547 0030 7B68     		ldr	r3, [r7, #4]
 4548 0032 1A80     		strh	r2, [r3]	@ movhi
 4549              	.L133:
2106:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2107:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4550              		.loc 1 2107 0
 4551 0034 0C37     		adds	r7, r7, #12
 4552              		.cfi_def_cfa_offset 4
 4553 0036 BD46     		mov	sp, r7
 4554              		.cfi_def_cfa_register 13
 4555              		@ sp needed
 4556 0038 5DF8047B 		ldr	r7, [sp], #4
 4557              		.cfi_restore 7
 4558              		.cfi_def_cfa_offset 0
 4559 003c 7047     		bx	lr
 4560              		.cfi_endproc
 4561              	.LFE88:
 4563 003e 00BF     		.section	.text.TIM_UpdateRequestConfig,"ax",%progbits
 4564              		.align	2
 4565              		.global	TIM_UpdateRequestConfig
 4566              		.thumb
 4567              		.thumb_func
 4569              	TIM_UpdateRequestConfig:
 4570              	.LFB89:
2108:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2109:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2110:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Update Request Interrupt source.
2111:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2112:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_UpdateSource: specifies the Update source.
2113:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2114:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_UpdateSource_Regular: Source of update is the counter overflow/underflow
2115:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                                        or the setting of UG bit, or an update generation
2116:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                                        through the slave mode controller.
2117:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
2118:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2119:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2120:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
2121:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4571              		.loc 1 2121 0
 4572              		.cfi_startproc
 4573              		@ args = 0, pretend = 0, frame = 8
 4574              		@ frame_needed = 1, uses_anonymous_args = 0
 4575              		@ link register save eliminated.
 4576 0000 80B4     		push	{r7}
 4577              		.cfi_def_cfa_offset 4
 4578              		.cfi_offset 7, -4
 4579 0002 83B0     		sub	sp, sp, #12
 4580              		.cfi_def_cfa_offset 16
 4581 0004 00AF     		add	r7, sp, #0
 4582              		.cfi_def_cfa_register 7
 4583 0006 7860     		str	r0, [r7, #4]
 4584 0008 0B46     		mov	r3, r1
 4585 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2122:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2123:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2124:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
2125:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
 4586              		.loc 1 2125 0
 4587 000c 7B88     		ldrh	r3, [r7, #2]
 4588 000e 002B     		cmp	r3, #0
 4589 0010 08D0     		beq	.L137
2126:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2127:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the URS Bit */
2128:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_URS;
 4590              		.loc 1 2128 0
 4591 0012 7B68     		ldr	r3, [r7, #4]
 4592 0014 1B88     		ldrh	r3, [r3]	@ movhi
 4593 0016 9BB2     		uxth	r3, r3
 4594 0018 43F00403 		orr	r3, r3, #4
 4595 001c 9AB2     		uxth	r2, r3
 4596 001e 7B68     		ldr	r3, [r7, #4]
 4597 0020 1A80     		strh	r2, [r3]	@ movhi
 4598 0022 07E0     		b	.L136
 4599              	.L137:
2129:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2130:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
2131:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2132:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the URS Bit */
2133:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
 4600              		.loc 1 2133 0
 4601 0024 7B68     		ldr	r3, [r7, #4]
 4602 0026 1B88     		ldrh	r3, [r3]	@ movhi
 4603 0028 9BB2     		uxth	r3, r3
 4604 002a 23F00403 		bic	r3, r3, #4
 4605 002e 9AB2     		uxth	r2, r3
 4606 0030 7B68     		ldr	r3, [r7, #4]
 4607 0032 1A80     		strh	r2, [r3]	@ movhi
 4608              	.L136:
2134:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2135:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4609              		.loc 1 2135 0
 4610 0034 0C37     		adds	r7, r7, #12
 4611              		.cfi_def_cfa_offset 4
 4612 0036 BD46     		mov	sp, r7
 4613              		.cfi_def_cfa_register 13
 4614              		@ sp needed
 4615 0038 5DF8047B 		ldr	r7, [sp], #4
 4616              		.cfi_restore 7
 4617              		.cfi_def_cfa_offset 0
 4618 003c 7047     		bx	lr
 4619              		.cfi_endproc
 4620              	.LFE89:
 4622 003e 00BF     		.section	.text.TIM_SelectHallSensor,"ax",%progbits
 4623              		.align	2
 4624              		.global	TIM_SelectHallSensor
 4625              		.thumb
 4626              		.thumb_func
 4628              	TIM_SelectHallSensor:
 4629              	.LFB90:
2136:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2137:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2138:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx's Hall sensor interface.
2139:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2140:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx Hall sensor interface.
2141:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
2142:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2143:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2144:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
2145:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4630              		.loc 1 2145 0
 4631              		.cfi_startproc
 4632              		@ args = 0, pretend = 0, frame = 8
 4633              		@ frame_needed = 1, uses_anonymous_args = 0
 4634              		@ link register save eliminated.
 4635 0000 80B4     		push	{r7}
 4636              		.cfi_def_cfa_offset 4
 4637              		.cfi_offset 7, -4
 4638 0002 83B0     		sub	sp, sp, #12
 4639              		.cfi_def_cfa_offset 16
 4640 0004 00AF     		add	r7, sp, #0
 4641              		.cfi_def_cfa_register 7
 4642 0006 7860     		str	r0, [r7, #4]
 4643 0008 0B46     		mov	r3, r1
 4644 000a FB70     		strb	r3, [r7, #3]
2146:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2147:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2148:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2149:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 4645              		.loc 1 2149 0
 4646 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4647 000e 002B     		cmp	r3, #0
 4648 0010 08D0     		beq	.L140
2150:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2151:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Set the TI1S Bit */
2152:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_TI1S;
 4649              		.loc 1 2152 0
 4650 0012 7B68     		ldr	r3, [r7, #4]
 4651 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4652 0016 9BB2     		uxth	r3, r3
 4653 0018 43F08003 		orr	r3, r3, #128
 4654 001c 9AB2     		uxth	r2, r3
 4655 001e 7B68     		ldr	r3, [r7, #4]
 4656 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 4657 0022 07E0     		b	.L139
 4658              	.L140:
2153:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2154:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
2155:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2156:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Reset the TI1S Bit */
2157:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
 4659              		.loc 1 2157 0
 4660 0024 7B68     		ldr	r3, [r7, #4]
 4661 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4662 0028 9BB2     		uxth	r3, r3
 4663 002a 23F08003 		bic	r3, r3, #128
 4664 002e 9AB2     		uxth	r2, r3
 4665 0030 7B68     		ldr	r3, [r7, #4]
 4666 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 4667              	.L139:
2158:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2159:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4668              		.loc 1 2159 0
 4669 0034 0C37     		adds	r7, r7, #12
 4670              		.cfi_def_cfa_offset 4
 4671 0036 BD46     		mov	sp, r7
 4672              		.cfi_def_cfa_register 13
 4673              		@ sp needed
 4674 0038 5DF8047B 		ldr	r7, [sp], #4
 4675              		.cfi_restore 7
 4676              		.cfi_def_cfa_offset 0
 4677 003c 7047     		bx	lr
 4678              		.cfi_endproc
 4679              	.LFE90:
 4681 003e 00BF     		.section	.text.TIM_SelectOnePulseMode,"ax",%progbits
 4682              		.align	2
 4683              		.global	TIM_SelectOnePulseMode
 4684              		.thumb
 4685              		.thumb_func
 4687              	TIM_SelectOnePulseMode:
 4688              	.LFB91:
2160:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2161:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2162:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Selects the TIMx's One Pulse Mode.
2163:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2164:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_OPMode: specifies the OPM Mode to be used.
2165:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2166:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OPMode_Single
2167:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_OPMode_Repetitive
2168:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2169:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2170:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
2171:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4689              		.loc 1 2171 0
 4690              		.cfi_startproc
 4691              		@ args = 0, pretend = 0, frame = 8
 4692              		@ frame_needed = 1, uses_anonymous_args = 0
 4693              		@ link register save eliminated.
 4694 0000 80B4     		push	{r7}
 4695              		.cfi_def_cfa_offset 4
 4696              		.cfi_offset 7, -4
 4697 0002 83B0     		sub	sp, sp, #12
 4698              		.cfi_def_cfa_offset 16
 4699 0004 00AF     		add	r7, sp, #0
 4700              		.cfi_def_cfa_register 7
 4701 0006 7860     		str	r0, [r7, #4]
 4702 0008 0B46     		mov	r3, r1
 4703 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2172:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2173:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2174:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
2175:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the OPM Bit */
2176:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
 4704              		.loc 1 2176 0
 4705 000c 7B68     		ldr	r3, [r7, #4]
 4706 000e 1B88     		ldrh	r3, [r3]	@ movhi
 4707 0010 9BB2     		uxth	r3, r3
 4708 0012 23F00803 		bic	r3, r3, #8
 4709 0016 9AB2     		uxth	r2, r3
 4710 0018 7B68     		ldr	r3, [r7, #4]
 4711 001a 1A80     		strh	r2, [r3]	@ movhi
2177:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Configure the OPM Mode */
2178:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_OPMode;
 4712              		.loc 1 2178 0
 4713 001c 7B68     		ldr	r3, [r7, #4]
 4714 001e 1B88     		ldrh	r3, [r3]	@ movhi
 4715 0020 9AB2     		uxth	r2, r3
 4716 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4717 0024 1343     		orrs	r3, r3, r2
 4718 0026 9AB2     		uxth	r2, r3
 4719 0028 7B68     		ldr	r3, [r7, #4]
 4720 002a 1A80     		strh	r2, [r3]	@ movhi
2179:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4721              		.loc 1 2179 0
 4722 002c 0C37     		adds	r7, r7, #12
 4723              		.cfi_def_cfa_offset 4
 4724 002e BD46     		mov	sp, r7
 4725              		.cfi_def_cfa_register 13
 4726              		@ sp needed
 4727 0030 5DF8047B 		ldr	r7, [sp], #4
 4728              		.cfi_restore 7
 4729              		.cfi_def_cfa_offset 0
 4730 0034 7047     		bx	lr
 4731              		.cfi_endproc
 4732              	.LFE91:
 4734 0036 00BF     		.section	.text.TIM_SelectOutputTrigger,"ax",%progbits
 4735              		.align	2
 4736              		.global	TIM_SelectOutputTrigger
 4737              		.thumb
 4738              		.thumb_func
 4740              	TIM_SelectOutputTrigger:
 4741              	.LFB92:
2180:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2181:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2182:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode.
2183:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 15 to select the TIM peripheral.
2184:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_TRGOSource: specifies the Trigger Output source.
2185:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This paramter can be one of the following values:
2186:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *
2187:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *  - For all TIMx
2188:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigger outpu
2189:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output (TRGO).
2190:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Update: The update event is selected as the trigger output (TRGO).
2191:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *
2192:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *  - For all TIMx except TIM6 and TIM7
2193:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF flag
2194:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *                              is to be set, as soon as a capture or compare match occurs (TRGO).
2195:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output (TRGO).
2196:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output (TRGO).
2197:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output (TRGO).
2198:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
2199:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *
2200:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2201:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2202:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
2203:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4742              		.loc 1 2203 0
 4743              		.cfi_startproc
 4744              		@ args = 0, pretend = 0, frame = 8
 4745              		@ frame_needed = 1, uses_anonymous_args = 0
 4746              		@ link register save eliminated.
 4747 0000 80B4     		push	{r7}
 4748              		.cfi_def_cfa_offset 4
 4749              		.cfi_offset 7, -4
 4750 0002 83B0     		sub	sp, sp, #12
 4751              		.cfi_def_cfa_offset 16
 4752 0004 00AF     		add	r7, sp, #0
 4753              		.cfi_def_cfa_register 7
 4754 0006 7860     		str	r0, [r7, #4]
 4755 0008 0B46     		mov	r3, r1
 4756 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2204:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2205:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST7_PERIPH(TIMx));
2206:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2207:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the MMS Bits */
2208:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
 4757              		.loc 1 2208 0
 4758 000c 7B68     		ldr	r3, [r7, #4]
 4759 000e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4760 0010 9BB2     		uxth	r3, r3
 4761 0012 23F07003 		bic	r3, r3, #112
 4762 0016 9AB2     		uxth	r2, r3
 4763 0018 7B68     		ldr	r3, [r7, #4]
 4764 001a 9A80     		strh	r2, [r3, #4]	@ movhi
2209:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the TRGO source */
2210:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
 4765              		.loc 1 2210 0
 4766 001c 7B68     		ldr	r3, [r7, #4]
 4767 001e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4768 0020 9AB2     		uxth	r2, r3
 4769 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4770 0024 1343     		orrs	r3, r3, r2
 4771 0026 9AB2     		uxth	r2, r3
 4772 0028 7B68     		ldr	r3, [r7, #4]
 4773 002a 9A80     		strh	r2, [r3, #4]	@ movhi
2211:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4774              		.loc 1 2211 0
 4775 002c 0C37     		adds	r7, r7, #12
 4776              		.cfi_def_cfa_offset 4
 4777 002e BD46     		mov	sp, r7
 4778              		.cfi_def_cfa_register 13
 4779              		@ sp needed
 4780 0030 5DF8047B 		ldr	r7, [sp], #4
 4781              		.cfi_restore 7
 4782              		.cfi_def_cfa_offset 0
 4783 0034 7047     		bx	lr
 4784              		.cfi_endproc
 4785              	.LFE92:
 4787 0036 00BF     		.section	.text.TIM_SelectSlaveMode,"ax",%progbits
 4788              		.align	2
 4789              		.global	TIM_SelectSlaveMode
 4790              		.thumb
 4791              		.thumb_func
 4793              	TIM_SelectSlaveMode:
 4794              	.LFB93:
2212:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2213:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2214:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Selects the TIMx Slave Mode.
2215:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2216:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
2217:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2218:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal (TRGI) re-initializes
2219:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *                               the counter and triggers an update of the registers.
2220:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (TRGI) i
2221:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
2222:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
2223:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2224:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2225:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
2226:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4795              		.loc 1 2226 0
 4796              		.cfi_startproc
 4797              		@ args = 0, pretend = 0, frame = 8
 4798              		@ frame_needed = 1, uses_anonymous_args = 0
 4799              		@ link register save eliminated.
 4800 0000 80B4     		push	{r7}
 4801              		.cfi_def_cfa_offset 4
 4802              		.cfi_offset 7, -4
 4803 0002 83B0     		sub	sp, sp, #12
 4804              		.cfi_def_cfa_offset 16
 4805 0004 00AF     		add	r7, sp, #0
 4806              		.cfi_def_cfa_register 7
 4807 0006 7860     		str	r0, [r7, #4]
 4808 0008 0B46     		mov	r3, r1
 4809 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2227:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2228:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2229:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2230:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****  /* Reset the SMS Bits */
2231:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
 4810              		.loc 1 2231 0
 4811 000c 7B68     		ldr	r3, [r7, #4]
 4812 000e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 4813 0010 9BB2     		uxth	r3, r3
 4814 0012 23F00703 		bic	r3, r3, #7
 4815 0016 9AB2     		uxth	r2, r3
 4816 0018 7B68     		ldr	r3, [r7, #4]
 4817 001a 1A81     		strh	r2, [r3, #8]	@ movhi
2232:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the Slave Mode */
2233:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
 4818              		.loc 1 2233 0
 4819 001c 7B68     		ldr	r3, [r7, #4]
 4820 001e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 4821 0020 9AB2     		uxth	r2, r3
 4822 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4823 0024 1343     		orrs	r3, r3, r2
 4824 0026 9AB2     		uxth	r2, r3
 4825 0028 7B68     		ldr	r3, [r7, #4]
 4826 002a 1A81     		strh	r2, [r3, #8]	@ movhi
2234:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4827              		.loc 1 2234 0
 4828 002c 0C37     		adds	r7, r7, #12
 4829              		.cfi_def_cfa_offset 4
 4830 002e BD46     		mov	sp, r7
 4831              		.cfi_def_cfa_register 13
 4832              		@ sp needed
 4833 0030 5DF8047B 		ldr	r7, [sp], #4
 4834              		.cfi_restore 7
 4835              		.cfi_def_cfa_offset 0
 4836 0034 7047     		bx	lr
 4837              		.cfi_endproc
 4838              	.LFE93:
 4840 0036 00BF     		.section	.text.TIM_SelectMasterSlaveMode,"ax",%progbits
 4841              		.align	2
 4842              		.global	TIM_SelectMasterSlaveMode
 4843              		.thumb
 4844              		.thumb_func
 4846              	TIM_SelectMasterSlaveMode:
 4847              	.LFB94:
2235:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2236:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2237:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Sets or Resets the TIMx Master/Slave Mode.
2238:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2239:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2240:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2241:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
2242:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *                                      and its slaves (through TRGO).
2243:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_MasterSlaveMode_Disable: No action
2244:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2245:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2246:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
2247:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4848              		.loc 1 2247 0
 4849              		.cfi_startproc
 4850              		@ args = 0, pretend = 0, frame = 8
 4851              		@ frame_needed = 1, uses_anonymous_args = 0
 4852              		@ link register save eliminated.
 4853 0000 80B4     		push	{r7}
 4854              		.cfi_def_cfa_offset 4
 4855              		.cfi_offset 7, -4
 4856 0002 83B0     		sub	sp, sp, #12
 4857              		.cfi_def_cfa_offset 16
 4858 0004 00AF     		add	r7, sp, #0
 4859              		.cfi_def_cfa_register 7
 4860 0006 7860     		str	r0, [r7, #4]
 4861 0008 0B46     		mov	r3, r1
 4862 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2248:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2249:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2250:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2251:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the MSM Bit */
2252:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
 4863              		.loc 1 2252 0
 4864 000c 7B68     		ldr	r3, [r7, #4]
 4865 000e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 4866 0010 9BB2     		uxth	r3, r3
 4867 0012 23F08003 		bic	r3, r3, #128
 4868 0016 9AB2     		uxth	r2, r3
 4869 0018 7B68     		ldr	r3, [r7, #4]
 4870 001a 1A81     		strh	r2, [r3, #8]	@ movhi
2253:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
2254:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set or Reset the MSM Bit */
2255:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
 4871              		.loc 1 2255 0
 4872 001c 7B68     		ldr	r3, [r7, #4]
 4873 001e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 4874 0020 9AB2     		uxth	r2, r3
 4875 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4876 0024 1343     		orrs	r3, r3, r2
 4877 0026 9AB2     		uxth	r2, r3
 4878 0028 7B68     		ldr	r3, [r7, #4]
 4879 002a 1A81     		strh	r2, [r3, #8]	@ movhi
2256:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4880              		.loc 1 2256 0
 4881 002c 0C37     		adds	r7, r7, #12
 4882              		.cfi_def_cfa_offset 4
 4883 002e BD46     		mov	sp, r7
 4884              		.cfi_def_cfa_register 13
 4885              		@ sp needed
 4886 0030 5DF8047B 		ldr	r7, [sp], #4
 4887              		.cfi_restore 7
 4888              		.cfi_def_cfa_offset 0
 4889 0034 7047     		bx	lr
 4890              		.cfi_endproc
 4891              	.LFE94:
 4893 0036 00BF     		.section	.text.TIM_SetCounter,"ax",%progbits
 4894              		.align	2
 4895              		.global	TIM_SetCounter
 4896              		.thumb
 4897              		.thumb_func
 4899              	TIM_SetCounter:
 4900              	.LFB95:
2257:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2258:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2259:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Counter Register value
2260:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2261:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  Counter: specifies the Counter register new value.
2262:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2263:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2264:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
2265:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4901              		.loc 1 2265 0
 4902              		.cfi_startproc
 4903              		@ args = 0, pretend = 0, frame = 8
 4904              		@ frame_needed = 1, uses_anonymous_args = 0
 4905              		@ link register save eliminated.
 4906 0000 80B4     		push	{r7}
 4907              		.cfi_def_cfa_offset 4
 4908              		.cfi_offset 7, -4
 4909 0002 83B0     		sub	sp, sp, #12
 4910              		.cfi_def_cfa_offset 16
 4911 0004 00AF     		add	r7, sp, #0
 4912              		.cfi_def_cfa_register 7
 4913 0006 7860     		str	r0, [r7, #4]
 4914 0008 0B46     		mov	r3, r1
 4915 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2266:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2267:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2268:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Counter Register value */
2269:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CNT = Counter;
 4916              		.loc 1 2269 0
 4917 000c 7B68     		ldr	r3, [r7, #4]
 4918 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4919 0010 9A84     		strh	r2, [r3, #36]	@ movhi
2270:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4920              		.loc 1 2270 0
 4921 0012 0C37     		adds	r7, r7, #12
 4922              		.cfi_def_cfa_offset 4
 4923 0014 BD46     		mov	sp, r7
 4924              		.cfi_def_cfa_register 13
 4925              		@ sp needed
 4926 0016 5DF8047B 		ldr	r7, [sp], #4
 4927              		.cfi_restore 7
 4928              		.cfi_def_cfa_offset 0
 4929 001a 7047     		bx	lr
 4930              		.cfi_endproc
 4931              	.LFE95:
 4933              		.section	.text.TIM_SetAutoreload,"ax",%progbits
 4934              		.align	2
 4935              		.global	TIM_SetAutoreload
 4936              		.thumb
 4937              		.thumb_func
 4939              	TIM_SetAutoreload:
 4940              	.LFB96:
2271:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2272:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2273:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Autoreload Register value
2274:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2275:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
2276:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2277:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2278:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
2279:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4941              		.loc 1 2279 0
 4942              		.cfi_startproc
 4943              		@ args = 0, pretend = 0, frame = 8
 4944              		@ frame_needed = 1, uses_anonymous_args = 0
 4945              		@ link register save eliminated.
 4946 0000 80B4     		push	{r7}
 4947              		.cfi_def_cfa_offset 4
 4948              		.cfi_offset 7, -4
 4949 0002 83B0     		sub	sp, sp, #12
 4950              		.cfi_def_cfa_offset 16
 4951 0004 00AF     		add	r7, sp, #0
 4952              		.cfi_def_cfa_register 7
 4953 0006 7860     		str	r0, [r7, #4]
 4954 0008 0B46     		mov	r3, r1
 4955 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2280:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2281:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2282:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Autoreload Register value */
2283:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->ARR = Autoreload;
 4956              		.loc 1 2283 0
 4957 000c 7B68     		ldr	r3, [r7, #4]
 4958 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4959 0010 9A85     		strh	r2, [r3, #44]	@ movhi
2284:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 4960              		.loc 1 2284 0
 4961 0012 0C37     		adds	r7, r7, #12
 4962              		.cfi_def_cfa_offset 4
 4963 0014 BD46     		mov	sp, r7
 4964              		.cfi_def_cfa_register 13
 4965              		@ sp needed
 4966 0016 5DF8047B 		ldr	r7, [sp], #4
 4967              		.cfi_restore 7
 4968              		.cfi_def_cfa_offset 0
 4969 001a 7047     		bx	lr
 4970              		.cfi_endproc
 4971              	.LFE96:
 4973              		.section	.text.TIM_SetCompare1,"ax",%progbits
 4974              		.align	2
 4975              		.global	TIM_SetCompare1
 4976              		.thumb
 4977              		.thumb_func
 4979              	TIM_SetCompare1:
 4980              	.LFB97:
2285:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2286:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2287:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare1 Register value
2288:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2289:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
2290:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2291:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2292:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
2293:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 4981              		.loc 1 2293 0
 4982              		.cfi_startproc
 4983              		@ args = 0, pretend = 0, frame = 8
 4984              		@ frame_needed = 1, uses_anonymous_args = 0
 4985              		@ link register save eliminated.
 4986 0000 80B4     		push	{r7}
 4987              		.cfi_def_cfa_offset 4
 4988              		.cfi_offset 7, -4
 4989 0002 83B0     		sub	sp, sp, #12
 4990              		.cfi_def_cfa_offset 16
 4991 0004 00AF     		add	r7, sp, #0
 4992              		.cfi_def_cfa_register 7
 4993 0006 7860     		str	r0, [r7, #4]
 4994 0008 0B46     		mov	r3, r1
 4995 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2294:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2295:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2296:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Capture Compare1 Register value */
2297:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCR1 = Compare1;
 4996              		.loc 1 2297 0
 4997 000c 7B68     		ldr	r3, [r7, #4]
 4998 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4999 0010 9A86     		strh	r2, [r3, #52]	@ movhi
2298:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5000              		.loc 1 2298 0
 5001 0012 0C37     		adds	r7, r7, #12
 5002              		.cfi_def_cfa_offset 4
 5003 0014 BD46     		mov	sp, r7
 5004              		.cfi_def_cfa_register 13
 5005              		@ sp needed
 5006 0016 5DF8047B 		ldr	r7, [sp], #4
 5007              		.cfi_restore 7
 5008              		.cfi_def_cfa_offset 0
 5009 001a 7047     		bx	lr
 5010              		.cfi_endproc
 5011              	.LFE97:
 5013              		.section	.text.TIM_SetCompare2,"ax",%progbits
 5014              		.align	2
 5015              		.global	TIM_SetCompare2
 5016              		.thumb
 5017              		.thumb_func
 5019              	TIM_SetCompare2:
 5020              	.LFB98:
2299:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2300:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2301:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare2 Register value
2302:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2303:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
2304:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2305:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2306:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
2307:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5021              		.loc 1 2307 0
 5022              		.cfi_startproc
 5023              		@ args = 0, pretend = 0, frame = 8
 5024              		@ frame_needed = 1, uses_anonymous_args = 0
 5025              		@ link register save eliminated.
 5026 0000 80B4     		push	{r7}
 5027              		.cfi_def_cfa_offset 4
 5028              		.cfi_offset 7, -4
 5029 0002 83B0     		sub	sp, sp, #12
 5030              		.cfi_def_cfa_offset 16
 5031 0004 00AF     		add	r7, sp, #0
 5032              		.cfi_def_cfa_register 7
 5033 0006 7860     		str	r0, [r7, #4]
 5034 0008 0B46     		mov	r3, r1
 5035 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2308:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2309:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2310:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Capture Compare2 Register value */
2311:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCR2 = Compare2;
 5036              		.loc 1 2311 0
 5037 000c 7B68     		ldr	r3, [r7, #4]
 5038 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 5039 0010 1A87     		strh	r2, [r3, #56]	@ movhi
2312:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5040              		.loc 1 2312 0
 5041 0012 0C37     		adds	r7, r7, #12
 5042              		.cfi_def_cfa_offset 4
 5043 0014 BD46     		mov	sp, r7
 5044              		.cfi_def_cfa_register 13
 5045              		@ sp needed
 5046 0016 5DF8047B 		ldr	r7, [sp], #4
 5047              		.cfi_restore 7
 5048              		.cfi_def_cfa_offset 0
 5049 001a 7047     		bx	lr
 5050              		.cfi_endproc
 5051              	.LFE98:
 5053              		.section	.text.TIM_SetCompare3,"ax",%progbits
 5054              		.align	2
 5055              		.global	TIM_SetCompare3
 5056              		.thumb
 5057              		.thumb_func
 5059              	TIM_SetCompare3:
 5060              	.LFB99:
2313:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2314:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2315:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare3 Register value
2316:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2317:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
2318:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2319:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2320:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
2321:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5061              		.loc 1 2321 0
 5062              		.cfi_startproc
 5063              		@ args = 0, pretend = 0, frame = 8
 5064              		@ frame_needed = 1, uses_anonymous_args = 0
 5065              		@ link register save eliminated.
 5066 0000 80B4     		push	{r7}
 5067              		.cfi_def_cfa_offset 4
 5068              		.cfi_offset 7, -4
 5069 0002 83B0     		sub	sp, sp, #12
 5070              		.cfi_def_cfa_offset 16
 5071 0004 00AF     		add	r7, sp, #0
 5072              		.cfi_def_cfa_register 7
 5073 0006 7860     		str	r0, [r7, #4]
 5074 0008 0B46     		mov	r3, r1
 5075 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2322:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2323:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2324:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Capture Compare3 Register value */
2325:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCR3 = Compare3;
 5076              		.loc 1 2325 0
 5077 000c 7B68     		ldr	r3, [r7, #4]
 5078 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 5079 0010 9A87     		strh	r2, [r3, #60]	@ movhi
2326:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5080              		.loc 1 2326 0
 5081 0012 0C37     		adds	r7, r7, #12
 5082              		.cfi_def_cfa_offset 4
 5083 0014 BD46     		mov	sp, r7
 5084              		.cfi_def_cfa_register 13
 5085              		@ sp needed
 5086 0016 5DF8047B 		ldr	r7, [sp], #4
 5087              		.cfi_restore 7
 5088              		.cfi_def_cfa_offset 0
 5089 001a 7047     		bx	lr
 5090              		.cfi_endproc
 5091              	.LFE99:
 5093              		.section	.text.TIM_SetCompare4,"ax",%progbits
 5094              		.align	2
 5095              		.global	TIM_SetCompare4
 5096              		.thumb
 5097              		.thumb_func
 5099              	TIM_SetCompare4:
 5100              	.LFB100:
2327:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2328:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2329:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare4 Register value
2330:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2331:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
2332:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2333:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2334:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
2335:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5101              		.loc 1 2335 0
 5102              		.cfi_startproc
 5103              		@ args = 0, pretend = 0, frame = 8
 5104              		@ frame_needed = 1, uses_anonymous_args = 0
 5105              		@ link register save eliminated.
 5106 0000 80B4     		push	{r7}
 5107              		.cfi_def_cfa_offset 4
 5108              		.cfi_offset 7, -4
 5109 0002 83B0     		sub	sp, sp, #12
 5110              		.cfi_def_cfa_offset 16
 5111 0004 00AF     		add	r7, sp, #0
 5112              		.cfi_def_cfa_register 7
 5113 0006 7860     		str	r0, [r7, #4]
 5114 0008 0B46     		mov	r3, r1
 5115 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2336:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2337:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2338:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the Capture Compare4 Register value */
2339:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCR4 = Compare4;
 5116              		.loc 1 2339 0
 5117 000c 7B68     		ldr	r3, [r7, #4]
 5118 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 5119 0010 A3F84020 		strh	r2, [r3, #64]	@ movhi
2340:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5120              		.loc 1 2340 0
 5121 0014 0C37     		adds	r7, r7, #12
 5122              		.cfi_def_cfa_offset 4
 5123 0016 BD46     		mov	sp, r7
 5124              		.cfi_def_cfa_register 13
 5125              		@ sp needed
 5126 0018 5DF8047B 		ldr	r7, [sp], #4
 5127              		.cfi_restore 7
 5128              		.cfi_def_cfa_offset 0
 5129 001c 7047     		bx	lr
 5130              		.cfi_endproc
 5131              	.LFE100:
 5133 001e 00BF     		.section	.text.TIM_SetIC1Prescaler,"ax",%progbits
 5134              		.align	2
 5135              		.global	TIM_SetIC1Prescaler
 5136              		.thumb
 5137              		.thumb_func
 5139              	TIM_SetIC1Prescaler:
 5140              	.LFB101:
2341:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2342:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2343:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 1 prescaler.
2344:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2345:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
2346:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2347:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2348:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2349:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2350:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2351:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2352:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2353:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2354:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5141              		.loc 1 2354 0
 5142              		.cfi_startproc
 5143              		@ args = 0, pretend = 0, frame = 8
 5144              		@ frame_needed = 1, uses_anonymous_args = 0
 5145              		@ link register save eliminated.
 5146 0000 80B4     		push	{r7}
 5147              		.cfi_def_cfa_offset 4
 5148              		.cfi_offset 7, -4
 5149 0002 83B0     		sub	sp, sp, #12
 5150              		.cfi_def_cfa_offset 16
 5151 0004 00AF     		add	r7, sp, #0
 5152              		.cfi_def_cfa_register 7
 5153 0006 7860     		str	r0, [r7, #4]
 5154 0008 0B46     		mov	r3, r1
 5155 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2355:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2356:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2357:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2358:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the IC1PSC Bits */
2359:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 5156              		.loc 1 2359 0
 5157 000c 7B68     		ldr	r3, [r7, #4]
 5158 000e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 5159 0010 9BB2     		uxth	r3, r3
 5160 0012 23F00C03 		bic	r3, r3, #12
 5161 0016 9AB2     		uxth	r2, r3
 5162 0018 7B68     		ldr	r3, [r7, #4]
 5163 001a 1A83     		strh	r2, [r3, #24]	@ movhi
2360:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the IC1PSC value */
2361:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
 5164              		.loc 1 2361 0
 5165 001c 7B68     		ldr	r3, [r7, #4]
 5166 001e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 5167 0020 9AB2     		uxth	r2, r3
 5168 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5169 0024 1343     		orrs	r3, r3, r2
 5170 0026 9AB2     		uxth	r2, r3
 5171 0028 7B68     		ldr	r3, [r7, #4]
 5172 002a 1A83     		strh	r2, [r3, #24]	@ movhi
2362:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5173              		.loc 1 2362 0
 5174 002c 0C37     		adds	r7, r7, #12
 5175              		.cfi_def_cfa_offset 4
 5176 002e BD46     		mov	sp, r7
 5177              		.cfi_def_cfa_register 13
 5178              		@ sp needed
 5179 0030 5DF8047B 		ldr	r7, [sp], #4
 5180              		.cfi_restore 7
 5181              		.cfi_def_cfa_offset 0
 5182 0034 7047     		bx	lr
 5183              		.cfi_endproc
 5184              	.LFE101:
 5186 0036 00BF     		.section	.text.TIM_SetIC2Prescaler,"ax",%progbits
 5187              		.align	2
 5188              		.global	TIM_SetIC2Prescaler
 5189              		.thumb
 5190              		.thumb_func
 5192              	TIM_SetIC2Prescaler:
 5193              	.LFB102:
2363:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2364:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2365:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 2 prescaler.
2366:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2367:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
2368:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2369:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2370:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2371:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2372:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2373:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2374:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2375:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2376:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5194              		.loc 1 2376 0
 5195              		.cfi_startproc
 5196              		@ args = 0, pretend = 0, frame = 8
 5197              		@ frame_needed = 1, uses_anonymous_args = 0
 5198              		@ link register save eliminated.
 5199 0000 80B4     		push	{r7}
 5200              		.cfi_def_cfa_offset 4
 5201              		.cfi_offset 7, -4
 5202 0002 83B0     		sub	sp, sp, #12
 5203              		.cfi_def_cfa_offset 16
 5204 0004 00AF     		add	r7, sp, #0
 5205              		.cfi_def_cfa_register 7
 5206 0006 7860     		str	r0, [r7, #4]
 5207 0008 0B46     		mov	r3, r1
 5208 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2377:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2378:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2379:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2380:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the IC2PSC Bits */
2381:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 5209              		.loc 1 2381 0
 5210 000c 7B68     		ldr	r3, [r7, #4]
 5211 000e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 5212 0010 9BB2     		uxth	r3, r3
 5213 0012 23F44063 		bic	r3, r3, #3072
 5214 0016 9AB2     		uxth	r2, r3
 5215 0018 7B68     		ldr	r3, [r7, #4]
 5216 001a 1A83     		strh	r2, [r3, #24]	@ movhi
2382:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the IC2PSC value */
2383:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 5217              		.loc 1 2383 0
 5218 001c 7B68     		ldr	r3, [r7, #4]
 5219 001e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 5220 0020 9AB2     		uxth	r2, r3
 5221 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5222 0024 1B02     		lsls	r3, r3, #8
 5223 0026 9BB2     		uxth	r3, r3
 5224 0028 1343     		orrs	r3, r3, r2
 5225 002a 9AB2     		uxth	r2, r3
 5226 002c 7B68     		ldr	r3, [r7, #4]
 5227 002e 1A83     		strh	r2, [r3, #24]	@ movhi
2384:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5228              		.loc 1 2384 0
 5229 0030 0C37     		adds	r7, r7, #12
 5230              		.cfi_def_cfa_offset 4
 5231 0032 BD46     		mov	sp, r7
 5232              		.cfi_def_cfa_register 13
 5233              		@ sp needed
 5234 0034 5DF8047B 		ldr	r7, [sp], #4
 5235              		.cfi_restore 7
 5236              		.cfi_def_cfa_offset 0
 5237 0038 7047     		bx	lr
 5238              		.cfi_endproc
 5239              	.LFE102:
 5241 003a 00BF     		.section	.text.TIM_SetIC3Prescaler,"ax",%progbits
 5242              		.align	2
 5243              		.global	TIM_SetIC3Prescaler
 5244              		.thumb
 5245              		.thumb_func
 5247              	TIM_SetIC3Prescaler:
 5248              	.LFB103:
2385:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2386:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2387:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 3 prescaler.
2388:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2389:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
2390:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2391:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2392:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2393:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2394:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2395:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2396:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2397:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2398:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5249              		.loc 1 2398 0
 5250              		.cfi_startproc
 5251              		@ args = 0, pretend = 0, frame = 8
 5252              		@ frame_needed = 1, uses_anonymous_args = 0
 5253              		@ link register save eliminated.
 5254 0000 80B4     		push	{r7}
 5255              		.cfi_def_cfa_offset 4
 5256              		.cfi_offset 7, -4
 5257 0002 83B0     		sub	sp, sp, #12
 5258              		.cfi_def_cfa_offset 16
 5259 0004 00AF     		add	r7, sp, #0
 5260              		.cfi_def_cfa_register 7
 5261 0006 7860     		str	r0, [r7, #4]
 5262 0008 0B46     		mov	r3, r1
 5263 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2399:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2400:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2401:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2402:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the IC3PSC Bits */
2403:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 5264              		.loc 1 2403 0
 5265 000c 7B68     		ldr	r3, [r7, #4]
 5266 000e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5267 0010 9BB2     		uxth	r3, r3
 5268 0012 23F00C03 		bic	r3, r3, #12
 5269 0016 9AB2     		uxth	r2, r3
 5270 0018 7B68     		ldr	r3, [r7, #4]
 5271 001a 9A83     		strh	r2, [r3, #28]	@ movhi
2404:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the IC3PSC value */
2405:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
 5272              		.loc 1 2405 0
 5273 001c 7B68     		ldr	r3, [r7, #4]
 5274 001e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5275 0020 9AB2     		uxth	r2, r3
 5276 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5277 0024 1343     		orrs	r3, r3, r2
 5278 0026 9AB2     		uxth	r2, r3
 5279 0028 7B68     		ldr	r3, [r7, #4]
 5280 002a 9A83     		strh	r2, [r3, #28]	@ movhi
2406:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5281              		.loc 1 2406 0
 5282 002c 0C37     		adds	r7, r7, #12
 5283              		.cfi_def_cfa_offset 4
 5284 002e BD46     		mov	sp, r7
 5285              		.cfi_def_cfa_register 13
 5286              		@ sp needed
 5287 0030 5DF8047B 		ldr	r7, [sp], #4
 5288              		.cfi_restore 7
 5289              		.cfi_def_cfa_offset 0
 5290 0034 7047     		bx	lr
 5291              		.cfi_endproc
 5292              	.LFE103:
 5294 0036 00BF     		.section	.text.TIM_SetIC4Prescaler,"ax",%progbits
 5295              		.align	2
 5296              		.global	TIM_SetIC4Prescaler
 5297              		.thumb
 5298              		.thumb_func
 5300              	TIM_SetIC4Prescaler:
 5301              	.LFB104:
2407:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2408:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2409:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 4 prescaler.
2410:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2411:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
2412:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2413:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2414:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2415:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2416:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2417:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2418:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2419:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2420:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {  
 5302              		.loc 1 2420 0
 5303              		.cfi_startproc
 5304              		@ args = 0, pretend = 0, frame = 8
 5305              		@ frame_needed = 1, uses_anonymous_args = 0
 5306              		@ link register save eliminated.
 5307 0000 80B4     		push	{r7}
 5308              		.cfi_def_cfa_offset 4
 5309              		.cfi_offset 7, -4
 5310 0002 83B0     		sub	sp, sp, #12
 5311              		.cfi_def_cfa_offset 16
 5312 0004 00AF     		add	r7, sp, #0
 5313              		.cfi_def_cfa_register 7
 5314 0006 7860     		str	r0, [r7, #4]
 5315 0008 0B46     		mov	r3, r1
 5316 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2421:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2422:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2423:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2424:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the IC4PSC Bits */
2425:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 5317              		.loc 1 2425 0
 5318 000c 7B68     		ldr	r3, [r7, #4]
 5319 000e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5320 0010 9BB2     		uxth	r3, r3
 5321 0012 23F44063 		bic	r3, r3, #3072
 5322 0016 9AB2     		uxth	r2, r3
 5323 0018 7B68     		ldr	r3, [r7, #4]
 5324 001a 9A83     		strh	r2, [r3, #28]	@ movhi
2426:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the IC4PSC value */
2427:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 5325              		.loc 1 2427 0
 5326 001c 7B68     		ldr	r3, [r7, #4]
 5327 001e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5328 0020 9AB2     		uxth	r2, r3
 5329 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5330 0024 1B02     		lsls	r3, r3, #8
 5331 0026 9BB2     		uxth	r3, r3
 5332 0028 1343     		orrs	r3, r3, r2
 5333 002a 9AB2     		uxth	r2, r3
 5334 002c 7B68     		ldr	r3, [r7, #4]
 5335 002e 9A83     		strh	r2, [r3, #28]	@ movhi
2428:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5336              		.loc 1 2428 0
 5337 0030 0C37     		adds	r7, r7, #12
 5338              		.cfi_def_cfa_offset 4
 5339 0032 BD46     		mov	sp, r7
 5340              		.cfi_def_cfa_register 13
 5341              		@ sp needed
 5342 0034 5DF8047B 		ldr	r7, [sp], #4
 5343              		.cfi_restore 7
 5344              		.cfi_def_cfa_offset 0
 5345 0038 7047     		bx	lr
 5346              		.cfi_endproc
 5347              	.LFE104:
 5349 003a 00BF     		.section	.text.TIM_SetClockDivision,"ax",%progbits
 5350              		.align	2
 5351              		.global	TIM_SetClockDivision
 5352              		.thumb
 5353              		.thumb_func
 5355              	TIM_SetClockDivision:
 5356              	.LFB105:
2429:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2430:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2431:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Clock Division value.
2432:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select 
2433:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   the TIM peripheral.
2434:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_CKD: specifies the clock division value.
2435:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following value:
2436:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV1: TDTS = Tck_tim
2437:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
2438:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
2439:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2440:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2441:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
2442:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5357              		.loc 1 2442 0
 5358              		.cfi_startproc
 5359              		@ args = 0, pretend = 0, frame = 8
 5360              		@ frame_needed = 1, uses_anonymous_args = 0
 5361              		@ link register save eliminated.
 5362 0000 80B4     		push	{r7}
 5363              		.cfi_def_cfa_offset 4
 5364              		.cfi_offset 7, -4
 5365 0002 83B0     		sub	sp, sp, #12
 5366              		.cfi_def_cfa_offset 16
 5367 0004 00AF     		add	r7, sp, #0
 5368              		.cfi_def_cfa_register 7
 5369 0006 7860     		str	r0, [r7, #4]
 5370 0008 0B46     		mov	r3, r1
 5371 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2443:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2444:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2445:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
2446:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Reset the CKD Bits */
2447:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
 5372              		.loc 1 2447 0
 5373 000c 7B68     		ldr	r3, [r7, #4]
 5374 000e 1B88     		ldrh	r3, [r3]	@ movhi
 5375 0010 9BB2     		uxth	r3, r3
 5376 0012 23F44073 		bic	r3, r3, #768
 5377 0016 9AB2     		uxth	r2, r3
 5378 0018 7B68     		ldr	r3, [r7, #4]
 5379 001a 1A80     		strh	r2, [r3]	@ movhi
2448:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Set the CKD value */
2449:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_CKD;
 5380              		.loc 1 2449 0
 5381 001c 7B68     		ldr	r3, [r7, #4]
 5382 001e 1B88     		ldrh	r3, [r3]	@ movhi
 5383 0020 9AB2     		uxth	r2, r3
 5384 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5385 0024 1343     		orrs	r3, r3, r2
 5386 0026 9AB2     		uxth	r2, r3
 5387 0028 7B68     		ldr	r3, [r7, #4]
 5388 002a 1A80     		strh	r2, [r3]	@ movhi
2450:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5389              		.loc 1 2450 0
 5390 002c 0C37     		adds	r7, r7, #12
 5391              		.cfi_def_cfa_offset 4
 5392 002e BD46     		mov	sp, r7
 5393              		.cfi_def_cfa_register 13
 5394              		@ sp needed
 5395 0030 5DF8047B 		ldr	r7, [sp], #4
 5396              		.cfi_restore 7
 5397              		.cfi_def_cfa_offset 0
 5398 0034 7047     		bx	lr
 5399              		.cfi_endproc
 5400              	.LFE105:
 5402 0036 00BF     		.section	.text.TIM_GetCapture1,"ax",%progbits
 5403              		.align	2
 5404              		.global	TIM_GetCapture1
 5405              		.thumb
 5406              		.thumb_func
 5408              	TIM_GetCapture1:
 5409              	.LFB106:
2451:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2452:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2453:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 1 value.
2454:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2455:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval Capture Compare 1 Register value.
2456:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2457:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
2458:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5410              		.loc 1 2458 0
 5411              		.cfi_startproc
 5412              		@ args = 0, pretend = 0, frame = 8
 5413              		@ frame_needed = 1, uses_anonymous_args = 0
 5414              		@ link register save eliminated.
 5415 0000 80B4     		push	{r7}
 5416              		.cfi_def_cfa_offset 4
 5417              		.cfi_offset 7, -4
 5418 0002 83B0     		sub	sp, sp, #12
 5419              		.cfi_def_cfa_offset 16
 5420 0004 00AF     		add	r7, sp, #0
 5421              		.cfi_def_cfa_register 7
 5422 0006 7860     		str	r0, [r7, #4]
2459:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2460:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2461:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the Capture 1 Register value */
2462:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   return TIMx->CCR1;
 5423              		.loc 1 2462 0
 5424 0008 7B68     		ldr	r3, [r7, #4]
 5425 000a 9B8E     		ldrh	r3, [r3, #52]	@ movhi
 5426 000c 9BB2     		uxth	r3, r3
2463:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5427              		.loc 1 2463 0
 5428 000e 1846     		mov	r0, r3
 5429 0010 0C37     		adds	r7, r7, #12
 5430              		.cfi_def_cfa_offset 4
 5431 0012 BD46     		mov	sp, r7
 5432              		.cfi_def_cfa_register 13
 5433              		@ sp needed
 5434 0014 5DF8047B 		ldr	r7, [sp], #4
 5435              		.cfi_restore 7
 5436              		.cfi_def_cfa_offset 0
 5437 0018 7047     		bx	lr
 5438              		.cfi_endproc
 5439              	.LFE106:
 5441 001a 00BF     		.section	.text.TIM_GetCapture2,"ax",%progbits
 5442              		.align	2
 5443              		.global	TIM_GetCapture2
 5444              		.thumb
 5445              		.thumb_func
 5447              	TIM_GetCapture2:
 5448              	.LFB107:
2464:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2465:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2466:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 2 value.
2467:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2468:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval Capture Compare 2 Register value.
2469:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2470:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
2471:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5449              		.loc 1 2471 0
 5450              		.cfi_startproc
 5451              		@ args = 0, pretend = 0, frame = 8
 5452              		@ frame_needed = 1, uses_anonymous_args = 0
 5453              		@ link register save eliminated.
 5454 0000 80B4     		push	{r7}
 5455              		.cfi_def_cfa_offset 4
 5456              		.cfi_offset 7, -4
 5457 0002 83B0     		sub	sp, sp, #12
 5458              		.cfi_def_cfa_offset 16
 5459 0004 00AF     		add	r7, sp, #0
 5460              		.cfi_def_cfa_register 7
 5461 0006 7860     		str	r0, [r7, #4]
2472:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2473:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2474:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the Capture 2 Register value */
2475:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   return TIMx->CCR2;
 5462              		.loc 1 2475 0
 5463 0008 7B68     		ldr	r3, [r7, #4]
 5464 000a 1B8F     		ldrh	r3, [r3, #56]	@ movhi
 5465 000c 9BB2     		uxth	r3, r3
2476:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5466              		.loc 1 2476 0
 5467 000e 1846     		mov	r0, r3
 5468 0010 0C37     		adds	r7, r7, #12
 5469              		.cfi_def_cfa_offset 4
 5470 0012 BD46     		mov	sp, r7
 5471              		.cfi_def_cfa_register 13
 5472              		@ sp needed
 5473 0014 5DF8047B 		ldr	r7, [sp], #4
 5474              		.cfi_restore 7
 5475              		.cfi_def_cfa_offset 0
 5476 0018 7047     		bx	lr
 5477              		.cfi_endproc
 5478              	.LFE107:
 5480 001a 00BF     		.section	.text.TIM_GetCapture3,"ax",%progbits
 5481              		.align	2
 5482              		.global	TIM_GetCapture3
 5483              		.thumb
 5484              		.thumb_func
 5486              	TIM_GetCapture3:
 5487              	.LFB108:
2477:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2478:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2479:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 3 value.
2480:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2481:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval Capture Compare 3 Register value.
2482:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2483:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
2484:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5488              		.loc 1 2484 0
 5489              		.cfi_startproc
 5490              		@ args = 0, pretend = 0, frame = 8
 5491              		@ frame_needed = 1, uses_anonymous_args = 0
 5492              		@ link register save eliminated.
 5493 0000 80B4     		push	{r7}
 5494              		.cfi_def_cfa_offset 4
 5495              		.cfi_offset 7, -4
 5496 0002 83B0     		sub	sp, sp, #12
 5497              		.cfi_def_cfa_offset 16
 5498 0004 00AF     		add	r7, sp, #0
 5499              		.cfi_def_cfa_register 7
 5500 0006 7860     		str	r0, [r7, #4]
2485:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2486:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
2487:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the Capture 3 Register value */
2488:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   return TIMx->CCR3;
 5501              		.loc 1 2488 0
 5502 0008 7B68     		ldr	r3, [r7, #4]
 5503 000a 9B8F     		ldrh	r3, [r3, #60]	@ movhi
 5504 000c 9BB2     		uxth	r3, r3
2489:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5505              		.loc 1 2489 0
 5506 000e 1846     		mov	r0, r3
 5507 0010 0C37     		adds	r7, r7, #12
 5508              		.cfi_def_cfa_offset 4
 5509 0012 BD46     		mov	sp, r7
 5510              		.cfi_def_cfa_register 13
 5511              		@ sp needed
 5512 0014 5DF8047B 		ldr	r7, [sp], #4
 5513              		.cfi_restore 7
 5514              		.cfi_def_cfa_offset 0
 5515 0018 7047     		bx	lr
 5516              		.cfi_endproc
 5517              	.LFE108:
 5519 001a 00BF     		.section	.text.TIM_GetCapture4,"ax",%progbits
 5520              		.align	2
 5521              		.global	TIM_GetCapture4
 5522              		.thumb
 5523              		.thumb_func
 5525              	TIM_GetCapture4:
 5526              	.LFB109:
2490:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2491:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2492:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 4 value.
2493:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2494:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval Capture Compare 4 Register value.
2495:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2496:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
2497:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5527              		.loc 1 2497 0
 5528              		.cfi_startproc
 5529              		@ args = 0, pretend = 0, frame = 8
 5530              		@ frame_needed = 1, uses_anonymous_args = 0
 5531              		@ link register save eliminated.
 5532 0000 80B4     		push	{r7}
 5533              		.cfi_def_cfa_offset 4
 5534              		.cfi_offset 7, -4
 5535 0002 83B0     		sub	sp, sp, #12
 5536              		.cfi_def_cfa_offset 16
 5537 0004 00AF     		add	r7, sp, #0
 5538              		.cfi_def_cfa_register 7
 5539 0006 7860     		str	r0, [r7, #4]
2498:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2499:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2500:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the Capture 4 Register value */
2501:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   return TIMx->CCR4;
 5540              		.loc 1 2501 0
 5541 0008 7B68     		ldr	r3, [r7, #4]
 5542 000a B3F84030 		ldrh	r3, [r3, #64]	@ movhi
 5543 000e 9BB2     		uxth	r3, r3
2502:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5544              		.loc 1 2502 0
 5545 0010 1846     		mov	r0, r3
 5546 0012 0C37     		adds	r7, r7, #12
 5547              		.cfi_def_cfa_offset 4
 5548 0014 BD46     		mov	sp, r7
 5549              		.cfi_def_cfa_register 13
 5550              		@ sp needed
 5551 0016 5DF8047B 		ldr	r7, [sp], #4
 5552              		.cfi_restore 7
 5553              		.cfi_def_cfa_offset 0
 5554 001a 7047     		bx	lr
 5555              		.cfi_endproc
 5556              	.LFE109:
 5558              		.section	.text.TIM_GetCounter,"ax",%progbits
 5559              		.align	2
 5560              		.global	TIM_GetCounter
 5561              		.thumb
 5562              		.thumb_func
 5564              	TIM_GetCounter:
 5565              	.LFB110:
2503:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2504:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2505:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Counter value.
2506:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2507:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval Counter Register value.
2508:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2509:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
2510:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5566              		.loc 1 2510 0
 5567              		.cfi_startproc
 5568              		@ args = 0, pretend = 0, frame = 8
 5569              		@ frame_needed = 1, uses_anonymous_args = 0
 5570              		@ link register save eliminated.
 5571 0000 80B4     		push	{r7}
 5572              		.cfi_def_cfa_offset 4
 5573              		.cfi_offset 7, -4
 5574 0002 83B0     		sub	sp, sp, #12
 5575              		.cfi_def_cfa_offset 16
 5576 0004 00AF     		add	r7, sp, #0
 5577              		.cfi_def_cfa_register 7
 5578 0006 7860     		str	r0, [r7, #4]
2511:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2512:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2513:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the Counter Register value */
2514:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   return TIMx->CNT;
 5579              		.loc 1 2514 0
 5580 0008 7B68     		ldr	r3, [r7, #4]
 5581 000a 9B8C     		ldrh	r3, [r3, #36]	@ movhi
 5582 000c 9BB2     		uxth	r3, r3
2515:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5583              		.loc 1 2515 0
 5584 000e 1846     		mov	r0, r3
 5585 0010 0C37     		adds	r7, r7, #12
 5586              		.cfi_def_cfa_offset 4
 5587 0012 BD46     		mov	sp, r7
 5588              		.cfi_def_cfa_register 13
 5589              		@ sp needed
 5590 0014 5DF8047B 		ldr	r7, [sp], #4
 5591              		.cfi_restore 7
 5592              		.cfi_def_cfa_offset 0
 5593 0018 7047     		bx	lr
 5594              		.cfi_endproc
 5595              	.LFE110:
 5597 001a 00BF     		.section	.text.TIM_GetPrescaler,"ax",%progbits
 5598              		.align	2
 5599              		.global	TIM_GetPrescaler
 5600              		.thumb
 5601              		.thumb_func
 5603              	TIM_GetPrescaler:
 5604              	.LFB111:
2516:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2517:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2518:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Prescaler value.
2519:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2520:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval Prescaler Register value.
2521:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2522:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
2523:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5605              		.loc 1 2523 0
 5606              		.cfi_startproc
 5607              		@ args = 0, pretend = 0, frame = 8
 5608              		@ frame_needed = 1, uses_anonymous_args = 0
 5609              		@ link register save eliminated.
 5610 0000 80B4     		push	{r7}
 5611              		.cfi_def_cfa_offset 4
 5612              		.cfi_offset 7, -4
 5613 0002 83B0     		sub	sp, sp, #12
 5614              		.cfi_def_cfa_offset 16
 5615 0004 00AF     		add	r7, sp, #0
 5616              		.cfi_def_cfa_register 7
 5617 0006 7860     		str	r0, [r7, #4]
2524:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2525:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2526:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Get the Prescaler Register value */
2527:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   return TIMx->PSC;
 5618              		.loc 1 2527 0
 5619 0008 7B68     		ldr	r3, [r7, #4]
 5620 000a 1B8D     		ldrh	r3, [r3, #40]	@ movhi
 5621 000c 9BB2     		uxth	r3, r3
2528:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5622              		.loc 1 2528 0
 5623 000e 1846     		mov	r0, r3
 5624 0010 0C37     		adds	r7, r7, #12
 5625              		.cfi_def_cfa_offset 4
 5626 0012 BD46     		mov	sp, r7
 5627              		.cfi_def_cfa_register 13
 5628              		@ sp needed
 5629 0014 5DF8047B 		ldr	r7, [sp], #4
 5630              		.cfi_restore 7
 5631              		.cfi_def_cfa_offset 0
 5632 0018 7047     		bx	lr
 5633              		.cfi_endproc
 5634              	.LFE111:
 5636 001a 00BF     		.section	.text.TIM_GetFlagStatus,"ax",%progbits
 5637              		.align	2
 5638              		.global	TIM_GetFlagStatus
 5639              		.thumb
 5640              		.thumb_func
 5642              	TIM_GetFlagStatus:
 5643              	.LFB112:
2529:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2530:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2531:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Checks whether the specified TIM flag is set or not.
2532:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2533:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_FLAG: specifies the flag to check.
2534:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2535:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Update: TIM update Flag
2536:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2537:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2538:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2539:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2540:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_COM: TIM Commutation Flag
2541:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
2542:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Break: TIM Break Flag
2543:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2544:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2545:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2546:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2547:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @note
2548:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can have only one update flag. 
2549:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1,
2550:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *      TIM_FLAG_CC2 or TIM_FLAG_Trigger. 
2551:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
2552:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
2553:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
2554:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval The new state of TIM_FLAG (SET or RESET).
2555:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2556:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2557:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** { 
 5644              		.loc 1 2557 0
 5645              		.cfi_startproc
 5646              		@ args = 0, pretend = 0, frame = 16
 5647              		@ frame_needed = 1, uses_anonymous_args = 0
 5648              		@ link register save eliminated.
 5649 0000 80B4     		push	{r7}
 5650              		.cfi_def_cfa_offset 4
 5651              		.cfi_offset 7, -4
 5652 0002 85B0     		sub	sp, sp, #20
 5653              		.cfi_def_cfa_offset 24
 5654 0004 00AF     		add	r7, sp, #0
 5655              		.cfi_def_cfa_register 7
 5656 0006 7860     		str	r0, [r7, #4]
 5657 0008 0B46     		mov	r3, r1
 5658 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2558:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
 5659              		.loc 1 2558 0
 5660 000c 0023     		movs	r3, #0
 5661 000e FB73     		strb	r3, [r7, #15]
2559:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2560:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2561:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2562:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
2563:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 5662              		.loc 1 2563 0
 5663 0010 7B68     		ldr	r3, [r7, #4]
 5664 0012 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 5665 0014 9AB2     		uxth	r2, r3
 5666 0016 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5667 0018 1340     		ands	r3, r3, r2
 5668 001a 9BB2     		uxth	r3, r3
 5669 001c 002B     		cmp	r3, #0
 5670 001e 02D0     		beq	.L170
2564:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2565:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     bitstatus = SET;
 5671              		.loc 1 2565 0
 5672 0020 0123     		movs	r3, #1
 5673 0022 FB73     		strb	r3, [r7, #15]
 5674 0024 01E0     		b	.L171
 5675              	.L170:
2566:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2567:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
2568:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2569:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     bitstatus = RESET;
 5676              		.loc 1 2569 0
 5677 0026 0023     		movs	r3, #0
 5678 0028 FB73     		strb	r3, [r7, #15]
 5679              	.L171:
2570:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2571:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   return bitstatus;
 5680              		.loc 1 2571 0
 5681 002a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2572:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5682              		.loc 1 2572 0
 5683 002c 1846     		mov	r0, r3
 5684 002e 1437     		adds	r7, r7, #20
 5685              		.cfi_def_cfa_offset 4
 5686 0030 BD46     		mov	sp, r7
 5687              		.cfi_def_cfa_register 13
 5688              		@ sp needed
 5689 0032 5DF8047B 		ldr	r7, [sp], #4
 5690              		.cfi_restore 7
 5691              		.cfi_def_cfa_offset 0
 5692 0036 7047     		bx	lr
 5693              		.cfi_endproc
 5694              	.LFE112:
 5696              		.section	.text.TIM_ClearFlag,"ax",%progbits
 5697              		.align	2
 5698              		.global	TIM_ClearFlag
 5699              		.thumb
 5700              		.thumb_func
 5702              	TIM_ClearFlag:
 5703              	.LFB113:
2573:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2574:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2575:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Clears the TIMx's pending flags.
2576:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2577:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_FLAG: specifies the flag bit to clear.
2578:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
2579:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Update: TIM update Flag
2580:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2581:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2582:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2583:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2584:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_COM: TIM Commutation Flag
2585:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
2586:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Break: TIM Break Flag
2587:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2588:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2589:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2590:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2591:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @note
2592:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can have only one update flag. 
2593:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1,
2594:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *      TIM_FLAG_CC2 or TIM_FLAG_Trigger. 
2595:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
2596:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
2597:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.   
2598:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2599:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2600:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2601:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {  
 5704              		.loc 1 2601 0
 5705              		.cfi_startproc
 5706              		@ args = 0, pretend = 0, frame = 8
 5707              		@ frame_needed = 1, uses_anonymous_args = 0
 5708              		@ link register save eliminated.
 5709 0000 80B4     		push	{r7}
 5710              		.cfi_def_cfa_offset 4
 5711              		.cfi_offset 7, -4
 5712 0002 83B0     		sub	sp, sp, #12
 5713              		.cfi_def_cfa_offset 16
 5714 0004 00AF     		add	r7, sp, #0
 5715              		.cfi_def_cfa_register 7
 5716 0006 7860     		str	r0, [r7, #4]
 5717 0008 0B46     		mov	r3, r1
 5718 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2602:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2603:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2604:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
2605:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****    
2606:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Clear the flags */
2607:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
 5719              		.loc 1 2607 0
 5720 000c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5721 000e DB43     		mvns	r3, r3
 5722 0010 9AB2     		uxth	r2, r3
 5723 0012 7B68     		ldr	r3, [r7, #4]
 5724 0014 1A82     		strh	r2, [r3, #16]	@ movhi
2608:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5725              		.loc 1 2608 0
 5726 0016 0C37     		adds	r7, r7, #12
 5727              		.cfi_def_cfa_offset 4
 5728 0018 BD46     		mov	sp, r7
 5729              		.cfi_def_cfa_register 13
 5730              		@ sp needed
 5731 001a 5DF8047B 		ldr	r7, [sp], #4
 5732              		.cfi_restore 7
 5733              		.cfi_def_cfa_offset 0
 5734 001e 7047     		bx	lr
 5735              		.cfi_endproc
 5736              	.LFE113:
 5738              		.section	.text.TIM_GetITStatus,"ax",%progbits
 5739              		.align	2
 5740              		.global	TIM_GetITStatus
 5741              		.thumb
 5742              		.thumb_func
 5744              	TIM_GetITStatus:
 5745              	.LFB114:
2609:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2610:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2611:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Checks whether the TIM interrupt has occurred or not.
2612:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2613:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupt source to check.
2614:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2615:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM update Interrupt source
2616:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2617:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2618:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2619:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2620:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
2621:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2622:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
2623:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @note
2624:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can generate only an update interrupt.
2625:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
2626:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
2627:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
2628:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
2629:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
2630:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval The new state of the TIM_IT(SET or RESET).
2631:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2632:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2633:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5746              		.loc 1 2633 0
 5747              		.cfi_startproc
 5748              		@ args = 0, pretend = 0, frame = 16
 5749              		@ frame_needed = 1, uses_anonymous_args = 0
 5750              		@ link register save eliminated.
 5751 0000 80B4     		push	{r7}
 5752              		.cfi_def_cfa_offset 4
 5753              		.cfi_offset 7, -4
 5754 0002 85B0     		sub	sp, sp, #20
 5755              		.cfi_def_cfa_offset 24
 5756 0004 00AF     		add	r7, sp, #0
 5757              		.cfi_def_cfa_register 7
 5758 0006 7860     		str	r0, [r7, #4]
 5759 0008 0B46     		mov	r3, r1
 5760 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2634:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
 5761              		.loc 1 2634 0
 5762 000c 0023     		movs	r3, #0
 5763 000e FB73     		strb	r3, [r7, #15]
2635:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
 5764              		.loc 1 2635 0
 5765 0010 0023     		movs	r3, #0
 5766 0012 BB81     		strh	r3, [r7, #12]	@ movhi
 5767 0014 0023     		movs	r3, #0
 5768 0016 7B81     		strh	r3, [r7, #10]	@ movhi
2636:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2637:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2638:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2639:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****    
2640:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   itstatus = TIMx->SR & TIM_IT;
 5769              		.loc 1 2640 0
 5770 0018 7B68     		ldr	r3, [r7, #4]
 5771 001a 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 5772 001c 9AB2     		uxth	r2, r3
 5773 001e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5774 0020 1340     		ands	r3, r3, r2
 5775 0022 BB81     		strh	r3, [r7, #12]	@ movhi
2641:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
2642:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   itenable = TIMx->DIER & TIM_IT;
 5776              		.loc 1 2642 0
 5777 0024 7B68     		ldr	r3, [r7, #4]
 5778 0026 9B89     		ldrh	r3, [r3, #12]	@ movhi
 5779 0028 9AB2     		uxth	r2, r3
 5780 002a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5781 002c 1340     		ands	r3, r3, r2
 5782 002e 7B81     		strh	r3, [r7, #10]	@ movhi
2643:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 5783              		.loc 1 2643 0
 5784 0030 BB89     		ldrh	r3, [r7, #12]
 5785 0032 002B     		cmp	r3, #0
 5786 0034 05D0     		beq	.L175
 5787              		.loc 1 2643 0 is_stmt 0 discriminator 1
 5788 0036 7B89     		ldrh	r3, [r7, #10]
 5789 0038 002B     		cmp	r3, #0
 5790 003a 02D0     		beq	.L175
2644:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2645:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     bitstatus = SET;
 5791              		.loc 1 2645 0 is_stmt 1
 5792 003c 0123     		movs	r3, #1
 5793 003e FB73     		strb	r3, [r7, #15]
 5794 0040 01E0     		b	.L176
 5795              	.L175:
2646:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2647:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
2648:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2649:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     bitstatus = RESET;
 5796              		.loc 1 2649 0
 5797 0042 0023     		movs	r3, #0
 5798 0044 FB73     		strb	r3, [r7, #15]
 5799              	.L176:
2650:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2651:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   return bitstatus;
 5800              		.loc 1 2651 0
 5801 0046 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2652:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5802              		.loc 1 2652 0
 5803 0048 1846     		mov	r0, r3
 5804 004a 1437     		adds	r7, r7, #20
 5805              		.cfi_def_cfa_offset 4
 5806 004c BD46     		mov	sp, r7
 5807              		.cfi_def_cfa_register 13
 5808              		@ sp needed
 5809 004e 5DF8047B 		ldr	r7, [sp], #4
 5810              		.cfi_restore 7
 5811              		.cfi_def_cfa_offset 0
 5812 0052 7047     		bx	lr
 5813              		.cfi_endproc
 5814              	.LFE114:
 5816              		.section	.text.TIM_ClearITPendingBit,"ax",%progbits
 5817              		.align	2
 5818              		.global	TIM_ClearITPendingBit
 5819              		.thumb
 5820              		.thumb_func
 5822              	TIM_ClearITPendingBit:
 5823              	.LFB115:
2653:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2654:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2655:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Clears the TIMx's interrupt pending bits.
2656:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2657:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the pending bit to clear.
2658:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
2659:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM1 update Interrupt source
2660:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2661:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2662:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2663:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2664:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
2665:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2666:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
2667:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @note
2668:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can generate only an update interrupt.
2669:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
2670:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
2671:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
2672:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
2673:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
2674:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2675:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2676:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2677:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5824              		.loc 1 2677 0
 5825              		.cfi_startproc
 5826              		@ args = 0, pretend = 0, frame = 8
 5827              		@ frame_needed = 1, uses_anonymous_args = 0
 5828              		@ link register save eliminated.
 5829 0000 80B4     		push	{r7}
 5830              		.cfi_def_cfa_offset 4
 5831              		.cfi_offset 7, -4
 5832 0002 83B0     		sub	sp, sp, #12
 5833              		.cfi_def_cfa_offset 16
 5834 0004 00AF     		add	r7, sp, #0
 5835              		.cfi_def_cfa_register 7
 5836 0006 7860     		str	r0, [r7, #4]
 5837 0008 0B46     		mov	r3, r1
 5838 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2678:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Check the parameters */
2679:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2680:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2681:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Clear the IT pending Bit */
2682:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
 5839              		.loc 1 2682 0
 5840 000c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5841 000e DB43     		mvns	r3, r3
 5842 0010 9AB2     		uxth	r2, r3
 5843 0012 7B68     		ldr	r3, [r7, #4]
 5844 0014 1A82     		strh	r2, [r3, #16]	@ movhi
2683:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5845              		.loc 1 2683 0
 5846 0016 0C37     		adds	r7, r7, #12
 5847              		.cfi_def_cfa_offset 4
 5848 0018 BD46     		mov	sp, r7
 5849              		.cfi_def_cfa_register 13
 5850              		@ sp needed
 5851 001a 5DF8047B 		ldr	r7, [sp], #4
 5852              		.cfi_restore 7
 5853              		.cfi_def_cfa_offset 0
 5854 001e 7047     		bx	lr
 5855              		.cfi_endproc
 5856              	.LFE115:
 5858              		.section	.text.TI1_Config,"ax",%progbits
 5859              		.align	2
 5860              		.thumb
 5861              		.thumb_func
 5863              	TI1_Config:
 5864              	.LFB116:
2684:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2685:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2686:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configure the TI1 as Input.
2687:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2688:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2689:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2690:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2691:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2692:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2693:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2694:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
2695:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
2696:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
2697:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2698:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2699:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2700:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2701:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2702:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2703:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 5865              		.loc 1 2703 0
 5866              		.cfi_startproc
 5867              		@ args = 0, pretend = 0, frame = 24
 5868              		@ frame_needed = 1, uses_anonymous_args = 0
 5869              		@ link register save eliminated.
 5870 0000 80B4     		push	{r7}
 5871              		.cfi_def_cfa_offset 4
 5872              		.cfi_offset 7, -4
 5873 0002 87B0     		sub	sp, sp, #28
 5874              		.cfi_def_cfa_offset 32
 5875 0004 00AF     		add	r7, sp, #0
 5876              		.cfi_def_cfa_register 7
 5877 0006 F860     		str	r0, [r7, #12]
 5878 0008 0846     		mov	r0, r1
 5879 000a 1146     		mov	r1, r2
 5880 000c 1A46     		mov	r2, r3
 5881 000e 0346     		mov	r3, r0	@ movhi
 5882 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 5883 0012 0B46     		mov	r3, r1	@ movhi
 5884 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 5885 0016 1346     		mov	r3, r2	@ movhi
 5886 0018 FB80     		strh	r3, [r7, #6]	@ movhi
2704:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0;
 5887              		.loc 1 2704 0
 5888 001a 0023     		movs	r3, #0
 5889 001c BB82     		strh	r3, [r7, #20]	@ movhi
 5890 001e 0023     		movs	r3, #0
 5891 0020 FB82     		strh	r3, [r7, #22]	@ movhi
2705:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
2706:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 5892              		.loc 1 2706 0
 5893 0022 FB68     		ldr	r3, [r7, #12]
 5894 0024 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5895 0026 9BB2     		uxth	r3, r3
 5896 0028 23F00103 		bic	r3, r3, #1
 5897 002c 9AB2     		uxth	r2, r3
 5898 002e FB68     		ldr	r3, [r7, #12]
 5899 0030 1A84     		strh	r2, [r3, #32]	@ movhi
2707:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 5900              		.loc 1 2707 0
 5901 0032 FB68     		ldr	r3, [r7, #12]
 5902 0034 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 5903 0036 BB82     		strh	r3, [r7, #20]	@ movhi
2708:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 5904              		.loc 1 2708 0
 5905 0038 FB68     		ldr	r3, [r7, #12]
 5906 003a 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5907 003c FB82     		strh	r3, [r7, #22]	@ movhi
2709:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2710:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1
 5908              		.loc 1 2710 0
 5909 003e BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5910 0040 23F0F303 		bic	r3, r3, #243
 5911 0044 BB82     		strh	r3, [r7, #20]	@ movhi
2711:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 5912              		.loc 1 2711 0
 5913 0046 FB88     		ldrh	r3, [r7, #6]	@ movhi
 5914 0048 1B01     		lsls	r3, r3, #4
 5915 004a 9AB2     		uxth	r2, r3
 5916 004c 3B89     		ldrh	r3, [r7, #8]	@ movhi
 5917 004e 1343     		orrs	r3, r3, r2
 5918 0050 9AB2     		uxth	r2, r3
 5919 0052 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5920 0054 1343     		orrs	r3, r3, r2
 5921 0056 BB82     		strh	r3, [r7, #20]	@ movhi
2712:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
2713:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 5922              		.loc 1 2713 0
 5923 0058 FB68     		ldr	r3, [r7, #12]
 5924 005a 1C4A     		ldr	r2, .L183
 5925 005c 9342     		cmp	r3, r2
 5926 005e 13D0     		beq	.L180
 5927              		.loc 1 2713 0 is_stmt 0 discriminator 1
 5928 0060 FB68     		ldr	r3, [r7, #12]
 5929 0062 1B4A     		ldr	r2, .L183+4
 5930 0064 9342     		cmp	r3, r2
 5931 0066 0FD0     		beq	.L180
 5932              		.loc 1 2713 0 discriminator 2
 5933 0068 FB68     		ldr	r3, [r7, #12]
 5934 006a B3F1804F 		cmp	r3, #1073741824
 5935 006e 0BD0     		beq	.L180
 5936              		.loc 1 2713 0 discriminator 3
 5937 0070 FB68     		ldr	r3, [r7, #12]
 5938 0072 184A     		ldr	r2, .L183+8
 5939 0074 9342     		cmp	r3, r2
 5940 0076 07D0     		beq	.L180
 5941              		.loc 1 2713 0 discriminator 4
 5942 0078 FB68     		ldr	r3, [r7, #12]
 5943 007a 174A     		ldr	r2, .L183+12
 5944 007c 9342     		cmp	r3, r2
 5945 007e 03D0     		beq	.L180
2714:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 5946              		.loc 1 2714 0 is_stmt 1
 5947 0080 FB68     		ldr	r3, [r7, #12]
 5948 0082 164A     		ldr	r2, .L183+16
 5949 0084 9342     		cmp	r3, r2
 5950 0086 0BD1     		bne	.L181
 5951              	.L180:
2715:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2716:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC1E Bit */
2717:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 5952              		.loc 1 2717 0
 5953 0088 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5954 008a 23F00203 		bic	r3, r3, #2
 5955 008e FB82     		strh	r3, [r7, #22]	@ movhi
2718:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 5956              		.loc 1 2718 0
 5957 0090 7A89     		ldrh	r2, [r7, #10]	@ movhi
 5958 0092 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5959 0094 1343     		orrs	r3, r3, r2
 5960 0096 9BB2     		uxth	r3, r3
 5961 0098 43F00103 		orr	r3, r3, #1
 5962 009c FB82     		strh	r3, [r7, #22]	@ movhi
 5963 009e 0AE0     		b	.L182
 5964              	.L181:
2719:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2720:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
2721:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2722:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC1E Bit */
2723:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 5965              		.loc 1 2723 0
 5966 00a0 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5967 00a2 23F00A03 		bic	r3, r3, #10
 5968 00a6 FB82     		strh	r3, [r7, #22]	@ movhi
2724:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 5969              		.loc 1 2724 0
 5970 00a8 7A89     		ldrh	r2, [r7, #10]	@ movhi
 5971 00aa FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5972 00ac 1343     		orrs	r3, r3, r2
 5973 00ae 9BB2     		uxth	r3, r3
 5974 00b0 43F00103 		orr	r3, r3, #1
 5975 00b4 FB82     		strh	r3, [r7, #22]	@ movhi
 5976              	.L182:
2725:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2726:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2727:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
2728:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 5977              		.loc 1 2728 0
 5978 00b6 FB68     		ldr	r3, [r7, #12]
 5979 00b8 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 5980 00ba 1A83     		strh	r2, [r3, #24]	@ movhi
2729:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 5981              		.loc 1 2729 0
 5982 00bc FB68     		ldr	r3, [r7, #12]
 5983 00be FA8A     		ldrh	r2, [r7, #22]	@ movhi
 5984 00c0 1A84     		strh	r2, [r3, #32]	@ movhi
2730:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 5985              		.loc 1 2730 0
 5986 00c2 1C37     		adds	r7, r7, #28
 5987              		.cfi_def_cfa_offset 4
 5988 00c4 BD46     		mov	sp, r7
 5989              		.cfi_def_cfa_register 13
 5990              		@ sp needed
 5991 00c6 5DF8047B 		ldr	r7, [sp], #4
 5992              		.cfi_restore 7
 5993              		.cfi_def_cfa_offset 0
 5994 00ca 7047     		bx	lr
 5995              	.L184:
 5996              		.align	2
 5997              	.L183:
 5998 00cc 002C0140 		.word	1073818624
 5999 00d0 00340140 		.word	1073820672
 6000 00d4 00040040 		.word	1073742848
 6001 00d8 00080040 		.word	1073743872
 6002 00dc 000C0040 		.word	1073744896
 6003              		.cfi_endproc
 6004              	.LFE116:
 6006              		.section	.text.TI2_Config,"ax",%progbits
 6007              		.align	2
 6008              		.thumb
 6009              		.thumb_func
 6011              	TI2_Config:
 6012              	.LFB117:
2731:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2732:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2733:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configure the TI2 as Input.
2734:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2735:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2736:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2737:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2738:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2739:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2740:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2741:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
2742:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
2743:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
2744:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2745:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2746:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2747:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2748:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2749:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2750:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 6013              		.loc 1 2750 0
 6014              		.cfi_startproc
 6015              		@ args = 0, pretend = 0, frame = 24
 6016              		@ frame_needed = 1, uses_anonymous_args = 0
 6017              		@ link register save eliminated.
 6018 0000 80B4     		push	{r7}
 6019              		.cfi_def_cfa_offset 4
 6020              		.cfi_offset 7, -4
 6021 0002 87B0     		sub	sp, sp, #28
 6022              		.cfi_def_cfa_offset 32
 6023 0004 00AF     		add	r7, sp, #0
 6024              		.cfi_def_cfa_register 7
 6025 0006 F860     		str	r0, [r7, #12]
 6026 0008 0846     		mov	r0, r1
 6027 000a 1146     		mov	r1, r2
 6028 000c 1A46     		mov	r2, r3
 6029 000e 0346     		mov	r3, r0	@ movhi
 6030 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 6031 0012 0B46     		mov	r3, r1	@ movhi
 6032 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 6033 0016 1346     		mov	r3, r2	@ movhi
 6034 0018 FB80     		strh	r3, [r7, #6]	@ movhi
2751:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 6035              		.loc 1 2751 0
 6036 001a 0023     		movs	r3, #0
 6037 001c BB82     		strh	r3, [r7, #20]	@ movhi
 6038 001e 0023     		movs	r3, #0
 6039 0020 FB82     		strh	r3, [r7, #22]	@ movhi
 6040 0022 0023     		movs	r3, #0
 6041 0024 7B82     		strh	r3, [r7, #18]	@ movhi
2752:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
2753:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 6042              		.loc 1 2753 0
 6043 0026 FB68     		ldr	r3, [r7, #12]
 6044 0028 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6045 002a 9BB2     		uxth	r3, r3
 6046 002c 23F01003 		bic	r3, r3, #16
 6047 0030 9AB2     		uxth	r2, r3
 6048 0032 FB68     		ldr	r3, [r7, #12]
 6049 0034 1A84     		strh	r2, [r3, #32]	@ movhi
2754:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 6050              		.loc 1 2754 0
 6051 0036 FB68     		ldr	r3, [r7, #12]
 6052 0038 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 6053 003a BB82     		strh	r3, [r7, #20]	@ movhi
2755:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 6054              		.loc 1 2755 0
 6055 003c FB68     		ldr	r3, [r7, #12]
 6056 003e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6057 0040 FB82     		strh	r3, [r7, #22]	@ movhi
2756:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
 6058              		.loc 1 2756 0
 6059 0042 7B89     		ldrh	r3, [r7, #10]	@ movhi
 6060 0044 1B01     		lsls	r3, r3, #4
 6061 0046 7B82     		strh	r3, [r7, #18]	@ movhi
2757:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2758:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1
 6062              		.loc 1 2758 0
 6063 0048 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6064 004a 23F44073 		bic	r3, r3, #768
 6065 004e 1B05     		lsls	r3, r3, #20
 6066 0050 1B0D     		lsrs	r3, r3, #20
 6067 0052 BB82     		strh	r3, [r7, #20]	@ movhi
2759:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 6068              		.loc 1 2759 0
 6069 0054 FB88     		ldrh	r3, [r7, #6]	@ movhi
 6070 0056 1B03     		lsls	r3, r3, #12
 6071 0058 9AB2     		uxth	r2, r3
 6072 005a BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6073 005c 1343     		orrs	r3, r3, r2
 6074 005e BB82     		strh	r3, [r7, #20]	@ movhi
2760:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 6075              		.loc 1 2760 0
 6076 0060 3B89     		ldrh	r3, [r7, #8]	@ movhi
 6077 0062 1B02     		lsls	r3, r3, #8
 6078 0064 9AB2     		uxth	r2, r3
 6079 0066 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6080 0068 1343     		orrs	r3, r3, r2
 6081 006a BB82     		strh	r3, [r7, #20]	@ movhi
2761:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
2762:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 6082              		.loc 1 2762 0
 6083 006c FB68     		ldr	r3, [r7, #12]
 6084 006e 1C4A     		ldr	r2, .L189
 6085 0070 9342     		cmp	r3, r2
 6086 0072 13D0     		beq	.L186
 6087              		.loc 1 2762 0 is_stmt 0 discriminator 1
 6088 0074 FB68     		ldr	r3, [r7, #12]
 6089 0076 1B4A     		ldr	r2, .L189+4
 6090 0078 9342     		cmp	r3, r2
 6091 007a 0FD0     		beq	.L186
 6092              		.loc 1 2762 0 discriminator 2
 6093 007c FB68     		ldr	r3, [r7, #12]
 6094 007e B3F1804F 		cmp	r3, #1073741824
 6095 0082 0BD0     		beq	.L186
 6096              		.loc 1 2762 0 discriminator 3
 6097 0084 FB68     		ldr	r3, [r7, #12]
 6098 0086 184A     		ldr	r2, .L189+8
 6099 0088 9342     		cmp	r3, r2
 6100 008a 07D0     		beq	.L186
 6101              		.loc 1 2762 0 discriminator 4
 6102 008c FB68     		ldr	r3, [r7, #12]
 6103 008e 174A     		ldr	r2, .L189+12
 6104 0090 9342     		cmp	r3, r2
 6105 0092 03D0     		beq	.L186
2763:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 6106              		.loc 1 2763 0 is_stmt 1
 6107 0094 FB68     		ldr	r3, [r7, #12]
 6108 0096 164A     		ldr	r2, .L189+16
 6109 0098 9342     		cmp	r3, r2
 6110 009a 0BD1     		bne	.L187
 6111              	.L186:
2764:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2765:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC2E Bit */
2766:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 6112              		.loc 1 2766 0
 6113 009c FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6114 009e 23F02003 		bic	r3, r3, #32
 6115 00a2 FB82     		strh	r3, [r7, #22]	@ movhi
2767:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 6116              		.loc 1 2767 0
 6117 00a4 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 6118 00a6 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6119 00a8 1343     		orrs	r3, r3, r2
 6120 00aa 9BB2     		uxth	r3, r3
 6121 00ac 43F01003 		orr	r3, r3, #16
 6122 00b0 FB82     		strh	r3, [r7, #22]	@ movhi
 6123 00b2 0AE0     		b	.L188
 6124              	.L187:
2768:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2769:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
2770:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2771:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC2E Bit */
2772:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 6125              		.loc 1 2772 0
 6126 00b4 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6127 00b6 23F0A003 		bic	r3, r3, #160
 6128 00ba FB82     		strh	r3, [r7, #22]	@ movhi
2773:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 6129              		.loc 1 2773 0
 6130 00bc 7A89     		ldrh	r2, [r7, #10]	@ movhi
 6131 00be FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6132 00c0 1343     		orrs	r3, r3, r2
 6133 00c2 9BB2     		uxth	r3, r3
 6134 00c4 43F01003 		orr	r3, r3, #16
 6135 00c8 FB82     		strh	r3, [r7, #22]	@ movhi
 6136              	.L188:
2774:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2775:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
2776:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
2777:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 6137              		.loc 1 2777 0
 6138 00ca FB68     		ldr	r3, [r7, #12]
 6139 00cc BA8A     		ldrh	r2, [r7, #20]	@ movhi
 6140 00ce 1A83     		strh	r2, [r3, #24]	@ movhi
2778:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 6141              		.loc 1 2778 0
 6142 00d0 FB68     		ldr	r3, [r7, #12]
 6143 00d2 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 6144 00d4 1A84     		strh	r2, [r3, #32]	@ movhi
2779:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 6145              		.loc 1 2779 0
 6146 00d6 1C37     		adds	r7, r7, #28
 6147              		.cfi_def_cfa_offset 4
 6148 00d8 BD46     		mov	sp, r7
 6149              		.cfi_def_cfa_register 13
 6150              		@ sp needed
 6151 00da 5DF8047B 		ldr	r7, [sp], #4
 6152              		.cfi_restore 7
 6153              		.cfi_def_cfa_offset 0
 6154 00de 7047     		bx	lr
 6155              	.L190:
 6156              		.align	2
 6157              	.L189:
 6158 00e0 002C0140 		.word	1073818624
 6159 00e4 00340140 		.word	1073820672
 6160 00e8 00040040 		.word	1073742848
 6161 00ec 00080040 		.word	1073743872
 6162 00f0 000C0040 		.word	1073744896
 6163              		.cfi_endproc
 6164              	.LFE117:
 6166              		.section	.text.TI3_Config,"ax",%progbits
 6167              		.align	2
 6168              		.thumb
 6169              		.thumb_func
 6171              	TI3_Config:
 6172              	.LFB118:
2780:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2781:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2782:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configure the TI3 as Input.
2783:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2784:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2785:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2786:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2787:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2788:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2789:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2790:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
2791:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
2792:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
2793:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2794:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2795:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2796:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2797:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2798:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2799:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 6173              		.loc 1 2799 0
 6174              		.cfi_startproc
 6175              		@ args = 0, pretend = 0, frame = 24
 6176              		@ frame_needed = 1, uses_anonymous_args = 0
 6177              		@ link register save eliminated.
 6178 0000 80B4     		push	{r7}
 6179              		.cfi_def_cfa_offset 4
 6180              		.cfi_offset 7, -4
 6181 0002 87B0     		sub	sp, sp, #28
 6182              		.cfi_def_cfa_offset 32
 6183 0004 00AF     		add	r7, sp, #0
 6184              		.cfi_def_cfa_register 7
 6185 0006 F860     		str	r0, [r7, #12]
 6186 0008 0846     		mov	r0, r1
 6187 000a 1146     		mov	r1, r2
 6188 000c 1A46     		mov	r2, r3
 6189 000e 0346     		mov	r3, r0	@ movhi
 6190 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 6191 0012 0B46     		mov	r3, r1	@ movhi
 6192 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 6193 0016 1346     		mov	r3, r2	@ movhi
 6194 0018 FB80     		strh	r3, [r7, #6]	@ movhi
2800:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 6195              		.loc 1 2800 0
 6196 001a 0023     		movs	r3, #0
 6197 001c BB82     		strh	r3, [r7, #20]	@ movhi
 6198 001e 0023     		movs	r3, #0
 6199 0020 FB82     		strh	r3, [r7, #22]	@ movhi
 6200 0022 0023     		movs	r3, #0
 6201 0024 7B82     		strh	r3, [r7, #18]	@ movhi
2801:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
2802:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 6202              		.loc 1 2802 0
 6203 0026 FB68     		ldr	r3, [r7, #12]
 6204 0028 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6205 002a 9BB2     		uxth	r3, r3
 6206 002c 23F48073 		bic	r3, r3, #256
 6207 0030 9AB2     		uxth	r2, r3
 6208 0032 FB68     		ldr	r3, [r7, #12]
 6209 0034 1A84     		strh	r2, [r3, #32]	@ movhi
2803:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 6210              		.loc 1 2803 0
 6211 0036 FB68     		ldr	r3, [r7, #12]
 6212 0038 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 6213 003a BB82     		strh	r3, [r7, #20]	@ movhi
2804:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 6214              		.loc 1 2804 0
 6215 003c FB68     		ldr	r3, [r7, #12]
 6216 003e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6217 0040 FB82     		strh	r3, [r7, #22]	@ movhi
2805:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
 6218              		.loc 1 2805 0
 6219 0042 7B89     		ldrh	r3, [r7, #10]	@ movhi
 6220 0044 1B02     		lsls	r3, r3, #8
 6221 0046 7B82     		strh	r3, [r7, #18]	@ movhi
2806:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2807:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2
 6222              		.loc 1 2807 0
 6223 0048 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6224 004a 23F0F303 		bic	r3, r3, #243
 6225 004e BB82     		strh	r3, [r7, #20]	@ movhi
2808:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 6226              		.loc 1 2808 0
 6227 0050 FB88     		ldrh	r3, [r7, #6]	@ movhi
 6228 0052 1B01     		lsls	r3, r3, #4
 6229 0054 9AB2     		uxth	r2, r3
 6230 0056 3B89     		ldrh	r3, [r7, #8]	@ movhi
 6231 0058 1343     		orrs	r3, r3, r2
 6232 005a 9AB2     		uxth	r2, r3
 6233 005c BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6234 005e 1343     		orrs	r3, r3, r2
 6235 0060 BB82     		strh	r3, [r7, #20]	@ movhi
2809:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     
2810:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 6236              		.loc 1 2810 0
 6237 0062 FB68     		ldr	r3, [r7, #12]
 6238 0064 1C4A     		ldr	r2, .L195
 6239 0066 9342     		cmp	r3, r2
 6240 0068 13D0     		beq	.L192
 6241              		.loc 1 2810 0 is_stmt 0 discriminator 1
 6242 006a FB68     		ldr	r3, [r7, #12]
 6243 006c 1B4A     		ldr	r2, .L195+4
 6244 006e 9342     		cmp	r3, r2
 6245 0070 0FD0     		beq	.L192
 6246              		.loc 1 2810 0 discriminator 2
 6247 0072 FB68     		ldr	r3, [r7, #12]
 6248 0074 B3F1804F 		cmp	r3, #1073741824
 6249 0078 0BD0     		beq	.L192
 6250              		.loc 1 2810 0 discriminator 3
 6251 007a FB68     		ldr	r3, [r7, #12]
 6252 007c 184A     		ldr	r2, .L195+8
 6253 007e 9342     		cmp	r3, r2
 6254 0080 07D0     		beq	.L192
 6255              		.loc 1 2810 0 discriminator 4
 6256 0082 FB68     		ldr	r3, [r7, #12]
 6257 0084 174A     		ldr	r2, .L195+12
 6258 0086 9342     		cmp	r3, r2
 6259 0088 03D0     		beq	.L192
2811:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 6260              		.loc 1 2811 0 is_stmt 1
 6261 008a FB68     		ldr	r3, [r7, #12]
 6262 008c 164A     		ldr	r2, .L195+16
 6263 008e 9342     		cmp	r3, r2
 6264 0090 0BD1     		bne	.L193
 6265              	.L192:
2812:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2813:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC3E Bit */
2814:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
 6266              		.loc 1 2814 0
 6267 0092 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6268 0094 23F40073 		bic	r3, r3, #512
 6269 0098 FB82     		strh	r3, [r7, #22]	@ movhi
2815:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 6270              		.loc 1 2815 0
 6271 009a 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 6272 009c FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6273 009e 1343     		orrs	r3, r3, r2
 6274 00a0 9BB2     		uxth	r3, r3
 6275 00a2 43F48073 		orr	r3, r3, #256
 6276 00a6 FB82     		strh	r3, [r7, #22]	@ movhi
 6277 00a8 0AE0     		b	.L194
 6278              	.L193:
2816:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2817:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
2818:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2819:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC3E Bit */
2820:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 6279              		.loc 1 2820 0
 6280 00aa FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6281 00ac 23F42063 		bic	r3, r3, #2560
 6282 00b0 FB82     		strh	r3, [r7, #22]	@ movhi
2821:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 6283              		.loc 1 2821 0
 6284 00b2 7A89     		ldrh	r2, [r7, #10]	@ movhi
 6285 00b4 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6286 00b6 1343     		orrs	r3, r3, r2
 6287 00b8 9BB2     		uxth	r3, r3
 6288 00ba 43F48073 		orr	r3, r3, #256
 6289 00be FB82     		strh	r3, [r7, #22]	@ movhi
 6290              	.L194:
2822:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2823:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
2824:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
2825:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 6291              		.loc 1 2825 0
 6292 00c0 FB68     		ldr	r3, [r7, #12]
 6293 00c2 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 6294 00c4 9A83     		strh	r2, [r3, #28]	@ movhi
2826:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 6295              		.loc 1 2826 0
 6296 00c6 FB68     		ldr	r3, [r7, #12]
 6297 00c8 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 6298 00ca 1A84     		strh	r2, [r3, #32]	@ movhi
2827:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 6299              		.loc 1 2827 0
 6300 00cc 1C37     		adds	r7, r7, #28
 6301              		.cfi_def_cfa_offset 4
 6302 00ce BD46     		mov	sp, r7
 6303              		.cfi_def_cfa_register 13
 6304              		@ sp needed
 6305 00d0 5DF8047B 		ldr	r7, [sp], #4
 6306              		.cfi_restore 7
 6307              		.cfi_def_cfa_offset 0
 6308 00d4 7047     		bx	lr
 6309              	.L196:
 6310 00d6 00BF     		.align	2
 6311              	.L195:
 6312 00d8 002C0140 		.word	1073818624
 6313 00dc 00340140 		.word	1073820672
 6314 00e0 00040040 		.word	1073742848
 6315 00e4 00080040 		.word	1073743872
 6316 00e8 000C0040 		.word	1073744896
 6317              		.cfi_endproc
 6318              	.LFE118:
 6320              		.section	.text.TI4_Config,"ax",%progbits
 6321              		.align	2
 6322              		.thumb
 6323              		.thumb_func
 6325              	TI4_Config:
 6326              	.LFB119:
2828:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2829:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** /**
2830:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @brief  Configure the TI4 as Input.
2831:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2832:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2833:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2834:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2835:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2836:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2837:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2838:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
2839:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
2840:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
2841:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2842:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2843:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   * @retval None
2844:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   */
2845:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2846:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2847:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** {
 6327              		.loc 1 2847 0
 6328              		.cfi_startproc
 6329              		@ args = 0, pretend = 0, frame = 24
 6330              		@ frame_needed = 1, uses_anonymous_args = 0
 6331              		@ link register save eliminated.
 6332 0000 80B4     		push	{r7}
 6333              		.cfi_def_cfa_offset 4
 6334              		.cfi_offset 7, -4
 6335 0002 87B0     		sub	sp, sp, #28
 6336              		.cfi_def_cfa_offset 32
 6337 0004 00AF     		add	r7, sp, #0
 6338              		.cfi_def_cfa_register 7
 6339 0006 F860     		str	r0, [r7, #12]
 6340 0008 0846     		mov	r0, r1
 6341 000a 1146     		mov	r1, r2
 6342 000c 1A46     		mov	r2, r3
 6343 000e 0346     		mov	r3, r0	@ movhi
 6344 0010 7B81     		strh	r3, [r7, #10]	@ movhi
 6345 0012 0B46     		mov	r3, r1	@ movhi
 6346 0014 3B81     		strh	r3, [r7, #8]	@ movhi
 6347 0016 1346     		mov	r3, r2	@ movhi
 6348 0018 FB80     		strh	r3, [r7, #6]	@ movhi
2848:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 6349              		.loc 1 2848 0
 6350 001a 0023     		movs	r3, #0
 6351 001c BB82     		strh	r3, [r7, #20]	@ movhi
 6352 001e 0023     		movs	r3, #0
 6353 0020 FB82     		strh	r3, [r7, #22]	@ movhi
 6354 0022 0023     		movs	r3, #0
 6355 0024 7B82     		strh	r3, [r7, #18]	@ movhi
2849:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** 
2850:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****    /* Disable the Channel 4: Reset the CC4E Bit */
2851:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 6356              		.loc 1 2851 0
 6357 0026 FB68     		ldr	r3, [r7, #12]
 6358 0028 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6359 002a 9BB2     		uxth	r3, r3
 6360 002c 23F48053 		bic	r3, r3, #4096
 6361 0030 9AB2     		uxth	r2, r3
 6362 0032 FB68     		ldr	r3, [r7, #12]
 6363 0034 1A84     		strh	r2, [r3, #32]	@ movhi
2852:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 6364              		.loc 1 2852 0
 6365 0036 FB68     		ldr	r3, [r7, #12]
 6366 0038 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 6367 003a BB82     		strh	r3, [r7, #20]	@ movhi
2853:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 6368              		.loc 1 2853 0
 6369 003c FB68     		ldr	r3, [r7, #12]
 6370 003e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6371 0040 FB82     		strh	r3, [r7, #22]	@ movhi
2854:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
 6372              		.loc 1 2854 0
 6373 0042 7B89     		ldrh	r3, [r7, #10]	@ movhi
 6374 0044 1B03     		lsls	r3, r3, #12
 6375 0046 7B82     		strh	r3, [r7, #18]	@ movhi
2855:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2856:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_I
 6376              		.loc 1 2856 0
 6377 0048 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6378 004a 23F44073 		bic	r3, r3, #768
 6379 004e 1B05     		lsls	r3, r3, #20
 6380 0050 1B0D     		lsrs	r3, r3, #20
 6381 0052 BB82     		strh	r3, [r7, #20]	@ movhi
2857:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 6382              		.loc 1 2857 0
 6383 0054 3B89     		ldrh	r3, [r7, #8]	@ movhi
 6384 0056 1B02     		lsls	r3, r3, #8
 6385 0058 9AB2     		uxth	r2, r3
 6386 005a BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6387 005c 1343     		orrs	r3, r3, r2
 6388 005e BB82     		strh	r3, [r7, #20]	@ movhi
2858:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 6389              		.loc 1 2858 0
 6390 0060 FB88     		ldrh	r3, [r7, #6]	@ movhi
 6391 0062 1B03     		lsls	r3, r3, #12
 6392 0064 9AB2     		uxth	r2, r3
 6393 0066 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6394 0068 1343     		orrs	r3, r3, r2
 6395 006a BB82     		strh	r3, [r7, #20]	@ movhi
2859:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   
2860:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 6396              		.loc 1 2860 0
 6397 006c FB68     		ldr	r3, [r7, #12]
 6398 006e 1D4A     		ldr	r2, .L201
 6399 0070 9342     		cmp	r3, r2
 6400 0072 13D0     		beq	.L198
 6401              		.loc 1 2860 0 is_stmt 0 discriminator 1
 6402 0074 FB68     		ldr	r3, [r7, #12]
 6403 0076 1C4A     		ldr	r2, .L201+4
 6404 0078 9342     		cmp	r3, r2
 6405 007a 0FD0     		beq	.L198
 6406              		.loc 1 2860 0 discriminator 2
 6407 007c FB68     		ldr	r3, [r7, #12]
 6408 007e B3F1804F 		cmp	r3, #1073741824
 6409 0082 0BD0     		beq	.L198
 6410              		.loc 1 2860 0 discriminator 3
 6411 0084 FB68     		ldr	r3, [r7, #12]
 6412 0086 194A     		ldr	r2, .L201+8
 6413 0088 9342     		cmp	r3, r2
 6414 008a 07D0     		beq	.L198
 6415              		.loc 1 2860 0 discriminator 4
 6416 008c FB68     		ldr	r3, [r7, #12]
 6417 008e 184A     		ldr	r2, .L201+12
 6418 0090 9342     		cmp	r3, r2
 6419 0092 03D0     		beq	.L198
2861:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 6420              		.loc 1 2861 0 is_stmt 1
 6421 0094 FB68     		ldr	r3, [r7, #12]
 6422 0096 174A     		ldr	r2, .L201+16
 6423 0098 9342     		cmp	r3, r2
 6424 009a 0BD1     		bne	.L199
 6425              	.L198:
2862:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2863:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC4E Bit */
2864:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
 6426              		.loc 1 2864 0
 6427 009c FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6428 009e 23F40053 		bic	r3, r3, #8192
 6429 00a2 FB82     		strh	r3, [r7, #22]	@ movhi
2865:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 6430              		.loc 1 2865 0
 6431 00a4 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 6432 00a6 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6433 00a8 1343     		orrs	r3, r3, r2
 6434 00aa 9BB2     		uxth	r3, r3
 6435 00ac 43F48053 		orr	r3, r3, #4096
 6436 00b0 FB82     		strh	r3, [r7, #22]	@ movhi
 6437 00b2 0CE0     		b	.L200
 6438              	.L199:
2866:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2867:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   else
2868:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   {
2869:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC4E Bit */
2870:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 6439              		.loc 1 2870 0
 6440 00b4 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6441 00b6 23F40073 		bic	r3, r3, #512
 6442 00ba 5B04     		lsls	r3, r3, #17
 6443 00bc 5B0C     		lsrs	r3, r3, #17
 6444 00be FB82     		strh	r3, [r7, #22]	@ movhi
2871:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 6445              		.loc 1 2871 0
 6446 00c0 7A89     		ldrh	r2, [r7, #10]	@ movhi
 6447 00c2 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6448 00c4 1343     		orrs	r3, r3, r2
 6449 00c6 9BB2     		uxth	r3, r3
 6450 00c8 43F48053 		orr	r3, r3, #4096
 6451 00cc FB82     		strh	r3, [r7, #22]	@ movhi
 6452              	.L200:
2872:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   }
2873:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
2874:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 6453              		.loc 1 2874 0
 6454 00ce FB68     		ldr	r3, [r7, #12]
 6455 00d0 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 6456 00d2 9A83     		strh	r2, [r3, #28]	@ movhi
2875:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 6457              		.loc 1 2875 0
 6458 00d4 FB68     		ldr	r3, [r7, #12]
 6459 00d6 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 6460 00d8 1A84     		strh	r2, [r3, #32]	@ movhi
2876:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_tim.c **** }
 6461              		.loc 1 2876 0
 6462 00da 1C37     		adds	r7, r7, #28
 6463              		.cfi_def_cfa_offset 4
 6464 00dc BD46     		mov	sp, r7
 6465              		.cfi_def_cfa_register 13
 6466              		@ sp needed
 6467 00de 5DF8047B 		ldr	r7, [sp], #4
 6468              		.cfi_restore 7
 6469              		.cfi_def_cfa_offset 0
 6470 00e2 7047     		bx	lr
 6471              	.L202:
 6472              		.align	2
 6473              	.L201:
 6474 00e4 002C0140 		.word	1073818624
 6475 00e8 00340140 		.word	1073820672
 6476 00ec 00040040 		.word	1073742848
 6477 00f0 00080040 		.word	1073743872
 6478 00f4 000C0040 		.word	1073744896
 6479              		.cfi_endproc
 6480              	.LFE119:
 6482              		.text
 6483              	.Letext0:
 6484              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 6485              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 6486              		.file 4 "/home/virusv/TDSAST_IOT/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 6487              		.file 5 "/home/virusv/TDSAST_IOT/Libraries/inc/stm32f10x_tim.h"
 6488              		.file 6 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f10x_tim.c
     /tmp/cc6oMOae.s:19     .text.TIM_DeInit:0000000000000000 $t
     /tmp/cc6oMOae.s:24     .text.TIM_DeInit:0000000000000000 TIM_DeInit
     /tmp/cc6oMOae.s:303    .text.TIM_DeInit:00000000000001ec $d
     /tmp/cc6oMOae.s:323    .text.TIM_TimeBaseInit:0000000000000000 $t
     /tmp/cc6oMOae.s:328    .text.TIM_TimeBaseInit:0000000000000000 TIM_TimeBaseInit
     /tmp/cc6oMOae.s:477    .text.TIM_TimeBaseInit:00000000000000d0 $d
     /tmp/cc6oMOae.s:491    .text.TIM_OC1Init:0000000000000000 $t
     /tmp/cc6oMOae.s:496    .text.TIM_OC1Init:0000000000000000 TIM_OC1Init
     /tmp/cc6oMOae.s:666    .text.TIM_OC1Init:0000000000000104 $d
     /tmp/cc6oMOae.s:675    .text.TIM_OC2Init:0000000000000000 $t
     /tmp/cc6oMOae.s:680    .text.TIM_OC2Init:0000000000000000 TIM_OC2Init
     /tmp/cc6oMOae.s:849    .text.TIM_OC2Init:0000000000000108 $d
     /tmp/cc6oMOae.s:855    .text.TIM_OC3Init:0000000000000000 $t
     /tmp/cc6oMOae.s:860    .text.TIM_OC3Init:0000000000000000 TIM_OC3Init
     /tmp/cc6oMOae.s:1027   .text.TIM_OC3Init:0000000000000104 $d
     /tmp/cc6oMOae.s:1033   .text.TIM_OC4Init:0000000000000000 $t
     /tmp/cc6oMOae.s:1038   .text.TIM_OC4Init:0000000000000000 TIM_OC4Init
     /tmp/cc6oMOae.s:1171   .text.TIM_OC4Init:00000000000000c8 $d
     /tmp/cc6oMOae.s:1177   .text.TIM_ICInit:0000000000000000 $t
     /tmp/cc6oMOae.s:1182   .text.TIM_ICInit:0000000000000000 TIM_ICInit
     /tmp/cc6oMOae.s:5863   .text.TI1_Config:0000000000000000 TI1_Config
     /tmp/cc6oMOae.s:5139   .text.TIM_SetIC1Prescaler:0000000000000000 TIM_SetIC1Prescaler
     /tmp/cc6oMOae.s:6011   .text.TI2_Config:0000000000000000 TI2_Config
     /tmp/cc6oMOae.s:5192   .text.TIM_SetIC2Prescaler:0000000000000000 TIM_SetIC2Prescaler
     /tmp/cc6oMOae.s:6171   .text.TI3_Config:0000000000000000 TI3_Config
     /tmp/cc6oMOae.s:5247   .text.TIM_SetIC3Prescaler:0000000000000000 TIM_SetIC3Prescaler
     /tmp/cc6oMOae.s:6325   .text.TI4_Config:0000000000000000 TI4_Config
     /tmp/cc6oMOae.s:5300   .text.TIM_SetIC4Prescaler:0000000000000000 TIM_SetIC4Prescaler
     /tmp/cc6oMOae.s:1291   .text.TIM_PWMIConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:1296   .text.TIM_PWMIConfig:0000000000000000 TIM_PWMIConfig
     /tmp/cc6oMOae.s:1421   .text.TIM_BDTRConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:1426   .text.TIM_BDTRConfig:0000000000000000 TIM_BDTRConfig
     /tmp/cc6oMOae.s:1495   .text.TIM_TimeBaseStructInit:0000000000000000 $t
     /tmp/cc6oMOae.s:1500   .text.TIM_TimeBaseStructInit:0000000000000000 TIM_TimeBaseStructInit
     /tmp/cc6oMOae.s:1549   .text.TIM_OCStructInit:0000000000000000 $t
     /tmp/cc6oMOae.s:1554   .text.TIM_OCStructInit:0000000000000000 TIM_OCStructInit
     /tmp/cc6oMOae.s:1615   .text.TIM_ICStructInit:0000000000000000 $t
     /tmp/cc6oMOae.s:1620   .text.TIM_ICStructInit:0000000000000000 TIM_ICStructInit
     /tmp/cc6oMOae.s:1669   .text.TIM_BDTRStructInit:0000000000000000 $t
     /tmp/cc6oMOae.s:1674   .text.TIM_BDTRStructInit:0000000000000000 TIM_BDTRStructInit
     /tmp/cc6oMOae.s:1731   .text.TIM_Cmd:0000000000000000 $t
     /tmp/cc6oMOae.s:1736   .text.TIM_Cmd:0000000000000000 TIM_Cmd
     /tmp/cc6oMOae.s:1790   .text.TIM_CtrlPWMOutputs:0000000000000000 $t
     /tmp/cc6oMOae.s:1795   .text.TIM_CtrlPWMOutputs:0000000000000000 TIM_CtrlPWMOutputs
     /tmp/cc6oMOae.s:1850   .text.TIM_ITConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:1855   .text.TIM_ITConfig:0000000000000000 TIM_ITConfig
     /tmp/cc6oMOae.s:1915   .text.TIM_GenerateEvent:0000000000000000 $t
     /tmp/cc6oMOae.s:1920   .text.TIM_GenerateEvent:0000000000000000 TIM_GenerateEvent
     /tmp/cc6oMOae.s:1955   .text.TIM_DMAConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:1960   .text.TIM_DMAConfig:0000000000000000 TIM_DMAConfig
     /tmp/cc6oMOae.s:2000   .text.TIM_DMACmd:0000000000000000 $t
     /tmp/cc6oMOae.s:2005   .text.TIM_DMACmd:0000000000000000 TIM_DMACmd
     /tmp/cc6oMOae.s:2065   .text.TIM_InternalClockConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:2070   .text.TIM_InternalClockConfig:0000000000000000 TIM_InternalClockConfig
     /tmp/cc6oMOae.s:2107   .text.TIM_ITRxExternalClockConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:2112   .text.TIM_ITRxExternalClockConfig:0000000000000000 TIM_ITRxExternalClockConfig
     /tmp/cc6oMOae.s:2532   .text.TIM_SelectInputTrigger:0000000000000000 TIM_SelectInputTrigger
     /tmp/cc6oMOae.s:2153   .text.TIM_TIxExternalClockConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:2158   .text.TIM_TIxExternalClockConfig:0000000000000000 TIM_TIxExternalClockConfig
     /tmp/cc6oMOae.s:2227   .text.TIM_ETRClockMode1Config:0000000000000000 $t
     /tmp/cc6oMOae.s:2232   .text.TIM_ETRClockMode1Config:0000000000000000 TIM_ETRClockMode1Config
     /tmp/cc6oMOae.s:2359   .text.TIM_ETRConfig:0000000000000000 TIM_ETRConfig
     /tmp/cc6oMOae.s:2300   .text.TIM_ETRClockMode2Config:0000000000000000 $t
     /tmp/cc6oMOae.s:2305   .text.TIM_ETRClockMode2Config:0000000000000000 TIM_ETRClockMode2Config
     /tmp/cc6oMOae.s:2354   .text.TIM_ETRConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:2425   .text.TIM_PrescalerConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:2430   .text.TIM_PrescalerConfig:0000000000000000 TIM_PrescalerConfig
     /tmp/cc6oMOae.s:2471   .text.TIM_CounterModeConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:2476   .text.TIM_CounterModeConfig:0000000000000000 TIM_CounterModeConfig
     /tmp/cc6oMOae.s:2527   .text.TIM_SelectInputTrigger:0000000000000000 $t
     /tmp/cc6oMOae.s:2583   .text.TIM_EncoderInterfaceConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:2588   .text.TIM_EncoderInterfaceConfig:0000000000000000 TIM_EncoderInterfaceConfig
     /tmp/cc6oMOae.s:2692   .text.TIM_ForcedOC1Config:0000000000000000 $t
     /tmp/cc6oMOae.s:2697   .text.TIM_ForcedOC1Config:0000000000000000 TIM_ForcedOC1Config
     /tmp/cc6oMOae.s:2748   .text.TIM_ForcedOC2Config:0000000000000000 $t
     /tmp/cc6oMOae.s:2753   .text.TIM_ForcedOC2Config:0000000000000000 TIM_ForcedOC2Config
     /tmp/cc6oMOae.s:2806   .text.TIM_ForcedOC3Config:0000000000000000 $t
     /tmp/cc6oMOae.s:2811   .text.TIM_ForcedOC3Config:0000000000000000 TIM_ForcedOC3Config
     /tmp/cc6oMOae.s:2862   .text.TIM_ForcedOC4Config:0000000000000000 $t
     /tmp/cc6oMOae.s:2867   .text.TIM_ForcedOC4Config:0000000000000000 TIM_ForcedOC4Config
     /tmp/cc6oMOae.s:2920   .text.TIM_ARRPreloadConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:2925   .text.TIM_ARRPreloadConfig:0000000000000000 TIM_ARRPreloadConfig
     /tmp/cc6oMOae.s:2979   .text.TIM_SelectCOM:0000000000000000 $t
     /tmp/cc6oMOae.s:2984   .text.TIM_SelectCOM:0000000000000000 TIM_SelectCOM
     /tmp/cc6oMOae.s:3038   .text.TIM_SelectCCDMA:0000000000000000 $t
     /tmp/cc6oMOae.s:3043   .text.TIM_SelectCCDMA:0000000000000000 TIM_SelectCCDMA
     /tmp/cc6oMOae.s:3097   .text.TIM_CCPreloadControl:0000000000000000 $t
     /tmp/cc6oMOae.s:3102   .text.TIM_CCPreloadControl:0000000000000000 TIM_CCPreloadControl
     /tmp/cc6oMOae.s:3156   .text.TIM_OC1PreloadConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:3161   .text.TIM_OC1PreloadConfig:0000000000000000 TIM_OC1PreloadConfig
     /tmp/cc6oMOae.s:3212   .text.TIM_OC2PreloadConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:3217   .text.TIM_OC2PreloadConfig:0000000000000000 TIM_OC2PreloadConfig
     /tmp/cc6oMOae.s:3270   .text.TIM_OC3PreloadConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:3275   .text.TIM_OC3PreloadConfig:0000000000000000 TIM_OC3PreloadConfig
     /tmp/cc6oMOae.s:3326   .text.TIM_OC4PreloadConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:3331   .text.TIM_OC4PreloadConfig:0000000000000000 TIM_OC4PreloadConfig
     /tmp/cc6oMOae.s:3384   .text.TIM_OC1FastConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:3389   .text.TIM_OC1FastConfig:0000000000000000 TIM_OC1FastConfig
     /tmp/cc6oMOae.s:3440   .text.TIM_OC2FastConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:3445   .text.TIM_OC2FastConfig:0000000000000000 TIM_OC2FastConfig
     /tmp/cc6oMOae.s:3498   .text.TIM_OC3FastConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:3503   .text.TIM_OC3FastConfig:0000000000000000 TIM_OC3FastConfig
     /tmp/cc6oMOae.s:3554   .text.TIM_OC4FastConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:3559   .text.TIM_OC4FastConfig:0000000000000000 TIM_OC4FastConfig
     /tmp/cc6oMOae.s:3612   .text.TIM_ClearOC1Ref:0000000000000000 $t
     /tmp/cc6oMOae.s:3617   .text.TIM_ClearOC1Ref:0000000000000000 TIM_ClearOC1Ref
     /tmp/cc6oMOae.s:3668   .text.TIM_ClearOC2Ref:0000000000000000 $t
     /tmp/cc6oMOae.s:3673   .text.TIM_ClearOC2Ref:0000000000000000 TIM_ClearOC2Ref
     /tmp/cc6oMOae.s:3726   .text.TIM_ClearOC3Ref:0000000000000000 $t
     /tmp/cc6oMOae.s:3731   .text.TIM_ClearOC3Ref:0000000000000000 TIM_ClearOC3Ref
     /tmp/cc6oMOae.s:3782   .text.TIM_ClearOC4Ref:0000000000000000 $t
     /tmp/cc6oMOae.s:3787   .text.TIM_ClearOC4Ref:0000000000000000 TIM_ClearOC4Ref
     /tmp/cc6oMOae.s:3840   .text.TIM_OC1PolarityConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:3845   .text.TIM_OC1PolarityConfig:0000000000000000 TIM_OC1PolarityConfig
     /tmp/cc6oMOae.s:3896   .text.TIM_OC1NPolarityConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:3901   .text.TIM_OC1NPolarityConfig:0000000000000000 TIM_OC1NPolarityConfig
     /tmp/cc6oMOae.s:3952   .text.TIM_OC2PolarityConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:3957   .text.TIM_OC2PolarityConfig:0000000000000000 TIM_OC2PolarityConfig
     /tmp/cc6oMOae.s:4010   .text.TIM_OC2NPolarityConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:4015   .text.TIM_OC2NPolarityConfig:0000000000000000 TIM_OC2NPolarityConfig
     /tmp/cc6oMOae.s:4068   .text.TIM_OC3PolarityConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:4073   .text.TIM_OC3PolarityConfig:0000000000000000 TIM_OC3PolarityConfig
     /tmp/cc6oMOae.s:4126   .text.TIM_OC3NPolarityConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:4131   .text.TIM_OC3NPolarityConfig:0000000000000000 TIM_OC3NPolarityConfig
     /tmp/cc6oMOae.s:4184   .text.TIM_OC4PolarityConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:4189   .text.TIM_OC4PolarityConfig:0000000000000000 TIM_OC4PolarityConfig
     /tmp/cc6oMOae.s:4242   .text.TIM_CCxCmd:0000000000000000 $t
     /tmp/cc6oMOae.s:4247   .text.TIM_CCxCmd:0000000000000000 TIM_CCxCmd
     /tmp/cc6oMOae.s:4311   .text.TIM_CCxNCmd:0000000000000000 $t
     /tmp/cc6oMOae.s:4316   .text.TIM_CCxNCmd:0000000000000000 TIM_CCxNCmd
     /tmp/cc6oMOae.s:4380   .text.TIM_SelectOCxM:0000000000000000 $t
     /tmp/cc6oMOae.s:4385   .text.TIM_SelectOCxM:0000000000000000 TIM_SelectOCxM
     /tmp/cc6oMOae.s:4505   .text.TIM_UpdateDisableConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:4510   .text.TIM_UpdateDisableConfig:0000000000000000 TIM_UpdateDisableConfig
     /tmp/cc6oMOae.s:4564   .text.TIM_UpdateRequestConfig:0000000000000000 $t
     /tmp/cc6oMOae.s:4569   .text.TIM_UpdateRequestConfig:0000000000000000 TIM_UpdateRequestConfig
     /tmp/cc6oMOae.s:4623   .text.TIM_SelectHallSensor:0000000000000000 $t
     /tmp/cc6oMOae.s:4628   .text.TIM_SelectHallSensor:0000000000000000 TIM_SelectHallSensor
     /tmp/cc6oMOae.s:4682   .text.TIM_SelectOnePulseMode:0000000000000000 $t
     /tmp/cc6oMOae.s:4687   .text.TIM_SelectOnePulseMode:0000000000000000 TIM_SelectOnePulseMode
     /tmp/cc6oMOae.s:4735   .text.TIM_SelectOutputTrigger:0000000000000000 $t
     /tmp/cc6oMOae.s:4740   .text.TIM_SelectOutputTrigger:0000000000000000 TIM_SelectOutputTrigger
     /tmp/cc6oMOae.s:4788   .text.TIM_SelectSlaveMode:0000000000000000 $t
     /tmp/cc6oMOae.s:4793   .text.TIM_SelectSlaveMode:0000000000000000 TIM_SelectSlaveMode
     /tmp/cc6oMOae.s:4841   .text.TIM_SelectMasterSlaveMode:0000000000000000 $t
     /tmp/cc6oMOae.s:4846   .text.TIM_SelectMasterSlaveMode:0000000000000000 TIM_SelectMasterSlaveMode
     /tmp/cc6oMOae.s:4894   .text.TIM_SetCounter:0000000000000000 $t
     /tmp/cc6oMOae.s:4899   .text.TIM_SetCounter:0000000000000000 TIM_SetCounter
     /tmp/cc6oMOae.s:4934   .text.TIM_SetAutoreload:0000000000000000 $t
     /tmp/cc6oMOae.s:4939   .text.TIM_SetAutoreload:0000000000000000 TIM_SetAutoreload
     /tmp/cc6oMOae.s:4974   .text.TIM_SetCompare1:0000000000000000 $t
     /tmp/cc6oMOae.s:4979   .text.TIM_SetCompare1:0000000000000000 TIM_SetCompare1
     /tmp/cc6oMOae.s:5014   .text.TIM_SetCompare2:0000000000000000 $t
     /tmp/cc6oMOae.s:5019   .text.TIM_SetCompare2:0000000000000000 TIM_SetCompare2
     /tmp/cc6oMOae.s:5054   .text.TIM_SetCompare3:0000000000000000 $t
     /tmp/cc6oMOae.s:5059   .text.TIM_SetCompare3:0000000000000000 TIM_SetCompare3
     /tmp/cc6oMOae.s:5094   .text.TIM_SetCompare4:0000000000000000 $t
     /tmp/cc6oMOae.s:5099   .text.TIM_SetCompare4:0000000000000000 TIM_SetCompare4
     /tmp/cc6oMOae.s:5134   .text.TIM_SetIC1Prescaler:0000000000000000 $t
     /tmp/cc6oMOae.s:5187   .text.TIM_SetIC2Prescaler:0000000000000000 $t
     /tmp/cc6oMOae.s:5242   .text.TIM_SetIC3Prescaler:0000000000000000 $t
     /tmp/cc6oMOae.s:5295   .text.TIM_SetIC4Prescaler:0000000000000000 $t
     /tmp/cc6oMOae.s:5350   .text.TIM_SetClockDivision:0000000000000000 $t
     /tmp/cc6oMOae.s:5355   .text.TIM_SetClockDivision:0000000000000000 TIM_SetClockDivision
     /tmp/cc6oMOae.s:5403   .text.TIM_GetCapture1:0000000000000000 $t
     /tmp/cc6oMOae.s:5408   .text.TIM_GetCapture1:0000000000000000 TIM_GetCapture1
     /tmp/cc6oMOae.s:5442   .text.TIM_GetCapture2:0000000000000000 $t
     /tmp/cc6oMOae.s:5447   .text.TIM_GetCapture2:0000000000000000 TIM_GetCapture2
     /tmp/cc6oMOae.s:5481   .text.TIM_GetCapture3:0000000000000000 $t
     /tmp/cc6oMOae.s:5486   .text.TIM_GetCapture3:0000000000000000 TIM_GetCapture3
     /tmp/cc6oMOae.s:5520   .text.TIM_GetCapture4:0000000000000000 $t
     /tmp/cc6oMOae.s:5525   .text.TIM_GetCapture4:0000000000000000 TIM_GetCapture4
     /tmp/cc6oMOae.s:5559   .text.TIM_GetCounter:0000000000000000 $t
     /tmp/cc6oMOae.s:5564   .text.TIM_GetCounter:0000000000000000 TIM_GetCounter
     /tmp/cc6oMOae.s:5598   .text.TIM_GetPrescaler:0000000000000000 $t
     /tmp/cc6oMOae.s:5603   .text.TIM_GetPrescaler:0000000000000000 TIM_GetPrescaler
     /tmp/cc6oMOae.s:5637   .text.TIM_GetFlagStatus:0000000000000000 $t
     /tmp/cc6oMOae.s:5642   .text.TIM_GetFlagStatus:0000000000000000 TIM_GetFlagStatus
     /tmp/cc6oMOae.s:5697   .text.TIM_ClearFlag:0000000000000000 $t
     /tmp/cc6oMOae.s:5702   .text.TIM_ClearFlag:0000000000000000 TIM_ClearFlag
     /tmp/cc6oMOae.s:5739   .text.TIM_GetITStatus:0000000000000000 $t
     /tmp/cc6oMOae.s:5744   .text.TIM_GetITStatus:0000000000000000 TIM_GetITStatus
     /tmp/cc6oMOae.s:5817   .text.TIM_ClearITPendingBit:0000000000000000 $t
     /tmp/cc6oMOae.s:5822   .text.TIM_ClearITPendingBit:0000000000000000 TIM_ClearITPendingBit
     /tmp/cc6oMOae.s:5859   .text.TI1_Config:0000000000000000 $t
     /tmp/cc6oMOae.s:5998   .text.TI1_Config:00000000000000cc $d
     /tmp/cc6oMOae.s:6007   .text.TI2_Config:0000000000000000 $t
     /tmp/cc6oMOae.s:6158   .text.TI2_Config:00000000000000e0 $d
     /tmp/cc6oMOae.s:6167   .text.TI3_Config:0000000000000000 $t
     /tmp/cc6oMOae.s:6312   .text.TI3_Config:00000000000000d8 $d
     /tmp/cc6oMOae.s:6321   .text.TI4_Config:0000000000000000 $t
     /tmp/cc6oMOae.s:6474   .text.TI4_Config:00000000000000e4 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
