mkdir -p /home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/scripts/../../verif/sim/vivado
mkdir -p /home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/scripts/../../verif/sim/vivado/test_dram_dma_axi_mstr
cd /home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/scripts/../../verif/sim/vivado/test_dram_dma_axi_mstr && xsc /home/centos/src/project_data/aws-fpga/hdk/common/software/src/test_null.c /home/centos/src/project_data/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c /home/centos/src/project_data/aws-fpga/hdk/common/software/src/fpga_pci_sv.c /home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/scripts/../../software/runtime/test_dram_dma_common.c --additional_option "-I/home/centos/src/project_data/aws-fpga/sdk/userspace/include" --additional_option "-I/home/centos/src/project_data/aws-fpga/sdk/userspace/utils" --additional_option "-I/home/centos/src/project_data/aws-fpga/hdk/common/software/include" --additional_option "-I/home/centos/src/project_data/aws-fpga/hdk/common/software/src" --additional_option "-I/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/scripts/../../software/runtime"  --additional_option "-DVIVADO_SIM" --additional_option "-DSV_TEST" --additional_option "-DDMA_TEST"
Multi-threading is on. Using 14 slave threads.
Running compilation flow
Done compilation
Running command : /opt/Xilinx/Vivado/2018.2.op2258646/lib/lnx64.o/../../tps/lnx64/gcc-6.2.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/sim/vivado/test_dram_dma_axi_mstr/dpi.so" "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/sim/vivado/test_dram_dma_axi_mstr/xsim.dir/work/xsc/test_dram_dma_common.lnx64.o" "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/sim/vivado/test_dram_dma_axi_mstr/xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/sim/vivado/test_dram_dma_axi_mstr/xsim.dir/work/xsc/test_null.lnx64.o" "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/sim/vivado/test_dram_dma_axi_mstr/xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o"   -I/home/centos/src/project_data/aws-fpga/sdk/userspace/include -I/home/centos/src/project_data/aws-fpga/sdk/userspace/utils -I/home/centos/src/project_data/aws-fpga/hdk/common/software/include -I/home/centos/src/project_data/aws-fpga/hdk/common/software/src -I/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/scripts/../../software/runtime -DVIVADO_SIM -DSV_TEST -DDMA_TEST   -L/opt/Xilinx/Vivado/2018.2.op2258646/lib/lnx64.o -lrdi_simulator_kernel  -lrdi_xsim_systemc  -B/opt/Xilinx/Vivado/2018.2.op2258646/lib/lnx64.o/../../tps/lnx64/gcc-6.2.0/bin/../../binutils-2.26/bin/  > /dev/null 2>&1
Done linking: "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/sim/vivado/test_dram_dma_axi_mstr/dpi.so"
cd /home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/scripts/../../verif/sim/vivado/test_dram_dma_axi_mstr && xvlog --sv -m64 --define DMA_TEST  --initfile /opt/Xilinx/Vivado/2018.2.op2258646/data/xsim/ip/xsim_ip.ini --work xil_defaultlib --relax -f /home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/scripts/top.vivado.f
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2018.2.op2258646/data/xsim/ip/xsim_ip.ini".
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2018.2.op2258646/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_core_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/ip_top/ddr4_core_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_wtr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_wtr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ref.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ref
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_rd_wr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_rd_wr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_periodic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_periodic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_fi_xor
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_buf
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv:135]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_cmd_mux_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_cmd_mux_ap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_mux_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_a.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_act_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_act_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_wr_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui_wr_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_rd_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui_rd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_ar_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ar_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_aw_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_aw_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_b_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_b_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_cmd_translator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_incr_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_r_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_r_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_w_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_w_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_wrap_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_a_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_a_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axic_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axic_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_latch_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_latch_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_latch_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_latch_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_command_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_command_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator_sel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_comparator_sel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator_sel_static.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_r_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_r_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_w_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_w_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4_cal_riu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4_mem_intfc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4_mem_intfc
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_3_ddr4_assert.vh:938]
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_3_ddr4_assert.vh:939]
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_3_ddr4_assert.vh:940]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_microblaze_mcs
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:342]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1537]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1584]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/axi_bfm_defines.svh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-2167] variable awready_cnt must explicitly be declared as automatic or static [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1079]
WARNING: [VRFC 10-2167] variable wready_cnt must explicitly be declared as automatic or static [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1118]
WARNING: [VRFC 10-2167] variable wready_nonzero_wait must explicitly be declared as automatic or static [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1119]
WARNING: [VRFC 10-2167] variable arready_cnt must explicitly be declared as automatic or static [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1182]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2458] undeclared symbol ocl_sh_bvalid, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga.sv:619]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/tests/test_dram_dma_axi_mstr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dram_dma_axi_mstr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/sim/axi_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/sim/dest_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dest_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/sim/src_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module src_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/sim/axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/sim/axi_register_slice_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice_light
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_14_axic_fifo
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_14_fifo_gen
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_14_axic_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_14_axic_reg_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_14_ndeep_srl
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_14_axi_data_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_addr_arbiter_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_addr_arbiter
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_addr_decoder
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_arbiter_resp
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_crossbar_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_crossbar
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_decerr_slave
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_si_transactor
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_splitter
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_wdata_mux
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_wdata_router
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_16_axi_crossbar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_xbar_0/sim/cl_axi_interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s00_regslice_0/sim/cl_axi_interconnect_s00_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_s00_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s01_regslice_0/sim/cl_axi_interconnect_s01_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_s01_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m00_regslice_0/sim/cl_axi_interconnect_m00_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_m00_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m01_regslice_0/sim/cl_axi_interconnect_m01_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_m01_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m02_regslice_0/sim/cl_axi_interconnect_m02_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_m02_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m03_regslice_0/sim/cl_axi_interconnect_m03_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_m03_regslice_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/sim/cl_axi_interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect
INFO: [VRFC 10-311] analyzing module cl_axi_interconnect_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1QBJ6U2
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_10IMR9A
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_APDUS2
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_JAYOMU
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_QICM5G
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_GSTXQ8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_tdm_sample
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_srl_rtl
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_axic_register_slice
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_multi_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_middle_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_source_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_dest_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_single_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_axic_reg_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_clock_converter_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_axic_sync_clock_converter
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_axic_sample_cycle_ratio
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_lite_async
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_axi_clock_converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/fifo_generator_v13_2_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/fifo_generator_v13_2_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2rw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/lib/flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lib_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/mgt_gen_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_gen_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/ccf_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/mgt_acc_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_acc_axl
INFO: [VRFC 10-2458] undeclared symbol axl_rql_wr, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/mgt_acc_axl.sv:137]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/flop_ccf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_ccf
INFO: [VRFC 10-2458] undeclared symbol vld, assumed default net type wire [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/flop_ccf.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_ddr
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv:797]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/axil_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_dram_dma_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/mem_scrb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_scrb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_tst_scrb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_tst_scrb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_tst.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_tst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_int_tst.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_int_tst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_dram_dma_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_dma_pcis_slv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_dma_pcis_slv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_pcim_mstr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_pcim_mstr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_ila.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_ila
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_ila.sv:109]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_vio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_vio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_int_slv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_int_slv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_ocl_slv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_ocl_slv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_sda_slv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_sda_slv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_dram_dma_axi_mstr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-311] analyzing module cl_dram_dma_axi_mstr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_dram_dma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_dram_dma
cd /home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/scripts/../../verif/sim/vivado/test_dram_dma_axi_mstr && xelab -m64 --initfile /opt/Xilinx/Vivado/2018.2.op2258646/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_clock_converter_v2_1_14 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_2_1 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test_dram_dma_axi_mstr 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2018.2.op2258646/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2.op2258646/bin/unwrapped/lnx64.o/xelab --initfile /opt/Xilinx/Vivado/2018.2.op2258646/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_clock_converter_v2_1_14 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_2_1 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test_dram_dma_axi_mstr 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_awid [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:356]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_bid [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:378]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_arid [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:384]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_rid [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:398]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port pc_axi_wid [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:457]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port pc_axi_wid [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:543]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port pc_axi_wid [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:629]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port S01_AXI_arid [/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_dma_pcis_slv.sv:372]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port S01_AXI_awid [/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_dma_pcis_slv.sv:384]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port S01_AXI_bid [/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_dma_pcis_slv.sv:393]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port S01_AXI_rid [/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_dma_pcis_slv.sv:398]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port addra [/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_dram_dma_axi_mstr.sv:588]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port addrb [/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/design/cl_dram_dma_axi_mstr.sv:594]
WARNING: [VRFC 10-1635] non-void function is_ddr_ready called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:616]
WARNING: [VRFC 10-727] function is_ddr_ready has no return value assignment [/home/centos/src/project_data/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:615]
WARNING: [VRFC 10-727] function write_cfg_info_to_file has no return value assignment [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:259]
WARNING: [VRFC 10-727] function write_bdr_ld_data_to_file has no return value assignment [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:264]
WARNING: [VRFC 10-727] function write_bdr_ld_raw_data_to_file has no return value assignment [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:350]
WARNING: [VRFC 10-1635] non-void function write_cfg_info_to_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:376]
WARNING: [VRFC 10-1635] non-void function write_bdr_ld_data_to_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:387]
WARNING: [VRFC 10-1635] non-void function device_bdr_ld called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:393]
WARNING: [VRFC 10-727] function ddr_bdr_ld has no return value assignment [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:354]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:402]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:403]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:404]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:405]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:406]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:407]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:408]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:409]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:410]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:411]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:412]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:413]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:414]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:415]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:416]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:417]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:418]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:419]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:423]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:424]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:425]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:426]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:427]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:428]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:429]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:430]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:431]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:432]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:433]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:434]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:435]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:436]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:437]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:438]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:439]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:440]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:444]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:445]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:446]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:447]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:448]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:449]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:450]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:451]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:452]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:453]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:454]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:455]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:456]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:457]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:458]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:459]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:460]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:461]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:465]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:466]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:467]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:468]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:469]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:470]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:471]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:472]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:473]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:474]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:475]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:476]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:477]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:478]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:479]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:480]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:481]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:482]
WARNING: [VRFC 10-727] function device_bdr_ld has no return value assignment [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:396]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2527]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2685]
WARNING: [VRFC 10-597] element index 7 into dq_temp is out of bounds [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1571]
WARNING: [VRFC 10-597] element index 7 into dq_temp is out of bounds [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1573]
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1753 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2527, File /home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2685, File /home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=952)
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.StateTable
Compiling module xil_defaultlib.ddr4_model(CONFIGURED_DQ_BITS=4,...
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_register_slice
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_sync_stag...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module xil_defaultlib.axi_clock_converter_v2_1_14_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.ddr4_v2_2_3_infrastructure(CLKIN...
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.IOBUFE3_default
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=12,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(T...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(T...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_core_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_core_phy
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_group(ABITS=17,AL...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_act_rank(tFAW=16,...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_act_timer(tFAW=16...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_a
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_wtr
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_rd_wr(tRTW=11)
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_c_default
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_p
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_cmd_mux_ap(ABITS=...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_mux_p(ABITS=1...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_mc_odt(ODTWR=16'...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ctl(ABITS=17,CKEB...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_cmd_mux_c
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ref(LR_WIDTH=1,S_...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_periodic
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_dec_fix(TCQ=0...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_buf(TCQ=0.1)
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_merge_enc(TCQ...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_fi_xor(TCQ=0....
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_gen_default
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc(TCQ=0.1,ADDR_...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc(ABITS=17,CKEBITS=...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_cmd(TCQ=100.0,ADD...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_wr_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_rd_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui(TCQ=100.0,ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_debug_microblaze...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_cplx_data(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_cplx(DBYTES=9,AB...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_mc_odt(ODTWR=16'...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_addr_decode(MEMO...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_config_rom(MEM0=...
Compiling module xil_defaultlib.ddr4_v2_2_3_chipscope_xsdb_slave...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=9,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_3_bram_tdp(INIT=2304'b...
Compiling module xil_defaultlib.ddr4_v2_2_3_cfg_mem_mod(SIZE=368...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_xsdb_bram(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal(ABITS=17,CKEBITS...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_rd_en(RL=32'b010...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_read(DBYTES=9,RL...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_write(DBYTES=9,D...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_pi(DBYTES=9,DBYT...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_top(ABITS=17,COL...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110000001111010...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100010000111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1000011101111000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100010001000100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001111100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001011110...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_core_microblaze_mcs
Compiling module xil_defaultlib.ddr4_core_ddr4_cal_riu
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=32,MA...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=20,MA...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=32,TC...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,TCQ...
Compiling module xil_defaultlib.ddr4_core_ddr4_mem_intfc(ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_command_fifo(C_FAMIL...
Compiling module xil_defaultlib.ddr4_v2_2_3_a_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_w_upsizer(C_S_AXI_DA...
Compiling module xil_defaultlib.ddr4_v2_2_3_a_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_r_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_upsizer(C_AXI_ID...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wr_cmd_fsm
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_aw_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_w_channel(C_DATA...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=16,...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_b_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_fsm(C_MC_RD_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ar_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=513...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=19,...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_r_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_arbiter(C_MC...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi(C_S_AXI_ID_WIDTH...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_write(C_NUM...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_read(C_NUM_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg_bank(C_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_top(C_S_AXI...
Compiling module xil_defaultlib.ddr4_core_ddr4_default
Compiling module xil_defaultlib.ddr4_core
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.axi_bus_t
Compiling module xil_defaultlib.cfg_bus_t
Compiling module xil_defaultlib.scrb_bus_t
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.cl_axi_interconnect_m00_regslice...
Compiling module xil_defaultlib.m00_couplers_imp_1QBJ6U2
Compiling module xil_defaultlib.cl_axi_interconnect_m01_regslice...
Compiling module xil_defaultlib.m01_couplers_imp_10IMR9A
Compiling module xil_defaultlib.cl_axi_interconnect_m02_regslice...
Compiling module xil_defaultlib.m02_couplers_imp_APDUS2
Compiling module xil_defaultlib.cl_axi_interconnect_m03_regslice...
Compiling module xil_defaultlib.m03_couplers_imp_JAYOMU
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.cl_axi_interconnect_s00_regslice...
Compiling module xil_defaultlib.s00_couplers_imp_QICM5G
Compiling module xil_defaultlib.cl_axi_interconnect_s01_regslice...
Compiling module xil_defaultlib.s01_couplers_imp_GSTXQ8
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_splitter
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_wdata_route...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_addr_decode...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_addr_arbite...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_decerr_slav...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_crossbar(C_...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.cl_axi_interconnect_xbar_0
Compiling module xil_defaultlib.cl_axi_interconnect_axi_intercon...
Compiling module xil_defaultlib.cl_axi_interconnect
Compiling module xil_defaultlib.lib_pipe(WIDTH=66,STAGES=4)
Compiling module xil_defaultlib.lib_pipe(WIDTH=33,STAGES=4)
Compiling module xil_defaultlib.lib_pipe(WIDTH=69,STAGES=4)
Compiling module xil_defaultlib.mem_scrb(ID_WIDTH=6,USER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=3276...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=32...
Compiling module xil_defaultlib.bram_2rw(WIDTH=128,ADDR_WIDTH=8,...
Compiling module xil_defaultlib.flop_fifo(WIDTH=92,DEPTH=4)
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=3077...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=30...
Compiling module xil_defaultlib.bram_2rw(WIDTH=601,ADDR_WIDTH=9,...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=2662...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=26...
Compiling module xil_defaultlib.bram_2rw(WIDTH=520,ADDR_WIDTH=9,...
Compiling module xpm.xpm_memory_base(WRITE_DATA_WIDTH...
Compiling module xpm.xpm_memory_tdpram(WRITE_DATA_WID...
Compiling module xil_defaultlib.bram_2rw(WIDTH=64,ADDR_WIDTH=5,D...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=16...
Compiling module xil_defaultlib.bram_2rw(WIDTH=512,ADDR_WIDTH=5,...
Compiling module xil_defaultlib.cl_tst_default
Compiling module xil_defaultlib.cl_tst_scrb(SCRB_MAX_ADDR=64'b01...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_srl_r...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.src_register_slice
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.dest_register_slice
Compiling module xil_defaultlib.cl_dma_pcis_slv(NO_SCRB_INST=0)
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=5120...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.bram_2rw(WIDTH=512,ADDR_WIDTH=31...
Compiling module xil_defaultlib.sha1_w_mem
Compiling module xil_defaultlib.garbled_core
Compiling module xil_defaultlib.garbler_and
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.cl_dram_dma_axi_mstr
Compiling module xil_defaultlib.cl_pcim_mstr
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.cl_ocl_slv
Compiling module xil_defaultlib.lib_pipe(WIDTH=42,STAGES=8)
Compiling module xil_defaultlib.lib_pipe(WIDTH=41,STAGES=8)
Compiling module xil_defaultlib.sync
Compiling module xil_defaultlib.sync(WIDTH=2)
Compiling module xil_defaultlib.ccf_ctl(ADDR_WIDTH=1)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=42)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=32)
Compiling module xil_defaultlib.sync(WIDTH=8)
Compiling module xil_defaultlib.ddr4_core_phy_2
Compiling module xil_defaultlib.ddr4_v2_2_3_mc(ABITS=17,CKEBITS=...
Compiling module unisims_ver.FDR_2
Compiling module unisims_ver.FDS_2
Compiling module unisims_ver.FD_2
Compiling module unisims_ver.FDE_2
Compiling module xil_defaultlib.microblaze_mcs_2
Compiling module xil_defaultlib.ddr4_core_microblaze_mcs_2
Compiling module xil_defaultlib.ddr4_core_ddr4_cal_riu_2
Compiling module xil_defaultlib.ddr4_core_ddr4_mem_intfc(ADDR_WI...
Compiling module xil_defaultlib.ddr4_core_ddr4_default_2
Compiling module xil_defaultlib.ddr4_core_2
Compiling module xil_defaultlib.mgt_gen_axl
Compiling module xil_defaultlib.mgt_acc_axl(ADDR_WIDTH=32)
Compiling module xil_defaultlib.sync(WIDTH=5)
Compiling module xil_defaultlib.sync(WIDTH=34)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=27)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=9)
Compiling module xil_defaultlib.sh_ddr_default
Compiling module xil_defaultlib.lib_pipe(WIDTH=32,STAGES=4)
Compiling module xil_defaultlib.cl_int_tst
Compiling module xil_defaultlib.cl_int_slv
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8192...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=81...
Compiling module xil_defaultlib.bram_2rw(ADDR_WIDTH=8,DEPTH=256)
Compiling module xil_defaultlib.axil_slave
Compiling module xil_defaultlib.cl_sda_slv
Compiling module xil_defaultlib.cl_dram_dma
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.test_dram_dma_axi_mstr
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Built simulation snapshot tb

****** Webtalk v2018.2_AR71275_op (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/sim/vivado/test_dram_dma_axi_mstr/xsim.dir/tb/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 26 16:10:54 2019...
cd /home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/scripts/../../verif/sim/vivado/test_dram_dma_axi_mstr && xsim -R -log test_dram_dma_axi_mstr.log  -tclbatch /home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/scripts/waves.tcl tb

****** xsim v2018.2_AR71275_op (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/scripts/waves.tcl} -runall
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: [Simtcl 6-25] Warning: Both '-runall' and '-tclbatch' were specified. The '-runall' was ignored
source /home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave -recursive /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/BRAM_INST/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 5120000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/BRAM_INST/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 5120000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/BRAM_INST/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 5120000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/BRAM_INST/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 5120000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/BRAM_INST/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 5120000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/BRAM_INST/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 5120000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/BRAM_INST/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 5120000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/BRAM_INST/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 5120000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 307712 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/mem" to the wave window because it has 266240 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Common 17-14] Message 'Wavedata 42-489' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/chan was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/dst_addr was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/cl_addr was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/len was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/dop was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/int_handler/int_handler was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/int_handler/int_num was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/host_memory_putc/addr was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/host_memory_putc/data was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/host_memory_getc/host_memory_getc was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/host_memory_getc/addr was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/send_rdbuf_to_c/send_rdbuf_to_c was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/chan was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/dst_addr was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/cl_addr was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/len was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/dop was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/chan was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/dst_addr was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/cl_addr was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/len was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/dop was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/chan was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/dst_addr was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/cl_addr was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/len was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/dop was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/chan was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/dst_addr was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/cl_addr was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/len was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/card/fpga/sh/dma_cl_to_buffer/dop was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/int_handler/int_handler was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/int_handler/int_num was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/host_memory_putc/addr was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/host_memory_putc/data was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/host_memory_getc/host_memory_getc was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/host_memory_getc/addr was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
WARNING: Simulation object /tb/send_rdbuf_to_c/send_rdbuf_to_c was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of automatic variables in Verilog/VHDL subprogram.
add_wave: Time (s): cpu = 00:03:22 ; elapsed = 00:03:34 . Memory (MB): peak = 4303.375 ; gain = 2816.000 ; free physical = 10978 ; free virtual = 61638
## run 200 us 
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Value is 
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_C.CL_TST.WRITE_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_C.CL_TST.WRITE_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_C.CL_TST.READ_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_C.CL_TST.READ_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_C.CL_TST.RD_TRK_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16276  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_C.CL_TST.RD_TRK_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16276  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_C.CL_TST.RD_TRK_MD_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16285  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_C.CL_TST.RD_TRK_MD_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16285  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_C.CL_TST.RD_ADDR_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16297  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_C.CL_TST.RD_ADDR_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16297  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_C.CL_TST.RD_DAT_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_C.CL_TST.RD_DAT_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_C.CL_TST.RD_EXP_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_C.CL_TST.RD_EXP_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_A.CL_TST.WRITE_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_A.CL_TST.WRITE_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_A.CL_TST.READ_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_A.CL_TST.READ_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_A.CL_TST.RD_TRK_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16276  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_A.CL_TST.RD_TRK_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16276  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_A.CL_TST.RD_TRK_MD_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16285  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_A.CL_TST.RD_TRK_MD_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16285  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_A.CL_TST.RD_ADDR_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16297  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_A.CL_TST.RD_ADDR_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16297  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_A.CL_TST.RD_DAT_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_A.CL_TST.RD_DAT_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_A.CL_TST.RD_EXP_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_A.CL_TST.RD_EXP_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_B.CL_TST.WRITE_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_B.CL_TST.WRITE_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_B.CL_TST.READ_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_B.CL_TST.READ_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_B.CL_TST.RD_TRK_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16276  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_B.CL_TST.RD_TRK_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16276  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_B.CL_TST.RD_TRK_MD_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16285  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_B.CL_TST.RD_TRK_MD_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16285  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_B.CL_TST.RD_ADDR_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16297  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_B.CL_TST.RD_ADDR_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16297  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_B.CL_TST.RD_DAT_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_B.CL_TST.RD_DAT_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_B.CL_TST.RD_EXP_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_B.CL_TST.RD_EXP_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_D.CL_TST.WRITE_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_D.CL_TST.WRITE_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_D.CL_TST.READ_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_D.CL_TST.READ_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_D.CL_TST.RD_TRK_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16276  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_D.CL_TST.RD_TRK_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16276  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_D.CL_TST.RD_TRK_MD_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16285  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_D.CL_TST.RD_TRK_MD_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16285  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_D.CL_TST.RD_ADDR_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16297  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_D.CL_TST.RD_ADDR_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16297  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_D.CL_TST.RD_DAT_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_D.CL_TST.RD_DAT_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_D.CL_TST.RD_EXP_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DMA_PCIS_SLV.CL_TST_DDR_D.CL_TST.RD_EXP_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_DRAM_DMA_AXI_MSTR.BRAM_INST.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/BRAM_INST/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_20843  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_DRAM_DMA_AXI_MSTR.BRAM_INST.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/BRAM_INST/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_20843  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (5120000), WRITE_DATA_WIDTH_A (512), and ADDR_WIDTH_A (31) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. tb.card.fpga.CL.CL_DRAM_DMA_AXI_MSTR.BRAM_INST.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/BRAM_INST/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_20843  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (5120000), READ_DATA_WIDTH_A (512), and ADDR_WIDTH_A (31) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. tb.card.fpga.CL.CL_DRAM_DMA_AXI_MSTR.BRAM_INST.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/BRAM_INST/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_20843  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-18] MEMORY_SIZE (5120000), WRITE_DATA_WIDTH_B (512), and ADDR_WIDTH_B (31) together imply that the addressable range exceeds the memory size for this configuration which uses port B write operations. tb.card.fpga.CL.CL_DRAM_DMA_AXI_MSTR.BRAM_INST.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/BRAM_INST/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_20843  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (5120000), READ_DATA_WIDTH_B (512), and ADDR_WIDTH_B (31) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. tb.card.fpga.CL.CL_DRAM_DMA_AXI_MSTR.BRAM_INST.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/BRAM_INST/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_20843  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_PCIM_MSTR.CL_TST_PCI.WRITE_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_PCIM_MSTR.CL_TST_PCI.WRITE_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_PCIM_MSTR.CL_TST_PCI.READ_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_PCIM_MSTR.CL_TST_PCI.READ_INST_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16206  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_PCIM_MSTR.CL_TST_PCI.RD_TRK_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16276  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_PCIM_MSTR.CL_TST_PCI.RD_TRK_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16276  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_PCIM_MSTR.CL_TST_PCI.RD_TRK_MD_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16285  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_PCIM_MSTR.CL_TST_PCI.RD_TRK_MD_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16285  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_PCIM_MSTR.CL_TST_PCI.RD_ADDR_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16297  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_PCIM_MSTR.CL_TST_PCI.RD_ADDR_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16297  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_PCIM_MSTR.CL_TST_PCI.RD_DAT_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_DAT_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_PCIM_MSTR.CL_TST_PCI.RD_DAT_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_DAT_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_PCIM_MSTR.CL_TST_PCI.RD_EXP_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_EXP_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_PCIM_MSTR.CL_TST_PCI.RD_EXP_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/RD_EXP_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_16306  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.card.fpga.CL.CL_SDA_SLV.AXIL_SLAVE.AXIL_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_SDA_SLV/AXIL_SLAVE/AXIL_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_52922  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb.card.fpga.CL.CL_SDA_SLV.AXIL_SLAVE.AXIL_RAM.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /tb/card/fpga/CL/CL_SDA_SLV/AXIL_SLAVE/AXIL_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_52922  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25956044
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25956044
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25956044
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25956044
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25956044
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25956044
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25956044
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25956044
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25956044
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26075996
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26075996
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26075996
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26075996
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26075996
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26075996
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26075996
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26075996
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26075996
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27058936
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27058936
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27058936
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27058936
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27058936
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27058936
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27058936
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27058936
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27058936
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27062268
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27062268
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27062268
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27062268
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27062268
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27062268
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27062268
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27062268
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27062268
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27065600
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27065600
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27065600
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27065600
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27065600
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27065600
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27065600
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27065600
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27065600
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27178888
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27178888
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27178888
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27178888
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27178888
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27178888
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27178888
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27178888
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27178888
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27182220
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27182220
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27182220
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27182220
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27182220
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27182220
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27182220
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27182220
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27182220
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27185552
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27185552
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27185552
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27185552
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27185552
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27185552
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27185552
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27185552
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27185552
[            33468000] : Initializing buffers 
----------------
state:   0 counter :       7107
 monitor is wr data: 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
 monitor bram_addra_wr : 0xxxxxxxxx
 monitor is read data: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 : Gbr_input[0] adress: 0x00000000 
 : Gbr_input[1] adress: 0x00000000 
 : Gbr_input[2] adress: 0x00000000 
 : Gbr_input[3] adress: 0x00000000 
 : Gbr_input[4] adress: 0x00000000 
 : Gbr_input[5] adress: 0x00000000 
 : Gbr_input[6] adress: 0x00000000 
 : Gbr_input[7] adress: 0x00000000 
 : Gbr_input[8] adress: 0x00000000 
 : Gbr_input[9] adress: 0x00000000 
 : Gbr_input[10] adress: 0x00000000 
 : Gbr_input[11] adress: 0x00000000 
 : Gbr_input[12] adress: 0x00000000 
 : Gbr_input[13] adress: 0x00000000 
 : Gbr_input[14] adress: 0x00000000 
 : Gbr_input[15] adress: 0x00000000 
 : bram_read adress: 0x00000000 
 : bram read data: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
 : enable_bits: 0x         0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
 : axi_mstr_states : 0x0 
 : Ga ns: 0x00000000000000000000 
 : Ga 0: 0x00000000000000000000 
 : Ga 1: 0x00000000000000000000 
 : Ga 2: 0x00000000000000000000 
 : Ga 3: 0x00000000000000000000 
 : Ga 4: 0x00000000000000000000 
 : Ga 5: 0x00000000000000000000 
 : Ga 6: 0x00000000000000000000 
 : Ga 7: 0x00000000000000000000 
 : Gb 0: 0x00000000000000000000 
 : Gb 1: 0x00000000000000000000 
 : Gb 2: 0x00000000000000000000 
 : Gb 3: 0x00000000000000000000 
 : Gb 4: 0x00000000000000000000 
 : Gb 5: 0x00000000000000000000 
 : Gb 6: 0x00000000000000000000 
 : Gb 7: 0x00000000000000000000 
 : Gc_xor 0: 0x00000000000000000000 
 : Gc_xor 1: 0x00000000000000000000 
 : Gc_xor 2: 0x00000000000000000000 
 : Gc_xor 3: 0x00000000000000000000 
 : Gc 0: 0x00000000000000000000 
 : Gc 1: 0x00000000000000000000 
 : Gc 2: 0x00000000000000000000 
 : Gc 3: 0x00000000000000000000 
 : toSend01: 0x00000000000000000000 
 : toSend10: 0x00000000000000000000 
 : toSend11: 0x00000000000000000000 
 : Ga: 0x00000000000000000000 
 : Gb: 0x00000000000000000000 
 : Gc: 0x00000000000000000000 
 : toSend01: 0x00000000000000000000 
 : toSend10: 0x00000000000000000000 
 : toSend11: 0x00000000000000000000 
state:   0 counter :       7108
state:   0 counter :       7109
state:   0 counter :       7110
state:   0 counter :       7111
state:   0 counter :       7112
state:   0 counter :       7113
state:   0 counter :       7114
state:   0 counter :       7115
state:   0 counter :       7116
state:   0 counter :       7117
state:   0 counter :       7118
state:   0 counter :       7119
[            33518000] : starting H2C DMA channels 
[            33518000] : Setting DDRA Command Registers 
state:   0 counter :       7120
state:   0 counter :       7121
state:   0 counter :       7122
state:   0 counter :       7123
state:   0 counter :       7124
state:   0 counter :       7125
state:   0 counter :       7126
state:   0 counter :       7127
state:   0 counter :       7128
state:   0 counter :       7129
state:   0 counter :       7130
state:   0 counter :       7131
state:   0 counter :       7132
state:   0 counter :       7133
state:   0 counter :       7134
state:   0 counter :       7135
state:   0 counter :       7136
state:   0 counter :       7137
state:   0 counter :       7138
state:   0 counter :       7139
state:   0 counter :       7140
state:   0 counter :       7141
state:   0 counter :       7142
state:   0 counter :       7143
state:   0 counter :       7144
state:   0 counter :       7145
state:   0 counter :       7146
state:   0 counter :       7147
state:   0 counter :       7148
state:   0 counter :       7149
state:   0 counter :       7150
state:   0 counter :       7151
state:   0 counter :       7152
state:   0 counter :       7153
state:   0 counter :       7154
state:   0 counter :       7155
state:   0 counter :       7156
state:   0 counter :       7157
state:   0 counter :       7158
state:   0 counter :       7159
state:   0 counter :       7160
state:   0 counter :       7161
state:   0 counter :       7162
state:   0 counter :       7163
state:   0 counter :       7164
state:   0 counter :       7165
state:   0 counter :       7166
state:   0 counter :       7167
state:   0 counter :       7168
state:   0 counter :       7169
state:   0 counter :       7170
state:   0 counter :       7171
state:   0 counter :       7172
state:   0 counter :       7173
state:   0 counter :       7174
state:   0 counter :       7175
state:   0 counter :       7176
state:   0 counter :       7177
state:   0 counter :       7178
state:   0 counter :       7179
state:   0 counter :       7180
state:   0 counter :       7181
state:   0 counter :       7182
state:   0 counter :       7183
state:   0 counter :       7184
state:   0 counter :       7185
state:   0 counter :       7186
state:   0 counter :       7187
state:   0 counter :       7188
state:   0 counter :       7189
state:   0 counter :       7190
state:   0 counter :       7191
state:   0 counter :       7192
state:   0 counter :       7193
state:   0 counter :       7194
state:   0 counter :       7195
state:   0 counter :       7196
state:   0 counter :       7197
state:   0 counter :       7198
state:   0 counter :       7199
state:   0 counter :       7200
state:   0 counter :       7201
state:   0 counter :       7202
state:   0 counter :       7203
state:   0 counter :       7204
state:   0 counter :       7205
state:   0 counter :       7206
state:   0 counter :       7207
state:   0 counter :       7208
state:   0 counter :       7209
state:   0 counter :       7210
state:   0 counter :       7211
state:   0 counter :       7212
state:   0 counter :       7213
state:   0 counter :       7214
state:   0 counter :       7215
state:   0 counter :       7216
state:   0 counter :       7217
state:   0 counter :       7218
state:   0 counter :       7219
state:   0 counter :       7220
state:   0 counter :       7221
state:   0 counter :       7222
state:   0 counter :       7223
state:   0 counter :       7224
state:   0 counter :       7225
state:   0 counter :       7226
state:   0 counter :       7227
state:   0 counter :       7228
state:   0 counter :       7229
state:   0 counter :       7230
state:   0 counter :       7231
state:   0 counter :       7232
state:   0 counter :       7233
state:   0 counter :       7234
state:   0 counter :       7235
state:   0 counter :       7236
state:   0 counter :       7237
state:   0 counter :       7238
state:   0 counter :       7239
state:   0 counter :       7240
state:   0 counter :       7241
state:   0 counter :       7242
state:   0 counter :       7243
state:   0 counter :       7244
state:   0 counter :       7245
state:   0 counter :       7246
state:   0 counter :       7247
state:   0 counter :       7248
state:   0 counter :       7249
 : Gbr_input[0] adress: 0x00002056 
state:   0 counter :       7250
state:   0 counter :       7251
state:   0 counter :       7252
state:   0 counter :       7253
state:   0 counter :       7254
state:   0 counter :       7255
state:   0 counter :       7256
state:   0 counter :       7257
state:   0 counter :       7258
state:   0 counter :       7259
state:   0 counter :       7260
state:   0 counter :       7261
state:   0 counter :       7262
state:   0 counter :       7263
state:   0 counter :       7264
 : Gbr_input[1] adress: 0x00002066 
state:   0 counter :       7265
state:   0 counter :       7266
state:   0 counter :       7267
state:   0 counter :       7268
state:   0 counter :       7269
state:   0 counter :       7270
state:   0 counter :       7271
state:   0 counter :       7272
state:   0 counter :       7273
state:   0 counter :       7274
state:   0 counter :       7275
state:   0 counter :       7276
state:   0 counter :       7277
state:   0 counter :       7278
state:   0 counter :       7279
state:   0 counter :       7280
state:   0 counter :       7281
state:   0 counter :       7282
state:   0 counter :       7283
state:   0 counter :       7284
state:   0 counter :       7285
state:   0 counter :       7286
state:   0 counter :       7287
state:   0 counter :       7288
state:   0 counter :       7289
state:   0 counter :       7290
state:   0 counter :       7291
state:   0 counter :       7292
state:   0 counter :       7293
state:   0 counter :       7294
state:   0 counter :       7295
state:   0 counter :       7296
state:   0 counter :       7297
state:   0 counter :       7298
state:   0 counter :       7299
state:   0 counter :       7300
state:   0 counter :       7301
state:   0 counter :       7302
state:   0 counter :       7303
state:   0 counter :       7304
state:   0 counter :       7305
state:   0 counter :       7306
state:   0 counter :       7307
state:   0 counter :       7308
state:   0 counter :       7309
state:   0 counter :       7310
state:   0 counter :       7311
state:   0 counter :       7312
state:   0 counter :       7313
state:   0 counter :       7314
state:   0 counter :       7315
state:   0 counter :       7316
state:   0 counter :       7317
state:   0 counter :       7318
state:   0 counter :       7319
state:   0 counter :       7320
state:   0 counter :       7321
state:   0 counter :       7322
state:   0 counter :       7323
state:   0 counter :       7324
state:   0 counter :       7325
state:   0 counter :       7326
state:   0 counter :       7327
state:   0 counter :       7328
state:   0 counter :       7329
state:   0 counter :       7330
state:   0 counter :       7331
state:   0 counter :       7332
state:   0 counter :       7333
state:   0 counter :       7334
state:   0 counter :       7335
state:   0 counter :       7336
state:   0 counter :       7337
state:   0 counter :       7338
state:   0 counter :       7339
 : Gbr_input[2] adress: 0x00002056 
state:   0 counter :       7340
state:   0 counter :       7341
state:   0 counter :       7342
state:   0 counter :       7343
state:   0 counter :       7344
state:   0 counter :       7345
state:   0 counter :       7346
state:   0 counter :       7347
state:   0 counter :       7348
state:   0 counter :       7349
state:   0 counter :       7350
state:   0 counter :       7351
state:   0 counter :       7352
state:   0 counter :       7353
state:   0 counter :       7354
 : Gbr_input[3] adress: 0x00002066 
state:   0 counter :       7355
state:   0 counter :       7356
state:   0 counter :       7357
state:   0 counter :       7358
state:   0 counter :       7359
state:   0 counter :       7360
state:   0 counter :       7361
state:   0 counter :       7362
state:   0 counter :       7363
state:   0 counter :       7364
state:   0 counter :       7365
state:   0 counter :       7366
state:   0 counter :       7367
state:   0 counter :       7368
state:   0 counter :       7369
state:   0 counter :       7370
state:   0 counter :       7371
state:   0 counter :       7372
state:   0 counter :       7373
state:   0 counter :       7374
state:   0 counter :       7375
state:   0 counter :       7376
state:   0 counter :       7377
state:   0 counter :       7378
state:   0 counter :       7379
state:   0 counter :       7380
state:   0 counter :       7381
state:   0 counter :       7382
state:   0 counter :       7383
state:   0 counter :       7384
state:   0 counter :       7385
state:   0 counter :       7386
state:   0 counter :       7387
state:   0 counter :       7388
state:   0 counter :       7389
state:   0 counter :       7390
state:   0 counter :       7391
state:   0 counter :       7392
state:   0 counter :       7393
state:   0 counter :       7394
state:   0 counter :       7395
state:   0 counter :       7396
state:   0 counter :       7397
state:   0 counter :       7398
state:   0 counter :       7399
state:   0 counter :       7400
state:   0 counter :       7401
state:   0 counter :       7402
state:   0 counter :       7403
state:   0 counter :       7404
state:   0 counter :       7405
state:   0 counter :       7406
state:   0 counter :       7407
state:   0 counter :       7408
state:   0 counter :       7409
state:   0 counter :       7410
state:   0 counter :       7411
state:   0 counter :       7412
state:   0 counter :       7413
state:   0 counter :       7414
state:   0 counter :       7415
state:   0 counter :       7416
state:   0 counter :       7417
state:   0 counter :       7418
state:   0 counter :       7419
state:   0 counter :       7420
state:   0 counter :       7421
state:   0 counter :       7422
state:   0 counter :       7423
state:   0 counter :       7424
state:   0 counter :       7425
state:   0 counter :       7426
state:   0 counter :       7427
state:   0 counter :       7428
state:   0 counter :       7429
 : Gbr_input[4] adress: 0x00002056 
state:   0 counter :       7430
state:   0 counter :       7431
state:   0 counter :       7432
state:   0 counter :       7433
state:   0 counter :       7434
state:   0 counter :       7435
state:   0 counter :       7436
state:   0 counter :       7437
state:   0 counter :       7438
state:   0 counter :       7439
state:   0 counter :       7440
state:   0 counter :       7441
state:   0 counter :       7442
state:   0 counter :       7443
state:   0 counter :       7444
 : Gbr_input[5] adress: 0x00002066 
state:   0 counter :       7445
state:   0 counter :       7446
state:   0 counter :       7447
state:   0 counter :       7448
state:   0 counter :       7449
state:   0 counter :       7450
state:   0 counter :       7451
state:   0 counter :       7452
state:   0 counter :       7453
state:   0 counter :       7454
state:   0 counter :       7455
state:   0 counter :       7456
state:   0 counter :       7457
state:   0 counter :       7458
state:   0 counter :       7459
state:   0 counter :       7460
state:   0 counter :       7461
state:   0 counter :       7462
state:   0 counter :       7463
state:   0 counter :       7464
state:   0 counter :       7465
state:   0 counter :       7466
state:   0 counter :       7467
state:   0 counter :       7468
state:   0 counter :       7469
state:   0 counter :       7470
state:   0 counter :       7471
state:   0 counter :       7472
state:   0 counter :       7473
state:   0 counter :       7474
state:   0 counter :       7475
state:   0 counter :       7476
state:   0 counter :       7477
state:   0 counter :       7478
state:   0 counter :       7479
state:   0 counter :       7480
state:   0 counter :       7481
state:   0 counter :       7482
state:   0 counter :       7483
state:   0 counter :       7484
state:   0 counter :       7485
state:   0 counter :       7486
state:   0 counter :       7487
state:   0 counter :       7488
state:   0 counter :       7489
state:   0 counter :       7490
state:   0 counter :       7491
state:   0 counter :       7492
state:   0 counter :       7493
state:   0 counter :       7494
state:   0 counter :       7495
state:   0 counter :       7496
state:   0 counter :       7497
state:   0 counter :       7498
state:   0 counter :       7499
state:   0 counter :       7500
state:   0 counter :       7501
state:   0 counter :       7502
state:   0 counter :       7503
state:   0 counter :       7504
state:   0 counter :       7505
state:   0 counter :       7506
state:   0 counter :       7507
state:   0 counter :       7508
state:   0 counter :       7509
state:   0 counter :       7510
state:   0 counter :       7511
state:   0 counter :       7512
state:   0 counter :       7513
state:   0 counter :       7514
state:   0 counter :       7515
state:   0 counter :       7516
state:   0 counter :       7517
state:   0 counter :       7518
state:   0 counter :       7519
 : Gbr_input[6] adress: 0x00002056 
state:   0 counter :       7520
state:   0 counter :       7521
state:   0 counter :       7522
state:   0 counter :       7523
state:   0 counter :       7524
state:   0 counter :       7525
state:   0 counter :       7526
state:   0 counter :       7527
state:   0 counter :       7528
state:   0 counter :       7529
state:   0 counter :       7530
state:   0 counter :       7531
state:   0 counter :       7532
state:   0 counter :       7533
state:   0 counter :       7534
 : Gbr_input[7] adress: 0x00002066 
state:   0 counter :       7535
state:   0 counter :       7536
state:   0 counter :       7537
state:   0 counter :       7538
state:   0 counter :       7539
state:   0 counter :       7540
state:   0 counter :       7541
state:   0 counter :       7542
state:   0 counter :       7543
state:   0 counter :       7544
state:   0 counter :       7545
state:   0 counter :       7546
state:   0 counter :       7547
state:   0 counter :       7548
state:   0 counter :       7549
state:   0 counter :       7550
state:   0 counter :       7551
state:   0 counter :       7552
state:   0 counter :       7553
state:   0 counter :       7554
state:   0 counter :       7555
state:   0 counter :       7556
state:   0 counter :       7557
state:   0 counter :       7558
state:   0 counter :       7559
state:   0 counter :       7560
state:   0 counter :       7561
state:   0 counter :       7562
state:   0 counter :       7563
state:   0 counter :       7564
state:   0 counter :       7565
state:   0 counter :       7566
state:   0 counter :       7567
state:   0 counter :       7568
state:   0 counter :       7569
state:   0 counter :       7570
state:   0 counter :       7571
state:   0 counter :       7572
state:   0 counter :       7573
state:   0 counter :       7574
state:   0 counter :       7575
state:   0 counter :       7576
state:   0 counter :       7577
state:   0 counter :       7578
state:   0 counter :       7579
state:   0 counter :       7580
state:   0 counter :       7581
state:   0 counter :       7582
state:   0 counter :       7583
state:   0 counter :       7584
state:   0 counter :       7585
state:   0 counter :       7586
state:   0 counter :       7587
state:   0 counter :       7588
state:   0 counter :       7589
state:   0 counter :       7590
state:   0 counter :       7591
state:   0 counter :       7592
state:   0 counter :       7593
state:   0 counter :       7594
state:   0 counter :       7595
state:   0 counter :       7596
state:   0 counter :       7597
state:   0 counter :       7598
state:   0 counter :       7599
state:   0 counter :       7600
state:   0 counter :       7601
state:   0 counter :       7602
state:   0 counter :       7603
state:   0 counter :       7604
state:   0 counter :       7605
state:   0 counter :       7606
state:   0 counter :       7607
state:   0 counter :       7608
state:   0 counter :       7609
 : Gbr_input[8] adress: 0x00002006 
state:   0 counter :       7610
state:   0 counter :       7611
state:   0 counter :       7612
state:   0 counter :       7613
state:   0 counter :       7614
state:   0 counter :       7615
state:   0 counter :       7616
state:   0 counter :       7617
state:   0 counter :       7618
state:   0 counter :       7619
state:   0 counter :       7620
state:   0 counter :       7621
state:   0 counter :       7622
state:   0 counter :       7623
state:   0 counter :       7624
 : Gbr_input[9] adress: 0x00002066 
state:   0 counter :       7625
state:   0 counter :       7626
state:   0 counter :       7627
state:   0 counter :       7628
state:   0 counter :       7629
state:   0 counter :       7630
state:   0 counter :       7631
state:   0 counter :       7632
state:   0 counter :       7633
state:   0 counter :       7634
state:   0 counter :       7635
state:   0 counter :       7636
state:   0 counter :       7637
state:   0 counter :       7638
state:   0 counter :       7639
state:   0 counter :       7640
state:   0 counter :       7641
state:   0 counter :       7642
state:   0 counter :       7643
state:   0 counter :       7644
state:   0 counter :       7645
state:   0 counter :       7646
state:   0 counter :       7647
state:   0 counter :       7648
state:   0 counter :       7649
state:   0 counter :       7650
state:   0 counter :       7651
state:   0 counter :       7652
state:   0 counter :       7653
state:   0 counter :       7654
 : Gbr_input[10] adress: 0x00002016 
state:   0 counter :       7655
state:   0 counter :       7656
state:   0 counter :       7657
state:   0 counter :       7658
state:   0 counter :       7659
state:   0 counter :       7660
state:   0 counter :       7661
state:   0 counter :       7662
state:   0 counter :       7663
state:   0 counter :       7664
state:   0 counter :       7665
state:   0 counter :       7666
state:   0 counter :       7667
state:   0 counter :       7668
state:   0 counter :       7669
 : Gbr_input[11] adress: 0x00002066 
state:   0 counter :       7670
state:   0 counter :       7671
state:   0 counter :       7672
state:   0 counter :       7673
state:   0 counter :       7674
state:   0 counter :       7675
state:   0 counter :       7676
state:   0 counter :       7677
state:   0 counter :       7678
state:   0 counter :       7679
state:   0 counter :       7680
state:   0 counter :       7681
state:   0 counter :       7682
state:   0 counter :       7683
state:   0 counter :       7684
state:   0 counter :       7685
state:   0 counter :       7686
state:   0 counter :       7687
state:   0 counter :       7688
state:   0 counter :       7689
state:   0 counter :       7690
state:   0 counter :       7691
state:   0 counter :       7692
state:   0 counter :       7693
state:   0 counter :       7694
state:   0 counter :       7695
state:   0 counter :       7696
state:   0 counter :       7697
state:   0 counter :       7698
state:   0 counter :       7699
 : Gbr_input[12] adress: 0x00002026 
state:   0 counter :       7700
state:   0 counter :       7701
state:   0 counter :       7702
state:   0 counter :       7703
state:   0 counter :       7704
state:   0 counter :       7705
state:   0 counter :       7706
state:   0 counter :       7707
state:   0 counter :       7708
state:   0 counter :       7709
state:   0 counter :       7710
state:   0 counter :       7711
state:   0 counter :       7712
state:   0 counter :       7713
state:   0 counter :       7714
 : Gbr_input[13] adress: 0x00002066 
state:   0 counter :       7715
state:   0 counter :       7716
state:   0 counter :       7717
state:   0 counter :       7718
state:   0 counter :       7719
state:   0 counter :       7720
state:   0 counter :       7721
state:   0 counter :       7722
state:   0 counter :       7723
state:   0 counter :       7724
state:   0 counter :       7725
state:   0 counter :       7726
state:   0 counter :       7727
state:   0 counter :       7728
state:   0 counter :       7729
state:   0 counter :       7730
state:   0 counter :       7731
state:   0 counter :       7732
state:   0 counter :       7733
state:   0 counter :       7734
state:   0 counter :       7735
state:   0 counter :       7736
state:   0 counter :       7737
state:   0 counter :       7738
state:   0 counter :       7739
state:   0 counter :       7740
state:   0 counter :       7741
state:   0 counter :       7742
state:   0 counter :       7743
state:   0 counter :       7744
 : Gbr_input[14] adress: 0x00002036 
state:   0 counter :       7745
state:   0 counter :       7746
state:   0 counter :       7747
state:   0 counter :       7748
state:   0 counter :       7749
state:   0 counter :       7750
state:   0 counter :       7751
state:   0 counter :       7752
state:   0 counter :       7753
state:   0 counter :       7754
state:   0 counter :       7755
state:   0 counter :       7756
state:   0 counter :       7757
state:   0 counter :       7758
state:   0 counter :       7759
 : Gbr_input[15] adress: 0x00002066 
state:   0 counter :       7760
state:   0 counter :       7761
state:   0 counter :       7762
state:   0 counter :       7763
state:   0 counter :       7764
state:   0 counter :       7765
state:   0 counter :       7766
state:   0 counter :       7767
state:   0 counter :       7768
state:   0 counter :       7769
state:   0 counter :       7770
state:   0 counter :       7771
state:   0 counter :       7772
state:   0 counter :       7773
state:   0 counter :       7774
state:   0 counter :       7775
state:   0 counter :       7776
state:   0 counter :       7777
state:   0 counter :       7778
state:   0 counter :       7779
state:   0 counter :       7780
state:   0 counter :       7781
state:   0 counter :       7782
state:   0 counter :       7783
state:   0 counter :       7784
state:   0 counter :       7785
state:   0 counter :       7786
state:   0 counter :       7787
state:   0 counter :       7788
state:   0 counter :       7789
 : enable_bits: 0x       255 
state:   1 counter :       7790
state:   2 counter :       7791
state:   3 counter :       7792
state:   3 counter :       7793
 : axi_mstr_states : 0x4 
state:   3 counter :       7794
 : axi_mstr_states : 0x5 
state:   3 counter :       7795
state:   3 counter :       7796
state:   3 counter :       7797
state:   3 counter :       7798
state:   3 counter :       7799
state:   3 counter :       7800
state:   3 counter :       7801
state:   3 counter :       7802
state:   3 counter :       7803
state:   3 counter :       7804
state:   3 counter :       7805
state:   3 counter :       7806
state:   3 counter :       7807
state:   3 counter :       7808
state:   3 counter :       7809
[            36278000] : Waiting for core command to complete.  
state:   3 counter :       7810
state:   3 counter :       7811
state:   3 counter :       7812
state:   3 counter :       7813
state:   3 counter :       7814
state:   3 counter :       7815
state:   3 counter :       7816
state:   3 counter :       7817
state:   3 counter :       7818
state:   3 counter :       7819
state:   3 counter :       7820
state:   3 counter :       7821
state:   3 counter :       7822
state:   3 counter :       7823
state:   3 counter :       7824
state:   3 counter :       7825
state:   3 counter :       7826
state:   3 counter :       7827
state:   3 counter :       7828
state:   3 counter :       7829
state:   3 counter :       7830
state:   3 counter :       7831
state:   3 counter :       7832
state:   3 counter :       7833
state:   3 counter :       7834
state:   3 counter :       7835
state:   3 counter :       7836
state:   3 counter :       7837
state:   3 counter :       7838
state:   3 counter :       7839
state:   3 counter :       7840
state:   3 counter :       7841
state:   3 counter :       7842
state:   3 counter :       7843
state:   3 counter :       7844
state:   3 counter :       7845
state:   3 counter :       7846
state:   3 counter :       7847
state:   3 counter :       7848
state:   3 counter :       7849
state:   3 counter :       7850
state:   3 counter :       7851
state:   3 counter :       7852
state:   3 counter :       7853
state:   3 counter :       7854
state:   3 counter :       7855
state:   3 counter :       7856
state:   3 counter :       7857
state:   3 counter :       7858
state:   3 counter :       7859
state:   3 counter :       7860
state:   3 counter :       7861
state:   3 counter :       7862
state:   3 counter :       7863
state:   3 counter :       7864
state:   3 counter :       7865
state:   3 counter :       7866
state:   3 counter :       7867
state:   3 counter :       7868
state:   3 counter :       7869
state:   3 counter :       7870
state:   3 counter :       7871
state:   3 counter :       7872
state:   3 counter :       7873
state:   3 counter :       7874
state:   3 counter :       7875
state:   3 counter :       7876
state:   3 counter :       7877
 : Ga ns: 0x15363c1d9f196c816ab5 
state:   6 counter :       7878
 : axi_mstr_states : 0x0 
 : Ga 0: 0x15363c1d9f196c816ab5 
state:   7 counter :       7879
state:   7 counter :       7880
 : axi_mstr_states : 0x4 
state:   7 counter :       7881
 : axi_mstr_states : 0x5 
state:   7 counter :       7882
state:   7 counter :       7883
state:   7 counter :       7884
state:   7 counter :       7885
state:   7 counter :       7886
state:   7 counter :       7887
state:   7 counter :       7888
state:   7 counter :       7889
state:   7 counter :       7890
state:   7 counter :       7891
state:   7 counter :       7892
state:   7 counter :       7893
state:   7 counter :       7894
state:   7 counter :       7895
state:   7 counter :       7896
state:   7 counter :       7897
state:   7 counter :       7898
state:   7 counter :       7899
state:   7 counter :       7900
state:   7 counter :       7901
state:   7 counter :       7902
state:   7 counter :       7903
state:   7 counter :       7904
state:   7 counter :       7905
state:   7 counter :       7906
state:   7 counter :       7907
state:   7 counter :       7908
state:   7 counter :       7909
state:   7 counter :       7910
state:   7 counter :       7911
state:   7 counter :       7912
state:   7 counter :       7913
state:   7 counter :       7914
state:   7 counter :       7915
state:   7 counter :       7916
state:   7 counter :       7917
state:   7 counter :       7918
state:   7 counter :       7919
state:   7 counter :       7920
state:   7 counter :       7921
state:   7 counter :       7922
state:   7 counter :       7923
state:   7 counter :       7924
state:   7 counter :       7925
state:   7 counter :       7926
state:   7 counter :       7927
state:   7 counter :       7928
state:   7 counter :       7929
state:  10 counter :       7930
 : axi_mstr_states : 0x0 
 : Gb 0: 0x7ef2d7a11550f13f7a23 
 : Gc 0: 0xca44923868e9d4c49c31 
 : toSend01: 0xca44923868e9d4c49c31 
 : toSend10: 0xca44923868e9d4c49c31 
 : toSend11: 0xca44923868e9d4c49c31 
state:  29 counter :       7931
 : Gc 0: 0xad01b13987247f4d048b 
state:  30 counter :       7932
state:  31 counter :       7933
state:  31 counter :       7934
 : axi_mstr_states : 0x4 
state:  31 counter :       7935
 : axi_mstr_states : 0x5 
state:  31 counter :       7936
state:  31 counter :       7937
state:  31 counter :       7938
state:  31 counter :       7939
state:  31 counter :       7940
state:  31 counter :       7941
state:  31 counter :       7942
state:  31 counter :       7943
state:  31 counter :       7944
state:  31 counter :       7945
state:  31 counter :       7946
state:  31 counter :       7947
state:  31 counter :       7948
state:  31 counter :       7949
state:  31 counter :       7950
state:  31 counter :       7951
state:  31 counter :       7952
state:  31 counter :       7953
state:  31 counter :       7954
state:  31 counter :       7955
state:  31 counter :       7956
state:  31 counter :       7957
state:  31 counter :       7958
state:  31 counter :       7959
state:  31 counter :       7960
state:  31 counter :       7961
state:  31 counter :       7962
state:  31 counter :       7963
state:  31 counter :       7964
state:  31 counter :       7965
state:  31 counter :       7966
state:  31 counter :       7967
state:  31 counter :       7968
state:  31 counter :       7969
state:  31 counter :       7970
state:  31 counter :       7971
state:  31 counter :       7972
state:  31 counter :       7973
state:  31 counter :       7974
state:  31 counter :       7975
state:  31 counter :       7976
state:  31 counter :       7977
state:  31 counter :       7978
state:  31 counter :       7979
state:  31 counter :       7980
state:  31 counter :       7981
state:  31 counter :       7982
state:  31 counter :       7983
state:  34 counter :       7984
 : axi_mstr_states : 0x0 
 : Ga 1: 0x15363c1d9f196c816ab5 
 : Ga: 0x15363c1d9f196c816ab5 
state:  35 counter :       7985
state:  35 counter :       7986
 : axi_mstr_states : 0x4 
state:  35 counter :       7987
 : axi_mstr_states : 0x5 
state:  35 counter :       7988
state:  35 counter :       7989
state:  35 counter :       7990
state:  35 counter :       7991
state:  35 counter :       7992
state:  35 counter :       7993
state:  35 counter :       7994
state:  35 counter :       7995
state:  35 counter :       7996
state:  35 counter :       7997
state:  35 counter :       7998
state:  35 counter :       7999
state:  35 counter :       8000
state:  35 counter :       8001
state:  35 counter :       8002
state:  35 counter :       8003
state:  35 counter :       8004
state:  35 counter :       8005
state:  35 counter :       8006
state:  35 counter :       8007
state:  35 counter :       8008
state:  35 counter :       8009
state:  35 counter :       8010
state:  35 counter :       8011
state:  35 counter :       8012
 : Gc 0: 0x3d9d0a3afaf27ead979b 
 : toSend01: 0x217dbf9903c039ab6a5b 
 : toSend10: 0xd5920c7c931f3794ed1e 
 : toSend11: 0xac0e97cae787e3ac1b39 
state:  35 counter :       8013
state:  35 counter :       8014
state:  35 counter :       8015
state:  35 counter :       8016
state:  35 counter :       8017
state:  35 counter :       8018
state:  35 counter :       8019
state:  35 counter :       8020
state:  35 counter :       8021
state:  35 counter :       8022
state:  35 counter :       8023
state:  35 counter :       8024
state:  35 counter :       8025
state:  35 counter :       8026
state:  35 counter :       8027
state:  35 counter :       8028
state:  35 counter :       8029
state:  35 counter :       8030
state:  35 counter :       8031
state:  35 counter :       8032
state:  35 counter :       8033
state:  35 counter :       8034
state:  35 counter :       8035
state:  38 counter :       8036
 : axi_mstr_states : 0x0 
 : Gb 1: 0x7ef2d7a11550f13f7a23 
 : Gb: 0x7ef2d7a11550f13f7a23 
 : Gc 1: 0xca44923868e9d4c49c31 
 : Gc: 0xca44923868e9d4c49c31 
 : toSend01: 0xca44923868e9d4c49c31 
 : toSend10: 0xca44923868e9d4c49c31 
 : toSend11: 0xca44923868e9d4c49c31 
state:  57 counter :       8037
 : Gc 1: 0xad01b13987247f4d048b 
 : Gc: 0xad01b13987247f4d048b 
state:  58 counter :       8038
state:  59 counter :       8039
state:  59 counter :       8040
 : axi_mstr_states : 0x4 
state:  59 counter :       8041
 : axi_mstr_states : 0x5 
state:  59 counter :       8042
state:  59 counter :       8043
state:  59 counter :       8044
state:  59 counter :       8045
state:  59 counter :       8046
state:  59 counter :       8047
state:  59 counter :       8048
state:  59 counter :       8049
state:  59 counter :       8050
state:  59 counter :       8051
state:  59 counter :       8052
state:  59 counter :       8053
state:  59 counter :       8054
state:  59 counter :       8055
state:  59 counter :       8056
state:  59 counter :       8057
state:  59 counter :       8058
state:  59 counter :       8059
state:  59 counter :       8060
state:  59 counter :       8061
state:  59 counter :       8062
state:  59 counter :       8063
state:  59 counter :       8064
state:  59 counter :       8065
state:  59 counter :       8066
state:  59 counter :       8067
state:  59 counter :       8068
state:  59 counter :       8069
state:  59 counter :       8070
state:  59 counter :       8071
state:  59 counter :       8072
state:  59 counter :       8073
state:  59 counter :       8074
state:  59 counter :       8075
state:  59 counter :       8076
state:  59 counter :       8077
state:  59 counter :       8078
state:  59 counter :       8079
state:  59 counter :       8080
state:  59 counter :       8081
state:  59 counter :       8082
state:  59 counter :       8083
state:  59 counter :       8084
state:  59 counter :       8085
state:  59 counter :       8086
state:  59 counter :       8087
state:  59 counter :       8088
state:  59 counter :       8089
state:  62 counter :       8090
 : axi_mstr_states : 0x0 
 : Ga 2: 0x15363c1d9f196c816ab5 
state:  63 counter :       8091
state:  63 counter :       8092
 : axi_mstr_states : 0x4 
state:  63 counter :       8093
 : axi_mstr_states : 0x5 
state:  63 counter :       8094
state:  63 counter :       8095
state:  63 counter :       8096
state:  63 counter :       8097
state:  63 counter :       8098
state:  63 counter :       8099
state:  63 counter :       8100
state:  63 counter :       8101
state:  63 counter :       8102
state:  63 counter :       8103
state:  63 counter :       8104
state:  63 counter :       8105
state:  63 counter :       8106
state:  63 counter :       8107
state:  63 counter :       8108
state:  63 counter :       8109
state:  63 counter :       8110
state:  63 counter :       8111
state:  63 counter :       8112
state:  63 counter :       8113
state:  63 counter :       8114
state:  63 counter :       8115
state:  63 counter :       8116
state:  63 counter :       8117
state:  63 counter :       8118
 : Gc 1: 0xd2da2b1ae1c1ce44f7e0 
 : Gc: 0xd2da2b1ae1c1ce44f7e0 
 : toSend01: 0x0b457cb4c52704ab11dd 
 : toSend10: 0x8b0bf22689c9c5ccd819 
 : toSend11: 0x285f9d6e763bdbdd07f8 
state:  63 counter :       8119
state:  63 counter :       8120
state:  63 counter :       8121
state:  63 counter :       8122
state:  63 counter :       8123
state:  63 counter :       8124
state:  63 counter :       8125
state:  63 counter :       8126
state:  63 counter :       8127
state:  63 counter :       8128
state:  63 counter :       8129
state:  63 counter :       8130
state:  63 counter :       8131
state:  63 counter :       8132
state:  63 counter :       8133
state:  63 counter :       8134
state:  63 counter :       8135
state:  63 counter :       8136
state:  63 counter :       8137
state:  63 counter :       8138
state:  63 counter :       8139
state:  63 counter :       8140
state:  63 counter :       8141
state:  66 counter :       8142
 : axi_mstr_states : 0x0 
 : Gb 2: 0x7ef2d7a11550f13f7a23 
 : Gc 2: 0xca44923868e9d4c49c31 
state:  85 counter :       8143
 : Gc 2: 0xad01b13987247f4d048b 
state:  86 counter :       8144
state:  87 counter :       8145
state:  87 counter :       8146
 : axi_mstr_states : 0x4 
state:  87 counter :       8147
 : axi_mstr_states : 0x5 
state:  87 counter :       8148
state:  87 counter :       8149
state:  87 counter :       8150
state:  87 counter :       8151
state:  87 counter :       8152
state:  87 counter :       8153
state:  87 counter :       8154
state:  87 counter :       8155
state:  87 counter :       8156
state:  87 counter :       8157
state:  87 counter :       8158
state:  87 counter :       8159
state:  87 counter :       8160
state:  87 counter :       8161
state:  87 counter :       8162
state:  87 counter :       8163
state:  87 counter :       8164
state:  87 counter :       8165
state:  87 counter :       8166
state:  87 counter :       8167
state:  87 counter :       8168
state:  87 counter :       8169
state:  87 counter :       8170
state:  87 counter :       8171
state:  87 counter :       8172
state:  87 counter :       8173
state:  87 counter :       8174
state:  87 counter :       8175
state:  87 counter :       8176
state:  87 counter :       8177
state:  87 counter :       8178
state:  87 counter :       8179
state:  87 counter :       8180
state:  87 counter :       8181
state:  87 counter :       8182
state:  87 counter :       8183
state:  87 counter :       8184
state:  87 counter :       8185
state:  87 counter :       8186
state:  87 counter :       8187
state:  87 counter :       8188
state:  87 counter :       8189
state:  87 counter :       8190
state:  87 counter :       8191
state:  87 counter :       8192
state:  87 counter :       8193
state:  87 counter :       8194
state:  87 counter :       8195
state:  90 counter :       8196
 : axi_mstr_states : 0x0 
 : Ga 3: 0x15363c1d9f196c816ab5 
state:  91 counter :       8197
state:  91 counter :       8198
 : axi_mstr_states : 0x4 
state:  91 counter :       8199
 : axi_mstr_states : 0x5 
state:  91 counter :       8200
state:  91 counter :       8201
state:  91 counter :       8202
state:  91 counter :       8203
state:  91 counter :       8204
state:  91 counter :       8205
state:  91 counter :       8206
state:  91 counter :       8207
state:  91 counter :       8208
state:  91 counter :       8209
state:  91 counter :       8210
state:  91 counter :       8211
state:  91 counter :       8212
state:  91 counter :       8213
state:  91 counter :       8214
state:  91 counter :       8215
state:  91 counter :       8216
state:  91 counter :       8217
state:  91 counter :       8218
state:  91 counter :       8219
state:  91 counter :       8220
state:  91 counter :       8221
state:  91 counter :       8222
state:  91 counter :       8223
state:  91 counter :       8224
 : Gc 2: 0x4c76f5bd74147388a645 
state:  91 counter :       8225
state:  91 counter :       8226
state:  91 counter :       8227
state:  91 counter :       8228
state:  91 counter :       8229
state:  91 counter :       8230
state:  91 counter :       8231
state:  91 counter :       8232
state:  91 counter :       8233
state:  91 counter :       8234
state:  91 counter :       8235
state:  91 counter :       8236
state:  91 counter :       8237
state:  91 counter :       8238
state:  91 counter :       8239
state:  91 counter :       8240
state:  91 counter :       8241
state:  91 counter :       8242
state:  91 counter :       8243
state:  91 counter :       8244
state:  91 counter :       8245
state:  91 counter :       8246
state:  91 counter :       8247
state:  94 counter :       8248
 : axi_mstr_states : 0x0 
 : Gb 3: 0x7ef2d7a11550f13f7a23 
 : Gc 3: 0xca44923868e9d4c49c31 
state: 113 counter :       8249
 : Gc 3: 0xad01b13987247f4d048b 
state: 114 counter :       8250
state: 115 counter :       8251
state: 115 counter :       8252
 : axi_mstr_states : 0x4 
state: 115 counter :       8253
 : axi_mstr_states : 0x5 
state: 115 counter :       8254
state: 115 counter :       8255
state: 115 counter :       8256
state: 115 counter :       8257
state: 115 counter :       8258
state: 115 counter :       8259
state: 115 counter :       8260
state: 115 counter :       8261
state: 115 counter :       8262
state: 115 counter :       8263
state: 115 counter :       8264
state: 115 counter :       8265
state: 115 counter :       8266
state: 115 counter :       8267
state: 115 counter :       8268
state: 115 counter :       8269
state: 115 counter :       8270
state: 115 counter :       8271
state: 115 counter :       8272
state: 115 counter :       8273
state: 115 counter :       8274
state: 115 counter :       8275
state: 115 counter :       8276
state: 115 counter :       8277
state: 115 counter :       8278
state: 115 counter :       8279
state: 115 counter :       8280
state: 115 counter :       8281
state: 115 counter :       8282
state: 115 counter :       8283
state: 115 counter :       8284
state: 115 counter :       8285
state: 115 counter :       8286
state: 115 counter :       8287
state: 115 counter :       8288
state: 115 counter :       8289
state: 115 counter :       8290
state: 115 counter :       8291
state: 115 counter :       8292
state: 115 counter :       8293
state: 115 counter :       8294
state: 115 counter :       8295
state: 115 counter :       8296
state: 115 counter :       8297
state: 115 counter :       8298
state: 115 counter :       8299
state: 115 counter :       8300
state: 115 counter :       8301
state: 118 counter :       8302
 : axi_mstr_states : 0x0 
 : Ga 4: 0x2138301d4c3f1a550077 
state: 119 counter :       8303
state: 119 counter :       8304
 : axi_mstr_states : 0x4 
state: 119 counter :       8305
 : axi_mstr_states : 0x5 
state: 119 counter :       8306
state: 119 counter :       8307
state: 119 counter :       8308
state: 119 counter :       8309
state: 119 counter :       8310
state: 119 counter :       8311
state: 119 counter :       8312
state: 119 counter :       8313
state: 119 counter :       8314
state: 119 counter :       8315
state: 119 counter :       8316
state: 119 counter :       8317
state: 119 counter :       8318
state: 119 counter :       8319
state: 119 counter :       8320
state: 119 counter :       8321
state: 119 counter :       8322
state: 119 counter :       8323
state: 119 counter :       8324
state: 119 counter :       8325
state: 119 counter :       8326
state: 119 counter :       8327
state: 119 counter :       8328
state: 119 counter :       8329
state: 119 counter :       8330
 : Gc 3: 0xa61a638426e22711564a 
state: 119 counter :       8331
state: 119 counter :       8332
state: 119 counter :       8333
state: 119 counter :       8334
state: 119 counter :       8335
state: 119 counter :       8336
state: 119 counter :       8337
state: 119 counter :       8338
state: 119 counter :       8339
state: 119 counter :       8340
state: 119 counter :       8341
state: 119 counter :       8342
state: 119 counter :       8343
state: 119 counter :       8344
state: 119 counter :       8345
state: 119 counter :       8346
state: 119 counter :       8347
state: 119 counter :       8348
state: 119 counter :       8349
state: 119 counter :       8350
state: 119 counter :       8351
state: 119 counter :       8352
state: 119 counter :       8353
state: 122 counter :       8354
 : axi_mstr_states : 0x0 
 : Gb 4: 0x7ef2d7a11550f13f7a23 
state: 127 counter :       8355
 : Gc_xor 0: 0x5fcae7bc596feb6a7a54 
state: 128 counter :       8356
state: 129 counter :       8357
state: 129 counter :       8358
 : axi_mstr_states : 0x4 
state: 129 counter :       8359
 : axi_mstr_states : 0x5 
state: 129 counter :       8360
state: 129 counter :       8361
state: 129 counter :       8362
state: 129 counter :       8363
state: 129 counter :       8364
state: 129 counter :       8365
state: 129 counter :       8366
state: 129 counter :       8367
state: 129 counter :       8368
state: 129 counter :       8369
state: 129 counter :       8370
state: 129 counter :       8371
state: 129 counter :       8372
state: 129 counter :       8373
state: 129 counter :       8374
state: 129 counter :       8375
state: 129 counter :       8376
state: 129 counter :       8377
state: 129 counter :       8378
state: 129 counter :       8379
state: 129 counter :       8380
state: 129 counter :       8381
state: 129 counter :       8382
state: 129 counter :       8383
state: 129 counter :       8384
state: 129 counter :       8385
state: 129 counter :       8386
state: 129 counter :       8387
state: 129 counter :       8388
state: 129 counter :       8389
state: 129 counter :       8390
state: 129 counter :       8391
state: 129 counter :       8392
state: 129 counter :       8393
state: 129 counter :       8394
state: 129 counter :       8395
state: 129 counter :       8396
state: 129 counter :       8397
state: 129 counter :       8398
state: 129 counter :       8399
state: 129 counter :       8400
state: 129 counter :       8401
state: 129 counter :       8402
state: 129 counter :       8403
state: 129 counter :       8404
state: 129 counter :       8405
state: 129 counter :       8406
state: 129 counter :       8407
state: 132 counter :       8408
 : axi_mstr_states : 0x0 
 : Ga 5: 0xaaaaaaaaaaaaaaaaaaaa 
state: 133 counter :       8409
state: 133 counter :       8410
 : axi_mstr_states : 0x4 
state: 133 counter :       8411
 : axi_mstr_states : 0x5 
state: 133 counter :       8412
state: 133 counter :       8413
state: 133 counter :       8414
state: 133 counter :       8415
state: 133 counter :       8416
state: 133 counter :       8417
state: 133 counter :       8418
state: 133 counter :       8419
state: 133 counter :       8420
state: 133 counter :       8421
state: 133 counter :       8422
state: 133 counter :       8423
state: 133 counter :       8424
state: 133 counter :       8425
state: 133 counter :       8426
state: 133 counter :       8427
state: 133 counter :       8428
state: 133 counter :       8429
state: 133 counter :       8430
state: 133 counter :       8431
state: 133 counter :       8432
state: 133 counter :       8433
state: 133 counter :       8434
state: 133 counter :       8435
state: 133 counter :       8436
state: 133 counter :       8437
state: 133 counter :       8438
state: 133 counter :       8439
state: 133 counter :       8440
state: 133 counter :       8441
state: 133 counter :       8442
state: 133 counter :       8443
state: 133 counter :       8444
state: 133 counter :       8445
state: 133 counter :       8446
state: 133 counter :       8447
state: 133 counter :       8448
state: 133 counter :       8449
state: 133 counter :       8450
state: 133 counter :       8451
state: 133 counter :       8452
state: 133 counter :       8453
state: 133 counter :       8454
state: 133 counter :       8455
state: 133 counter :       8456
state: 133 counter :       8457
state: 133 counter :       8458
state: 133 counter :       8459
state: 136 counter :       8460
 : axi_mstr_states : 0x0 
 : Gb 5: 0x7ef2d7a11550f13f7a23 
state: 141 counter :       8461
 : Gc_xor 1: 0xd4587d0bbffa5b95d089 
state: 142 counter :       8462
state: 143 counter :       8463
state: 143 counter :       8464
 : axi_mstr_states : 0x4 
state: 143 counter :       8465
 : axi_mstr_states : 0x5 
state: 143 counter :       8466
state: 143 counter :       8467
state: 143 counter :       8468
state: 143 counter :       8469
state: 143 counter :       8470
state: 143 counter :       8471
state: 143 counter :       8472
state: 143 counter :       8473
state: 143 counter :       8474
state: 143 counter :       8475
state: 143 counter :       8476
state: 143 counter :       8477
state: 143 counter :       8478
state: 143 counter :       8479
state: 143 counter :       8480
state: 143 counter :       8481
state: 143 counter :       8482
state: 143 counter :       8483
state: 143 counter :       8484
state: 143 counter :       8485
state: 143 counter :       8486
state: 143 counter :       8487
state: 143 counter :       8488
state: 143 counter :       8489
state: 143 counter :       8490
state: 143 counter :       8491
state: 143 counter :       8492
state: 143 counter :       8493
state: 143 counter :       8494
state: 143 counter :       8495
state: 143 counter :       8496
state: 143 counter :       8497
state: 143 counter :       8498
state: 143 counter :       8499
state: 143 counter :       8500
state: 143 counter :       8501
state: 143 counter :       8502
state: 143 counter :       8503
state: 143 counter :       8504
state: 143 counter :       8505
state: 143 counter :       8506
state: 143 counter :       8507
state: 143 counter :       8508
state: 143 counter :       8509
state: 143 counter :       8510
state: 143 counter :       8511
state: 143 counter :       8512
state: 143 counter :       8513
state: 146 counter :       8514
 : axi_mstr_states : 0x0 
 : Ga 6: 0xbbbbbbbbbbbbbbbbbbbb 
state: 147 counter :       8515
state: 147 counter :       8516
 : axi_mstr_states : 0x4 
state: 147 counter :       8517
 : axi_mstr_states : 0x5 
state: 147 counter :       8518
state: 147 counter :       8519
state: 147 counter :       8520
state: 147 counter :       8521
state: 147 counter :       8522
state: 147 counter :       8523
state: 147 counter :       8524
state: 147 counter :       8525
state: 147 counter :       8526
state: 147 counter :       8527
state: 147 counter :       8528
state: 147 counter :       8529
state: 147 counter :       8530
state: 147 counter :       8531
state: 147 counter :       8532
state: 147 counter :       8533
state: 147 counter :       8534
state: 147 counter :       8535
state: 147 counter :       8536
state: 147 counter :       8537
state: 147 counter :       8538
state: 147 counter :       8539
state: 147 counter :       8540
state: 147 counter :       8541
state: 147 counter :       8542
state: 147 counter :       8543
state: 147 counter :       8544
state: 147 counter :       8545
state: 147 counter :       8546
state: 147 counter :       8547
state: 147 counter :       8548
state: 147 counter :       8549
state: 147 counter :       8550
state: 147 counter :       8551
state: 147 counter :       8552
state: 147 counter :       8553
state: 147 counter :       8554
state: 147 counter :       8555
state: 147 counter :       8556
state: 147 counter :       8557
state: 147 counter :       8558
state: 147 counter :       8559
state: 147 counter :       8560
state: 147 counter :       8561
state: 147 counter :       8562
state: 147 counter :       8563
state: 147 counter :       8564
state: 147 counter :       8565
state: 150 counter :       8566
 : axi_mstr_states : 0x0 
 : Gb 6: 0x7ef2d7a11550f13f7a23 
state: 155 counter :       8567
 : Gc_xor 2: 0xc5496c1aaeeb4a84c198 
state: 156 counter :       8568
state: 157 counter :       8569
state: 157 counter :       8570
 : axi_mstr_states : 0x4 
state: 157 counter :       8571
 : axi_mstr_states : 0x5 
state: 157 counter :       8572
state: 157 counter :       8573
state: 157 counter :       8574
state: 157 counter :       8575
state: 157 counter :       8576
state: 157 counter :       8577
state: 157 counter :       8578
state: 157 counter :       8579
state: 157 counter :       8580
state: 157 counter :       8581
state: 157 counter :       8582
state: 157 counter :       8583
state: 157 counter :       8584
state: 157 counter :       8585
state: 157 counter :       8586
state: 157 counter :       8587
state: 157 counter :       8588
state: 157 counter :       8589
state: 157 counter :       8590
state: 157 counter :       8591
state: 157 counter :       8592
state: 157 counter :       8593
state: 157 counter :       8594
state: 157 counter :       8595
state: 157 counter :       8596
state: 157 counter :       8597
state: 157 counter :       8598
state: 157 counter :       8599
state: 157 counter :       8600
state: 157 counter :       8601
state: 157 counter :       8602
state: 157 counter :       8603
state: 157 counter :       8604
state: 157 counter :       8605
state: 157 counter :       8606
state: 157 counter :       8607
state: 157 counter :       8608
state: 157 counter :       8609
state: 157 counter :       8610
state: 157 counter :       8611
state: 157 counter :       8612
state: 157 counter :       8613
state: 157 counter :       8614
state: 157 counter :       8615
state: 157 counter :       8616
state: 157 counter :       8617
state: 157 counter :       8618
state: 157 counter :       8619
state: 160 counter :       8620
 : axi_mstr_states : 0x0 
 : Ga 7: 0x132f06e0d06aa518650a 
state: 161 counter :       8621
state: 161 counter :       8622
 : axi_mstr_states : 0x4 
state: 161 counter :       8623
 : axi_mstr_states : 0x5 
state: 161 counter :       8624
state: 161 counter :       8625
state: 161 counter :       8626
state: 161 counter :       8627
state: 161 counter :       8628
state: 161 counter :       8629
state: 161 counter :       8630
state: 161 counter :       8631
state: 161 counter :       8632
state: 161 counter :       8633
state: 161 counter :       8634
state: 161 counter :       8635
state: 161 counter :       8636
state: 161 counter :       8637
state: 161 counter :       8638
state: 161 counter :       8639
state: 161 counter :       8640
state: 161 counter :       8641
state: 161 counter :       8642
state: 161 counter :       8643
state: 161 counter :       8644
state: 161 counter :       8645
state: 161 counter :       8646
state: 161 counter :       8647
state: 161 counter :       8648
state: 161 counter :       8649
state: 161 counter :       8650
state: 161 counter :       8651
state: 161 counter :       8652
state: 161 counter :       8653
state: 161 counter :       8654
state: 161 counter :       8655
state: 161 counter :       8656
state: 161 counter :       8657
state: 161 counter :       8658
state: 161 counter :       8659
state: 161 counter :       8660
state: 161 counter :       8661
state: 161 counter :       8662
state: 161 counter :       8663
state: 161 counter :       8664
state: 161 counter :       8665
state: 161 counter :       8666
state: 161 counter :       8667
state: 161 counter :       8668
state: 161 counter :       8669
state: 161 counter :       8670
state: 161 counter :       8671
state: 164 counter :       8672
 : axi_mstr_states : 0x0 
 : Gb 7: 0x7ef2d7a11550f13f7a23 
state:  11 counter :       8673
 : Gc_xor 3: 0x6dddd141c53a54271f29 
state:  15 counter :       8674
state:  14 counter :       8675
 monitor bram_addra_wr : 0x00000010
 monitor is wr data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003d9d0a3afaf27ead979b
state:  17 counter :       8676
state:  17 counter :       8677
 : axi_mstr_states : 0x1 
state:  17 counter :       8678
 : axi_mstr_states : 0x2 
state:  17 counter :       8679
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  17 counter :       8680
state:  17 counter :       8681
state:  17 counter :       8682
state:  17 counter :       8683
state:  17 counter :       8684
state:  17 counter :       8685
state:  17 counter :       8686
state:  17 counter :       8687
state:  17 counter :       8688
state:  17 counter :       8689
state:  17 counter :       8690
state:  17 counter :       8691
state:  17 counter :       8692
state:  17 counter :       8693
state:  17 counter :       8694
state:  17 counter :       8695
state:  17 counter :       8696
state:  17 counter :       8697
state:  17 counter :       8698
state:  17 counter :       8699
state:  17 counter :       8700
state:  17 counter :       8701
state:  17 counter :       8702
state:  17 counter :       8703
state:  17 counter :       8704
state:  17 counter :       8705
state:  17 counter :       8706
state:  17 counter :       8707
 : bvalid : 0x1 
state:  18 counter :       8708
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  21 counter :       8709
state:  21 counter :       8710
 : axi_mstr_states : 0x1 
state:  21 counter :       8711
 : axi_mstr_states : 0x2 
state:  21 counter :       8712
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  21 counter :       8713
state:  21 counter :       8714
state:  21 counter :       8715
state:  21 counter :       8716
state:  21 counter :       8717
state:  21 counter :       8718
state:  21 counter :       8719
state:  21 counter :       8720
state:  21 counter :       8721
state:  21 counter :       8722
state:  21 counter :       8723
state:  21 counter :       8724
state:  21 counter :       8725
state:  21 counter :       8726
state:  21 counter :       8727
state:  21 counter :       8728
state:  21 counter :       8729
state:  21 counter :       8730
state:  21 counter :       8731
state:  21 counter :       8732
state:  21 counter :       8733
state:  21 counter :       8734
state:  21 counter :       8735
state:  21 counter :       8736
state:  21 counter :       8737
state:  21 counter :       8738
state:  21 counter :       8739
state:  21 counter :       8740
 : bvalid : 0x1 
state:  22 counter :       8741
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  25 counter :       8742
state:  25 counter :       8743
 : axi_mstr_states : 0x1 
state:  25 counter :       8744
 : axi_mstr_states : 0x2 
state:  25 counter :       8745
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  25 counter :       8746
state:  25 counter :       8747
state:  25 counter :       8748
state:  25 counter :       8749
state:  25 counter :       8750
state:  25 counter :       8751
state:  25 counter :       8752
state:  25 counter :       8753
state:  25 counter :       8754
state:  25 counter :       8755
state:  25 counter :       8756
state:  25 counter :       8757
state:  25 counter :       8758
state:  25 counter :       8759
state:  25 counter :       8760
state:  25 counter :       8761
state:  25 counter :       8762
state:  25 counter :       8763
state:  25 counter :       8764
state:  25 counter :       8765
state:  25 counter :       8766
state:  25 counter :       8767
state:  25 counter :       8768
state:  25 counter :       8769
state:  25 counter :       8770
state:  25 counter :       8771
state:  25 counter :       8772
state:  25 counter :       8773
state:  25 counter :       8774
 : bvalid : 0x1 
state:  39 counter :       8775
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  43 counter :       8776
state:  42 counter :       8777
 monitor bram_addra_wr : 0x00000020
 monitor is wr data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000d2da2b1ae1c1ce44f7e0
state:  45 counter :       8778
state:  45 counter :       8779
 : axi_mstr_states : 0x1 
state:  45 counter :       8780
 : axi_mstr_states : 0x2 
state:  45 counter :       8781
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  45 counter :       8782
state:  45 counter :       8783
state:  45 counter :       8784
state:  45 counter :       8785
state:  45 counter :       8786
state:  45 counter :       8787
state:  45 counter :       8788
state:  45 counter :       8789
state:  45 counter :       8790
state:  45 counter :       8791
state:  45 counter :       8792
state:  45 counter :       8793
state:  45 counter :       8794
state:  45 counter :       8795
state:  45 counter :       8796
state:  45 counter :       8797
state:  45 counter :       8798
state:  45 counter :       8799
state:  45 counter :       8800
state:  45 counter :       8801
state:  45 counter :       8802
state:  45 counter :       8803
state:  45 counter :       8804
state:  45 counter :       8805
state:  45 counter :       8806
state:  45 counter :       8807
state:  45 counter :       8808
state:  45 counter :       8809
 : bvalid : 0x1 
state:  46 counter :       8810
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  49 counter :       8811
state:  49 counter :       8812
 : axi_mstr_states : 0x1 
state:  49 counter :       8813
 : axi_mstr_states : 0x2 
state:  49 counter :       8814
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  49 counter :       8815
state:  49 counter :       8816
state:  49 counter :       8817
state:  49 counter :       8818
state:  49 counter :       8819
state:  49 counter :       8820
state:  49 counter :       8821
state:  49 counter :       8822
state:  49 counter :       8823
state:  49 counter :       8824
state:  49 counter :       8825
state:  49 counter :       8826
state:  49 counter :       8827
state:  49 counter :       8828
state:  49 counter :       8829
state:  49 counter :       8830
state:  49 counter :       8831
state:  49 counter :       8832
state:  49 counter :       8833
state:  49 counter :       8834
state:  49 counter :       8835
state:  49 counter :       8836
state:  49 counter :       8837
state:  49 counter :       8838
state:  49 counter :       8839
state:  49 counter :       8840
state:  49 counter :       8841
state:  49 counter :       8842
 : bvalid : 0x1 
state:  50 counter :       8843
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  53 counter :       8844
state:  53 counter :       8845
 : axi_mstr_states : 0x1 
state:  53 counter :       8846
 : axi_mstr_states : 0x2 
state:  53 counter :       8847
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  53 counter :       8848
state:  53 counter :       8849
state:  53 counter :       8850
state:  53 counter :       8851
state:  53 counter :       8852
state:  53 counter :       8853
state:  53 counter :       8854
state:  53 counter :       8855
state:  53 counter :       8856
state:  53 counter :       8857
state:  53 counter :       8858
state:  53 counter :       8859
state:  53 counter :       8860
state:  53 counter :       8861
state:  53 counter :       8862
state:  53 counter :       8863
state:  53 counter :       8864
state:  53 counter :       8865
state:  53 counter :       8866
state:  53 counter :       8867
state:  53 counter :       8868
state:  53 counter :       8869
state:  53 counter :       8870
state:  53 counter :       8871
state:  53 counter :       8872
state:  53 counter :       8873
state:  53 counter :       8874
state:  53 counter :       8875
 : bvalid : 0x1 
state:  67 counter :       8876
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  71 counter :       8877
state:  70 counter :       8878
 monitor bram_addra_wr : 0x00000030
 monitor is wr data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004c76f5bd74147388a645
state:  73 counter :       8879
state:  73 counter :       8880
 : axi_mstr_states : 0x1 
state:  73 counter :       8881
 : axi_mstr_states : 0x2 
state:  73 counter :       8882
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  73 counter :       8883
state:  73 counter :       8884
state:  73 counter :       8885
state:  73 counter :       8886
state:  73 counter :       8887
state:  73 counter :       8888
state:  73 counter :       8889
state:  73 counter :       8890
state:  73 counter :       8891
state:  73 counter :       8892
state:  73 counter :       8893
state:  73 counter :       8894
state:  73 counter :       8895
state:  73 counter :       8896
state:  73 counter :       8897
state:  73 counter :       8898
state:  73 counter :       8899
state:  73 counter :       8900
state:  73 counter :       8901
state:  73 counter :       8902
state:  73 counter :       8903
state:  73 counter :       8904
state:  73 counter :       8905
state:  73 counter :       8906
state:  73 counter :       8907
state:  73 counter :       8908
state:  73 counter :       8909
state:  73 counter :       8910
state:  73 counter :       8911
 : bvalid : 0x1 
state:  74 counter :       8912
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  77 counter :       8913
state:  77 counter :       8914
 : axi_mstr_states : 0x1 
state:  77 counter :       8915
 : axi_mstr_states : 0x2 
state:  77 counter :       8916
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  77 counter :       8917
state:  77 counter :       8918
state:  77 counter :       8919
state:  77 counter :       8920
state:  77 counter :       8921
state:  77 counter :       8922
state:  77 counter :       8923
state:  77 counter :       8924
state:  77 counter :       8925
state:  77 counter :       8926
state:  77 counter :       8927
state:  77 counter :       8928
state:  77 counter :       8929
state:  77 counter :       8930
state:  77 counter :       8931
state:  77 counter :       8932
state:  77 counter :       8933
state:  77 counter :       8934
state:  77 counter :       8935
state:  77 counter :       8936
state:  77 counter :       8937
state:  77 counter :       8938
state:  77 counter :       8939
state:  77 counter :       8940
state:  77 counter :       8941
state:  77 counter :       8942
state:  77 counter :       8943
state:  77 counter :       8944
 : bvalid : 0x1 
state:  78 counter :       8945
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  81 counter :       8946
state:  81 counter :       8947
 : axi_mstr_states : 0x1 
state:  81 counter :       8948
 : axi_mstr_states : 0x2 
state:  81 counter :       8949
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  81 counter :       8950
state:  81 counter :       8951
state:  81 counter :       8952
state:  81 counter :       8953
state:  81 counter :       8954
state:  81 counter :       8955
state:  81 counter :       8956
state:  81 counter :       8957
state:  81 counter :       8958
state:  81 counter :       8959
state:  81 counter :       8960
state:  81 counter :       8961
state:  81 counter :       8962
state:  81 counter :       8963
state:  81 counter :       8964
state:  81 counter :       8965
state:  81 counter :       8966
state:  81 counter :       8967
state:  81 counter :       8968
state:  81 counter :       8969
state:  81 counter :       8970
state:  81 counter :       8971
state:  81 counter :       8972
state:  81 counter :       8973
state:  81 counter :       8974
state:  81 counter :       8975
state:  81 counter :       8976
state:  81 counter :       8977
 : bvalid : 0x1 
state:  95 counter :       8978
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  96 counter :       8979
state:  97 counter :       8980
state:  97 counter :       8981
 : axi_mstr_states : 0x1 
state:  97 counter :       8982
 : axi_mstr_states : 0x2 
state:  97 counter :       8983
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  97 counter :       8984
state:  97 counter :       8985
state:  97 counter :       8986
state:  97 counter :       8987
state:  97 counter :       8988
state:  97 counter :       8989
state:  97 counter :       8990
state:  97 counter :       8991
state:  97 counter :       8992
state:  97 counter :       8993
state:  97 counter :       8994
state:  97 counter :       8995
state:  97 counter :       8996
state:  97 counter :       8997
state:  97 counter :       8998
state:  97 counter :       8999
state:  97 counter :       9000
state:  97 counter :       9001
state:  97 counter :       9002
state:  97 counter :       9003
state:  97 counter :       9004
state:  97 counter :       9005
state:  97 counter :       9006
state:  97 counter :       9007
state:  97 counter :       9008
state:  97 counter :       9009
state:  97 counter :       9010
state:  97 counter :       9011
state:  97 counter :       9012
 : bvalid : 0x1 
state:  98 counter :       9013
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state: 101 counter :       9014
state: 101 counter :       9015
 : axi_mstr_states : 0x1 
state: 101 counter :       9016
 : axi_mstr_states : 0x2 
state: 101 counter :       9017
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state: 101 counter :       9018
state: 101 counter :       9019
state: 101 counter :       9020
state: 101 counter :       9021
state: 101 counter :       9022
state: 101 counter :       9023
state: 101 counter :       9024
state: 101 counter :       9025
state: 101 counter :       9026
state: 101 counter :       9027
state: 101 counter :       9028
state: 101 counter :       9029
state: 101 counter :       9030
state: 101 counter :       9031
state: 101 counter :       9032
state: 101 counter :       9033
state: 101 counter :       9034
state: 101 counter :       9035
state: 101 counter :       9036
state: 101 counter :       9037
state: 101 counter :       9038
state: 101 counter :       9039
state: 101 counter :       9040
state: 101 counter :       9041
state: 101 counter :       9042
state: 101 counter :       9043
state: 101 counter :       9044
state: 101 counter :       9045
 : bvalid : 0x1 
state: 102 counter :       9046
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state: 105 counter :       9047
state: 105 counter :       9048
 : axi_mstr_states : 0x1 
state: 105 counter :       9049
 : axi_mstr_states : 0x2 
state: 105 counter :       9050
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state: 105 counter :       9051
state: 105 counter :       9052
state: 105 counter :       9053
state: 105 counter :       9054
state: 105 counter :       9055
state: 105 counter :       9056
state: 105 counter :       9057
state: 105 counter :       9058
state: 105 counter :       9059
state: 105 counter :       9060
state: 105 counter :       9061
state: 105 counter :       9062
state: 105 counter :       9063
state: 105 counter :       9064
state: 105 counter :       9065
state: 105 counter :       9066
state: 105 counter :       9067
state: 105 counter :       9068
state: 105 counter :       9069
state: 105 counter :       9070
state: 105 counter :       9071
state: 105 counter :       9072
state: 105 counter :       9073
state: 105 counter :       9074
state: 105 counter :       9075
state: 105 counter :       9076
state: 105 counter :       9077
state: 105 counter :       9078
 : bvalid : 0x1 
state: 106 counter :       9079
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state: 109 counter :       9080
state: 109 counter :       9081
 : axi_mstr_states : 0x1 
state: 109 counter :       9082
 : axi_mstr_states : 0x2 
state: 109 counter :       9083
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state: 109 counter :       9084
state: 109 counter :       9085
state: 109 counter :       9086
state: 109 counter :       9087
state: 109 counter :       9088
state: 109 counter :       9089
state: 109 counter :       9090
state: 109 counter :       9091
state: 109 counter :       9092
state: 109 counter :       9093
state: 109 counter :       9094
state: 109 counter :       9095
state: 109 counter :       9096
state: 109 counter :       9097
state: 109 counter :       9098
state: 109 counter :       9099
state: 109 counter :       9100
state: 109 counter :       9101
state: 109 counter :       9102
state: 109 counter :       9103
state: 109 counter :       9104
state: 109 counter :       9105
state: 109 counter :       9106
state: 109 counter :       9107
state: 109 counter :       9108
state: 109 counter :       9109
state: 109 counter :       9110
state: 109 counter :       9111
 : bvalid : 0x1 
state: 123 counter :       9112
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state: 126 counter :       9113
state: 137 counter :       9114
 monitor bram_addra_wr : 0x00000050
 monitor is wr data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005fcae7bc596feb6a7a54
state: 140 counter :       9115
state: 151 counter :       9116
 monitor bram_addra_wr : 0x00000060
 monitor is wr data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000d4587d0bbffa5b95d089
state: 154 counter :       9117
state: 165 counter :       9118
 monitor bram_addra_wr : 0x00000070
 monitor is wr data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c5496c1aaeeb4a84c198
state: 168 counter :       9119
state: 185 counter :       9120
 monitor bram_addra_wr : 0x00000080
 monitor is wr data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006dddd141c53a54271f29
state:   0 counter :       9121
 : Gc_xor 0: 0x00000000000000000000 
 : Gc_xor 1: 0x00000000000000000000 
 : Gc_xor 2: 0x00000000000000000000 
 : Gc_xor 3: 0x00000000000000000000 
 : Gc 0: 0xca44923868e9d4c49c31 
 : toSend01: 0xca44923868e9d4c49c31 
 : toSend10: 0xca44923868e9d4c49c31 
 : toSend11: 0xca44923868e9d4c49c31 
 : Gc 1: 0xca44923868e9d4c49c31 
 : Gc: 0xca44923868e9d4c49c31 
 : toSend01: 0xca44923868e9d4c49c31 
 : toSend10: 0xca44923868e9d4c49c31 
 : toSend11: 0xca44923868e9d4c49c31 
 : Gc 2: 0xca44923868e9d4c49c31 
 : Gc 3: 0xca44923868e9d4c49c31 
state:   0 counter :       9122
state:   0 counter :       9123
state:   0 counter :       9124
state:   0 counter :       9125
state:   0 counter :       9126
state:   0 counter :       9127
state:   0 counter :       9128
state:   0 counter :       9129
state:   0 counter :       9130
state:   0 counter :       9131
state:   0 counter :       9132
state:   0 counter :       9133
state:   0 counter :       9134
state:   0 counter :       9135
state:   0 counter :       9136
state:   0 counter :       9137
state:   0 counter :       9138
state:   0 counter :       9139
state:   0 counter :       9140
state:   0 counter :       9141
state:   0 counter :       9142
state:   0 counter :       9143
state:   0 counter :       9144
state:   0 counter :       9145
state:   0 counter :       9146
state:   0 counter :       9147
state:   0 counter :       9148
state:   0 counter :       9149
state:   0 counter :       9150
state:   0 counter :       9151
state:   0 counter :       9152
state:   0 counter :       9153
state:   0 counter :       9154
state:   0 counter :       9155
state:   0 counter :       9156
state:   0 counter :       9157
state:   0 counter :       9158
state:   0 counter :       9159
state:   0 counter :       9160
state:   0 counter :       9161
state:   0 counter :       9162
state:   0 counter :       9163
state:   0 counter :       9164
state:   0 counter :       9165
state:   0 counter :       9166
state:   0 counter :       9167
state:   0 counter :       9168
state:   0 counter :       9169
 : Gbr_input[0] adress: 0x80000010 
state:   0 counter :       9170
state:   0 counter :       9171
state:   0 counter :       9172
state:   0 counter :       9173
state:   0 counter :       9174
state:   0 counter :       9175
state:   0 counter :       9176
state:   0 counter :       9177
state:   0 counter :       9178
state:   0 counter :       9179
state:   0 counter :       9180
state:   0 counter :       9181
state:   0 counter :       9182
state:   0 counter :       9183
state:   0 counter :       9184
 : Gbr_input[1] adress: 0x80000020 
state:   0 counter :       9185
state:   0 counter :       9186
state:   0 counter :       9187
state:   0 counter :       9188
state:   0 counter :       9189
state:   0 counter :       9190
state:   0 counter :       9191
state:   0 counter :       9192
state:   0 counter :       9193
state:   0 counter :       9194
state:   0 counter :       9195
state:   0 counter :       9196
state:   0 counter :       9197
state:   0 counter :       9198
state:   0 counter :       9199
state:   0 counter :       9200
state:   0 counter :       9201
state:   0 counter :       9202
state:   0 counter :       9203
state:   0 counter :       9204
state:   0 counter :       9205
state:   0 counter :       9206
state:   0 counter :       9207
state:   0 counter :       9208
state:   0 counter :       9209
state:   0 counter :       9210
state:   0 counter :       9211
state:   0 counter :       9212
state:   0 counter :       9213
state:   0 counter :       9214
state:   0 counter :       9215
state:   0 counter :       9216
state:   0 counter :       9217
state:   0 counter :       9218
state:   0 counter :       9219
state:   0 counter :       9220
state:   0 counter :       9221
state:   0 counter :       9222
state:   0 counter :       9223
state:   0 counter :       9224
state:   0 counter :       9225
state:   0 counter :       9226
state:   0 counter :       9227
state:   0 counter :       9228
state:   0 counter :       9229
state:   0 counter :       9230
state:   0 counter :       9231
state:   0 counter :       9232
state:   0 counter :       9233
state:   0 counter :       9234
state:   0 counter :       9235
state:   0 counter :       9236
state:   0 counter :       9237
state:   0 counter :       9238
state:   0 counter :       9239
state:   0 counter :       9240
state:   0 counter :       9241
state:   0 counter :       9242
state:   0 counter :       9243
state:   0 counter :       9244
state:   0 counter :       9245
state:   0 counter :       9246
state:   0 counter :       9247
state:   0 counter :       9248
state:   0 counter :       9249
state:   0 counter :       9250
state:   0 counter :       9251
state:   0 counter :       9252
state:   0 counter :       9253
state:   0 counter :       9254
state:   0 counter :       9255
state:   0 counter :       9256
state:   0 counter :       9257
state:   0 counter :       9258
state:   0 counter :       9259
 : Gbr_input[2] adress: 0x80000010 
state:   0 counter :       9260
state:   0 counter :       9261
state:   0 counter :       9262
state:   0 counter :       9263
state:   0 counter :       9264
state:   0 counter :       9265
state:   0 counter :       9266
state:   0 counter :       9267
state:   0 counter :       9268
state:   0 counter :       9269
state:   0 counter :       9270
state:   0 counter :       9271
state:   0 counter :       9272
state:   0 counter :       9273
state:   0 counter :       9274
 : Gbr_input[3] adress: 0x80000020 
state:   0 counter :       9275
state:   0 counter :       9276
state:   0 counter :       9277
state:   0 counter :       9278
state:   0 counter :       9279
state:   0 counter :       9280
state:   0 counter :       9281
state:   0 counter :       9282
state:   0 counter :       9283
state:   0 counter :       9284
state:   0 counter :       9285
state:   0 counter :       9286
state:   0 counter :       9287
state:   0 counter :       9288
state:   0 counter :       9289
state:   0 counter :       9290
state:   0 counter :       9291
state:   0 counter :       9292
state:   0 counter :       9293
state:   0 counter :       9294
state:   0 counter :       9295
state:   0 counter :       9296
state:   0 counter :       9297
state:   0 counter :       9298
state:   0 counter :       9299
state:   0 counter :       9300
state:   0 counter :       9301
state:   0 counter :       9302
state:   0 counter :       9303
state:   0 counter :       9304
state:   0 counter :       9305
state:   0 counter :       9306
state:   0 counter :       9307
state:   0 counter :       9308
state:   0 counter :       9309
state:   0 counter :       9310
state:   0 counter :       9311
state:   0 counter :       9312
state:   0 counter :       9313
state:   0 counter :       9314
state:   0 counter :       9315
state:   0 counter :       9316
state:   0 counter :       9317
state:   0 counter :       9318
state:   0 counter :       9319
state:   0 counter :       9320
state:   0 counter :       9321
state:   0 counter :       9322
state:   0 counter :       9323
state:   0 counter :       9324
state:   0 counter :       9325
state:   0 counter :       9326
state:   0 counter :       9327
state:   0 counter :       9328
state:   0 counter :       9329
state:   0 counter :       9330
state:   0 counter :       9331
state:   0 counter :       9332
state:   0 counter :       9333
state:   0 counter :       9334
state:   0 counter :       9335
state:   0 counter :       9336
state:   0 counter :       9337
state:   0 counter :       9338
state:   0 counter :       9339
state:   0 counter :       9340
state:   0 counter :       9341
state:   0 counter :       9342
state:   0 counter :       9343
state:   0 counter :       9344
state:   0 counter :       9345
state:   0 counter :       9346
state:   0 counter :       9347
state:   0 counter :       9348
state:   0 counter :       9349
 : Gbr_input[4] adress: 0x80000010 
state:   0 counter :       9350
state:   0 counter :       9351
state:   0 counter :       9352
state:   0 counter :       9353
state:   0 counter :       9354
state:   0 counter :       9355
state:   0 counter :       9356
state:   0 counter :       9357
state:   0 counter :       9358
state:   0 counter :       9359
state:   0 counter :       9360
state:   0 counter :       9361
state:   0 counter :       9362
state:   0 counter :       9363
state:   0 counter :       9364
 : Gbr_input[5] adress: 0x80000020 
state:   0 counter :       9365
state:   0 counter :       9366
state:   0 counter :       9367
state:   0 counter :       9368
state:   0 counter :       9369
state:   0 counter :       9370
state:   0 counter :       9371
state:   0 counter :       9372
state:   0 counter :       9373
state:   0 counter :       9374
state:   0 counter :       9375
state:   0 counter :       9376
state:   0 counter :       9377
state:   0 counter :       9378
state:   0 counter :       9379
state:   0 counter :       9380
state:   0 counter :       9381
state:   0 counter :       9382
state:   0 counter :       9383
state:   0 counter :       9384
state:   0 counter :       9385
state:   0 counter :       9386
state:   0 counter :       9387
state:   0 counter :       9388
state:   0 counter :       9389
state:   0 counter :       9390
state:   0 counter :       9391
state:   0 counter :       9392
state:   0 counter :       9393
state:   0 counter :       9394
state:   0 counter :       9395
state:   0 counter :       9396
state:   0 counter :       9397
state:   0 counter :       9398
state:   0 counter :       9399
state:   0 counter :       9400
state:   0 counter :       9401
state:   0 counter :       9402
state:   0 counter :       9403
state:   0 counter :       9404
state:   0 counter :       9405
state:   0 counter :       9406
state:   0 counter :       9407
state:   0 counter :       9408
state:   0 counter :       9409
state:   0 counter :       9410
state:   0 counter :       9411
state:   0 counter :       9412
state:   0 counter :       9413
state:   0 counter :       9414
state:   0 counter :       9415
state:   0 counter :       9416
state:   0 counter :       9417
state:   0 counter :       9418
state:   0 counter :       9419
state:   0 counter :       9420
state:   0 counter :       9421
state:   0 counter :       9422
state:   0 counter :       9423
state:   0 counter :       9424
state:   0 counter :       9425
state:   0 counter :       9426
state:   0 counter :       9427
state:   0 counter :       9428
state:   0 counter :       9429
state:   0 counter :       9430
state:   0 counter :       9431
state:   0 counter :       9432
state:   0 counter :       9433
state:   0 counter :       9434
state:   0 counter :       9435
state:   0 counter :       9436
state:   0 counter :       9437
state:   0 counter :       9438
state:   0 counter :       9439
 : Gbr_input[6] adress: 0x80000010 
state:   0 counter :       9440
state:   0 counter :       9441
state:   0 counter :       9442
state:   0 counter :       9443
state:   0 counter :       9444
state:   0 counter :       9445
state:   0 counter :       9446
state:   0 counter :       9447
state:   0 counter :       9448
state:   0 counter :       9449
state:   0 counter :       9450
state:   0 counter :       9451
state:   0 counter :       9452
state:   0 counter :       9453
state:   0 counter :       9454
 : Gbr_input[7] adress: 0x80000020 
state:   0 counter :       9455
state:   0 counter :       9456
state:   0 counter :       9457
state:   0 counter :       9458
state:   0 counter :       9459
state:   0 counter :       9460
state:   0 counter :       9461
state:   0 counter :       9462
state:   0 counter :       9463
state:   0 counter :       9464
state:   0 counter :       9465
state:   0 counter :       9466
state:   0 counter :       9467
state:   0 counter :       9468
state:   0 counter :       9469
state:   0 counter :       9470
state:   0 counter :       9471
state:   0 counter :       9472
state:   0 counter :       9473
state:   0 counter :       9474
state:   0 counter :       9475
state:   0 counter :       9476
state:   0 counter :       9477
state:   0 counter :       9478
state:   0 counter :       9479
state:   0 counter :       9480
state:   0 counter :       9481
state:   0 counter :       9482
state:   0 counter :       9483
state:   0 counter :       9484
state:   0 counter :       9485
state:   0 counter :       9486
state:   0 counter :       9487
state:   0 counter :       9488
state:   0 counter :       9489
state:   0 counter :       9490
state:   0 counter :       9491
state:   0 counter :       9492
state:   0 counter :       9493
state:   0 counter :       9494
state:   0 counter :       9495
state:   0 counter :       9496
state:   0 counter :       9497
state:   0 counter :       9498
state:   0 counter :       9499
state:   0 counter :       9500
state:   0 counter :       9501
state:   0 counter :       9502
state:   0 counter :       9503
state:   0 counter :       9504
state:   0 counter :       9505
state:   0 counter :       9506
state:   0 counter :       9507
state:   0 counter :       9508
state:   0 counter :       9509
state:   0 counter :       9510
state:   0 counter :       9511
state:   0 counter :       9512
state:   0 counter :       9513
state:   0 counter :       9514
state:   0 counter :       9515
state:   0 counter :       9516
state:   0 counter :       9517
state:   0 counter :       9518
state:   0 counter :       9519
state:   0 counter :       9520
state:   0 counter :       9521
state:   0 counter :       9522
state:   0 counter :       9523
state:   0 counter :       9524
state:   0 counter :       9525
state:   0 counter :       9526
state:   0 counter :       9527
state:   0 counter :       9528
state:   0 counter :       9529
 : Gbr_input[8] adress: 0x80000010 
state:   0 counter :       9530
state:   0 counter :       9531
state:   0 counter :       9532
state:   0 counter :       9533
state:   0 counter :       9534
state:   0 counter :       9535
state:   0 counter :       9536
state:   0 counter :       9537
state:   0 counter :       9538
state:   0 counter :       9539
state:   0 counter :       9540
state:   0 counter :       9541
state:   0 counter :       9542
state:   0 counter :       9543
state:   0 counter :       9544
 : Gbr_input[9] adress: 0x80002006 
state:   0 counter :       9545
state:   0 counter :       9546
state:   0 counter :       9547
state:   0 counter :       9548
state:   0 counter :       9549
state:   0 counter :       9550
state:   0 counter :       9551
state:   0 counter :       9552
state:   0 counter :       9553
state:   0 counter :       9554
state:   0 counter :       9555
state:   0 counter :       9556
state:   0 counter :       9557
state:   0 counter :       9558
state:   0 counter :       9559
state:   0 counter :       9560
state:   0 counter :       9561
state:   0 counter :       9562
state:   0 counter :       9563
state:   0 counter :       9564
state:   0 counter :       9565
state:   0 counter :       9566
state:   0 counter :       9567
state:   0 counter :       9568
state:   0 counter :       9569
state:   0 counter :       9570
state:   0 counter :       9571
state:   0 counter :       9572
state:   0 counter :       9573
state:   0 counter :       9574
 : Gbr_input[10] adress: 0x80000020 
state:   0 counter :       9575
state:   0 counter :       9576
state:   0 counter :       9577
state:   0 counter :       9578
state:   0 counter :       9579
state:   0 counter :       9580
state:   0 counter :       9581
state:   0 counter :       9582
state:   0 counter :       9583
state:   0 counter :       9584
state:   0 counter :       9585
state:   0 counter :       9586
state:   0 counter :       9587
state:   0 counter :       9588
state:   0 counter :       9589
 : Gbr_input[11] adress: 0x80002066 
state:   0 counter :       9590
state:   0 counter :       9591
state:   0 counter :       9592
state:   0 counter :       9593
state:   0 counter :       9594
state:   0 counter :       9595
state:   0 counter :       9596
state:   0 counter :       9597
state:   0 counter :       9598
state:   0 counter :       9599
state:   0 counter :       9600
state:   0 counter :       9601
state:   0 counter :       9602
state:   0 counter :       9603
state:   0 counter :       9604
state:   0 counter :       9605
state:   0 counter :       9606
state:   0 counter :       9607
state:   0 counter :       9608
state:   0 counter :       9609
state:   0 counter :       9610
state:   0 counter :       9611
state:   0 counter :       9612
state:   0 counter :       9613
state:   0 counter :       9614
state:   0 counter :       9615
state:   0 counter :       9616
state:   0 counter :       9617
state:   0 counter :       9618
state:   0 counter :       9619
 : Gbr_input[12] adress: 0x80000030 
state:   0 counter :       9620
state:   0 counter :       9621
state:   0 counter :       9622
state:   0 counter :       9623
state:   0 counter :       9624
state:   0 counter :       9625
state:   0 counter :       9626
state:   0 counter :       9627
state:   0 counter :       9628
state:   0 counter :       9629
state:   0 counter :       9630
state:   0 counter :       9631
state:   0 counter :       9632
state:   0 counter :       9633
state:   0 counter :       9634
 : Gbr_input[13] adress: 0x80002066 
state:   0 counter :       9635
state:   0 counter :       9636
state:   0 counter :       9637
state:   0 counter :       9638
state:   0 counter :       9639
state:   0 counter :       9640
state:   0 counter :       9641
state:   0 counter :       9642
state:   0 counter :       9643
state:   0 counter :       9644
state:   0 counter :       9645
state:   0 counter :       9646
state:   0 counter :       9647
state:   0 counter :       9648
state:   0 counter :       9649
state:   0 counter :       9650
state:   0 counter :       9651
state:   0 counter :       9652
state:   0 counter :       9653
state:   0 counter :       9654
state:   0 counter :       9655
state:   0 counter :       9656
state:   0 counter :       9657
state:   0 counter :       9658
state:   0 counter :       9659
state:   0 counter :       9660
state:   0 counter :       9661
state:   0 counter :       9662
state:   0 counter :       9663
state:   0 counter :       9664
 : Gbr_input[14] adress: 0x80000040 
state:   0 counter :       9665
state:   0 counter :       9666
state:   0 counter :       9667
state:   0 counter :       9668
state:   0 counter :       9669
state:   0 counter :       9670
state:   0 counter :       9671
state:   0 counter :       9672
state:   0 counter :       9673
state:   0 counter :       9674
state:   0 counter :       9675
state:   0 counter :       9676
state:   0 counter :       9677
state:   0 counter :       9678
state:   0 counter :       9679
 : Gbr_input[15] adress: 0x80002066 
state:   0 counter :       9680
state:   0 counter :       9681
state:   0 counter :       9682
state:   0 counter :       9683
state:   0 counter :       9684
state:   0 counter :       9685
state:   0 counter :       9686
state:   0 counter :       9687
state:   0 counter :       9688
state:   0 counter :       9689
state:   0 counter :       9690
state:   0 counter :       9691
state:   0 counter :       9692
state:   0 counter :       9693
state:   0 counter :       9694
state:   0 counter :       9695
state:   0 counter :       9696
state:   0 counter :       9697
state:   0 counter :       9698
state:   0 counter :       9699
state:   0 counter :       9700
state:   0 counter :       9701
state:   0 counter :       9702
state:   0 counter :       9703
state:   0 counter :       9704
state:   0 counter :       9705
state:   0 counter :       9706
state:   0 counter :       9707
state:   0 counter :       9708
state:   0 counter :       9709
state:   0 counter :       9710
state:   0 counter :       9711
state:   0 counter :       9712
state:   0 counter :       9713
state:   0 counter :       9714
state:   0 counter :       9715
state:   0 counter :       9716
state:   0 counter :       9717
state:   0 counter :       9718
state:   0 counter :       9719
state:   0 counter :       9720
state:   0 counter :       9721
state:   0 counter :       9722
state:   0 counter :       9723
state:   0 counter :       9724
state:   1 counter :       9725
state:   4 counter :       9726
state:   5 counter :       9727
 : bram_read adress: 0x00000010 
state: 169 counter :       9728
 monitor is read data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003d9d0a3afaf27ead979b
 : bram read data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003d9d0a3afaf27ead979b 
 : Ga ns: 0x3d9d0a3afaf27ead979b 
state:   8 counter :       9729
 : Ga 0: 0x3d9d0a3afaf27ead979b 
[            43958000] : Waiting for core command to complete.  
state:   9 counter :       9730
 : bram_read adress: 0x00000020 
state: 170 counter :       9731
 monitor is read data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000d2da2b1ae1c1ce44f7e0
 : bram read data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000d2da2b1ae1c1ce44f7e0 
state:  10 counter :       9732
 : Gb 0: 0xd2da2b1ae1c1ce44f7e0 
 : Gc 0: 0x00000000000000000000 
 : toSend10: 0x00000000000000000000 
 : toSend11: 0x00000000000000000000 
state:  29 counter :       9733
 : Gc 0: 0x67452301efcdab8998ba 
state:  32 counter :       9734
state:  33 counter :       9735
 : bram_read adress: 0x00000010 
state: 171 counter :       9736
 monitor is read data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003d9d0a3afaf27ead979b
 : bram read data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003d9d0a3afaf27ead979b 
state:  36 counter :       9737
 : Ga 1: 0x3d9d0a3afaf27ead979b 
 : Ga: 0x3d9d0a3afaf27ead979b 
state:  37 counter :       9738
 : bram_read adress: 0x00000020 
state: 172 counter :       9739
 monitor is read data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000d2da2b1ae1c1ce44f7e0
 : bram read data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000d2da2b1ae1c1ce44f7e0 
state:  38 counter :       9740
 : Gb 1: 0xd2da2b1ae1c1ce44f7e0 
 : Gb: 0xd2da2b1ae1c1ce44f7e0 
 : Gc 1: 0x00000000000000000000 
 : Gc: 0x00000000000000000000 
 : toSend10: 0x00000000000000000000 
 : toSend11: 0x00000000000000000000 
state:  57 counter :       9741
 : Gc 1: 0x67452301efcdab8998ba 
 : Gc: 0x67452301efcdab8998ba 
state:  60 counter :       9742
state:  61 counter :       9743
 : bram_read adress: 0x00000010 
state: 173 counter :       9744
 monitor is read data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003d9d0a3afaf27ead979b
 : bram read data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003d9d0a3afaf27ead979b 
state:  64 counter :       9745
 : Ga 2: 0x3d9d0a3afaf27ead979b 
state:  65 counter :       9746
 : bram_read adress: 0x00000020 
state: 174 counter :       9747
 monitor is read data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000d2da2b1ae1c1ce44f7e0
 : bram read data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000d2da2b1ae1c1ce44f7e0 
state:  66 counter :       9748
 : Gb 2: 0xd2da2b1ae1c1ce44f7e0 
 : Gc 2: 0x00000000000000000000 
state:  85 counter :       9749
 : Gc 2: 0x67452301efcdab8998ba 
state:  88 counter :       9750
state:  89 counter :       9751
 : bram_read adress: 0x00000010 
state: 175 counter :       9752
 monitor is read data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003d9d0a3afaf27ead979b
 : bram read data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003d9d0a3afaf27ead979b 
state:  92 counter :       9753
 : Ga 3: 0x3d9d0a3afaf27ead979b 
state:  93 counter :       9754
 : bram_read adress: 0x00000020 
state: 176 counter :       9755
 monitor is read data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000d2da2b1ae1c1ce44f7e0
 : bram read data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000d2da2b1ae1c1ce44f7e0 
state:  94 counter :       9756
 : Gb 3: 0xd2da2b1ae1c1ce44f7e0 
 : Gc 3: 0x00000000000000000000 
state: 113 counter :       9757
 : Gc 3: 0x67452301efcdab8998ba 
state: 116 counter :       9758
state: 117 counter :       9759
 : bram_read adress: 0x00000010 
state: 177 counter :       9760
 monitor is read data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003d9d0a3afaf27ead979b
 : bram read data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003d9d0a3afaf27ead979b 
state: 120 counter :       9761
 : Ga 4: 0x3d9d0a3afaf27ead979b 
state: 121 counter :       9762
 : bram_read adress: 0x00002006 
state: 178 counter :       9763
 monitor is read data: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 : bram read data: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
state: 122 counter :       9764
 : Gb 4: 0x00000000000000000000 
state: 127 counter :       9765
 : Gc_xor 0: 0x3d9d0a3afaf27ead979b 
state: 130 counter :       9766
state: 131 counter :       9767
 : bram_read adress: 0x00000020 
state: 179 counter :       9768
 monitor is read data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000d2da2b1ae1c1ce44f7e0
 : bram read data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000d2da2b1ae1c1ce44f7e0 
state: 134 counter :       9769
 : Ga 5: 0xd2da2b1ae1c1ce44f7e0 
state: 135 counter :       9770
 : bram_read adress: 0x00002066 
state: 180 counter :       9771
 monitor is read data: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 : bram read data: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
state: 136 counter :       9772
 : Gb 5: 0x00000000000000000000 
state: 141 counter :       9773
 : Gc_xor 1: 0xd2da2b1ae1c1ce44f7e0 
state: 144 counter :       9774
state: 145 counter :       9775
 : bram_read adress: 0x00000030 
state: 181 counter :       9776
 monitor is read data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004c76f5bd74147388a645
 : bram read data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004c76f5bd74147388a645 
state: 148 counter :       9777
 : Ga 6: 0x4c76f5bd74147388a645 
state: 149 counter :       9778
 : bram_read adress: 0x00002066 
state: 182 counter :       9779
 monitor is read data: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 : bram read data: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
state: 150 counter :       9780
 : Gb 6: 0x00000000000000000000 
state: 155 counter :       9781
 : Gc_xor 2: 0x4c76f5bd74147388a645 
state: 158 counter :       9782
state: 159 counter :       9783
 : bram_read adress: 0x00000040 
state: 183 counter :       9784
state: 162 counter :       9785
 : Ga 7: 0x00000000000000000000 
state: 163 counter :       9786
 : bram_read adress: 0x00002066 
state: 184 counter :       9787
state: 164 counter :       9788
 : Gb 7: 0x00000000000000000000 
state:  11 counter :       9789
state:  11 counter :       9790
state:  11 counter :       9791
state:  11 counter :       9792
state:  11 counter :       9793
state:  11 counter :       9794
state:  11 counter :       9795
state:  11 counter :       9796
state:  11 counter :       9797
state:  11 counter :       9798
state:  11 counter :       9799
state:  11 counter :       9800
state:  11 counter :       9801
state:  11 counter :       9802
state:  11 counter :       9803
state:  11 counter :       9804
state:  11 counter :       9805
state:  11 counter :       9806
state:  11 counter :       9807
state:  11 counter :       9808
state:  11 counter :       9809
state:  11 counter :       9810
state:  11 counter :       9811
state:  11 counter :       9812
state:  11 counter :       9813
state:  11 counter :       9814
 : Gc 0: 0xb5dd5cb61abfa47fc231 
 : toSend01: 0xbea61d28e40c8517faf4 
 : toSend10: 0x617d57f6210e270481b3 
 : toSend11: 0x5ba12133d2104db596d5 
state:  15 counter :       9815
state:  14 counter :       9816
 monitor bram_addra_wr : 0x00000010
 monitor is wr data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000b5dd5cb61abfa47fc231
state:  17 counter :       9817
state:  17 counter :       9818
 : axi_mstr_states : 0x1 
state:  17 counter :       9819
 : axi_mstr_states : 0x2 
state:  17 counter :       9820
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  17 counter :       9821
state:  17 counter :       9822
 : Gc 1: 0x760ae47e946083bbf330 
 : Gc: 0x760ae47e946083bbf330 
 : toSend01: 0x94ab2c28e8381803f5fe 
 : toSend10: 0xf07d14cd310aa5657fe7 
 : toSend11: 0x94d766f84b7badeaa4c6 
state:  17 counter :       9823
state:  17 counter :       9824
state:  17 counter :       9825
state:  17 counter :       9826
state:  17 counter :       9827
state:  17 counter :       9828
state:  17 counter :       9829
state:  17 counter :       9830
 : Gc 2: 0x99d99636be14cf38816e 
state:  17 counter :       9831
state:  17 counter :       9832
state:  17 counter :       9833
state:  17 counter :       9834
state:  17 counter :       9835
state:  17 counter :       9836
state:  17 counter :       9837
state:  17 counter :       9838
 : Gc 3: 0xdde3f8b856bc18ab0b0b 
state:  17 counter :       9839
state:  17 counter :       9840
state:  17 counter :       9841
state:  17 counter :       9842
state:  17 counter :       9843
state:  17 counter :       9844
state:  17 counter :       9845
state:  17 counter :       9846
state:  17 counter :       9847
state:  17 counter :       9848
state:  17 counter :       9849
 : bvalid : 0x1 
state:  18 counter :       9850
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  21 counter :       9851
state:  21 counter :       9852
 : axi_mstr_states : 0x1 
state:  21 counter :       9853
 : axi_mstr_states : 0x2 
state:  21 counter :       9854
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  21 counter :       9855
state:  21 counter :       9856
state:  21 counter :       9857
state:  21 counter :       9858
state:  21 counter :       9859
state:  21 counter :       9860
state:  21 counter :       9861
state:  21 counter :       9862
state:  21 counter :       9863
state:  21 counter :       9864
state:  21 counter :       9865
state:  21 counter :       9866
state:  21 counter :       9867
state:  21 counter :       9868
state:  21 counter :       9869
state:  21 counter :       9870
state:  21 counter :       9871
state:  21 counter :       9872
state:  21 counter :       9873
state:  21 counter :       9874
state:  21 counter :       9875
state:  21 counter :       9876
state:  21 counter :       9877
state:  21 counter :       9878
state:  21 counter :       9879
state:  21 counter :       9880
state:  21 counter :       9881
state:  21 counter :       9882
 : bvalid : 0x1 
state:  22 counter :       9883
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  25 counter :       9884
state:  25 counter :       9885
 : axi_mstr_states : 0x1 
state:  25 counter :       9886
 : axi_mstr_states : 0x2 
state:  25 counter :       9887
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  25 counter :       9888
state:  25 counter :       9889
state:  25 counter :       9890
state:  25 counter :       9891
state:  25 counter :       9892
state:  25 counter :       9893
state:  25 counter :       9894
state:  25 counter :       9895
state:  25 counter :       9896
state:  25 counter :       9897
state:  25 counter :       9898
state:  25 counter :       9899
state:  25 counter :       9900
state:  25 counter :       9901
state:  25 counter :       9902
state:  25 counter :       9903
state:  25 counter :       9904
state:  25 counter :       9905
state:  25 counter :       9906
state:  25 counter :       9907
state:  25 counter :       9908
state:  25 counter :       9909
state:  25 counter :       9910
state:  25 counter :       9911
state:  25 counter :       9912
state:  25 counter :       9913
state:  25 counter :       9914
state:  25 counter :       9915
 : bvalid : 0x1 
state:  39 counter :       9916
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  43 counter :       9917
state:  42 counter :       9918
 monitor bram_addra_wr : 0x00000020
 monitor is wr data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000760ae47e946083bbf330
state:  45 counter :       9919
state:  45 counter :       9920
 : axi_mstr_states : 0x1 
state:  45 counter :       9921
 : axi_mstr_states : 0x2 
state:  45 counter :       9922
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  45 counter :       9923
state:  45 counter :       9924
state:  45 counter :       9925
state:  45 counter :       9926
state:  45 counter :       9927
state:  45 counter :       9928
state:  45 counter :       9929
state:  45 counter :       9930
state:  45 counter :       9931
state:  45 counter :       9932
state:  45 counter :       9933
state:  45 counter :       9934
state:  45 counter :       9935
state:  45 counter :       9936
state:  45 counter :       9937
state:  45 counter :       9938
state:  45 counter :       9939
state:  45 counter :       9940
state:  45 counter :       9941
state:  45 counter :       9942
state:  45 counter :       9943
state:  45 counter :       9944
state:  45 counter :       9945
state:  45 counter :       9946
state:  45 counter :       9947
state:  45 counter :       9948
state:  45 counter :       9949
state:  45 counter :       9950
state:  45 counter :       9951
 : bvalid : 0x1 
state:  46 counter :       9952
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  49 counter :       9953
state:  49 counter :       9954
 : axi_mstr_states : 0x1 
state:  49 counter :       9955
 : axi_mstr_states : 0x2 
state:  49 counter :       9956
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  49 counter :       9957
state:  49 counter :       9958
state:  49 counter :       9959
state:  49 counter :       9960
state:  49 counter :       9961
state:  49 counter :       9962
state:  49 counter :       9963
state:  49 counter :       9964
state:  49 counter :       9965
state:  49 counter :       9966
state:  49 counter :       9967
state:  49 counter :       9968
state:  49 counter :       9969
state:  49 counter :       9970
state:  49 counter :       9971
state:  49 counter :       9972
state:  49 counter :       9973
state:  49 counter :       9974
state:  49 counter :       9975
state:  49 counter :       9976
state:  49 counter :       9977
state:  49 counter :       9978
state:  49 counter :       9979
state:  49 counter :       9980
state:  49 counter :       9981
state:  49 counter :       9982
state:  49 counter :       9983
state:  49 counter :       9984
 : bvalid : 0x1 
state:  50 counter :       9985
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  53 counter :       9986
state:  53 counter :       9987
 : axi_mstr_states : 0x1 
state:  53 counter :       9988
 : axi_mstr_states : 0x2 
state:  53 counter :       9989
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  53 counter :       9990
state:  53 counter :       9991
state:  53 counter :       9992
state:  53 counter :       9993
state:  53 counter :       9994
state:  53 counter :       9995
state:  53 counter :       9996
state:  53 counter :       9997
state:  53 counter :       9998
state:  53 counter :       9999
state:  53 counter :      10000
state:  53 counter :      10001
state:  53 counter :      10002
state:  53 counter :      10003
state:  53 counter :      10004
state:  53 counter :      10005
state:  53 counter :      10006
state:  53 counter :      10007
state:  53 counter :      10008
state:  53 counter :      10009
state:  53 counter :      10010
state:  53 counter :      10011
state:  53 counter :      10012
state:  53 counter :      10013
state:  53 counter :      10014
state:  53 counter :      10015
state:  53 counter :      10016
state:  53 counter :      10017
 : bvalid : 0x1 
state:  67 counter :      10018
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  71 counter :      10019
state:  70 counter :      10020
 monitor bram_addra_wr : 0x00000030
 monitor is wr data: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000099d99636be14cf38816e
state:  73 counter :      10021
state:  73 counter :      10022
 : axi_mstr_states : 0x1 
state:  73 counter :      10023
 : axi_mstr_states : 0x2 
state:  73 counter :      10024
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  73 counter :      10025
state:  73 counter :      10026
state:  73 counter :      10027
state:  73 counter :      10028
state:  73 counter :      10029
state:  73 counter :      10030
state:  73 counter :      10031
state:  73 counter :      10032
state:  73 counter :      10033
state:  73 counter :      10034
state:  73 counter :      10035
state:  73 counter :      10036
state:  73 counter :      10037
state:  73 counter :      10038
state:  73 counter :      10039
state:  73 counter :      10040
state:  73 counter :      10041
state:  73 counter :      10042
state:  73 counter :      10043
state:  73 counter :      10044
state:  73 counter :      10045
state:  73 counter :      10046
state:  73 counter :      10047
state:  73 counter :      10048
state:  73 counter :      10049
state:  73 counter :      10050
state:  73 counter :      10051
state:  73 counter :      10052
 : bvalid : 0x1 
state:  74 counter :      10053
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  77 counter :      10054
state:  77 counter :      10055
 : axi_mstr_states : 0x1 
state:  77 counter :      10056
 : axi_mstr_states : 0x2 
state:  77 counter :      10057
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  77 counter :      10058
state:  77 counter :      10059
state:  77 counter :      10060
state:  77 counter :      10061
state:  77 counter :      10062
state:  77 counter :      10063
state:  77 counter :      10064
state:  77 counter :      10065
state:  77 counter :      10066
state:  77 counter :      10067
state:  77 counter :      10068
state:  77 counter :      10069
state:  77 counter :      10070
state:  77 counter :      10071
state:  77 counter :      10072
state:  77 counter :      10073
state:  77 counter :      10074
state:  77 counter :      10075
state:  77 counter :      10076
state:  77 counter :      10077
state:  77 counter :      10078
state:  77 counter :      10079
state:  77 counter :      10080
state:  77 counter :      10081
state:  77 counter :      10082
state:  77 counter :      10083
state:  77 counter :      10084
state:  77 counter :      10085
state:  77 counter :      10086
 : bvalid : 0x1 
state:  78 counter :      10087
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  81 counter :      10088
state:  81 counter :      10089
 : axi_mstr_states : 0x1 
state:  81 counter :      10090
 : axi_mstr_states : 0x2 
state:  81 counter :      10091
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  81 counter :      10092
state:  81 counter :      10093
state:  81 counter :      10094
state:  81 counter :      10095
state:  81 counter :      10096
state:  81 counter :      10097
state:  81 counter :      10098
state:  81 counter :      10099
state:  81 counter :      10100
state:  81 counter :      10101
state:  81 counter :      10102
state:  81 counter :      10103
state:  81 counter :      10104
state:  81 counter :      10105
state:  81 counter :      10106
state:  81 counter :      10107
state:  81 counter :      10108
state:  81 counter :      10109
state:  81 counter :      10110
state:  81 counter :      10111
state:  81 counter :      10112
state:  81 counter :      10113
state:  81 counter :      10114
state:  81 counter :      10115
state:  81 counter :      10116
state:  81 counter :      10117
state:  81 counter :      10118
state:  81 counter :      10119
 : bvalid : 0x1 
state:  95 counter :      10120
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state:  96 counter :      10121
state:  97 counter :      10122
state:  97 counter :      10123
 : axi_mstr_states : 0x1 
state:  97 counter :      10124
 : axi_mstr_states : 0x2 
state:  97 counter :      10125
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state:  97 counter :      10126
state:  97 counter :      10127
state:  97 counter :      10128
state:  97 counter :      10129
state:  97 counter :      10130
state:  97 counter :      10131
state:  97 counter :      10132
state:  97 counter :      10133
state:  97 counter :      10134
state:  97 counter :      10135
state:  97 counter :      10136
state:  97 counter :      10137
state:  97 counter :      10138
state:  97 counter :      10139
state:  97 counter :      10140
state:  97 counter :      10141
state:  97 counter :      10142
state:  97 counter :      10143
state:  97 counter :      10144
state:  97 counter :      10145
state:  97 counter :      10146
state:  97 counter :      10147
state:  97 counter :      10148
state:  97 counter :      10149
state:  97 counter :      10150
state:  97 counter :      10151
state:  97 counter :      10152
state:  97 counter :      10153
 : bvalid : 0x1 
state:  98 counter :      10154
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state: 101 counter :      10155
state: 101 counter :      10156
 : axi_mstr_states : 0x1 
state: 101 counter :      10157
 : axi_mstr_states : 0x2 
state: 101 counter :      10158
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state: 101 counter :      10159
state: 101 counter :      10160
state: 101 counter :      10161
state: 101 counter :      10162
state: 101 counter :      10163
state: 101 counter :      10164
state: 101 counter :      10165
state: 101 counter :      10166
state: 101 counter :      10167
state: 101 counter :      10168
state: 101 counter :      10169
state: 101 counter :      10170
state: 101 counter :      10171
state: 101 counter :      10172
state: 101 counter :      10173
state: 101 counter :      10174
state: 101 counter :      10175
state: 101 counter :      10176
state: 101 counter :      10177
state: 101 counter :      10178
state: 101 counter :      10179
state: 101 counter :      10180
state: 101 counter :      10181
state: 101 counter :      10182
state: 101 counter :      10183
state: 101 counter :      10184
state: 101 counter :      10185
state: 101 counter :      10186
 : bvalid : 0x1 
state: 102 counter :      10187
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state: 105 counter :      10188
state: 105 counter :      10189
 : axi_mstr_states : 0x1 
state: 105 counter :      10190
 : axi_mstr_states : 0x2 
state: 105 counter :      10191
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state: 105 counter :      10192
state: 105 counter :      10193
state: 105 counter :      10194
state: 105 counter :      10195
state: 105 counter :      10196
state: 105 counter :      10197
state: 105 counter :      10198
state: 105 counter :      10199
state: 105 counter :      10200
state: 105 counter :      10201
state: 105 counter :      10202
state: 105 counter :      10203
state: 105 counter :      10204
state: 105 counter :      10205
state: 105 counter :      10206
state: 105 counter :      10207
state: 105 counter :      10208
state: 105 counter :      10209
state: 105 counter :      10210
state: 105 counter :      10211
state: 105 counter :      10212
state: 105 counter :      10213
state: 105 counter :      10214
state: 105 counter :      10215
state: 105 counter :      10216
state: 105 counter :      10217
state: 105 counter :      10218
state: 105 counter :      10219
state: 105 counter :      10220
 : bvalid : 0x1 
state: 106 counter :      10221
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state: 109 counter :      10222
state: 109 counter :      10223
 : axi_mstr_states : 0x1 
state: 109 counter :      10224
 : axi_mstr_states : 0x2 
state: 109 counter :      10225
 : axi_mstr_states : 0x3 
 :axi_mstr_sm_wr_resp : 0x1 
state: 109 counter :      10226
state: 109 counter :      10227
state: 109 counter :      10228
state: 109 counter :      10229
state: 109 counter :      10230
state: 109 counter :      10231
state: 109 counter :      10232
state: 109 counter :      10233
state: 109 counter :      10234
state: 109 counter :      10235
state: 109 counter :      10236
state: 109 counter :      10237
state: 109 counter :      10238
state: 109 counter :      10239
state: 109 counter :      10240
state: 109 counter :      10241
state: 109 counter :      10242
state: 109 counter :      10243
state: 109 counter :      10244
state: 109 counter :      10245
state: 109 counter :      10246
state: 109 counter :      10247
state: 109 counter :      10248
state: 109 counter :      10249
state: 109 counter :      10250
state: 109 counter :      10251
state: 109 counter :      10252
state: 109 counter :      10253
 : bvalid : 0x1 
state: 123 counter :      10254
 : axi_mstr_states : 0x0 
 :axi_mstr_sm_wr_resp : 0x0 
 : bvalid : 0x0 
state: 126 counter :      10255
state: 137 counter :      10256
 monitor bram_addra_wr : 0x00002070
 monitor is wr data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003d9d0a3afaf27ead979b
state: 140 counter :      10257
state: 151 counter :      10258
 monitor bram_addra_wr : 0x00002080
 monitor is wr data: 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000d2da2b1ae1c1ce44f7e0
state: 154 counter :      10259
state: 165 counter :      10260
 monitor bram_addra_wr : 0x00002090
 monitor is wr data: 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004c76f5bd74147388a645
state: 168 counter :      10261
state: 185 counter :      10262
 monitor bram_addra_wr : 0x000020a0
 monitor is wr data: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
state:   0 counter :      10263
 : Gc_xor 0: 0x00000000000000000000 
 : Gc_xor 1: 0x00000000000000000000 
 : Gc_xor 2: 0x00000000000000000000 
 : Gc 0: 0x00000000000000000000 
 : toSend01: 0xca44923868e9d4c49c31 
 : toSend10: 0x00000000000000000000 
 : toSend11: 0x00000000000000000000 
 : Gc 1: 0x00000000000000000000 
 : Gc: 0x00000000000000000000 
 : toSend01: 0xca44923868e9d4c49c31 
 : toSend10: 0x00000000000000000000 
 : toSend11: 0x00000000000000000000 
 : Gc 2: 0x00000000000000000000 
 : Gc 3: 0x00000000000000000000 
state:   0 counter :      10264
state:   0 counter :      10265
state:   0 counter :      10266
state:   0 counter :      10267
state:   0 counter :      10268
state:   0 counter :      10269
state:   0 counter :      10270
state:   0 counter :      10271
state:   0 counter :      10272
state:   0 counter :      10273
state:   0 counter :      10274
state:   0 counter :      10275
state:   0 counter :      10276
state:   0 counter :      10277
state:   0 counter :      10278
state:   0 counter :      10279
state:   0 counter :      10280
state:   0 counter :      10281
state:   0 counter :      10282
state:   0 counter :      10283
state:   0 counter :      10284
state:   0 counter :      10285
state:   0 counter :      10286
state:   0 counter :      10287
state:   0 counter :      10288
state:   0 counter :      10289
state:   0 counter :      10290
state:   0 counter :      10291
[            46208000] : output1 read data is: 0x00000000 
[            46208000] : output2 read data is: 0xd4c49c31 
[            46208000] : sm read data is: 0x00 
[            46208000] : output low addr read data is: 0x00002150 
[            46208000] : cmd_done read data is: 0xf13f7a23 
 [            46208000] : test_val is : 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000a
 [            46208000] : test_out is : 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 [            46208000] : toSend01_0   is : 0xca44923868e9d4c49c31
 [            46208000] : toSend10_0   is : 0x00000000000000000000
 [            46208000] : toSend11_0   is : 0x00000000000000000000
 [            46208000] : toSend01_1   is : 0xca44923868e9d4c49c31
 [            46208000] : toSend10_1   is : 0x00000000000000000000
 [            46208000] : toSend11_1   is : 0x00000000000000000000
 [            46208000] : R value   is : 0xca44923868e9d4c49c31
state:   0 counter :      10292
state:   0 counter :      10293
state:   0 counter :      10294
state:   0 counter :      10295
state:   0 counter :      10296
state:   0 counter :      10297
state:   0 counter :      10298
state:   0 counter :      10299
state:   0 counter :      10300
state:   0 counter :      10301
state:   0 counter :      10302
state:   0 counter :      10303
state:   0 counter :      10304
state:   0 counter :      10305
state:   0 counter :      10306
[            46268000] : Issuing DDRA read command.  
state:   0 counter :      10307
state:   0 counter :      10308
state:   0 counter :      10309
state:   0 counter :      10310
state:   0 counter :      10311
state:   0 counter :      10312
state:   0 counter :      10313
state:   0 counter :      10314
state:   0 counter :      10315
state:   0 counter :      10316
state:   0 counter :      10317
 : axi_mstr_states : 0x4 
state:   0 counter :      10318
 : axi_mstr_states : 0x5 
state:   0 counter :      10319
state:   0 counter :      10320
state:   0 counter :      10321
[            46328000] : Waiting for DDRA read command to complete.  
state:   0 counter :      10322
state:   0 counter :      10323
state:   0 counter :      10324
state:   0 counter :      10325
state:   0 counter :      10326
state:   0 counter :      10327
state:   0 counter :      10328
state:   0 counter :      10329
state:   0 counter :      10330
state:   0 counter :      10331
state:   0 counter :      10332
state:   0 counter :      10333
state:   0 counter :      10334
state:   0 counter :      10335
state:   0 counter :      10336
state:   0 counter :      10337
state:   0 counter :      10338
state:   0 counter :      10339
state:   0 counter :      10340
state:   0 counter :      10341
state:   0 counter :      10342
state:   0 counter :      10343
state:   0 counter :      10344
state:   0 counter :      10345
state:   0 counter :      10346
state:   0 counter :      10347
state:   0 counter :      10348
state:   0 counter :      10349
state:   0 counter :      10350
state:   0 counter :      10351
state:   0 counter :      10352
state:   0 counter :      10353
state:   0 counter :      10354
state:   0 counter :      10355
state:   0 counter :      10356
state:   0 counter :      10357
state:   0 counter :      10358
state:   0 counter :      10359
state:   0 counter :      10360
state:   0 counter :      10361
state:   0 counter :      10362
state:   0 counter :      10363
state:   0 counter :      10364
state:   0 counter :      10365
state:   0 counter :      10366
state:   0 counter :      10367
state:   0 counter :      10368
state:   0 counter :      10369
state:   0 counter :      10370
state:   0 counter :      10371
state:   0 counter :      10372
 : axi_mstr_states : 0x0 
state:   0 counter :      10373
state:   0 counter :      10374
[            46538000] : DDRA read command completed.  
[            46538000] : addr: 0x0_2006 read data is: 0x1a550077
state:   0 counter :      10375
state:   0 counter :      10376
state:   0 counter :      10377
state:   0 counter :      10378
state:   0 counter :      10379
state:   0 counter :      10380
state:   0 counter :      10381
state:   0 counter :      10382
state:   0 counter :      10383
state:   0 counter :      10384
state:   0 counter :      10385
state:   0 counter :      10386
state:   0 counter :      10387
state:   0 counter :      10388
state:   0 counter :      10389
state:   0 counter :      10390
state:   0 counter :      10391
[            46608000] : Issuing DDRA read command.  
state:   0 counter :      10392
state:   0 counter :      10393
state:   0 counter :      10394
state:   0 counter :      10395
state:   0 counter :      10396
state:   0 counter :      10397
state:   0 counter :      10398
state:   0 counter :      10399
state:   0 counter :      10400
state:   0 counter :      10401
state:   0 counter :      10402
 : axi_mstr_states : 0x4 
state:   0 counter :      10403
 : axi_mstr_states : 0x5 
state:   0 counter :      10404
state:   0 counter :      10405
state:   0 counter :      10406
[            46668000] : Waiting for DDRA read command to complete.  
state:   0 counter :      10407
state:   0 counter :      10408
state:   0 counter :      10409
state:   0 counter :      10410
state:   0 counter :      10411
state:   0 counter :      10412
state:   0 counter :      10413
state:   0 counter :      10414
state:   0 counter :      10415
state:   0 counter :      10416
state:   0 counter :      10417
state:   0 counter :      10418
state:   0 counter :      10419
state:   0 counter :      10420
state:   0 counter :      10421
state:   0 counter :      10422
state:   0 counter :      10423
state:   0 counter :      10424
state:   0 counter :      10425
state:   0 counter :      10426
state:   0 counter :      10427
state:   0 counter :      10428
state:   0 counter :      10429
state:   0 counter :      10430
state:   0 counter :      10431
state:   0 counter :      10432
state:   0 counter :      10433
state:   0 counter :      10434
state:   0 counter :      10435
state:   0 counter :      10436
state:   0 counter :      10437
state:   0 counter :      10438
state:   0 counter :      10439
state:   0 counter :      10440
state:   0 counter :      10441
state:   0 counter :      10442
state:   0 counter :      10443
state:   0 counter :      10444
state:   0 counter :      10445
state:   0 counter :      10446
state:   0 counter :      10447
state:   0 counter :      10448
state:   0 counter :      10449
state:   0 counter :      10450
state:   0 counter :      10451
state:   0 counter :      10452
 : axi_mstr_states : 0x0 
state:   0 counter :      10453
state:   0 counter :      10454
[            46858000] : DDRA read command completed.  
[            46858000] : addr: 0x0_2010 read data is: 0x00000000
state:   0 counter :      10455
state:   0 counter :      10456
state:   0 counter :      10457
state:   0 counter :      10458
state:   0 counter :      10459
state:   0 counter :      10460
state:   0 counter :      10461
state:   0 counter :      10462
state:   0 counter :      10463
state:   0 counter :      10464
state:   0 counter :      10465
state:   0 counter :      10466
state:   0 counter :      10467
state:   0 counter :      10468
state:   0 counter :      10469
state:   0 counter :      10470
state:   0 counter :      10471
[            46928000] : Issuing DDRA read command.  
state:   0 counter :      10472
state:   0 counter :      10473
state:   0 counter :      10474
state:   0 counter :      10475
state:   0 counter :      10476
state:   0 counter :      10477
state:   0 counter :      10478
state:   0 counter :      10479
state:   0 counter :      10480
state:   0 counter :      10481
state:   0 counter :      10482
 : axi_mstr_states : 0x4 
state:   0 counter :      10483
 : axi_mstr_states : 0x5 
state:   0 counter :      10484
state:   0 counter :      10485
state:   0 counter :      10486
[            46988000] : Waiting for DDRA read command to complete.  
state:   0 counter :      10487
state:   0 counter :      10488
state:   0 counter :      10489
state:   0 counter :      10490
state:   0 counter :      10491
state:   0 counter :      10492
state:   0 counter :      10493
state:   0 counter :      10494
state:   0 counter :      10495
state:   0 counter :      10496
state:   0 counter :      10497
state:   0 counter :      10498
state:   0 counter :      10499
state:   0 counter :      10500
state:   0 counter :      10501
state:   0 counter :      10502
state:   0 counter :      10503
state:   0 counter :      10504
state:   0 counter :      10505
state:   0 counter :      10506
state:   0 counter :      10507
state:   0 counter :      10508
state:   0 counter :      10509
state:   0 counter :      10510
state:   0 counter :      10511
state:   0 counter :      10512
state:   0 counter :      10513
state:   0 counter :      10514
state:   0 counter :      10515
state:   0 counter :      10516
state:   0 counter :      10517
state:   0 counter :      10518
state:   0 counter :      10519
state:   0 counter :      10520
state:   0 counter :      10521
state:   0 counter :      10522
state:   0 counter :      10523
state:   0 counter :      10524
state:   0 counter :      10525
state:   0 counter :      10526
state:   0 counter :      10527
state:   0 counter :      10528
state:   0 counter :      10529
state:   0 counter :      10530
state:   0 counter :      10531
state:   0 counter :      10532
 : axi_mstr_states : 0x0 
state:   0 counter :      10533
state:   0 counter :      10534
[            47178000] : DDRA read command completed.  
[            47178000] : addr: 0x0_2014 read data is: 0xaaaa0000
state:   0 counter :      10535
state:   0 counter :      10536
state:   0 counter :      10537
state:   0 counter :      10538
state:   0 counter :      10539
state:   0 counter :      10540
state:   0 counter :      10541
state:   0 counter :      10542
state:   0 counter :      10543
state:   0 counter :      10544
state:   0 counter :      10545
state:   0 counter :      10546
state:   0 counter :      10547
state:   0 counter :      10548
state:   0 counter :      10549
state:   0 counter :      10550
state:   0 counter :      10551
[            47248000] : Issuing DDRA read command.  
state:   0 counter :      10552
state:   0 counter :      10553
state:   0 counter :      10554
state:   0 counter :      10555
state:   0 counter :      10556
state:   0 counter :      10557
state:   0 counter :      10558
state:   0 counter :      10559
state:   0 counter :      10560
state:   0 counter :      10561
state:   0 counter :      10562
 : axi_mstr_states : 0x4 
state:   0 counter :      10563
 : axi_mstr_states : 0x5 
state:   0 counter :      10564
state:   0 counter :      10565
state:   0 counter :      10566
[            47308000] : Waiting for DDRA read command to complete.  
state:   0 counter :      10567
state:   0 counter :      10568
state:   0 counter :      10569
state:   0 counter :      10570
state:   0 counter :      10571
state:   0 counter :      10572
state:   0 counter :      10573
state:   0 counter :      10574
state:   0 counter :      10575
state:   0 counter :      10576
state:   0 counter :      10577
state:   0 counter :      10578
state:   0 counter :      10579
state:   0 counter :      10580
state:   0 counter :      10581
state:   0 counter :      10582
state:   0 counter :      10583
state:   0 counter :      10584
state:   0 counter :      10585
state:   0 counter :      10586
state:   0 counter :      10587
state:   0 counter :      10588
state:   0 counter :      10589
state:   0 counter :      10590
state:   0 counter :      10591
state:   0 counter :      10592
state:   0 counter :      10593
state:   0 counter :      10594
state:   0 counter :      10595
state:   0 counter :      10596
state:   0 counter :      10597
state:   0 counter :      10598
state:   0 counter :      10599
state:   0 counter :      10600
state:   0 counter :      10601
state:   0 counter :      10602
state:   0 counter :      10603
state:   0 counter :      10604
state:   0 counter :      10605
state:   0 counter :      10606
state:   0 counter :      10607
state:   0 counter :      10608
state:   0 counter :      10609
state:   0 counter :      10610
state:   0 counter :      10611
state:   0 counter :      10612
 : axi_mstr_states : 0x0 
state:   0 counter :      10613
state:   0 counter :      10614
[            47498000] : DDRA read command completed.  
[            47498000] : addr: 0x0_2036 read data is: 0xa518650a
state:   0 counter :      10615
state:   0 counter :      10616
state:   0 counter :      10617
state:   0 counter :      10618
state:   0 counter :      10619
state:   0 counter :      10620
state:   0 counter :      10621
state:   0 counter :      10622
state:   0 counter :      10623
state:   0 counter :      10624
state:   0 counter :      10625
state:   0 counter :      10626
state:   0 counter :      10627
state:   0 counter :      10628
state:   0 counter :      10629
state:   0 counter :      10630
state:   0 counter :      10631
[            47568000] : Issuing DDRA read command.  
state:   0 counter :      10632
state:   0 counter :      10633
state:   0 counter :      10634
state:   0 counter :      10635
state:   0 counter :      10636
state:   0 counter :      10637
state:   0 counter :      10638
state:   0 counter :      10639
state:   0 counter :      10640
state:   0 counter :      10641
state:   0 counter :      10642
 : axi_mstr_states : 0x4 
state:   0 counter :      10643
 : axi_mstr_states : 0x5 
state:   0 counter :      10644
state:   0 counter :      10645
state:   0 counter :      10646
[            47628000] : Waiting for DDRA read command to complete.  
state:   0 counter :      10647
state:   0 counter :      10648
state:   0 counter :      10649
state:   0 counter :      10650
state:   0 counter :      10651
state:   0 counter :      10652
state:   0 counter :      10653
state:   0 counter :      10654
state:   0 counter :      10655
state:   0 counter :      10656
state:   0 counter :      10657
state:   0 counter :      10658
state:   0 counter :      10659
state:   0 counter :      10660
state:   0 counter :      10661
state:   0 counter :      10662
state:   0 counter :      10663
state:   0 counter :      10664
state:   0 counter :      10665
state:   0 counter :      10666
state:   0 counter :      10667
state:   0 counter :      10668
state:   0 counter :      10669
state:   0 counter :      10670
state:   0 counter :      10671
state:   0 counter :      10672
state:   0 counter :      10673
state:   0 counter :      10674
state:   0 counter :      10675
state:   0 counter :      10676
state:   0 counter :      10677
state:   0 counter :      10678
state:   0 counter :      10679
state:   0 counter :      10680
state:   0 counter :      10681
state:   0 counter :      10682
state:   0 counter :      10683
state:   0 counter :      10684
state:   0 counter :      10685
state:   0 counter :      10686
state:   0 counter :      10687
state:   0 counter :      10688
state:   0 counter :      10689
state:   0 counter :      10690
state:   0 counter :      10691
state:   0 counter :      10692
state:   0 counter :      10693
state:   0 counter :      10694
state:   0 counter :      10695
state:   0 counter :      10696
state:   0 counter :      10697
 : axi_mstr_states : 0x0 
state:   0 counter :      10698
state:   0 counter :      10699
[            47838000] : DDRA read command completed.  
[            47838000] : addr: 0x0_2040 read data is: 0x00000000
state:   0 counter :      10700
state:   0 counter :      10701
state:   0 counter :      10702
state:   0 counter :      10703
state:   0 counter :      10704
state:   0 counter :      10705
state:   0 counter :      10706
state:   0 counter :      10707
state:   0 counter :      10708
state:   0 counter :      10709
state:   0 counter :      10710
state:   0 counter :      10711
state:   0 counter :      10712
state:   0 counter :      10713
state:   0 counter :      10714
state:   0 counter :      10715
state:   0 counter :      10716
[            47908000] : Issuing DDRA read command.  
state:   0 counter :      10717
state:   0 counter :      10718
state:   0 counter :      10719
state:   0 counter :      10720
state:   0 counter :      10721
state:   0 counter :      10722
state:   0 counter :      10723
state:   0 counter :      10724
state:   0 counter :      10725
state:   0 counter :      10726
state:   0 counter :      10727
 : axi_mstr_states : 0x4 
state:   0 counter :      10728
 : axi_mstr_states : 0x5 
state:   0 counter :      10729
state:   0 counter :      10730
state:   0 counter :      10731
[            47968000] : Waiting for DDRA read command to complete.  
state:   0 counter :      10732
state:   0 counter :      10733
state:   0 counter :      10734
state:   0 counter :      10735
state:   0 counter :      10736
state:   0 counter :      10737
state:   0 counter :      10738
state:   0 counter :      10739
state:   0 counter :      10740
state:   0 counter :      10741
state:   0 counter :      10742
state:   0 counter :      10743
state:   0 counter :      10744
state:   0 counter :      10745
state:   0 counter :      10746
state:   0 counter :      10747
state:   0 counter :      10748
state:   0 counter :      10749
state:   0 counter :      10750
state:   0 counter :      10751
state:   0 counter :      10752
state:   0 counter :      10753
state:   0 counter :      10754
state:   0 counter :      10755
state:   0 counter :      10756
state:   0 counter :      10757
state:   0 counter :      10758
state:   0 counter :      10759
state:   0 counter :      10760
state:   0 counter :      10761
state:   0 counter :      10762
state:   0 counter :      10763
state:   0 counter :      10764
state:   0 counter :      10765
state:   0 counter :      10766
state:   0 counter :      10767
state:   0 counter :      10768
state:   0 counter :      10769
state:   0 counter :      10770
state:   0 counter :      10771
state:   0 counter :      10772
state:   0 counter :      10773
state:   0 counter :      10774
state:   0 counter :      10775
state:   0 counter :      10776
state:   0 counter :      10777
 : axi_mstr_states : 0x0 
state:   0 counter :      10778
state:   0 counter :      10779
[            48158000] : DDRA read command completed.  
[            48158000] : addr: 0x0_2044 read data is: 0x00000000
state:   0 counter :      10780
state:   0 counter :      10781
state:   0 counter :      10782
state:   0 counter :      10783
state:   0 counter :      10784
state:   0 counter :      10785
state:   0 counter :      10786
state:   0 counter :      10787
state:   0 counter :      10788
state:   0 counter :      10789
state:   0 counter :      10790
state:   0 counter :      10791
state:   0 counter :      10792
state:   0 counter :      10793
state:   0 counter :      10794
state:   0 counter :      10795
state:   0 counter :      10796
[            48228000] : Issuing DDRA read command.  
state:   0 counter :      10797
state:   0 counter :      10798
state:   0 counter :      10799
state:   0 counter :      10800
state:   0 counter :      10801
state:   0 counter :      10802
state:   0 counter :      10803
state:   0 counter :      10804
state:   0 counter :      10805
state:   0 counter :      10806
state:   0 counter :      10807
 : axi_mstr_states : 0x4 
state:   0 counter :      10808
 : axi_mstr_states : 0x5 
state:   0 counter :      10809
state:   0 counter :      10810
state:   0 counter :      10811
[            48288000] : Waiting for DDRA read command to complete.  
state:   0 counter :      10812
state:   0 counter :      10813
state:   0 counter :      10814
state:   0 counter :      10815
state:   0 counter :      10816
state:   0 counter :      10817
state:   0 counter :      10818
state:   0 counter :      10819
state:   0 counter :      10820
state:   0 counter :      10821
state:   0 counter :      10822
state:   0 counter :      10823
state:   0 counter :      10824
state:   0 counter :      10825
state:   0 counter :      10826
state:   0 counter :      10827
state:   0 counter :      10828
state:   0 counter :      10829
state:   0 counter :      10830
state:   0 counter :      10831
state:   0 counter :      10832
state:   0 counter :      10833
state:   0 counter :      10834
state:   0 counter :      10835
state:   0 counter :      10836
state:   0 counter :      10837
state:   0 counter :      10838
state:   0 counter :      10839
state:   0 counter :      10840
state:   0 counter :      10841
state:   0 counter :      10842
state:   0 counter :      10843
state:   0 counter :      10844
state:   0 counter :      10845
state:   0 counter :      10846
state:   0 counter :      10847
state:   0 counter :      10848
state:   0 counter :      10849
state:   0 counter :      10850
state:   0 counter :      10851
state:   0 counter :      10852
state:   0 counter :      10853
state:   0 counter :      10854
state:   0 counter :      10855
state:   0 counter :      10856
state:   0 counter :      10857
 : axi_mstr_states : 0x0 
state:   0 counter :      10858
state:   0 counter :      10859
[            48478000] : DDRA read command completed.  
[            48478000] : addr: 0x0_2060 read data is: 0x00000000
state:   0 counter :      10860
state:   0 counter :      10861
state:   0 counter :      10862
state:   0 counter :      10863
state:   0 counter :      10864
state:   0 counter :      10865
state:   0 counter :      10866
state:   0 counter :      10867
state:   0 counter :      10868
state:   0 counter :      10869
state:   0 counter :      10870
state:   0 counter :      10871
state:   0 counter :      10872
state:   0 counter :      10873
state:   0 counter :      10874
state:   0 counter :      10875
state:   0 counter :      10876
[            48548000] : Issuing DDRA read command.  
state:   0 counter :      10877
state:   0 counter :      10878
state:   0 counter :      10879
state:   0 counter :      10880
state:   0 counter :      10881
state:   0 counter :      10882
state:   0 counter :      10883
state:   0 counter :      10884
state:   0 counter :      10885
state:   0 counter :      10886
state:   0 counter :      10887
 : axi_mstr_states : 0x4 
state:   0 counter :      10888
 : axi_mstr_states : 0x5 
state:   0 counter :      10889
state:   0 counter :      10890
state:   0 counter :      10891
[            48608000] : Waiting for DDRA read command to complete.  
state:   0 counter :      10892
state:   0 counter :      10893
state:   0 counter :      10894
state:   0 counter :      10895
state:   0 counter :      10896
state:   0 counter :      10897
state:   0 counter :      10898
state:   0 counter :      10899
state:   0 counter :      10900
state:   0 counter :      10901
state:   0 counter :      10902
state:   0 counter :      10903
state:   0 counter :      10904
state:   0 counter :      10905
state:   0 counter :      10906
state:   0 counter :      10907
state:   0 counter :      10908
state:   0 counter :      10909
state:   0 counter :      10910
state:   0 counter :      10911
state:   0 counter :      10912
state:   0 counter :      10913
state:   0 counter :      10914
state:   0 counter :      10915
state:   0 counter :      10916
state:   0 counter :      10917
state:   0 counter :      10918
state:   0 counter :      10919
state:   0 counter :      10920
state:   0 counter :      10921
state:   0 counter :      10922
state:   0 counter :      10923
state:   0 counter :      10924
state:   0 counter :      10925
state:   0 counter :      10926
state:   0 counter :      10927
state:   0 counter :      10928
state:   0 counter :      10929
state:   0 counter :      10930
state:   0 counter :      10931
state:   0 counter :      10932
state:   0 counter :      10933
state:   0 counter :      10934
state:   0 counter :      10935
state:   0 counter :      10936
state:   0 counter :      10937
 : axi_mstr_states : 0x0 
state:   0 counter :      10938
state:   0 counter :      10939
[            48798000] : DDRA read command completed.  
[            48798000] : addr: 0x0_2064 read data is: 0x7a230000
state:   0 counter :      10940
state:   0 counter :      10941
state:   0 counter :      10942
state:   0 counter :      10943
state:   0 counter :      10944
state:   0 counter :      10945
state:   0 counter :      10946
state:   0 counter :      10947
state:   0 counter :      10948
state:   0 counter :      10949
state:   0 counter :      10950
state:   0 counter :      10951
state:   0 counter :      10952
state:   0 counter :      10953
state:   0 counter :      10954
state:   0 counter :      10955
state:   0 counter :      10956
[            48868000] : Issuing DDRA read command.  
state:   0 counter :      10957
state:   0 counter :      10958
state:   0 counter :      10959
state:   0 counter :      10960
state:   0 counter :      10961
state:   0 counter :      10962
state:   0 counter :      10963
state:   0 counter :      10964
state:   0 counter :      10965
state:   0 counter :      10966
state:   0 counter :      10967
 : axi_mstr_states : 0x4 
state:   0 counter :      10968
 : axi_mstr_states : 0x5 
state:   0 counter :      10969
state:   0 counter :      10970
state:   0 counter :      10971
[            48928000] : Waiting for DDRA read command to complete.  
state:   0 counter :      10972
state:   0 counter :      10973
state:   0 counter :      10974
state:   0 counter :      10975
state:   0 counter :      10976
state:   0 counter :      10977
state:   0 counter :      10978
state:   0 counter :      10979
state:   0 counter :      10980
state:   0 counter :      10981
state:   0 counter :      10982
state:   0 counter :      10983
state:   0 counter :      10984
state:   0 counter :      10985
state:   0 counter :      10986
state:   0 counter :      10987
state:   0 counter :      10988
state:   0 counter :      10989
state:   0 counter :      10990
state:   0 counter :      10991
state:   0 counter :      10992
state:   0 counter :      10993
state:   0 counter :      10994
state:   0 counter :      10995
state:   0 counter :      10996
state:   0 counter :      10997
state:   0 counter :      10998
state:   0 counter :      10999
state:   0 counter :      11000
state:   0 counter :      11001
state:   0 counter :      11002
state:   0 counter :      11003
state:   0 counter :      11004
state:   0 counter :      11005
state:   0 counter :      11006
state:   0 counter :      11007
state:   0 counter :      11008
state:   0 counter :      11009
state:   0 counter :      11010
state:   0 counter :      11011
state:   0 counter :      11012
state:   0 counter :      11013
state:   0 counter :      11014
state:   0 counter :      11015
state:   0 counter :      11016
state:   0 counter :      11017
 : axi_mstr_states : 0x0 
state:   0 counter :      11018
state:   0 counter :      11019
[            49118000] : DDRA read command completed.  
[            49118000] : addr: 0x0_2068 read data is: 0x1550f13f
state:   0 counter :      11020
state:   0 counter :      11021
state:   0 counter :      11022
state:   0 counter :      11023
state:   0 counter :      11024
state:   0 counter :      11025
state:   0 counter :      11026
state:   0 counter :      11027
state:   0 counter :      11028
state:   0 counter :      11029
state:   0 counter :      11030
state:   0 counter :      11031
state:   0 counter :      11032
state:   0 counter :      11033
state:   0 counter :      11034
state:   0 counter :      11035
state:   0 counter :      11036
[            49188000] : Issuing DDRA read command.  
state:   0 counter :      11037
state:   0 counter :      11038
state:   0 counter :      11039
state:   0 counter :      11040
state:   0 counter :      11041
state:   0 counter :      11042
state:   0 counter :      11043
state:   0 counter :      11044
state:   0 counter :      11045
state:   0 counter :      11046
state:   0 counter :      11047
 : axi_mstr_states : 0x4 
state:   0 counter :      11048
 : axi_mstr_states : 0x5 
state:   0 counter :      11049
state:   0 counter :      11050
state:   0 counter :      11051
[            49248000] : Waiting for DDRA read command to complete.  
state:   0 counter :      11052
state:   0 counter :      11053
state:   0 counter :      11054
state:   0 counter :      11055
state:   0 counter :      11056
state:   0 counter :      11057
state:   0 counter :      11058
state:   0 counter :      11059
state:   0 counter :      11060
state:   0 counter :      11061
state:   0 counter :      11062
state:   0 counter :      11063
state:   0 counter :      11064
state:   0 counter :      11065
state:   0 counter :      11066
state:   0 counter :      11067
state:   0 counter :      11068
state:   0 counter :      11069
state:   0 counter :      11070
state:   0 counter :      11071
state:   0 counter :      11072
state:   0 counter :      11073
state:   0 counter :      11074
state:   0 counter :      11075
state:   0 counter :      11076
state:   0 counter :      11077
state:   0 counter :      11078
state:   0 counter :      11079
state:   0 counter :      11080
state:   0 counter :      11081
state:   0 counter :      11082
state:   0 counter :      11083
state:   0 counter :      11084
state:   0 counter :      11085
state:   0 counter :      11086
state:   0 counter :      11087
state:   0 counter :      11088
state:   0 counter :      11089
state:   0 counter :      11090
state:   0 counter :      11091
state:   0 counter :      11092
state:   0 counter :      11093
state:   0 counter :      11094
state:   0 counter :      11095
state:   0 counter :      11096
state:   0 counter :      11097
 : axi_mstr_states : 0x0 
state:   0 counter :      11098
state:   0 counter :      11099
[            49438000] : DDRA read command completed.  
[            49438000] : addr: 0x0_206c read data is: 0x7ef2d7a1
state:   0 counter :      11100
state:   0 counter :      11101
state:   0 counter :      11102
state:   0 counter :      11103
state:   0 counter :      11104
state:   0 counter :      11105
state:   0 counter :      11106
state:   0 counter :      11107
state:   0 counter :      11108
state:   0 counter :      11109
state:   0 counter :      11110
state:   0 counter :      11111
state:   0 counter :      11112
state:   0 counter :      11113
state:   0 counter :      11114
state:   0 counter :      11115
state:   0 counter :      11116
[            49508000] : Issuing DDRA read command.  
state:   0 counter :      11117
state:   0 counter :      11118
state:   0 counter :      11119
state:   0 counter :      11120
state:   0 counter :      11121
state:   0 counter :      11122
state:   0 counter :      11123
state:   0 counter :      11124
state:   0 counter :      11125
state:   0 counter :      11126
state:   0 counter :      11127
 : axi_mstr_states : 0x4 
state:   0 counter :      11128
 : axi_mstr_states : 0x5 
state:   0 counter :      11129
state:   0 counter :      11130
state:   0 counter :      11131
[            49568000] : Waiting for DDRA read command to complete.  
state:   0 counter :      11132
state:   0 counter :      11133
state:   0 counter :      11134
state:   0 counter :      11135
state:   0 counter :      11136
state:   0 counter :      11137
state:   0 counter :      11138
state:   0 counter :      11139
state:   0 counter :      11140
state:   0 counter :      11141
state:   0 counter :      11142
state:   0 counter :      11143
state:   0 counter :      11144
state:   0 counter :      11145
state:   0 counter :      11146
state:   0 counter :      11147
state:   0 counter :      11148
state:   0 counter :      11149
state:   0 counter :      11150
state:   0 counter :      11151
state:   0 counter :      11152
state:   0 counter :      11153
state:   0 counter :      11154
state:   0 counter :      11155
state:   0 counter :      11156
state:   0 counter :      11157
state:   0 counter :      11158
state:   0 counter :      11159
state:   0 counter :      11160
state:   0 counter :      11161
state:   0 counter :      11162
state:   0 counter :      11163
state:   0 counter :      11164
state:   0 counter :      11165
state:   0 counter :      11166
state:   0 counter :      11167
state:   0 counter :      11168
state:   0 counter :      11169
state:   0 counter :      11170
state:   0 counter :      11171
state:   0 counter :      11172
state:   0 counter :      11173
state:   0 counter :      11174
state:   0 counter :      11175
state:   0 counter :      11176
state:   0 counter :      11177
 : axi_mstr_states : 0x0 
state:   0 counter :      11178
state:   0 counter :      11179
[            49758000] : DDRA read command completed.  
[            49758000] : addr: 0x0_2070 read data is: 0xffffffff
state:   0 counter :      11180
state:   0 counter :      11181
state:   0 counter :      11182
state:   0 counter :      11183
state:   0 counter :      11184
state:   0 counter :      11185
state:   0 counter :      11186
state:   0 counter :      11187
state:   0 counter :      11188
state:   0 counter :      11189
state:   0 counter :      11190
state:   0 counter :      11191
state:   0 counter :      11192
state:   0 counter :      11193
state:   0 counter :      11194
state:   0 counter :      11195
state:   0 counter :      11196
[            49828000] : Issuing DDRA read command.  
state:   0 counter :      11197
state:   0 counter :      11198
state:   0 counter :      11199
state:   0 counter :      11200
state:   0 counter :      11201
state:   0 counter :      11202
state:   0 counter :      11203
state:   0 counter :      11204
state:   0 counter :      11205
state:   0 counter :      11206
state:   0 counter :      11207
 : axi_mstr_states : 0x4 
state:   0 counter :      11208
 : axi_mstr_states : 0x5 
state:   0 counter :      11209
state:   0 counter :      11210
state:   0 counter :      11211
[            49888000] : Waiting for DDRA read command to complete.  
state:   0 counter :      11212
state:   0 counter :      11213
state:   0 counter :      11214
state:   0 counter :      11215
state:   0 counter :      11216
state:   0 counter :      11217
state:   0 counter :      11218
state:   0 counter :      11219
state:   0 counter :      11220
state:   0 counter :      11221
state:   0 counter :      11222
state:   0 counter :      11223
state:   0 counter :      11224
state:   0 counter :      11225
state:   0 counter :      11226
state:   0 counter :      11227
state:   0 counter :      11228
state:   0 counter :      11229
state:   0 counter :      11230
state:   0 counter :      11231
state:   0 counter :      11232
state:   0 counter :      11233
state:   0 counter :      11234
state:   0 counter :      11235
state:   0 counter :      11236
state:   0 counter :      11237
state:   0 counter :      11238
state:   0 counter :      11239
state:   0 counter :      11240
state:   0 counter :      11241
state:   0 counter :      11242
state:   0 counter :      11243
state:   0 counter :      11244
state:   0 counter :      11245
state:   0 counter :      11246
state:   0 counter :      11247
state:   0 counter :      11248
state:   0 counter :      11249
state:   0 counter :      11250
state:   0 counter :      11251
state:   0 counter :      11252
state:   0 counter :      11253
state:   0 counter :      11254
state:   0 counter :      11255
state:   0 counter :      11256
state:   0 counter :      11257
 : axi_mstr_states : 0x0 
state:   0 counter :      11258
state:   0 counter :      11259
[            50078000] : DDRA read command completed.  
[            50078000] : addr: 0x0_2074 read data is: 0xffffffff
state:   0 counter :      11260
state:   0 counter :      11261
state:   0 counter :      11262
state:   0 counter :      11263
state:   0 counter :      11264
state:   0 counter :      11265
state:   0 counter :      11266
state:   0 counter :      11267
state:   0 counter :      11268
state:   0 counter :      11269
state:   0 counter :      11270
state:   0 counter :      11271
state:   0 counter :      11272
state:   0 counter :      11273
state:   0 counter :      11274
state:   0 counter :      11275
state:   0 counter :      11276
[            50148000] : Issuing DDRA read command.  
state:   0 counter :      11277
state:   0 counter :      11278
state:   0 counter :      11279
state:   0 counter :      11280
state:   0 counter :      11281
state:   0 counter :      11282
state:   0 counter :      11283
state:   0 counter :      11284
state:   0 counter :      11285
state:   0 counter :      11286
state:   0 counter :      11287
 : axi_mstr_states : 0x4 
state:   0 counter :      11288
 : axi_mstr_states : 0x5 
state:   0 counter :      11289
state:   0 counter :      11290
state:   0 counter :      11291
[            50208000] : Waiting for DDRA read command to complete.  
state:   0 counter :      11292
state:   0 counter :      11293
state:   0 counter :      11294
state:   0 counter :      11295
state:   0 counter :      11296
state:   0 counter :      11297
state:   0 counter :      11298
state:   0 counter :      11299
state:   0 counter :      11300
state:   0 counter :      11301
state:   0 counter :      11302
state:   0 counter :      11303
state:   0 counter :      11304
state:   0 counter :      11305
state:   0 counter :      11306
state:   0 counter :      11307
state:   0 counter :      11308
state:   0 counter :      11309
state:   0 counter :      11310
state:   0 counter :      11311
state:   0 counter :      11312
state:   0 counter :      11313
state:   0 counter :      11314
state:   0 counter :      11315
state:   0 counter :      11316
state:   0 counter :      11317
state:   0 counter :      11318
state:   0 counter :      11319
state:   0 counter :      11320
state:   0 counter :      11321
state:   0 counter :      11322
state:   0 counter :      11323
state:   0 counter :      11324
state:   0 counter :      11325
state:   0 counter :      11326
state:   0 counter :      11327
state:   0 counter :      11328
state:   0 counter :      11329
state:   0 counter :      11330
state:   0 counter :      11331
state:   0 counter :      11332
state:   0 counter :      11333
state:   0 counter :      11334
state:   0 counter :      11335
state:   0 counter :      11336
state:   0 counter :      11337
 : axi_mstr_states : 0x0 
state:   0 counter :      11338
state:   0 counter :      11339
[            50398000] : DDRA read command completed.  
[            50398000] : addr: 0x0_2078 read data is: 0xffffffff
state:   0 counter :      11340
state:   0 counter :      11341
state:   0 counter :      11342
state:   0 counter :      11343
state:   0 counter :      11344
state:   0 counter :      11345
state:   0 counter :      11346
state:   0 counter :      11347
state:   0 counter :      11348
state:   0 counter :      11349
state:   0 counter :      11350
state:   0 counter :      11351
state:   0 counter :      11352
state:   0 counter :      11353
state:   0 counter :      11354
state:   0 counter :      11355
state:   0 counter :      11356
[            50468000] : Issuing DDRA read command.  
state:   0 counter :      11357
state:   0 counter :      11358
state:   0 counter :      11359
state:   0 counter :      11360
state:   0 counter :      11361
state:   0 counter :      11362
state:   0 counter :      11363
state:   0 counter :      11364
state:   0 counter :      11365
state:   0 counter :      11366
state:   0 counter :      11367
 : axi_mstr_states : 0x4 
state:   0 counter :      11368
 : axi_mstr_states : 0x5 
state:   0 counter :      11369
state:   0 counter :      11370
state:   0 counter :      11371
[            50528000] : Waiting for DDRA read command to complete.  
state:   0 counter :      11372
state:   0 counter :      11373
state:   0 counter :      11374
state:   0 counter :      11375
state:   0 counter :      11376
state:   0 counter :      11377
state:   0 counter :      11378
state:   0 counter :      11379
state:   0 counter :      11380
state:   0 counter :      11381
state:   0 counter :      11382
state:   0 counter :      11383
state:   0 counter :      11384
state:   0 counter :      11385
state:   0 counter :      11386
state:   0 counter :      11387
state:   0 counter :      11388
state:   0 counter :      11389
state:   0 counter :      11390
state:   0 counter :      11391
state:   0 counter :      11392
state:   0 counter :      11393
state:   0 counter :      11394
state:   0 counter :      11395
state:   0 counter :      11396
state:   0 counter :      11397
state:   0 counter :      11398
state:   0 counter :      11399
state:   0 counter :      11400
state:   0 counter :      11401
state:   0 counter :      11402
state:   0 counter :      11403
state:   0 counter :      11404
state:   0 counter :      11405
state:   0 counter :      11406
state:   0 counter :      11407
state:   0 counter :      11408
state:   0 counter :      11409
state:   0 counter :      11410
state:   0 counter :      11411
state:   0 counter :      11412
state:   0 counter :      11413
state:   0 counter :      11414
state:   0 counter :      11415
state:   0 counter :      11416
state:   0 counter :      11417
 : axi_mstr_states : 0x0 
state:   0 counter :      11418
state:   0 counter :      11419
[            50718000] : DDRA read command completed.  
[            50718000] : addr: 0x0_207c read data is: 0xffffffff
state:   0 counter :      11420
state:   0 counter :      11421
state:   0 counter :      11422
state:   0 counter :      11423
state:   0 counter :      11424
state:   0 counter :      11425
state:   0 counter :      11426
state:   0 counter :      11427
state:   0 counter :      11428
state:   0 counter :      11429
state:   0 counter :      11430
state:   0 counter :      11431
state:   0 counter :      11432
state:   0 counter :      11433
state:   0 counter :      11434
state:   0 counter :      11435
state:   0 counter :      11436
[            50788000] : Issuing DDRA read command.  
state:   0 counter :      11437
state:   0 counter :      11438
state:   0 counter :      11439
state:   0 counter :      11440
state:   0 counter :      11441
state:   0 counter :      11442
state:   0 counter :      11443
state:   0 counter :      11444
state:   0 counter :      11445
state:   0 counter :      11446
state:   0 counter :      11447
 : axi_mstr_states : 0x4 
state:   0 counter :      11448
 : axi_mstr_states : 0x5 
state:   0 counter :      11449
state:   0 counter :      11450
state:   0 counter :      11451
[            50848000] : Waiting for DDRA read command to complete.  
state:   0 counter :      11452
state:   0 counter :      11453
state:   0 counter :      11454
state:   0 counter :      11455
state:   0 counter :      11456
state:   0 counter :      11457
state:   0 counter :      11458
state:   0 counter :      11459
state:   0 counter :      11460
state:   0 counter :      11461
state:   0 counter :      11462
state:   0 counter :      11463
state:   0 counter :      11464
state:   0 counter :      11465
state:   0 counter :      11466
state:   0 counter :      11467
state:   0 counter :      11468
state:   0 counter :      11469
state:   0 counter :      11470
state:   0 counter :      11471
state:   0 counter :      11472
state:   0 counter :      11473
state:   0 counter :      11474
state:   0 counter :      11475
state:   0 counter :      11476
state:   0 counter :      11477
state:   0 counter :      11478
state:   0 counter :      11479
state:   0 counter :      11480
state:   0 counter :      11481
state:   0 counter :      11482
state:   0 counter :      11483
state:   0 counter :      11484
state:   0 counter :      11485
state:   0 counter :      11486
state:   0 counter :      11487
state:   0 counter :      11488
state:   0 counter :      11489
state:   0 counter :      11490
state:   0 counter :      11491
state:   0 counter :      11492
state:   0 counter :      11493
state:   0 counter :      11494
state:   0 counter :      11495
state:   0 counter :      11496
state:   0 counter :      11497
 : axi_mstr_states : 0x0 
state:   0 counter :      11498
state:   0 counter :      11499
[            51038000] : DDRA read command completed.  
[            51038000] : addr: 0x0_2080 read data is: 0x00000000
state:   0 counter :      11500
state:   0 counter :      11501
state:   0 counter :      11502
state:   0 counter :      11503
state:   0 counter :      11504
state:   0 counter :      11505
state:   0 counter :      11506
state:   0 counter :      11507
state:   0 counter :      11508
state:   0 counter :      11509
state:   0 counter :      11510
state:   0 counter :      11511
state:   0 counter :      11512
state:   0 counter :      11513
state:   0 counter :      11514
state:   0 counter :      11515
state:   0 counter :      11516
[            51108000] : Issuing DDRA read command.  
state:   0 counter :      11517
state:   0 counter :      11518
state:   0 counter :      11519
state:   0 counter :      11520
state:   0 counter :      11521
state:   0 counter :      11522
state:   0 counter :      11523
state:   0 counter :      11524
state:   0 counter :      11525
state:   0 counter :      11526
state:   0 counter :      11527
 : axi_mstr_states : 0x4 
state:   0 counter :      11528
 : axi_mstr_states : 0x5 
state:   0 counter :      11529
state:   0 counter :      11530
state:   0 counter :      11531
[            51168000] : Waiting for DDRA read command to complete.  
state:   0 counter :      11532
state:   0 counter :      11533
state:   0 counter :      11534
state:   0 counter :      11535
state:   0 counter :      11536
state:   0 counter :      11537
state:   0 counter :      11538
state:   0 counter :      11539
state:   0 counter :      11540
state:   0 counter :      11541
state:   0 counter :      11542
state:   0 counter :      11543
state:   0 counter :      11544
state:   0 counter :      11545
state:   0 counter :      11546
state:   0 counter :      11547
state:   0 counter :      11548
state:   0 counter :      11549
state:   0 counter :      11550
state:   0 counter :      11551
state:   0 counter :      11552
state:   0 counter :      11553
state:   0 counter :      11554
state:   0 counter :      11555
state:   0 counter :      11556
state:   0 counter :      11557
state:   0 counter :      11558
state:   0 counter :      11559
state:   0 counter :      11560
state:   0 counter :      11561
state:   0 counter :      11562
state:   0 counter :      11563
state:   0 counter :      11564
state:   0 counter :      11565
state:   0 counter :      11566
state:   0 counter :      11567
state:   0 counter :      11568
state:   0 counter :      11569
state:   0 counter :      11570
state:   0 counter :      11571
state:   0 counter :      11572
state:   0 counter :      11573
state:   0 counter :      11574
state:   0 counter :      11575
state:   0 counter :      11576
state:   0 counter :      11577
 : axi_mstr_states : 0x0 
state:   0 counter :      11578
state:   0 counter :      11579
[            51358000] : DDRA read command completed.  
[            51358000] : addr: 0x0_2084 read data is: 0xfaf40000
state:   0 counter :      11580
state:   0 counter :      11581
state:   0 counter :      11582
state:   0 counter :      11583
state:   0 counter :      11584
state:   0 counter :      11585
state:   0 counter :      11586
state:   0 counter :      11587
state:   0 counter :      11588
state:   0 counter :      11589
state:   0 counter :      11590
state:   0 counter :      11591
state:   0 counter :      11592
state:   0 counter :      11593
state:   0 counter :      11594
state:   0 counter :      11595
state:   0 counter :      11596
[            51428000] : Issuing DDRA read command.  
state:   0 counter :      11597
state:   0 counter :      11598
state:   0 counter :      11599
state:   0 counter :      11600
state:   0 counter :      11601
state:   0 counter :      11602
state:   0 counter :      11603
state:   0 counter :      11604
state:   0 counter :      11605
state:   0 counter :      11606
state:   0 counter :      11607
 : axi_mstr_states : 0x4 
state:   0 counter :      11608
 : axi_mstr_states : 0x5 
state:   0 counter :      11609
state:   0 counter :      11610
state:   0 counter :      11611
[            51488000] : Waiting for DDRA read command to complete.  
state:   0 counter :      11612
state:   0 counter :      11613
state:   0 counter :      11614
state:   0 counter :      11615
state:   0 counter :      11616
state:   0 counter :      11617
state:   0 counter :      11618
state:   0 counter :      11619
state:   0 counter :      11620
state:   0 counter :      11621
state:   0 counter :      11622
state:   0 counter :      11623
state:   0 counter :      11624
state:   0 counter :      11625
state:   0 counter :      11626
state:   0 counter :      11627
state:   0 counter :      11628
state:   0 counter :      11629
state:   0 counter :      11630
state:   0 counter :      11631
state:   0 counter :      11632
state:   0 counter :      11633
state:   0 counter :      11634
state:   0 counter :      11635
state:   0 counter :      11636
state:   0 counter :      11637
state:   0 counter :      11638
state:   0 counter :      11639
state:   0 counter :      11640
state:   0 counter :      11641
state:   0 counter :      11642
state:   0 counter :      11643
state:   0 counter :      11644
state:   0 counter :      11645
state:   0 counter :      11646
state:   0 counter :      11647
state:   0 counter :      11648
state:   0 counter :      11649
state:   0 counter :      11650
state:   0 counter :      11651
state:   0 counter :      11652
state:   0 counter :      11653
state:   0 counter :      11654
state:   0 counter :      11655
state:   0 counter :      11656
state:   0 counter :      11657
 : axi_mstr_states : 0x0 
state:   0 counter :      11658
state:   0 counter :      11659
[            51678000] : DDRA read command completed.  
[            51678000] : addr: 0x0_2088 read data is: 0xe40c8517
state:   0 counter :      11660
state:   0 counter :      11661
state:   0 counter :      11662
state:   0 counter :      11663
state:   0 counter :      11664
state:   0 counter :      11665
state:   0 counter :      11666
state:   0 counter :      11667
state:   0 counter :      11668
state:   0 counter :      11669
state:   0 counter :      11670
state:   0 counter :      11671
state:   0 counter :      11672
state:   0 counter :      11673
state:   0 counter :      11674
state:   0 counter :      11675
state:   0 counter :      11676
[            51748000] : Issuing DDRA read command.  
state:   0 counter :      11677
state:   0 counter :      11678
state:   0 counter :      11679
state:   0 counter :      11680
state:   0 counter :      11681
state:   0 counter :      11682
state:   0 counter :      11683
state:   0 counter :      11684
state:   0 counter :      11685
state:   0 counter :      11686
state:   0 counter :      11687
 : axi_mstr_states : 0x4 
state:   0 counter :      11688
 : axi_mstr_states : 0x5 
state:   0 counter :      11689
state:   0 counter :      11690
state:   0 counter :      11691
[            51808000] : Waiting for DDRA read command to complete.  
state:   0 counter :      11692
state:   0 counter :      11693
state:   0 counter :      11694
state:   0 counter :      11695
state:   0 counter :      11696
state:   0 counter :      11697
state:   0 counter :      11698
state:   0 counter :      11699
state:   0 counter :      11700
state:   0 counter :      11701
state:   0 counter :      11702
state:   0 counter :      11703
state:   0 counter :      11704
state:   0 counter :      11705
state:   0 counter :      11706
state:   0 counter :      11707
state:   0 counter :      11708
state:   0 counter :      11709
state:   0 counter :      11710
state:   0 counter :      11711
state:   0 counter :      11712
state:   0 counter :      11713
state:   0 counter :      11714
state:   0 counter :      11715
state:   0 counter :      11716
state:   0 counter :      11717
state:   0 counter :      11718
state:   0 counter :      11719
state:   0 counter :      11720
state:   0 counter :      11721
state:   0 counter :      11722
state:   0 counter :      11723
state:   0 counter :      11724
state:   0 counter :      11725
state:   0 counter :      11726
state:   0 counter :      11727
state:   0 counter :      11728
state:   0 counter :      11729
state:   0 counter :      11730
state:   0 counter :      11731
state:   0 counter :      11732
state:   0 counter :      11733
state:   0 counter :      11734
state:   0 counter :      11735
state:   0 counter :      11736
state:   0 counter :      11737
state:   0 counter :      11738
state:   0 counter :      11739
state:   0 counter :      11740
state:   0 counter :      11741
state:   0 counter :      11742
state:   0 counter :      11743
state:   0 counter :      11744
state:   0 counter :      11745
state:   0 counter :      11746
state:   0 counter :      11747
state:   0 counter :      11748
state:   0 counter :      11749
state:   0 counter :      11750
state:   0 counter :      11751
state:   0 counter :      11752
state:   0 counter :      11753
state:   0 counter :      11754
state:   0 counter :      11755
state:   0 counter :      11756
state:   0 counter :      11757
state:   0 counter :      11758
state:   0 counter :      11759
state:   0 counter :      11760
state:   0 counter :      11761
state:   0 counter :      11762
state:   0 counter :      11763
state:   0 counter :      11764
state:   0 counter :      11765
state:   0 counter :      11766
state:   0 counter :      11767
state:   0 counter :      11768
state:   0 counter :      11769
state:   0 counter :      11770
state:   0 counter :      11771
state:   0 counter :      11772
state:   0 counter :      11773
state:   0 counter :      11774
state:   0 counter :      11775
state:   0 counter :      11776
state:   0 counter :      11777
state:   0 counter :      11778
 : axi_mstr_states : 0x0 
state:   0 counter :      11779
[            52158000] : DDRA read command completed.  
[            52158000] : addr: 0x0_208c read data is: 0xbea61d28
state:   0 counter :      11780
state:   0 counter :      11781
state:   0 counter :      11782
state:   0 counter :      11783
state:   0 counter :      11784
state:   0 counter :      11785
state:   0 counter :      11786
state:   0 counter :      11787
state:   0 counter :      11788
state:   0 counter :      11789
state:   0 counter :      11790
state:   0 counter :      11791
state:   0 counter :      11792
state:   0 counter :      11793
state:   0 counter :      11794
state:   0 counter :      11795
state:   0 counter :      11796
[            52228000] : Issuing DDRA read command.  
state:   0 counter :      11797
state:   0 counter :      11798
state:   0 counter :      11799
state:   0 counter :      11800
state:   0 counter :      11801
state:   0 counter :      11802
state:   0 counter :      11803
state:   0 counter :      11804
state:   0 counter :      11805
state:   0 counter :      11806
state:   0 counter :      11807
 : axi_mstr_states : 0x4 
state:   0 counter :      11808
 : axi_mstr_states : 0x5 
state:   0 counter :      11809
state:   0 counter :      11810
state:   0 counter :      11811
[            52288000] : Waiting for DDRA read command to complete.  
state:   0 counter :      11812
state:   0 counter :      11813
state:   0 counter :      11814
state:   0 counter :      11815
state:   0 counter :      11816
state:   0 counter :      11817
state:   0 counter :      11818
state:   0 counter :      11819
state:   0 counter :      11820
state:   0 counter :      11821
state:   0 counter :      11822
state:   0 counter :      11823
state:   0 counter :      11824
state:   0 counter :      11825
state:   0 counter :      11826
state:   0 counter :      11827
state:   0 counter :      11828
state:   0 counter :      11829
state:   0 counter :      11830
state:   0 counter :      11831
state:   0 counter :      11832
state:   0 counter :      11833
state:   0 counter :      11834
state:   0 counter :      11835
state:   0 counter :      11836
state:   0 counter :      11837
state:   0 counter :      11838
state:   0 counter :      11839
state:   0 counter :      11840
state:   0 counter :      11841
state:   0 counter :      11842
state:   0 counter :      11843
state:   0 counter :      11844
state:   0 counter :      11845
state:   0 counter :      11846
state:   0 counter :      11847
state:   0 counter :      11848
state:   0 counter :      11849
state:   0 counter :      11850
state:   0 counter :      11851
state:   0 counter :      11852
state:   0 counter :      11853
state:   0 counter :      11854
state:   0 counter :      11855
state:   0 counter :      11856
state:   0 counter :      11857
 : axi_mstr_states : 0x0 
state:   0 counter :      11858
state:   0 counter :      11859
[            52478000] : DDRA read command completed.  
[            52478000] : addr: 0x0_2090 read data is: 0x00000000
state:   0 counter :      11860
state:   0 counter :      11861
state:   0 counter :      11862
state:   0 counter :      11863
state:   0 counter :      11864
state:   0 counter :      11865
state:   0 counter :      11866
state:   0 counter :      11867
state:   0 counter :      11868
state:   0 counter :      11869
state:   0 counter :      11870
state:   0 counter :      11871
state:   0 counter :      11872
state:   0 counter :      11873
state:   0 counter :      11874
state:   0 counter :      11875
state:   0 counter :      11876
[            52548000] : Issuing DDRA read command.  
state:   0 counter :      11877
state:   0 counter :      11878
state:   0 counter :      11879
state:   0 counter :      11880
state:   0 counter :      11881
state:   0 counter :      11882
state:   0 counter :      11883
state:   0 counter :      11884
state:   0 counter :      11885
state:   0 counter :      11886
state:   0 counter :      11887
 : axi_mstr_states : 0x4 
state:   0 counter :      11888
 : axi_mstr_states : 0x5 
state:   0 counter :      11889
state:   0 counter :      11890
state:   0 counter :      11891
[            52608000] : Waiting for DDRA read command to complete.  
state:   0 counter :      11892
state:   0 counter :      11893
state:   0 counter :      11894
state:   0 counter :      11895
state:   0 counter :      11896
state:   0 counter :      11897
state:   0 counter :      11898
state:   0 counter :      11899
state:   0 counter :      11900
state:   0 counter :      11901
state:   0 counter :      11902
state:   0 counter :      11903
state:   0 counter :      11904
state:   0 counter :      11905
state:   0 counter :      11906
state:   0 counter :      11907
state:   0 counter :      11908
state:   0 counter :      11909
state:   0 counter :      11910
state:   0 counter :      11911
state:   0 counter :      11912
state:   0 counter :      11913
state:   0 counter :      11914
state:   0 counter :      11915
state:   0 counter :      11916
state:   0 counter :      11917
state:   0 counter :      11918
state:   0 counter :      11919
state:   0 counter :      11920
state:   0 counter :      11921
state:   0 counter :      11922
state:   0 counter :      11923
state:   0 counter :      11924
state:   0 counter :      11925
state:   0 counter :      11926
state:   0 counter :      11927
state:   0 counter :      11928
state:   0 counter :      11929
state:   0 counter :      11930
state:   0 counter :      11931
state:   0 counter :      11932
state:   0 counter :      11933
state:   0 counter :      11934
state:   0 counter :      11935
state:   0 counter :      11936
state:   0 counter :      11937
 : axi_mstr_states : 0x0 
state:   0 counter :      11938
state:   0 counter :      11939
[            52798000] : DDRA read command completed.  
[            52798000] : addr: 0x0_2094 read data is: 0x81b30000
state:   0 counter :      11940
state:   0 counter :      11941
state:   0 counter :      11942
state:   0 counter :      11943
state:   0 counter :      11944
state:   0 counter :      11945
state:   0 counter :      11946
state:   0 counter :      11947
state:   0 counter :      11948
state:   0 counter :      11949
state:   0 counter :      11950
state:   0 counter :      11951
state:   0 counter :      11952
state:   0 counter :      11953
state:   0 counter :      11954
state:   0 counter :      11955
state:   0 counter :      11956
[            52868000] : Issuing DDRA read command.  
state:   0 counter :      11957
state:   0 counter :      11958
state:   0 counter :      11959
state:   0 counter :      11960
state:   0 counter :      11961
state:   0 counter :      11962
state:   0 counter :      11963
state:   0 counter :      11964
state:   0 counter :      11965
state:   0 counter :      11966
state:   0 counter :      11967
 : axi_mstr_states : 0x4 
state:   0 counter :      11968
 : axi_mstr_states : 0x5 
state:   0 counter :      11969
state:   0 counter :      11970
state:   0 counter :      11971
[            52928000] : Waiting for DDRA read command to complete.  
state:   0 counter :      11972
state:   0 counter :      11973
state:   0 counter :      11974
state:   0 counter :      11975
state:   0 counter :      11976
state:   0 counter :      11977
state:   0 counter :      11978
state:   0 counter :      11979
state:   0 counter :      11980
state:   0 counter :      11981
state:   0 counter :      11982
state:   0 counter :      11983
state:   0 counter :      11984
state:   0 counter :      11985
state:   0 counter :      11986
state:   0 counter :      11987
state:   0 counter :      11988
state:   0 counter :      11989
state:   0 counter :      11990
state:   0 counter :      11991
state:   0 counter :      11992
state:   0 counter :      11993
state:   0 counter :      11994
state:   0 counter :      11995
state:   0 counter :      11996
state:   0 counter :      11997
state:   0 counter :      11998
state:   0 counter :      11999
state:   0 counter :      12000
state:   0 counter :      12001
state:   0 counter :      12002
state:   0 counter :      12003
state:   0 counter :      12004
state:   0 counter :      12005
state:   0 counter :      12006
state:   0 counter :      12007
state:   0 counter :      12008
state:   0 counter :      12009
state:   0 counter :      12010
state:   0 counter :      12011
state:   0 counter :      12012
state:   0 counter :      12013
state:   0 counter :      12014
state:   0 counter :      12015
state:   0 counter :      12016
state:   0 counter :      12017
 : axi_mstr_states : 0x0 
state:   0 counter :      12018
state:   0 counter :      12019
[            53118000] : DDRA read command completed.  
[            53118000] : addr: 0x0_209c read data is: 0x617d57f6
state:   0 counter :      12020
state:   0 counter :      12021
state:   0 counter :      12022
state:   0 counter :      12023
state:   0 counter :      12024
state:   0 counter :      12025
state:   0 counter :      12026
state:   0 counter :      12027
state:   0 counter :      12028
state:   0 counter :      12029
state:   0 counter :      12030
state:   0 counter :      12031
state:   0 counter :      12032
state:   0 counter :      12033
state:   0 counter :      12034
state:   0 counter :      12035
state:   0 counter :      12036
[            53188000] : Issuing DDRA read command.  
state:   0 counter :      12037
state:   0 counter :      12038
state:   0 counter :      12039
state:   0 counter :      12040
state:   0 counter :      12041
state:   0 counter :      12042
state:   0 counter :      12043
state:   0 counter :      12044
state:   0 counter :      12045
state:   0 counter :      12046
state:   0 counter :      12047
 : axi_mstr_states : 0x4 
state:   0 counter :      12048
 : axi_mstr_states : 0x5 
state:   0 counter :      12049
state:   0 counter :      12050
state:   0 counter :      12051
[            53248000] : Waiting for DDRA read command to complete.  
state:   0 counter :      12052
state:   0 counter :      12053
state:   0 counter :      12054
state:   0 counter :      12055
state:   0 counter :      12056
state:   0 counter :      12057
state:   0 counter :      12058
state:   0 counter :      12059
state:   0 counter :      12060
state:   0 counter :      12061
state:   0 counter :      12062
state:   0 counter :      12063
state:   0 counter :      12064
state:   0 counter :      12065
state:   0 counter :      12066
state:   0 counter :      12067
state:   0 counter :      12068
state:   0 counter :      12069
state:   0 counter :      12070
state:   0 counter :      12071
state:   0 counter :      12072
state:   0 counter :      12073
state:   0 counter :      12074
state:   0 counter :      12075
state:   0 counter :      12076
state:   0 counter :      12077
state:   0 counter :      12078
state:   0 counter :      12079
state:   0 counter :      12080
state:   0 counter :      12081
state:   0 counter :      12082
state:   0 counter :      12083
state:   0 counter :      12084
state:   0 counter :      12085
state:   0 counter :      12086
state:   0 counter :      12087
state:   0 counter :      12088
state:   0 counter :      12089
state:   0 counter :      12090
state:   0 counter :      12091
state:   0 counter :      12092
state:   0 counter :      12093
state:   0 counter :      12094
state:   0 counter :      12095
state:   0 counter :      12096
state:   0 counter :      12097
 : axi_mstr_states : 0x0 
state:   0 counter :      12098
state:   0 counter :      12099
[            53438000] : DDRA read command completed.  
[            53438000] : addr: 0x0_20a0 read data is: 0x00000000
state:   0 counter :      12100
state:   0 counter :      12101
state:   0 counter :      12102
state:   0 counter :      12103
state:   0 counter :      12104
state:   0 counter :      12105
state:   0 counter :      12106
state:   0 counter :      12107
state:   0 counter :      12108
state:   0 counter :      12109
state:   0 counter :      12110
state:   0 counter :      12111
state:   0 counter :      12112
state:   0 counter :      12113
state:   0 counter :      12114
state:   0 counter :      12115
state:   0 counter :      12116
[            53508000] : Issuing DDRA read command.  
state:   0 counter :      12117
state:   0 counter :      12118
state:   0 counter :      12119
state:   0 counter :      12120
state:   0 counter :      12121
state:   0 counter :      12122
state:   0 counter :      12123
state:   0 counter :      12124
state:   0 counter :      12125
state:   0 counter :      12126
state:   0 counter :      12127
 : axi_mstr_states : 0x4 
state:   0 counter :      12128
 : axi_mstr_states : 0x5 
state:   0 counter :      12129
state:   0 counter :      12130
state:   0 counter :      12131
[            53568000] : Waiting for DDRA read command to complete.  
state:   0 counter :      12132
state:   0 counter :      12133
state:   0 counter :      12134
state:   0 counter :      12135
state:   0 counter :      12136
state:   0 counter :      12137
state:   0 counter :      12138
state:   0 counter :      12139
state:   0 counter :      12140
state:   0 counter :      12141
state:   0 counter :      12142
state:   0 counter :      12143
state:   0 counter :      12144
state:   0 counter :      12145
state:   0 counter :      12146
state:   0 counter :      12147
state:   0 counter :      12148
state:   0 counter :      12149
state:   0 counter :      12150
state:   0 counter :      12151
state:   0 counter :      12152
state:   0 counter :      12153
state:   0 counter :      12154
state:   0 counter :      12155
state:   0 counter :      12156
state:   0 counter :      12157
state:   0 counter :      12158
state:   0 counter :      12159
state:   0 counter :      12160
state:   0 counter :      12161
state:   0 counter :      12162
state:   0 counter :      12163
state:   0 counter :      12164
state:   0 counter :      12165
state:   0 counter :      12166
state:   0 counter :      12167
state:   0 counter :      12168
state:   0 counter :      12169
state:   0 counter :      12170
state:   0 counter :      12171
state:   0 counter :      12172
state:   0 counter :      12173
state:   0 counter :      12174
state:   0 counter :      12175
state:   0 counter :      12176
state:   0 counter :      12177
 : axi_mstr_states : 0x0 
state:   0 counter :      12178
state:   0 counter :      12179
[            53758000] : DDRA read command completed.  
[            53758000] : addr: 0x0_20a1 read data is: 0x00000000
state:   0 counter :      12180
state:   0 counter :      12181
state:   0 counter :      12182
state:   0 counter :      12183
state:   0 counter :      12184
state:   0 counter :      12185
state:   0 counter :      12186
state:   0 counter :      12187
state:   0 counter :      12188
state:   0 counter :      12189
state:   0 counter :      12190
state:   0 counter :      12191
state:   0 counter :      12192
state:   0 counter :      12193
state:   0 counter :      12194
state:   0 counter :      12195
state:   0 counter :      12196
[            53828000] : Issuing DDRA read command.  
state:   0 counter :      12197
state:   0 counter :      12198
state:   0 counter :      12199
state:   0 counter :      12200
state:   0 counter :      12201
state:   0 counter :      12202
state:   0 counter :      12203
state:   0 counter :      12204
state:   0 counter :      12205
state:   0 counter :      12206
state:   0 counter :      12207
 : axi_mstr_states : 0x4 
state:   0 counter :      12208
 : axi_mstr_states : 0x5 
state:   0 counter :      12209
state:   0 counter :      12210
state:   0 counter :      12211
[            53888000] : Waiting for DDRA read command to complete.  
state:   0 counter :      12212
state:   0 counter :      12213
state:   0 counter :      12214
state:   0 counter :      12215
state:   0 counter :      12216
state:   0 counter :      12217
state:   0 counter :      12218
state:   0 counter :      12219
state:   0 counter :      12220
state:   0 counter :      12221
state:   0 counter :      12222
state:   0 counter :      12223
state:   0 counter :      12224
state:   0 counter :      12225
state:   0 counter :      12226
state:   0 counter :      12227
state:   0 counter :      12228
state:   0 counter :      12229
state:   0 counter :      12230
state:   0 counter :      12231
state:   0 counter :      12232
state:   0 counter :      12233
state:   0 counter :      12234
state:   0 counter :      12235
state:   0 counter :      12236
state:   0 counter :      12237
state:   0 counter :      12238
state:   0 counter :      12239
state:   0 counter :      12240
state:   0 counter :      12241
state:   0 counter :      12242
state:   0 counter :      12243
state:   0 counter :      12244
state:   0 counter :      12245
state:   0 counter :      12246
state:   0 counter :      12247
state:   0 counter :      12248
state:   0 counter :      12249
state:   0 counter :      12250
state:   0 counter :      12251
state:   0 counter :      12252
state:   0 counter :      12253
state:   0 counter :      12254
state:   0 counter :      12255
state:   0 counter :      12256
state:   0 counter :      12257
 : axi_mstr_states : 0x0 
state:   0 counter :      12258
state:   0 counter :      12259
[            54078000] : DDRA read command completed.  
[            54078000] : addr: 0x0_20a2 read data is: 0x00000000
state:   0 counter :      12260
state:   0 counter :      12261
state:   0 counter :      12262
state:   0 counter :      12263
state:   0 counter :      12264
state:   0 counter :      12265
state:   0 counter :      12266
state:   0 counter :      12267
state:   0 counter :      12268
state:   0 counter :      12269
state:   0 counter :      12270
state:   0 counter :      12271
state:   0 counter :      12272
state:   0 counter :      12273
state:   0 counter :      12274
state:   0 counter :      12275
state:   0 counter :      12276
[            54148000] : Issuing DDRA read command.  
state:   0 counter :      12277
state:   0 counter :      12278
state:   0 counter :      12279
state:   0 counter :      12280
state:   0 counter :      12281
state:   0 counter :      12282
state:   0 counter :      12283
state:   0 counter :      12284
state:   0 counter :      12285
state:   0 counter :      12286
state:   0 counter :      12287
 : axi_mstr_states : 0x4 
state:   0 counter :      12288
 : axi_mstr_states : 0x5 
state:   0 counter :      12289
state:   0 counter :      12290
state:   0 counter :      12291
[            54208000] : Waiting for DDRA read command to complete.  
state:   0 counter :      12292
state:   0 counter :      12293
state:   0 counter :      12294
state:   0 counter :      12295
state:   0 counter :      12296
state:   0 counter :      12297
state:   0 counter :      12298
state:   0 counter :      12299
state:   0 counter :      12300
state:   0 counter :      12301
state:   0 counter :      12302
state:   0 counter :      12303
state:   0 counter :      12304
state:   0 counter :      12305
state:   0 counter :      12306
state:   0 counter :      12307
state:   0 counter :      12308
state:   0 counter :      12309
state:   0 counter :      12310
state:   0 counter :      12311
state:   0 counter :      12312
state:   0 counter :      12313
state:   0 counter :      12314
state:   0 counter :      12315
state:   0 counter :      12316
state:   0 counter :      12317
state:   0 counter :      12318
state:   0 counter :      12319
state:   0 counter :      12320
state:   0 counter :      12321
state:   0 counter :      12322
state:   0 counter :      12323
state:   0 counter :      12324
state:   0 counter :      12325
state:   0 counter :      12326
state:   0 counter :      12327
state:   0 counter :      12328
state:   0 counter :      12329
state:   0 counter :      12330
state:   0 counter :      12331
state:   0 counter :      12332
state:   0 counter :      12333
state:   0 counter :      12334
state:   0 counter :      12335
state:   0 counter :      12336
state:   0 counter :      12337
 : axi_mstr_states : 0x0 
state:   0 counter :      12338
state:   0 counter :      12339
[            54398000] : DDRA read command completed.  
[            54398000] : addr: 0x0_20a3 read data is: 0xd5000000
state:   0 counter :      12340
state:   0 counter :      12341
state:   0 counter :      12342
state:   0 counter :      12343
state:   0 counter :      12344
state:   0 counter :      12345
state:   0 counter :      12346
state:   0 counter :      12347
state:   0 counter :      12348
state:   0 counter :      12349
state:   0 counter :      12350
state:   0 counter :      12351
state:   0 counter :      12352
state:   0 counter :      12353
state:   0 counter :      12354
state:   0 counter :      12355
state:   0 counter :      12356
[            54468000] : Issuing DDRA read command.  
state:   0 counter :      12357
state:   0 counter :      12358
state:   0 counter :      12359
state:   0 counter :      12360
state:   0 counter :      12361
state:   0 counter :      12362
state:   0 counter :      12363
state:   0 counter :      12364
state:   0 counter :      12365
state:   0 counter :      12366
state:   0 counter :      12367
 : axi_mstr_states : 0x4 
state:   0 counter :      12368
 : axi_mstr_states : 0x5 
state:   0 counter :      12369
state:   0 counter :      12370
state:   0 counter :      12371
[            54528000] : Waiting for DDRA read command to complete.  
state:   0 counter :      12372
state:   0 counter :      12373
state:   0 counter :      12374
state:   0 counter :      12375
state:   0 counter :      12376
state:   0 counter :      12377
state:   0 counter :      12378
state:   0 counter :      12379
state:   0 counter :      12380
state:   0 counter :      12381
state:   0 counter :      12382
state:   0 counter :      12383
state:   0 counter :      12384
state:   0 counter :      12385
state:   0 counter :      12386
state:   0 counter :      12387
state:   0 counter :      12388
state:   0 counter :      12389
state:   0 counter :      12390
state:   0 counter :      12391
state:   0 counter :      12392
state:   0 counter :      12393
state:   0 counter :      12394
state:   0 counter :      12395
state:   0 counter :      12396
state:   0 counter :      12397
state:   0 counter :      12398
state:   0 counter :      12399
state:   0 counter :      12400
state:   0 counter :      12401
state:   0 counter :      12402
state:   0 counter :      12403
state:   0 counter :      12404
state:   0 counter :      12405
state:   0 counter :      12406
state:   0 counter :      12407
state:   0 counter :      12408
state:   0 counter :      12409
state:   0 counter :      12410
state:   0 counter :      12411
state:   0 counter :      12412
state:   0 counter :      12413
state:   0 counter :      12414
state:   0 counter :      12415
state:   0 counter :      12416
state:   0 counter :      12417
 : axi_mstr_states : 0x0 
state:   0 counter :      12418
state:   0 counter :      12419
[            54718000] : DDRA read command completed.  
[            54718000] : addr: 0x0_20a4 read data is: 0x96d50000
state:   0 counter :      12420
state:   0 counter :      12421
state:   0 counter :      12422
state:   0 counter :      12423
state:   0 counter :      12424
state:   0 counter :      12425
state:   0 counter :      12426
state:   0 counter :      12427
state:   0 counter :      12428
state:   0 counter :      12429
state:   0 counter :      12430
state:   0 counter :      12431
state:   0 counter :      12432
state:   0 counter :      12433
state:   0 counter :      12434
state:   0 counter :      12435
state:   0 counter :      12436
[            54788000] : Issuing DDRA read command.  
state:   0 counter :      12437
state:   0 counter :      12438
state:   0 counter :      12439
state:   0 counter :      12440
state:   0 counter :      12441
state:   0 counter :      12442
state:   0 counter :      12443
state:   0 counter :      12444
state:   0 counter :      12445
state:   0 counter :      12446
state:   0 counter :      12447
 : axi_mstr_states : 0x4 
state:   0 counter :      12448
 : axi_mstr_states : 0x5 
state:   0 counter :      12449
state:   0 counter :      12450
state:   0 counter :      12451
[            54848000] : Waiting for DDRA read command to complete.  
state:   0 counter :      12452
state:   0 counter :      12453
state:   0 counter :      12454
state:   0 counter :      12455
state:   0 counter :      12456
state:   0 counter :      12457
state:   0 counter :      12458
state:   0 counter :      12459
state:   0 counter :      12460
state:   0 counter :      12461
state:   0 counter :      12462
state:   0 counter :      12463
state:   0 counter :      12464
state:   0 counter :      12465
state:   0 counter :      12466
state:   0 counter :      12467
state:   0 counter :      12468
state:   0 counter :      12469
state:   0 counter :      12470
state:   0 counter :      12471
state:   0 counter :      12472
state:   0 counter :      12473
state:   0 counter :      12474
state:   0 counter :      12475
state:   0 counter :      12476
state:   0 counter :      12477
state:   0 counter :      12478
state:   0 counter :      12479
state:   0 counter :      12480
state:   0 counter :      12481
state:   0 counter :      12482
state:   0 counter :      12483
state:   0 counter :      12484
state:   0 counter :      12485
state:   0 counter :      12486
state:   0 counter :      12487
state:   0 counter :      12488
state:   0 counter :      12489
state:   0 counter :      12490
state:   0 counter :      12491
state:   0 counter :      12492
state:   0 counter :      12493
state:   0 counter :      12494
state:   0 counter :      12495
state:   0 counter :      12496
state:   0 counter :      12497
 : axi_mstr_states : 0x0 
state:   0 counter :      12498
state:   0 counter :      12499
[            55038000] : DDRA read command completed.  
[            55038000] : addr: 0x0_20a0 read data is: 0x00000000
state:   0 counter :      12500
state:   0 counter :      12501
state:   0 counter :      12502
state:   0 counter :      12503
state:   0 counter :      12504
state:   0 counter :      12505
state:   0 counter :      12506
state:   0 counter :      12507
state:   0 counter :      12508
state:   0 counter :      12509
state:   0 counter :      12510
state:   0 counter :      12511
state:   0 counter :      12512
state:   0 counter :      12513
state:   0 counter :      12514
state:   0 counter :      12515
state:   0 counter :      12516
[            55108000] : Issuing DDRA read command.  
state:   0 counter :      12517
state:   0 counter :      12518
state:   0 counter :      12519
state:   0 counter :      12520
state:   0 counter :      12521
state:   0 counter :      12522
state:   0 counter :      12523
state:   0 counter :      12524
state:   0 counter :      12525
state:   0 counter :      12526
state:   0 counter :      12527
 : axi_mstr_states : 0x4 
state:   0 counter :      12528
 : axi_mstr_states : 0x5 
state:   0 counter :      12529
state:   0 counter :      12530
state:   0 counter :      12531
[            55168000] : Waiting for DDRA read command to complete.  
state:   0 counter :      12532
state:   0 counter :      12533
state:   0 counter :      12534
state:   0 counter :      12535
state:   0 counter :      12536
state:   0 counter :      12537
state:   0 counter :      12538
state:   0 counter :      12539
state:   0 counter :      12540
state:   0 counter :      12541
state:   0 counter :      12542
state:   0 counter :      12543
state:   0 counter :      12544
state:   0 counter :      12545
state:   0 counter :      12546
state:   0 counter :      12547
state:   0 counter :      12548
state:   0 counter :      12549
state:   0 counter :      12550
state:   0 counter :      12551
state:   0 counter :      12552
state:   0 counter :      12553
state:   0 counter :      12554
state:   0 counter :      12555
state:   0 counter :      12556
state:   0 counter :      12557
state:   0 counter :      12558
state:   0 counter :      12559
state:   0 counter :      12560
state:   0 counter :      12561
state:   0 counter :      12562
state:   0 counter :      12563
state:   0 counter :      12564
state:   0 counter :      12565
state:   0 counter :      12566
state:   0 counter :      12567
state:   0 counter :      12568
state:   0 counter :      12569
state:   0 counter :      12570
state:   0 counter :      12571
state:   0 counter :      12572
state:   0 counter :      12573
state:   0 counter :      12574
state:   0 counter :      12575
state:   0 counter :      12576
state:   0 counter :      12577
 : axi_mstr_states : 0x0 
state:   0 counter :      12578
state:   0 counter :      12579
[            55358000] : DDRA read command completed.  
[            55358000] : addr: 0x0_20b0 read data is: 0x00000000
state:   0 counter :      12580
state:   0 counter :      12581
state:   0 counter :      12582
state:   0 counter :      12583
state:   0 counter :      12584
state:   0 counter :      12585
state:   0 counter :      12586
state:   0 counter :      12587
state:   0 counter :      12588
state:   0 counter :      12589
state:   0 counter :      12590
state:   0 counter :      12591
state:   0 counter :      12592
state:   0 counter :      12593
state:   0 counter :      12594
state:   0 counter :      12595
state:   0 counter :      12596
[            55428000] : Issuing DDRA read command.  
state:   0 counter :      12597
state:   0 counter :      12598
state:   0 counter :      12599
state:   0 counter :      12600
state:   0 counter :      12601
state:   0 counter :      12602
state:   0 counter :      12603
state:   0 counter :      12604
state:   0 counter :      12605
state:   0 counter :      12606
state:   0 counter :      12607
 : axi_mstr_states : 0x4 
state:   0 counter :      12608
 : axi_mstr_states : 0x5 
state:   0 counter :      12609
state:   0 counter :      12610
state:   0 counter :      12611
[            55488000] : Waiting for DDRA read command to complete.  
state:   0 counter :      12612
state:   0 counter :      12613
state:   0 counter :      12614
state:   0 counter :      12615
state:   0 counter :      12616
state:   0 counter :      12617
state:   0 counter :      12618
state:   0 counter :      12619
state:   0 counter :      12620
state:   0 counter :      12621
state:   0 counter :      12622
state:   0 counter :      12623
state:   0 counter :      12624
state:   0 counter :      12625
state:   0 counter :      12626
state:   0 counter :      12627
state:   0 counter :      12628
state:   0 counter :      12629
state:   0 counter :      12630
state:   0 counter :      12631
state:   0 counter :      12632
state:   0 counter :      12633
state:   0 counter :      12634
state:   0 counter :      12635
state:   0 counter :      12636
state:   0 counter :      12637
state:   0 counter :      12638
state:   0 counter :      12639
state:   0 counter :      12640
state:   0 counter :      12641
state:   0 counter :      12642
state:   0 counter :      12643
state:   0 counter :      12644
state:   0 counter :      12645
state:   0 counter :      12646
state:   0 counter :      12647
state:   0 counter :      12648
state:   0 counter :      12649
state:   0 counter :      12650
state:   0 counter :      12651
state:   0 counter :      12652
state:   0 counter :      12653
state:   0 counter :      12654
state:   0 counter :      12655
state:   0 counter :      12656
state:   0 counter :      12657
state:   0 counter :      12658
state:   0 counter :      12659
state:   0 counter :      12660
state:   0 counter :      12661
state:   0 counter :      12662
 : axi_mstr_states : 0x0 
state:   0 counter :      12663
state:   0 counter :      12664
[            55698000] : DDRA read command completed.  
[            55698000] : addr: 0x0_20c0 read data is: 0x00000000
state:   0 counter :      12665
state:   0 counter :      12666
state:   0 counter :      12667
state:   0 counter :      12668
state:   0 counter :      12669
state:   0 counter :      12670
state:   0 counter :      12671
state:   0 counter :      12672
state:   0 counter :      12673
state:   0 counter :      12674
state:   0 counter :      12675
state:   0 counter :      12676
state:   0 counter :      12677
state:   0 counter :      12678
state:   0 counter :      12679
state:   0 counter :      12680
state:   0 counter :      12681
[            55768000] : Issuing DDRA read command.  
state:   0 counter :      12682
state:   0 counter :      12683
state:   0 counter :      12684
state:   0 counter :      12685
state:   0 counter :      12686
state:   0 counter :      12687
state:   0 counter :      12688
state:   0 counter :      12689
state:   0 counter :      12690
state:   0 counter :      12691
state:   0 counter :      12692
 : axi_mstr_states : 0x4 
state:   0 counter :      12693
 : axi_mstr_states : 0x5 
state:   0 counter :      12694
state:   0 counter :      12695
state:   0 counter :      12696
[            55828000] : Waiting for DDRA read command to complete.  
state:   0 counter :      12697
state:   0 counter :      12698
state:   0 counter :      12699
state:   0 counter :      12700
state:   0 counter :      12701
state:   0 counter :      12702
state:   0 counter :      12703
state:   0 counter :      12704
state:   0 counter :      12705
state:   0 counter :      12706
state:   0 counter :      12707
state:   0 counter :      12708
state:   0 counter :      12709
state:   0 counter :      12710
state:   0 counter :      12711
state:   0 counter :      12712
state:   0 counter :      12713
state:   0 counter :      12714
state:   0 counter :      12715
state:   0 counter :      12716
state:   0 counter :      12717
state:   0 counter :      12718
state:   0 counter :      12719
state:   0 counter :      12720
state:   0 counter :      12721
state:   0 counter :      12722
state:   0 counter :      12723
state:   0 counter :      12724
state:   0 counter :      12725
state:   0 counter :      12726
state:   0 counter :      12727
state:   0 counter :      12728
state:   0 counter :      12729
state:   0 counter :      12730
state:   0 counter :      12731
state:   0 counter :      12732
state:   0 counter :      12733
state:   0 counter :      12734
state:   0 counter :      12735
state:   0 counter :      12736
state:   0 counter :      12737
state:   0 counter :      12738
state:   0 counter :      12739
state:   0 counter :      12740
state:   0 counter :      12741
state:   0 counter :      12742
 : axi_mstr_states : 0x0 
state:   0 counter :      12743
state:   0 counter :      12744
[            56018000] : DDRA read command completed.  
[            56018000] : addr: 0x0_20d0 read data is: 0x00000000
state:   0 counter :      12745
state:   0 counter :      12746
state:   0 counter :      12747
state:   0 counter :      12748
state:   0 counter :      12749
state:   0 counter :      12750
state:   0 counter :      12751
state:   0 counter :      12752
state:   0 counter :      12753
state:   0 counter :      12754
state:   0 counter :      12755
state:   0 counter :      12756
state:   0 counter :      12757
state:   0 counter :      12758
state:   0 counter :      12759
state:   0 counter :      12760
state:   0 counter :      12761
state:   0 counter :      12762
state:   0 counter :      12763
state:   0 counter :      12764
state:   0 counter :      12765
state:   0 counter :      12766
state:   0 counter :      12767
state:   0 counter :      12768
state:   0 counter :      12769
state:   0 counter :      12770
state:   0 counter :      12771
state:   0 counter :      12772
state:   0 counter :      12773
state:   0 counter :      12774
state:   0 counter :      12775
state:   0 counter :      12776
state:   0 counter :      12777
state:   0 counter :      12778
state:   0 counter :      12779
state:   0 counter :      12780
state:   0 counter :      12781
state:   0 counter :      12782
state:   0 counter :      12783
state:   0 counter :      12784
state:   0 counter :      12785
state:   0 counter :      12786
state:   0 counter :      12787
state:   0 counter :      12788
state:   0 counter :      12789
state:   0 counter :      12790
state:   0 counter :      12791
state:   0 counter :      12792
state:   0 counter :      12793
state:   0 counter :      12794
state:   0 counter :      12795
state:   0 counter :      12796
state:   0 counter :      12797
state:   0 counter :      12798
state:   0 counter :      12799
state:   0 counter :      12800
state:   0 counter :      12801
state:   0 counter :      12802
state:   0 counter :      12803
state:   0 counter :      12804
state:   0 counter :      12805
state:   0 counter :      12806
state:   0 counter :      12807
state:   0 counter :      12808
state:   0 counter :      12809
state:   0 counter :      12810
state:   0 counter :      12811
state:   0 counter :      12812
state:   0 counter :      12813
state:   0 counter :      12814
state:   0 counter :      12815
state:   0 counter :      12816
state:   0 counter :      12817
state:   0 counter :      12818
state:   0 counter :      12819
state:   0 counter :      12820
state:   0 counter :      12821
state:   0 counter :      12822
state:   0 counter :      12823
state:   0 counter :      12824
state:   0 counter :      12825
state:   0 counter :      12826
state:   0 counter :      12827
state:   0 counter :      12828
state:   0 counter :      12829
state:   0 counter :      12830
state:   0 counter :      12831
state:   0 counter :      12832
state:   0 counter :      12833
state:   0 counter :      12834
state:   0 counter :      12835
state:   0 counter :      12836
state:   0 counter :      12837
state:   0 counter :      12838
state:   0 counter :      12839
state:   0 counter :      12840
state:   0 counter :      12841
state:   0 counter :      12842
state:   0 counter :      12843
state:   0 counter :      12844
state:   0 counter :      12845
state:   0 counter :      12846
state:   0 counter :      12847
state:   0 counter :      12848
state:   0 counter :      12849
state:   0 counter :      12850
state:   0 counter :      12851
state:   0 counter :      12852
state:   0 counter :      12853
state:   0 counter :      12854
state:   0 counter :      12855
state:   0 counter :      12856
state:   0 counter :      12857
state:   0 counter :      12858
state:   0 counter :      12859
state:   0 counter :      12860
state:   0 counter :      12861
state:   0 counter :      12862
state:   0 counter :      12863
state:   0 counter :      12864
state:   0 counter :      12865
state:   0 counter :      12866
state:   0 counter :      12867
state:   0 counter :      12868
state:   0 counter :      12869
state:   0 counter :      12870
state:   0 counter :      12871
state:   0 counter :      12872
state:   0 counter :      12873
state:   0 counter :      12874
state:   0 counter :      12875
state:   0 counter :      12876
state:   0 counter :      12877
state:   0 counter :      12878
state:   0 counter :      12879
state:   0 counter :      12880
state:   0 counter :      12881
state:   0 counter :      12882
state:   0 counter :      12883
state:   0 counter :      12884
state:   0 counter :      12885
state:   0 counter :      12886
state:   0 counter :      12887
state:   0 counter :      12888
state:   0 counter :      12889
state:   0 counter :      12890
state:   0 counter :      12891
state:   0 counter :      12892
state:   0 counter :      12893
state:   0 counter :          0
 : bram_read adress: 0x00000000 
 : enable_bits: 0x         0 
 : Gbr_input[0] adress: 0x00000000 
 : Gbr_input[1] adress: 0x00000000 
 : Gbr_input[2] adress: 0x00000000 
 : Gbr_input[3] adress: 0x00000000 
 : Gbr_input[4] adress: 0x00000000 
 : Gbr_input[5] adress: 0x00000000 
 : Gbr_input[6] adress: 0x00000000 
 : Gbr_input[7] adress: 0x00000000 
 : Gbr_input[8] adress: 0x00000000 
 : Gbr_input[9] adress: 0x00000000 
 : Gbr_input[10] adress: 0x00000000 
 : Gbr_input[11] adress: 0x00000000 
 : Gbr_input[12] adress: 0x00000000 
 : Gbr_input[13] adress: 0x00000000 
 : Gbr_input[14] adress: 0x00000000 
 : Gbr_input[15] adress: 0x00000000 
 : Ga 0: 0x00000000000000000000 
 : Gb 0: 0x00000000000000000000 
 : Ga 1: 0x00000000000000000000 
 : Ga: 0x00000000000000000000 
 : Gb 1: 0x00000000000000000000 
 : Gb: 0x00000000000000000000 
 : Ga 2: 0x00000000000000000000 
 : Gb 2: 0x00000000000000000000 
 : Ga 3: 0x00000000000000000000 
 : Gb 3: 0x00000000000000000000 
 : Ga 4: 0x00000000000000000000 
 : Ga 5: 0x00000000000000000000 
 : Ga 6: 0x00000000000000000000 
 : Ga ns: 0x00000000000000000000 
 : toSend01: 0x00000000000000000000 
 : toSend01: 0x00000000000000000000 
[            56628000] : Checking total error count...
[            56628000] : Detected   0 errors during this test
[            56628000] : Checking protocol checker error status...
[            56628000] : *** TEST PASSED ***
$finish called at time : 56628 ns : File "/home/centos/src/project_data/aws-fpga/hdk/cl/examples/AWS_design_source/verif/tests/test_dram_dma_axi_mstr.sv" Line 1928
run: Time (s): cpu = 00:02:48 ; elapsed = 00:12:03 . Memory (MB): peak = 4311.379 ; gain = 8.004 ; free physical = 6449 ; free virtual = 58687
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jul 26 16:26:41 2019...
