// Seed: 396826535
module module_0 (
    output tri1  id_0
    , id_3,
    input  uwire id_1
);
  always @(posedge 1) begin
    if (1'b0) id_3 <= 1;
    else id_3 = 1;
  end
  wand id_4;
  assign id_4 = "" - id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input uwire id_3,
    input uwire id_4
    , id_10,
    output wire id_5,
    input uwire id_6,
    output tri0 id_7,
    input wand id_8
);
  wire id_11;
  module_0(
      id_2, id_6
  );
  supply1 id_12 = 1 == id_3;
endmodule
