<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

</twCmdLine><twDesign>ml505top.ncd</twDesign><twDesignPath>ml505top.ncd</twDesignPath><twPCF>ml505top.pcf</twPCF><twPcfPath>ml505top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-04-23, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>10</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="33"><twSigConn><twSig>CPU/the_datapath/the_ALU/O_shift0002&lt;31&gt;</twSig><twDriver>SLICE_X64Y36.C</twDriver><twLoad>SLICE_X64Y36.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twSig><twDriver>SLICE_X80Y27.AMUX</twDriver><twLoad>SLICE_X80Y27.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twSig><twDriver>SLICE_X80Y27.BMUX</twDriver><twLoad>SLICE_X80Y27.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twSig><twDriver>SLICE_X80Y27.CMUX</twDriver><twLoad>SLICE_X80Y27.C5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twSig><twDriver>SLICE_X80Y27.DMUX</twDriver><twLoad>SLICE_X80Y27.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twSig><twDriver>SLICE_X80Y28.AMUX</twDriver><twLoad>SLICE_X80Y28.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twSig><twDriver>SLICE_X80Y28.BMUX</twDriver><twLoad>SLICE_X80Y28.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twSig><twDriver>SLICE_X80Y28.CMUX</twDriver><twLoad>SLICE_X80Y28.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twSig><twDriver>SLICE_X80Y28.DMUX</twDriver><twLoad>SLICE_X80Y28.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twSig><twDriver>SLICE_X80Y29.AMUX</twDriver><twLoad>SLICE_X80Y29.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twSig><twDriver>SLICE_X80Y29.BMUX</twDriver><twLoad>SLICE_X80Y29.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twSig><twDriver>SLICE_X80Y29.CMUX</twDriver><twLoad>SLICE_X80Y29.C5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twSig><twDriver>SLICE_X80Y29.DMUX</twDriver><twLoad>SLICE_X80Y29.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twSig><twDriver>SLICE_X80Y30.AMUX</twDriver><twLoad>SLICE_X80Y30.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twSig><twDriver>SLICE_X80Y30.BMUX</twDriver><twLoad>SLICE_X80Y30.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twSig><twDriver>SLICE_X80Y30.CMUX</twDriver><twLoad>SLICE_X80Y30.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twSig><twDriver>SLICE_X80Y30.DMUX</twDriver><twLoad>SLICE_X80Y30.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twSig><twDriver>SLICE_X80Y31.AMUX</twDriver><twLoad>SLICE_X80Y31.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twSig><twDriver>SLICE_X80Y31.BMUX</twDriver><twLoad>SLICE_X80Y31.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twSig><twDriver>SLICE_X80Y31.CMUX</twDriver><twLoad>SLICE_X80Y31.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twSig><twDriver>SLICE_X80Y31.DMUX</twDriver><twLoad>SLICE_X80Y31.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twSig><twDriver>SLICE_X80Y32.AMUX</twDriver><twLoad>SLICE_X80Y32.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twSig><twDriver>SLICE_X80Y32.BMUX</twDriver><twLoad>SLICE_X80Y32.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twSig><twDriver>SLICE_X80Y32.CMUX</twDriver><twLoad>SLICE_X80Y32.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twSig><twDriver>SLICE_X80Y32.DMUX</twDriver><twLoad>SLICE_X80Y32.D3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twSig><twDriver>SLICE_X80Y33.AMUX</twDriver><twLoad>SLICE_X80Y33.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twSig><twDriver>SLICE_X80Y33.BMUX</twDriver><twLoad>SLICE_X80Y33.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twSig><twDriver>SLICE_X80Y33.CMUX</twDriver><twLoad>SLICE_X80Y33.C5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twSig><twDriver>SLICE_X80Y33.DMUX</twDriver><twLoad>SLICE_X80Y33.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twSig><twDriver>SLICE_X80Y34.AMUX</twDriver><twLoad>SLICE_X80Y34.A3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twSig><twDriver>SLICE_X80Y34.BMUX</twDriver><twLoad>SLICE_X80Y34.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twSig><twDriver>SLICE_X80Y34.CMUX</twDriver><twLoad>SLICE_X80Y34.C5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twSig><twDriver>SLICE_X80Y34.DMUX</twDriver><twLoad>SLICE_X80Y34.D2</twLoad></twSigConn></twCycles><twConst anchorID="5" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.702</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.102</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twNet><twDel>0.702</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.102</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y131.DQ</twSrc><twDest>IODELAY_X0Y274.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.702</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y130.DQ</twSrc><twDest>IODELAY_X0Y260.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.703</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.103</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twNet><twDel>0.703</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.103</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y128.DQ</twSrc><twDest>IODELAY_X0Y244.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.703</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.371</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.229</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twNet><twDel>0.371</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.229</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y51.DQ</twSrc><twDest>IODELAY_X0Y102.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.371</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y50.DQ</twSrc><twDest>IODELAY_X0Y100.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.702</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.102</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twNet><twDel>0.702</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.102</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.DQ</twSrc><twDest>IODELAY_X0Y75.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.702</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.371</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.229</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twNet><twDel>0.371</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.229</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.DQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.371</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.894</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.294</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twNet><twDel>0.894</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.294</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y48.DQ</twSrc><twDest>IODELAY_X0Y87.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.894</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.993</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.143</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twNet><twDel>0.993</twDel><twNotMet></twNotMet><twTimeConst>0.850</twTimeConst><twAbsSlack>0.143</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y274.DATAOUT</twSrc><twDest>ILOGIC_X0Y274.SR</twDest><twNetDelInfo twAcc="twRouted">0.993</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y274.DATAOUT</twSrc><twDest>ILOGIC_X0Y274.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.835</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.015</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twNet><twDel>0.835</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.015</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y244.DATAOUT</twSrc><twDest>ILOGIC_X0Y244.SR</twDest><twNetDelInfo twAcc="twRouted">0.835</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y244.DATAOUT</twSrc><twDest>ILOGIC_X0Y244.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y75.DATAOUT</twSrc><twDest>ILOGIC_X0Y75.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y75.DATAOUT</twSrc><twDest>ILOGIC_X0Y75.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y87.DATAOUT</twSrc><twDest>ILOGIC_X0Y87.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y87.DATAOUT</twSrc><twDest>ILOGIC_X0Y87.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="22"><twPinLimitBanner>Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="23" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT1" logResource="user_clk_pll/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="clk200"/><twPinLimit anchorID="24" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT2" logResource="user_clk_pll/CLKOUT2" locationPin="PLL_ADV_X0Y0.CLKOUT2" clockNet="clk0"/><twPinLimit anchorID="25" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT3" logResource="user_clk_pll/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="clk90"/></twPinLimitRpt></twConst><twConst anchorID="26" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP         &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.055</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathFromToDelay"><twSlack>0.795</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>3.055</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.894</twRouteDel><twTotDel>3.055</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>70.7</twPctLog><twPctRoute>29.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathFromToDelay"><twSlack>0.986</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.864</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.703</twRouteDel><twTotDel>2.864</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathFromToDelay"><twSlack>0.987</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.863</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>2.863</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathFromToDelay"><twSlack>0.987</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.863</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>2.863</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathFromToDelay"><twSlack>1.318</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.532</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.371</twRouteDel><twTotDel>2.532</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>1.318</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.532</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.371</twRouteDel><twTotDel>2.532</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP
        &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="43"><twSlack>2.618</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>2.618</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>86.9</twPctLog><twPctRoute>13.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="44"><twSlack>2.618</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y102.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>2.618</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>86.9</twPctLog><twPctRoute>13.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="45"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y100.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="46"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y260.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="47"><twSlack>2.922</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y274.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>2.922</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="48"><twSlack>2.922</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y75.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>2.922</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="49"><twSlack>2.923</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y244.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.647</twRouteDel><twTotDel>2.923</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="50"><twSlack>3.099</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y87.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.823</twRouteDel><twTotDel>3.099</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>73.4</twPctLog><twPctRoute>26.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="51" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         2.4 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.071</twMaxDel><twMinPer>4.094</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y111.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathFromToDelay"><twSlack>0.329</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.112</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>1.014</twRouteDel><twTotDel>2.112</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathFromToDelay"><twSlack>0.353</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.088</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.014</twRouteDel><twTotDel>2.088</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathFromToDelay"><twSlack>0.340</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.074</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.976</twRouteDel><twTotDel>2.074</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathFromToDelay"><twSlack>0.364</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.050</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.976</twRouteDel><twTotDel>2.050</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathFromToDelay"><twSlack>0.340</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.074</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.976</twRouteDel><twTotDel>2.074</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathFromToDelay"><twSlack>0.364</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.050</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.976</twRouteDel><twTotDel>2.050</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y251.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathFromToDelay"><twSlack>0.361</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.068</twTotPathDel><twClkSkew dest = "0.260" src = "0.196">-0.064</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.970</twRouteDel><twTotDel>2.068</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>0.385</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.044</twTotPathDel><twClkSkew dest = "0.260" src = "0.196">-0.064</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.970</twRouteDel><twTotDel>2.044</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y114.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>0.369</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.063</twTotPathDel><twClkSkew dest = "0.290" src = "0.223">-0.067</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y114.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y114.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.965</twRouteDel><twTotDel>2.063</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>0.393</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.039</twTotPathDel><twClkSkew dest = "0.290" src = "0.223">-0.067</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y114.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y114.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.965</twRouteDel><twTotDel>2.039</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>0.370</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.073</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.975</twRouteDel><twTotDel>2.073</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathFromToDelay"><twSlack>0.394</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.049</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.975</twRouteDel><twTotDel>2.049</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathFromToDelay"><twSlack>0.370</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.073</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.975</twRouteDel><twTotDel>2.073</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathFromToDelay"><twSlack>0.394</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.049</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.975</twRouteDel><twTotDel>2.049</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>0.382</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.056</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.958</twRouteDel><twTotDel>2.056</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>0.406</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.032</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.958</twRouteDel><twTotDel>2.032</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y116.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>0.382</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.056</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.958</twRouteDel><twTotDel>2.056</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>0.406</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.032</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.958</twRouteDel><twTotDel>2.032</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>0.419</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.022</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.924</twRouteDel><twTotDel>2.022</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>0.443</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.998</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.924</twRouteDel><twTotDel>1.998</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        2.4 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="92"><twSlack>0.920</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.303" src = "0.281">0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y86.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y86.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.942</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>78.2</twPctLog><twPctRoute>21.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="93"><twSlack>0.946</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.303" src = "0.281">0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y86.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y86.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="94"><twSlack>0.922</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.290">0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y75.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y75.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y74.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.206</twRouteDel><twTotDel>0.943</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>78.2</twPctLog><twPctRoute>21.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="95"><twSlack>0.948</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.290">0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y75.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y75.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y74.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.206</twRouteDel><twTotDel>0.969</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>78.7</twPctLog><twPctRoute>21.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="96"><twSlack>1.004</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="97"><twSlack>1.030</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="98"><twSlack>1.004</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="99"><twSlack>1.030</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="100"><twSlack>1.006</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>1.087</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="101"><twSlack>1.032</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>1.113</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="102"><twSlack>1.018</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.207">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y104.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y104.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.056</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="103"><twSlack>1.044</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.207">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y104.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y104.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.082</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>70.5</twPctLog><twPctRoute>29.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="104"><twSlack>1.018</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y265.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y265.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.080</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="105"><twSlack>1.044</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y265.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y265.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="106"><twSlack>1.020</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y105.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y105.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.345</twRouteDel><twTotDel>1.082</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.1</twPctLog><twPctRoute>31.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="107"><twSlack>1.046</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y105.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y105.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.345</twRouteDel><twTotDel>1.108</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="108"><twSlack>1.021</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y64.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y64.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>1.083</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.1</twPctLog><twPctRoute>31.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="109"><twSlack>1.047</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y64.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y64.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>1.109</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="110"><twSlack>1.036</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.318" src = "0.290">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y277.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y277.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>1.064</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="111"><twSlack>1.062</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.318" src = "0.290">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y277.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y277.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>1.090</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="112" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twConstName><twItemCnt>7457052760744</twItemCnt><twErrCntSetup>1301</twErrCntSetup><twErrCntEndPt>1301</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7881</twEndPtCnt><twPathErrCnt>7455755363092</twPathErrCnt><twMinPer>78.652</twMinPer></twConstHead><twPathRptBanner iPaths="120259084502" iCriticalPaths="120258641872" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_9_31 (SLICE_X73Y47.DX), 120259084502 paths
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.326</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twTotPathDel>38.708</twTotPathDel><twClkSkew dest = "3.393" src = "3.754">0.361</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_9_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>19.627</twRouteDel><twTotDel>38.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.562</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twTotPathDel>37.944</twTotPathDel><twClkSkew dest = "3.393" src = "3.754">0.361</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_9_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>19.237</twRouteDel><twTotDel>37.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.513</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twTotPathDel>37.895</twTotPathDel><twClkSkew dest = "3.393" src = "3.754">0.361</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_9_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>19.233</twRouteDel><twTotDel>37.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084502" iCriticalPaths="120258641872" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_27_31 (SLICE_X75Y48.DX), 120259084502 paths
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.312</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_27_31</twDest><twTotPathDel>38.697</twTotPathDel><twClkSkew dest = "3.396" src = "3.754">0.358</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_27_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_27_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>19.616</twRouteDel><twTotDel>38.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.548</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_27_31</twDest><twTotPathDel>37.933</twTotPathDel><twClkSkew dest = "3.396" src = "3.754">0.358</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_27_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_27_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>19.226</twRouteDel><twTotDel>37.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.499</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_27_31</twDest><twTotPathDel>37.884</twTotPathDel><twClkSkew dest = "3.396" src = "3.754">0.358</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_27_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_27_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>19.222</twRouteDel><twTotDel>37.884</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084502" iCriticalPaths="120258641872" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_11_31 (SLICE_X73Y44.DX), 120259084502 paths
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.311</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_11_31</twDest><twTotPathDel>38.705</twTotPathDel><twClkSkew dest = "3.405" src = "3.754">0.349</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_11_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y44.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_11_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>19.624</twRouteDel><twTotDel>38.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.547</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_11_31</twDest><twTotPathDel>37.941</twTotPathDel><twClkSkew dest = "3.405" src = "3.754">0.349</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_11_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y44.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_11_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>19.234</twRouteDel><twTotDel>37.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.498</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_11_31</twDest><twTotPathDel>37.892</twTotPathDel><twClkSkew dest = "3.405" src = "3.754">0.349</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_11_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y44.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_11_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>19.230</twRouteDel><twTotDel>37.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084502" iCriticalPaths="120258641864" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_24_31 (SLICE_X72Y47.DX), 120259084502 paths
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.309</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_24_31</twDest><twTotPathDel>38.691</twTotPathDel><twClkSkew dest = "3.393" src = "3.754">0.361</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_24_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_24_31</twBEL></twPathDel><twLogDel>19.074</twLogDel><twRouteDel>19.617</twRouteDel><twTotDel>38.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.545</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_24_31</twDest><twTotPathDel>37.927</twTotPathDel><twClkSkew dest = "3.393" src = "3.754">0.361</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_24_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_24_31</twBEL></twPathDel><twLogDel>18.700</twLogDel><twRouteDel>19.227</twRouteDel><twTotDel>37.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.496</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_24_31</twDest><twTotPathDel>37.878</twTotPathDel><twClkSkew dest = "3.393" src = "3.754">0.361</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_24_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_24_31</twBEL></twPathDel><twLogDel>18.655</twLogDel><twRouteDel>19.223</twRouteDel><twTotDel>37.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084502" iCriticalPaths="120258641864" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_22_31 (SLICE_X75Y47.DX), 120259084502 paths
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.303</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_22_31</twDest><twTotPathDel>38.694</twTotPathDel><twClkSkew dest = "3.402" src = "3.754">0.352</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_22_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_22_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>19.613</twRouteDel><twTotDel>38.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.539</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_22_31</twDest><twTotPathDel>37.930</twTotPathDel><twClkSkew dest = "3.402" src = "3.754">0.352</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_22_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_22_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>19.223</twRouteDel><twTotDel>37.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.490</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_22_31</twDest><twTotPathDel>37.881</twTotPathDel><twClkSkew dest = "3.402" src = "3.754">0.352</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_22_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_22_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>19.219</twRouteDel><twTotDel>37.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084502" iCriticalPaths="120258641864" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_31_31 (SLICE_X72Y44.DX), 120259084502 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.301</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_31_31</twDest><twTotPathDel>38.695</twTotPathDel><twClkSkew dest = "3.405" src = "3.754">0.349</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_31_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y44.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_31_31</twBEL></twPathDel><twLogDel>19.074</twLogDel><twRouteDel>19.621</twRouteDel><twTotDel>38.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.537</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_31_31</twDest><twTotPathDel>37.931</twTotPathDel><twClkSkew dest = "3.405" src = "3.754">0.349</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_31_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y44.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_31_31</twBEL></twPathDel><twLogDel>18.700</twLogDel><twRouteDel>19.231</twRouteDel><twTotDel>37.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.488</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_31_31</twDest><twTotPathDel>37.882</twTotPathDel><twClkSkew dest = "3.405" src = "3.754">0.349</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_31_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y44.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_31_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_31_31</twBEL></twPathDel><twLogDel>18.655</twLogDel><twRouteDel>19.227</twRouteDel><twTotDel>37.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084502" iCriticalPaths="120258641864" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_25_31 (SLICE_X73Y46.DX), 120259084502 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.298</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_25_31</twDest><twTotPathDel>38.685</twTotPathDel><twClkSkew dest = "3.398" src = "3.754">0.356</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_25_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_25_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>19.604</twRouteDel><twTotDel>38.685</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.534</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_25_31</twDest><twTotPathDel>37.921</twTotPathDel><twClkSkew dest = "3.398" src = "3.754">0.356</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_25_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_25_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>19.214</twRouteDel><twTotDel>37.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.485</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_25_31</twDest><twTotPathDel>37.872</twTotPathDel><twClkSkew dest = "3.398" src = "3.754">0.356</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_25_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_25_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>19.210</twRouteDel><twTotDel>37.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084502" iCriticalPaths="120258641864" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_20_31 (SLICE_X74Y47.DX), 120259084502 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.298</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_20_31</twDest><twTotPathDel>38.714</twTotPathDel><twClkSkew dest = "3.427" src = "3.754">0.327</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_20_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_20_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_20_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>19.633</twRouteDel><twTotDel>38.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.534</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_20_31</twDest><twTotPathDel>37.950</twTotPathDel><twClkSkew dest = "3.427" src = "3.754">0.327</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_20_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_20_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_20_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>19.243</twRouteDel><twTotDel>37.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.485</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_20_31</twDest><twTotPathDel>37.901</twTotPathDel><twClkSkew dest = "3.427" src = "3.754">0.327</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_20_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_20_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_20_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>19.239</twRouteDel><twTotDel>37.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084502" iCriticalPaths="120258641864" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_8_31 (SLICE_X72Y46.DX), 120259084502 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.291</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_8_31</twDest><twTotPathDel>38.678</twTotPathDel><twClkSkew dest = "3.398" src = "3.754">0.356</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_8_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_8_31</twBEL></twPathDel><twLogDel>19.074</twLogDel><twRouteDel>19.604</twRouteDel><twTotDel>38.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.527</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_8_31</twDest><twTotPathDel>37.914</twTotPathDel><twClkSkew dest = "3.398" src = "3.754">0.356</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_8_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_8_31</twBEL></twPathDel><twLogDel>18.700</twLogDel><twRouteDel>19.214</twRouteDel><twTotDel>37.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.478</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_8_31</twDest><twTotPathDel>37.865</twTotPathDel><twClkSkew dest = "3.398" src = "3.754">0.356</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_8_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_8_31</twBEL></twPathDel><twLogDel>18.655</twLogDel><twRouteDel>19.210</twRouteDel><twTotDel>37.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084502" iCriticalPaths="120258641864" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_7_31 (SLICE_X77Y47.DX), 120259084502 paths
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.290</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_7_31</twDest><twTotPathDel>38.691</twTotPathDel><twClkSkew dest = "3.412" src = "3.754">0.342</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_7_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_7_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_7_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>19.610</twRouteDel><twTotDel>38.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.526</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_7_31</twDest><twTotPathDel>37.927</twTotPathDel><twClkSkew dest = "3.412" src = "3.754">0.342</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_7_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_7_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_7_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>19.220</twRouteDel><twTotDel>37.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-28.477</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_7_31</twDest><twTotPathDel>37.878</twTotPathDel><twClkSkew dest = "3.412" src = "3.754">0.342</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_7_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y32.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y33.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg_cmp_eq0001</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_1_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_7_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_7_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>19.216</twRouteDel><twTotDel>37.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y7.ADDRBU7), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">mem_arch/dcache/addr_hold_6</twSrc><twDest BELType="RAM">mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew dest = "0.685" src = "0.488">-0.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/dcache/addr_hold_6</twSrc><twDest BELType='RAM'>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X71Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;6&gt;</twComp><twBEL>mem_arch/dcache/addr_hold_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ADDRBU7</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.316</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y7.CLKBWRCLKU</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.316</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y7.ADDRBL7), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">mem_arch/dcache/addr_hold_6</twSrc><twDest BELType="RAM">mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew dest = "0.680" src = "0.488">-0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/dcache/addr_hold_6</twSrc><twDest BELType='RAM'>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X71Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;6&gt;</twComp><twBEL>mem_arch/dcache/addr_hold_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ADDRBL7</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.316</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y7.CLKBWRCLKL</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.316</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/RDsel_Reg_0 (SLICE_X75Y31.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.271</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/RDsel_Reg_0</twDest><twTotPathDel>0.759</twTotPathDel><twClkSkew dest = "3.723" src = "3.492">-0.231</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/RDsel_Reg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twFalling">0.523</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>CPU/the_datapath/RDsel_Reg&lt;1&gt;</twComp><twBEL>CPU/the_controller/RDsel&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/RDsel_Reg_0</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.523</twRouteDel><twTotDel>0.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X1Y7.ADDRBU9), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">mem_arch/icache/addr_hold_8</twSrc><twDest BELType="RAM">mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew dest = "0.797" src = "0.632">-0.165</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/icache/addr_hold_8</twSrc><twDest BELType='RAM'>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X26Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;8&gt;</twComp><twBEL>mem_arch/icache/addr_hold_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y7.ADDRBU9</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.318</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y7.CLKBWRCLKU</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.318</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/RDsel_Reg_1 (SLICE_X75Y31.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.275</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/RDsel_Reg_1</twDest><twTotPathDel>0.763</twTotPathDel><twClkSkew dest = "3.723" src = "3.492">-0.231</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/RDsel_Reg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twFalling">0.526</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>CPU/the_datapath/RDsel_Reg&lt;1&gt;</twComp><twBEL>CPU/the_controller/RDsel&lt;1&gt;1</twBEL><twBEL>CPU/the_datapath/RDsel_Reg_1</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.526</twRouteDel><twTotDel>0.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X1Y7.ADDRBL9), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.278</twSlack><twSrc BELType="FF">mem_arch/icache/addr_hold_8</twSrc><twDest BELType="RAM">mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew dest = "0.792" src = "0.632">-0.160</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/icache/addr_hold_8</twSrc><twDest BELType='RAM'>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X26Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;8&gt;</twComp><twBEL>mem_arch/icache/addr_hold_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y7.ADDRBL9</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.318</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y7.CLKBWRCLKL</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.318</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y7.ADDRBU10), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.397</twSlack><twSrc BELType="FF">mem_arch/dcache/addr_hold_9</twSrc><twDest BELType="RAM">mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.594</twTotPathDel><twClkSkew dest = "0.685" src = "0.488">-0.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/dcache/addr_hold_9</twSrc><twDest BELType='RAM'>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X71Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;6&gt;</twComp><twBEL>mem_arch/dcache/addr_hold_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ADDRBU10</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y7.CLKBWRCLKU</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.474</twRouteDel><twTotDel>0.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X1Y7.ADDRBU12), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">mem_arch/icache/addr_hold_11</twSrc><twDest BELType="RAM">mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.583</twTotPathDel><twClkSkew dest = "0.797" src = "0.615">-0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/icache/addr_hold_11</twSrc><twDest BELType='RAM'>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X24Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;12&gt;</twComp><twBEL>mem_arch/icache/addr_hold_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y7.ADDRBU12</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.444</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y7.CLKBWRCLKU</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.444</twRouteDel><twTotDel>0.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y7.ADDRBL10), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.402</twSlack><twSrc BELType="FF">mem_arch/dcache/addr_hold_9</twSrc><twDest BELType="RAM">mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.594</twTotPathDel><twClkSkew dest = "0.680" src = "0.488">-0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/dcache/addr_hold_9</twSrc><twDest BELType='RAM'>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X71Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;6&gt;</twComp><twBEL>mem_arch/dcache/addr_hold_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ADDRBL10</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y7.CLKBWRCLKL</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.474</twRouteDel><twTotDel>0.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X1Y7.ADDRBL12), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">mem_arch/icache/addr_hold_11</twSrc><twDest BELType="RAM">mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.583</twTotPathDel><twClkSkew dest = "0.792" src = "0.615">-0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/icache/addr_hold_11</twSrc><twDest BELType='RAM'>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X24Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;12&gt;</twComp><twBEL>mem_arch/icache/addr_hold_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y7.ADDRBL12</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.444</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y7.CLKBWRCLKL</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.444</twRouteDel><twTotDel>0.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="193"><twPinLimitBanner>Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="194" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL" logResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X2Y6.CLKARDCLKL" clockNet="cpu_clk_g"/><twPinLimit anchorID="195" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU" logResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU" locationPin="RAMB36_X2Y6.CLKARDCLKU" clockNet="cpu_clk_g"/><twPinLimit anchorID="196" type="MINPERIOD" name="Trper_CLKB" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL" logResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL" locationPin="RAMB36_X2Y6.CLKBWRCLKL" clockNet="cpu_clk_g"/></twPinLimitRpt></twConst><twConst anchorID="197" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X36Y73.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.590</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twDest><twTotPathDel>1.241</twTotPathDel><twClkSkew dest = "0.506" src = "0.565">0.059</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X38Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.803</twRouteDel><twTotDel>1.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X36Y73.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.610</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X36Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X26Y74.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.615</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X26Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X34Y74.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.615</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X34Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y74.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X38Y73.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.615</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X38Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y73.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X26Y74.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.674</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twDest><twTotPathDel>1.253</twTotPathDel><twClkSkew dest = "0.620" src = "0.583">-0.037</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X34Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.811</twRouteDel><twTotDel>1.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X38Y72.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.793</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twDest><twTotPathDel>1.097</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X38Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y72.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.643</twRouteDel><twTotDel>1.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X34Y74.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.933</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twDest><twTotPathDel>0.956</twTotPathDel><twClkSkew dest = "0.543" src = "0.544">0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X36Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y74.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>0.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (SLICE_X39Y72.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.945</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twDest><twTotPathDel>0.909</twTotPathDel><twClkSkew dest = "0.125" src = "0.161">0.036</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X38Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y72.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.467</twRouteDel><twTotDel>0.909</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X39Y72.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.954</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twDest><twTotPathDel>0.936</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X39Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y72.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.482</twRouteDel><twTotDel>0.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X39Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X39Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X36Y73.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X36Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y73.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (SLICE_X39Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X39Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X36Y73.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twDest><twTotPathDel>0.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X36Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y73.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X26Y74.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X26Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X34Y74.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X34Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y74.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X38Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X38Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X38Y73.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X38Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y73.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y73.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (SLICE_X26Y74.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.495</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twDest><twTotPathDel>0.495</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X26Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X27Y74.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.495</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew dest = "0.142" src = "0.158">0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X26Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="238"><twPinLimitBanner>Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="239" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="clk200_buf/I0" logResource="clk200_buf/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="clk200"/><twPinLimit anchorID="240" type="MINLOWPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;/SR" logResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20/SR" locationPin="SLICE_X26Y74.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/locked_inv"/><twPinLimit anchorID="241" type="MINHIGHPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;/SR" logResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20/SR" locationPin="SLICE_X26Y74.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/locked_inv"/></twPinLimitRpt></twConst><twConst anchorID="242" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;</twConstName><twItemCnt>4038</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>5</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">4</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2424</twEndPtCnt><twPathErrCnt>8</twPathErrCnt><twMinPer>5.239</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="4" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y13.ENBWRENL), 10 paths
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.239</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.774</twTotPathDel><twClkSkew dest = "1.396" src = "1.751">0.355</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y5.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X0Y5.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y13.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y13.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>3.172</twRouteDel><twTotDel>4.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.231</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.774</twTotPathDel><twClkSkew dest = "1.404" src = "1.751">0.347</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y5.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X0Y5.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y13.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y13.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>3.172</twRouteDel><twTotDel>4.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.040</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.649</twTotPathDel><twClkSkew dest = "1.396" src = "1.677">0.281</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y9.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X0Y9.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y13.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y13.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>3.047</twRouteDel><twTotDel>4.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr (OLOGIC_X0Y213.D1), 2 paths
</twPathRptBanner><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr</twDest><twTotPathDel>4.608</twTotPathDel><twClkSkew dest = "3.593" src = "3.703">0.110</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.372</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;12&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y213.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y213.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_A_12_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>3.630</twRouteDel><twTotDel>4.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.708</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr</twDest><twTotPathDel>3.086</twTotPathDel><twClkSkew dest = "1.489" src = "1.585">0.096</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;12&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y120.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;12&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y213.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y213.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_A_12_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr</twBEL></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>2.087</twRouteDel><twTotDel>3.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y9.DIBDIL11), 1 path
</twPathRptBanner><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.108</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_58</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.788</twTotPathDel><twClkSkew dest = "1.559" src = "1.553">-0.006</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_58</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X6Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_58</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.DIBDIL11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.996</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y9.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>3.996</twRouteDel><twTotDel>4.788</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y9.DIBDIU12), 1 path
</twPathRptBanner><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.108</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_61</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.807</twTotPathDel><twClkSkew dest = "1.550" src = "1.525">-0.025</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_61</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X8Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_61</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.DIBDIU12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.994</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y9.CLKBWRCLKU</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>0.813</twLogDel><twRouteDel>3.994</twRouteDel><twTotDel>4.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y9.DIBDIL9), 1 path
</twPathRptBanner><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.147</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_54</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.776</twTotPathDel><twClkSkew dest = "1.559" src = "1.526">-0.033</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_54</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;55&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_54</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.DIBDIL9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.984</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y9.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>3.984</twRouteDel><twTotDel>4.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y9.DIBDIL10), 1 path
</twPathRptBanner><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.161</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_56</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.735</twTotPathDel><twClkSkew dest = "1.559" src = "1.553">-0.006</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_56</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X6Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_56</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.DIBDIL10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.943</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y9.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>3.943</twRouteDel><twTotDel>4.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42 (SLICE_X9Y73.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.169</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42</twDest><twTotPathDel>4.345</twTotPathDel><twClkSkew dest = "1.321" src = "1.697">0.376</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y103.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y73.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.039</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>3.797</twRouteDel><twTotDel>4.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42</twDest><twTotPathDel>4.207</twTotPathDel><twClkSkew dest = "1.321" src = "1.697">0.376</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.620</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y73.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.039</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>3.659</twRouteDel><twTotDel>4.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.448</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42</twDest><twTotPathDel>4.054</twTotPathDel><twClkSkew dest = "3.425" src = "3.681">0.256</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y103.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y73.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.039</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>3.506</twRouteDel><twTotDel>4.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (OLOGIC_X0Y233.D1), 5 paths
</twPathRptBanner><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.198</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twTotPathDel>4.456</twTotPathDel><twClkSkew dest = "3.599" src = "3.703">0.104</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_ODT_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>3.478</twRouteDel><twTotDel>4.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.944</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twTotPathDel>4.006</twTotPathDel><twClkSkew dest = "1.495" src = "1.435">-0.060</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_ODT_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>3.028</twRouteDel><twTotDel>4.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.080</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twTotPathDel>3.578</twTotPathDel><twClkSkew dest = "3.599" src = "3.699">0.100</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X34Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_ODT_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.600</twRouteDel><twTotDel>3.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y9.DIBDIU8), 1 path
</twPathRptBanner><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.202</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.712</twTotPathDel><twClkSkew dest = "1.550" src = "1.526">-0.024</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;55&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.DIBDIU8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.920</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y9.CLKBWRCLKU</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>3.920</twRouteDel><twTotDel>4.712</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr (OLOGIC_X0Y220.D1), 2 paths
</twPathRptBanner><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.219</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr</twDest><twTotPathDel>4.422</twTotPathDel><twClkSkew dest = "3.586" src = "3.703">0.117</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.508</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y220.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y220.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_A_5_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>3.444</twRouteDel><twTotDel>4.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.834</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr</twDest><twTotPathDel>2.966</twTotPathDel><twClkSkew dest = "1.482" src = "1.572">0.090</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X13Y130.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y220.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y220.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_A_5_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.988</twRouteDel><twTotDel>2.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y58.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.037</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>0.467</twTotPathDel><twClkSkew dest = "3.765" src = "3.503">-0.262</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y58.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.272</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y69.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.027</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew dest = "3.652" src = "3.404">-0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X17Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y69.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X76Y86.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.027</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew dest = "3.565" src = "3.317">-0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X77Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X77Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y86.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y91.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.009</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew dest = "3.656" src = "3.426">-0.230</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;31&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y91.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y67.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.050</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.544</twTotPathDel><twClkSkew dest = "3.663" src = "3.411">-0.252</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X17Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>0.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y69.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.551</twTotPathDel><twClkSkew dest = "3.652" src = "3.404">-0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X17Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.356</twRouteDel><twTotDel>0.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y58.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>0.575</twTotPathDel><twClkSkew dest = "3.765" src = "3.503">-0.262</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X20Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y67.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.074</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.558</twTotPathDel><twClkSkew dest = "3.663" src = "3.421">-0.242</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y67.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.342</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.217</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.216</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>0.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y91.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.080</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.552</twTotPathDel><twClkSkew dest = "3.656" src = "3.426">-0.230</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;31&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>0.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y93.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.582</twTotPathDel><twClkSkew dest = "3.665" src = "3.408">-0.257</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;39&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;38&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.368</twRouteDel><twTotDel>0.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="299"><twPinLimitBanner>Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="300" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="DDR2_CS_B_OBUF/REV" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y231.REV" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r&lt;24&gt;"/><twPinLimit anchorID="301" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y96.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1"/><twPinLimit anchorID="302" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR" locationPin="OLOGIC_X0Y58.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1"/></twPinLimitRpt></twConst><twConst anchorID="303" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>926</twItemCnt><twErrCntSetup>273</twErrCntSetup><twErrCntEndPt>273</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>790</twEndPtCnt><twPathErrCnt>273</twPathErrCnt><twMinPer>11.088</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78 (SLICE_X5Y83.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="304"><twConstPath anchorID="305" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.522</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78</twDest><twTotPathDel>2.307</twTotPathDel><twClkSkew dest = "3.480" src = "3.703">0.223</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y83.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y83.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;79&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.216</twRouteDel><twTotDel>2.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="306"><twConstPath anchorID="307" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.302</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78</twDest><twTotPathDel>2.603</twTotPathDel><twClkSkew dest = "0.687" src = "0.672">-0.015</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X11Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y86.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y83.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y83.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;79&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.512</twRouteDel><twTotDel>2.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79 (SLICE_X5Y83.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="308"><twConstPath anchorID="309" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.522</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79</twDest><twTotPathDel>2.307</twTotPathDel><twClkSkew dest = "3.480" src = "3.703">0.223</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y83.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y83.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;79&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.216</twRouteDel><twTotDel>2.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="310"><twConstPath anchorID="311" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.302</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79</twDest><twTotPathDel>2.603</twTotPathDel><twClkSkew dest = "0.687" src = "0.672">-0.015</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X11Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y86.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y83.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y83.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;79&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.512</twRouteDel><twTotDel>2.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77 (SLICE_X5Y83.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="312"><twConstPath anchorID="313" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.520</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77</twDest><twTotPathDel>2.305</twTotPathDel><twClkSkew dest = "3.480" src = "3.703">0.223</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y83.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y83.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;79&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>1.216</twRouteDel><twTotDel>2.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="314"><twConstPath anchorID="315" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.304</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77</twDest><twTotPathDel>2.601</twTotPathDel><twClkSkew dest = "0.687" src = "0.672">-0.015</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X11Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y86.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y83.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y83.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;79&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>1.512</twRouteDel><twTotDel>2.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109 (SLICE_X6Y89.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="316"><twConstPath anchorID="317" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.518</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109</twDest><twTotPathDel>2.291</twTotPathDel><twClkSkew dest = "3.468" src = "3.703">0.235</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;111&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.200</twRouteDel><twTotDel>2.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="318"><twConstPath anchorID="319" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.306</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109</twDest><twTotPathDel>2.587</twTotPathDel><twClkSkew dest = "0.675" src = "0.672">-0.003</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X11Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y86.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;111&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.496</twRouteDel><twTotDel>2.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110 (SLICE_X6Y89.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="320"><twConstPath anchorID="321" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.518</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110</twDest><twTotPathDel>2.291</twTotPathDel><twClkSkew dest = "3.468" src = "3.703">0.235</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;111&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.200</twRouteDel><twTotDel>2.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="322"><twConstPath anchorID="323" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.306</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110</twDest><twTotPathDel>2.587</twTotPathDel><twClkSkew dest = "0.675" src = "0.672">-0.003</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X11Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y86.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;111&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.496</twRouteDel><twTotDel>2.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111 (SLICE_X6Y89.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="324"><twConstPath anchorID="325" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.518</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111</twDest><twTotPathDel>2.291</twTotPathDel><twClkSkew dest = "3.468" src = "3.703">0.235</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;111&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.200</twRouteDel><twTotDel>2.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="326"><twConstPath anchorID="327" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.306</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111</twDest><twTotPathDel>2.587</twTotPathDel><twClkSkew dest = "0.675" src = "0.672">-0.003</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X11Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y86.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;111&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.496</twRouteDel><twTotDel>2.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50 (SLICE_X5Y90.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="328"><twConstPath anchorID="329" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.513</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50</twDest><twTotPathDel>2.262</twTotPathDel><twClkSkew dest = "3.444" src = "3.703">0.259</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y84.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.171</twRouteDel><twTotDel>2.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.321</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50</twDest><twTotPathDel>2.542</twTotPathDel><twClkSkew dest = "0.651" src = "0.678">0.027</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X9Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y84.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.451</twRouteDel><twTotDel>2.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51 (SLICE_X5Y90.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.513</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51</twDest><twTotPathDel>2.262</twTotPathDel><twClkSkew dest = "3.444" src = "3.703">0.259</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y84.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.171</twRouteDel><twTotDel>2.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.321</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51</twDest><twTotPathDel>2.542</twTotPathDel><twClkSkew dest = "0.651" src = "0.678">0.027</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X9Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y84.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.451</twRouteDel><twTotDel>2.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49 (SLICE_X5Y90.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.511</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49</twDest><twTotPathDel>2.260</twTotPathDel><twClkSkew dest = "3.444" src = "3.703">0.259</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y84.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>1.171</twRouteDel><twTotDel>2.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.323</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49</twDest><twTotPathDel>2.540</twTotPathDel><twClkSkew dest = "0.651" src = "0.678">0.027</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X9Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y84.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>1.451</twRouteDel><twTotDel>2.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58 (SLICE_X3Y87.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.484</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58</twDest><twTotPathDel>2.245</twTotPathDel><twClkSkew dest = "3.456" src = "3.703">0.247</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y84.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.154</twRouteDel><twTotDel>2.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="342"><twConstPath anchorID="343" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.350</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58</twDest><twTotPathDel>2.525</twTotPathDel><twClkSkew dest = "0.663" src = "0.678">0.015</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X9Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y84.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.434</twRouteDel><twTotDel>2.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_0 (SLICE_X3Y80.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="344"><twConstPath anchorID="345" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_0</twDest><twTotPathDel>0.491</twTotPathDel><twClkSkew dest = "0.738" src = "0.694">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X4Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_0</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce (SLICE_X10Y89.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="346"><twConstPath anchorID="347" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.464</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce</twDest><twTotPathDel>0.499</twTotPathDel><twClkSkew dest = "0.150" src = "0.115">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y89.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.750">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X11Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y89.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.224</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.499</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.750">clk90_g</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (SLICE_X15Y56.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="348"><twConstPath anchorID="349" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X15Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (SLICE_X23Y61.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="350"><twConstPath anchorID="351" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X23Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X27Y61.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="352"><twConstPath anchorID="353" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X27Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 (SLICE_X8Y88.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="354"><twConstPath anchorID="355" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.472</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twDest><twTotPathDel>0.500</twTotPathDel><twClkSkew dest = "0.678" src = "0.650">-0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X10Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y88.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.305</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_mux0000&lt;11&gt;1</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (SLICE_X24Y61.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="356"><twConstPath anchorID="357" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X24Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8 (SLICE_X27Y61.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="358"><twConstPath anchorID="359" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X27Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y61.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (SLICE_X7Y55.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="360"><twConstPath anchorID="361" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.478</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24</twDest><twTotPathDel>0.478</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X7Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16 (SLICE_X23Y61.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="362"><twConstPath anchorID="363" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X23Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="364"><twPinLimitBanner>Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="365" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y66.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="366" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y68.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="367" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y72.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6"/></twPinLimitRpt></twConst><twConst anchorID="368" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;</twConstName><twItemCnt>11123</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3915</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>9.272</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (SLICE_X9Y100.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="369"><twConstPath anchorID="370" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.364</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twTotPathDel>3.983</twTotPathDel><twClkSkew dest = "3.534" src = "3.945">0.411</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.925</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.447</twRouteDel><twTotDel>3.983</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="371"><twConstPath anchorID="372" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.197</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twTotPathDel>3.150</twTotPathDel><twClkSkew dest = "3.534" src = "3.945">0.411</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y111.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.614</twRouteDel><twTotDel>3.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="373"><twConstPath anchorID="374" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.349</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twTotPathDel>3.540</twTotPathDel><twClkSkew dest = "1.430" src = "1.419">-0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y111.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.004</twRouteDel><twTotDel>3.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40 (SLICE_X8Y95.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="375"><twConstPath anchorID="376" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40</twDest><twTotPathDel>3.785</twTotPathDel><twClkSkew dest = "3.434" src = "3.964">0.530</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y120.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.078</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;42&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;40&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>3.253</twRouteDel><twTotDel>3.785</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="377"><twConstPath anchorID="378" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.639</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40</twDest><twTotPathDel>3.589</twTotPathDel><twClkSkew dest = "3.434" src = "3.964">0.530</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y102.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;42&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;40&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>3.057</twRouteDel><twTotDel>3.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="379"><twConstPath anchorID="380" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.673</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40</twDest><twTotPathDel>3.168</twTotPathDel><twClkSkew dest = "0.641" src = "0.678">0.037</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;42&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;40&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>2.636</twRouteDel><twTotDel>3.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60 (SLICE_X8Y106.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="381"><twConstPath anchorID="382" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.564</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60</twDest><twTotPathDel>3.763</twTotPathDel><twClkSkew dest = "3.519" src = "3.950">0.431</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y135.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y116.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.081</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y106.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>3.231</twRouteDel><twTotDel>3.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="383"><twConstPath anchorID="384" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.003</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60</twDest><twTotPathDel>3.324</twTotPathDel><twClkSkew dest = "3.519" src = "3.950">0.431</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y135.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y106.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>2.792</twRouteDel><twTotDel>3.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="385"><twConstPath anchorID="386" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.272</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60</twDest><twTotPathDel>3.602</twTotPathDel><twClkSkew dest = "1.415" src = "1.419">0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y106.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>3.070</twRouteDel><twTotDel>3.602</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (SLICE_X10Y100.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="387"><twConstPath anchorID="388" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.643</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twTotPathDel>3.738</twTotPathDel><twClkSkew dest = "3.552" src = "3.929">0.377</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y138.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y119.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.171</twRouteDel><twTotDel>3.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="389"><twConstPath anchorID="390" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.964</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twTotPathDel>3.417</twTotPathDel><twClkSkew dest = "3.552" src = "3.929">0.377</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y138.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y119.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>2.850</twRouteDel><twTotDel>3.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="391"><twConstPath anchorID="392" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.050</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twTotPathDel>3.857</twTotPathDel><twClkSkew dest = "1.448" src = "1.419">-0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y119.D5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>3.311</twRouteDel><twTotDel>3.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (SLICE_X9Y100.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.681</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twDest><twTotPathDel>3.682</twTotPathDel><twClkSkew dest = "3.534" src = "3.929">0.395</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y138.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.761</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.115</twRouteDel><twTotDel>3.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="395"><twConstPath anchorID="396" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.165</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twDest><twTotPathDel>3.198</twTotPathDel><twClkSkew dest = "3.534" src = "3.929">0.395</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y138.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y118.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>2.631</twRouteDel><twTotDel>3.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="397"><twConstPath anchorID="398" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.857</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twDest><twTotPathDel>4.032</twTotPathDel><twClkSkew dest = "1.430" src = "1.419">-0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y118.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.132</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>3.486</twRouteDel><twTotDel>4.032</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (SLICE_X10Y100.BX), 3 paths
</twPathRptBanner><twPathRpt anchorID="399"><twConstPath anchorID="400" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.704</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twDest><twTotPathDel>3.683</twTotPathDel><twClkSkew dest = "3.552" src = "3.923">0.371</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y136.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y111.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.088</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;57&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>3.129</twRouteDel><twTotDel>3.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="401"><twConstPath anchorID="402" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.098</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twDest><twTotPathDel>3.289</twTotPathDel><twClkSkew dest = "3.552" src = "3.923">0.371</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y111.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.694</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;57&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>2.735</twRouteDel><twTotDel>3.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="403"><twConstPath anchorID="404" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.450</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twDest><twTotPathDel>3.457</twTotPathDel><twClkSkew dest = "1.448" src = "1.419">-0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y111.D5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;57&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.924</twRouteDel><twTotDel>3.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (SLICE_X9Y100.BX), 3 paths
</twPathRptBanner><twPathRpt anchorID="405"><twConstPath anchorID="406" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.780</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twTotPathDel>3.589</twTotPathDel><twClkSkew dest = "3.534" src = "3.923">0.389</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y136.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y109.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.141</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>3.035</twRouteDel><twTotDel>3.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="407"><twConstPath anchorID="408" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.887</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twTotPathDel>3.482</twTotPathDel><twClkSkew dest = "3.534" src = "3.923">0.389</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y136.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>2.928</twRouteDel><twTotDel>3.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="409"><twConstPath anchorID="410" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.644</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twTotPathDel>3.245</twTotPathDel><twClkSkew dest = "1.430" src = "1.419">-0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y109.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.818</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.712</twRouteDel><twTotDel>3.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (SLICE_X10Y100.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="411"><twConstPath anchorID="412" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.795</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twTotPathDel>3.558</twTotPathDel><twClkSkew dest = "3.552" src = "3.957">0.405</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.807</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>3.010</twRouteDel><twTotDel>3.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="413"><twConstPath anchorID="414" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.106</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twTotPathDel>3.247</twTotPathDel><twClkSkew dest = "3.552" src = "3.957">0.405</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y115.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.496</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.699</twRouteDel><twTotDel>3.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="415"><twConstPath anchorID="416" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.065</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twTotPathDel>3.842</twTotPathDel><twClkSkew dest = "1.448" src = "1.419">-0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.091</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>3.294</twRouteDel><twTotDel>3.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (SLICE_X10Y100.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="417"><twConstPath anchorID="418" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.801</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twTotPathDel>3.564</twTotPathDel><twClkSkew dest = "3.552" src = "3.945">0.393</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y113.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;53&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.028</twRouteDel><twTotDel>3.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.154</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twTotPathDel>3.211</twTotPathDel><twClkSkew dest = "3.552" src = "3.945">0.393</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y113.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;53&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.675</twRouteDel><twTotDel>3.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.061</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twTotPathDel>3.846</twTotPathDel><twClkSkew dest = "1.448" src = "1.419">-0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y113.D5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.833</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;53&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.310</twRouteDel><twTotDel>3.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61 (SLICE_X11Y105.BX), 3 paths
</twPathRptBanner><twPathRpt anchorID="423"><twConstPath anchorID="424" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.903</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61</twDest><twTotPathDel>3.417</twTotPathDel><twClkSkew dest = "3.516" src = "3.954">0.438</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y136.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;61&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.884</twRouteDel><twTotDel>3.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.257</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61</twDest><twTotPathDel>3.063</twTotPathDel><twClkSkew dest = "3.516" src = "3.954">0.438</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y120.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;61&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.530</twRouteDel><twTotDel>3.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="427"><twConstPath anchorID="428" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.884</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61</twDest><twTotPathDel>3.987</twTotPathDel><twClkSkew dest = "1.412" src = "1.419">0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.141</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;61&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>3.454</twRouteDel><twTotDel>3.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X33Y114.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="429"><twConstPath anchorID="430" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.140</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twDest><twTotPathDel>0.360</twTotPathDel><twClkSkew dest = "3.666" src = "3.408">-0.258</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X32Y114.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y114.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y114.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X51Y82.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="431"><twConstPath anchorID="432" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.193</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twTotPathDel>0.655</twTotPathDel><twClkSkew dest = "3.466" src = "3.246">-0.220</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X61Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X61Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.472</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.472</twRouteDel><twTotDel>0.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift24 (SLICE_X22Y76.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="433"><twConstPath anchorID="434" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift24</twDest><twTotPathDel>0.360</twTotPathDel><twClkSkew dest = "0.181" src = "0.144">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X23Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y76.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift51</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift24</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_7 (SLICE_X24Y79.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="435"><twConstPath anchorID="436" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_7</twDest><twTotPathDel>0.470</twTotPathDel><twClkSkew dest = "1.414" src = "1.304">-0.110</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X25Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y79.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_9</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_7</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.298</twRouteDel><twTotDel>0.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd6 (SLICE_X38Y100.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="437"><twConstPath anchorID="438" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.365</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd15</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd6</twDest><twTotPathDel>0.589</twTotPathDel><twClkSkew dest = "1.431" src = "1.207">-0.224</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd15</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X39Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd15</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd15</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd15</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd7</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd6-In1</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd6</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.371</twRouteDel><twTotDel>0.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_6 (SLICE_X24Y79.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="439"><twConstPath anchorID="440" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.366</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_6</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew dest = "1.414" src = "1.304">-0.110</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X25Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_9</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_6</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.298</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_9 (SLICE_X14Y79.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="441"><twConstPath anchorID="442" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.402</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift91</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_9</twDest><twTotPathDel>0.491</twTotPathDel><twClkSkew dest = "0.715" src = "0.626">-0.089</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift91</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X19Y78.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift91</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift91</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.274</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift91</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_911</twBEL><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_9</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_6 (SLICE_X16Y75.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="443"><twConstPath anchorID="444" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_6</twDest><twTotPathDel>0.955</twTotPathDel><twClkSkew dest = "3.691" src = "3.414">-0.277</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X15Y86.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y75.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.771</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_6</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.771</twRouteDel><twTotDel>0.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_7 (SLICE_X16Y75.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="445"><twConstPath anchorID="446" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_7</twDest><twTotPathDel>0.960</twTotPathDel><twClkSkew dest = "3.691" src = "3.414">-0.277</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X15Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y75.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.776</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_7</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.776</twRouteDel><twTotDel>0.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r1 (SLICE_X25Y72.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="447"><twConstPath anchorID="448" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r1</twDest><twTotPathDel>0.485</twTotPathDel><twClkSkew dest = "0.648" src = "0.604">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X23Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y72.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r1</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="449"><twPinLimitBanner>Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="450" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y275.C" clockNet="clkdiv0_g"/><twPinLimit anchorID="451" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y58.C" clockNet="clkdiv0_g"/><twPinLimit anchorID="452" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y103.C" clockNet="clkdiv0_g"/></twPinLimitRpt></twConst><twConstRollupTable uID="17" anchorID="453"><twConstRollup name="TS_USER_CLK" fullName="TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="39.326" errors="0" errorRollup="1580" items="0" itemsRollup="7457052776855"/><twConstRollup name="TS_cpu_clk" fullName="TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="78.652" actualRollup="N/A" errors="1301" errorRollup="0" items="7457052760744" itemsRollup="0"/><twConstRollup name="TS_clk200" fullName="TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="24" itemsRollup="0"/><twConstRollup name="TS_clk0" fullName="TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="5.239" actualRollup="N/A" errors="5" errorRollup="0" items="4038" itemsRollup="0"/><twConstRollup name="TS_clk90" fullName="TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="11.088" actualRollup="N/A" errors="273" errorRollup="0" items="926" itemsRollup="0"/><twConstRollup name="TS_clkdiv0" fullName="TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.272" actualRollup="N/A" errors="1" errorRollup="0" items="11123" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="454">9</twUnmetConstCnt><twDataSheet anchorID="455" twNameLen="15"><twClk2SUList anchorID="456" twDestWidth="13"><twDest>DDR2_DQS_N&lt;0&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;0&gt;</twSrc><twFallRise>1.702</twFallRise><twFallFall>1.726</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;0&gt;</twSrc><twFallRise>1.702</twFallRise><twFallFall>1.726</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>3.055</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="457" twDestWidth="13"><twDest>DDR2_DQS_N&lt;1&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.532</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="458" twDestWidth="13"><twDest>DDR2_DQS_N&lt;2&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;2&gt;</twSrc><twFallRise>1.686</twFallRise><twFallFall>1.710</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;2&gt;</twSrc><twFallRise>1.686</twFallRise><twFallFall>1.710</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="459" twDestWidth="13"><twDest>DDR2_DQS_N&lt;3&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;3&gt;</twSrc><twFallRise>2.047</twFallRise><twFallFall>2.071</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;3&gt;</twSrc><twFallRise>2.047</twFallRise><twFallFall>2.071</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="460" twDestWidth="13"><twDest>DDR2_DQS_N&lt;4&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;4&gt;</twSrc><twFallRise>2.007</twFallRise><twFallFall>2.031</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;4&gt;</twSrc><twFallRise>2.007</twFallRise><twFallFall>2.031</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.532</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="461" twDestWidth="13"><twDest>DDR2_DQS_N&lt;5&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;5&gt;</twSrc><twFallRise>1.660</twFallRise><twFallFall>1.684</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;5&gt;</twSrc><twFallRise>1.660</twFallRise><twFallFall>1.684</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.864</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="462" twDestWidth="13"><twDest>DDR2_DQS_N&lt;6&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;6&gt;</twSrc><twFallRise>2.036</twFallRise><twFallFall>2.060</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;6&gt;</twSrc><twFallRise>2.036</twFallRise><twFallFall>2.060</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="463" twDestWidth="13"><twDest>DDR2_DQS_N&lt;7&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;7&gt;</twSrc><twFallRise>1.835</twFallRise><twFallFall>1.859</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;7&gt;</twSrc><twFallRise>1.835</twFallRise><twFallFall>1.859</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="464" twDestWidth="13"><twDest>DDR2_DQS_P&lt;0&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;0&gt;</twSrc><twFallRise>1.702</twFallRise><twFallFall>1.726</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;0&gt;</twSrc><twFallRise>1.702</twFallRise><twFallFall>1.726</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>3.055</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="465" twDestWidth="13"><twDest>DDR2_DQS_P&lt;1&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.532</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="466" twDestWidth="13"><twDest>DDR2_DQS_P&lt;2&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;2&gt;</twSrc><twFallRise>1.686</twFallRise><twFallFall>1.710</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;2&gt;</twSrc><twFallRise>1.686</twFallRise><twFallFall>1.710</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="467" twDestWidth="13"><twDest>DDR2_DQS_P&lt;3&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;3&gt;</twSrc><twFallRise>2.047</twFallRise><twFallFall>2.071</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;3&gt;</twSrc><twFallRise>2.047</twFallRise><twFallFall>2.071</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="468" twDestWidth="13"><twDest>DDR2_DQS_P&lt;4&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;4&gt;</twSrc><twFallRise>2.007</twFallRise><twFallFall>2.031</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;4&gt;</twSrc><twFallRise>2.007</twFallRise><twFallFall>2.031</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.532</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="469" twDestWidth="13"><twDest>DDR2_DQS_P&lt;5&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;5&gt;</twSrc><twFallRise>1.660</twFallRise><twFallFall>1.684</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;5&gt;</twSrc><twFallRise>1.660</twFallRise><twFallFall>1.684</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.864</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="470" twDestWidth="13"><twDest>DDR2_DQS_P&lt;6&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;6&gt;</twSrc><twFallRise>2.036</twFallRise><twFallFall>2.060</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;6&gt;</twSrc><twFallRise>2.036</twFallRise><twFallFall>2.060</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="471" twDestWidth="13"><twDest>DDR2_DQS_P&lt;7&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;7&gt;</twSrc><twFallRise>1.835</twFallRise><twFallFall>1.859</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;7&gt;</twSrc><twFallRise>1.835</twFallRise><twFallFall>1.859</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="472" twDestWidth="8"><twDest>USER_CLK</twDest><twClk2SU><twSrc>USER_CLK</twSrc><twRiseRise>40.663</twRiseRise><twFallRise>2.086</twFallRise><twRiseFall>3.296</twRiseFall><twFallFall>3.706</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="473"><twErrCnt>1585</twErrCnt><twScore>13329120</twScore><twSetupScore>13328880</twSetupScore><twHoldScore>240</twHoldScore><twConstCov><twPathCnt>7457052776991</twPathCnt><twNetCnt>16</twNetCnt><twConnCnt>31814</twConnCnt></twConstCov><twStats anchorID="474"><twMinPer>78.652</twMinPer><twFootnote number="1" /><twMaxFreq>12.714</twMaxFreq><twMaxFromToDel>3.055</twMaxFromToDel><twMaxNetDel>0.993</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Dec  1 19:17:34 2012 </twTimestamp></twFoot><twClientInfo anchorID="475"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 725 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
