Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 81434227fadf4f1ca696381391329ac2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SET' [C:/Users/LANGLANG/Desktop/vivado/mode12/mode12.srcs/sources_1/new/mode12.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SET' [C:/Users/LANGLANG/Desktop/vivado/mode12/mode12.srcs/sources_1/new/mode12.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SET' [C:/Users/LANGLANG/Desktop/vivado/mode12/mode12.srcs/sources_1/new/mode12.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SET' [C:/Users/LANGLANG/Desktop/vivado/mode12/mode12.srcs/sources_1/new/mode12.v:40]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
