
GEN Charger Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f604  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aac  0800f790  0800f790  0001f790  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801023c  0801023c  00030238  2**0
                  CONTENTS
  4 .ARM          00000008  0801023c  0801023c  0002023c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010244  08010244  00030238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010244  08010244  00020244  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010248  08010248  00020248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  0801024c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fc0  20000238  08010484  00030238  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200011f8  08010484  000311f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001eaeb  00000000  00000000  00030261  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000038fd  00000000  00000000  0004ed4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013c0  00000000  00000000  00052650  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011f8  00000000  00000000  00053a10  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021acf  00000000  00000000  00054c08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000139b7  00000000  00000000  000766d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c223b  00000000  00000000  0008a08e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014c2c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005cfc  00000000  00000000  0014c344  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000238 	.word	0x20000238
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800f774 	.word	0x0800f774

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000023c 	.word	0x2000023c
 80001c4:	0800f774 	.word	0x0800f774

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_frsub>:
 8000ba0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ba4:	e002      	b.n	8000bac <__addsf3>
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_fsub>:
 8000ba8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bac <__addsf3>:
 8000bac:	0042      	lsls	r2, r0, #1
 8000bae:	bf1f      	itttt	ne
 8000bb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb4:	ea92 0f03 	teqne	r2, r3
 8000bb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc0:	d06a      	beq.n	8000c98 <__addsf3+0xec>
 8000bc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bca:	bfc1      	itttt	gt
 8000bcc:	18d2      	addgt	r2, r2, r3
 8000bce:	4041      	eorgt	r1, r0
 8000bd0:	4048      	eorgt	r0, r1
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	bfb8      	it	lt
 8000bd6:	425b      	neglt	r3, r3
 8000bd8:	2b19      	cmp	r3, #25
 8000bda:	bf88      	it	hi
 8000bdc:	4770      	bxhi	lr
 8000bde:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bf2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bf6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bfa:	bf18      	it	ne
 8000bfc:	4249      	negne	r1, r1
 8000bfe:	ea92 0f03 	teq	r2, r3
 8000c02:	d03f      	beq.n	8000c84 <__addsf3+0xd8>
 8000c04:	f1a2 0201 	sub.w	r2, r2, #1
 8000c08:	fa41 fc03 	asr.w	ip, r1, r3
 8000c0c:	eb10 000c 	adds.w	r0, r0, ip
 8000c10:	f1c3 0320 	rsb	r3, r3, #32
 8000c14:	fa01 f103 	lsl.w	r1, r1, r3
 8000c18:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c1c:	d502      	bpl.n	8000c24 <__addsf3+0x78>
 8000c1e:	4249      	negs	r1, r1
 8000c20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c24:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c28:	d313      	bcc.n	8000c52 <__addsf3+0xa6>
 8000c2a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c2e:	d306      	bcc.n	8000c3e <__addsf3+0x92>
 8000c30:	0840      	lsrs	r0, r0, #1
 8000c32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c36:	f102 0201 	add.w	r2, r2, #1
 8000c3a:	2afe      	cmp	r2, #254	; 0xfe
 8000c3c:	d251      	bcs.n	8000ce2 <__addsf3+0x136>
 8000c3e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c46:	bf08      	it	eq
 8000c48:	f020 0001 	biceq.w	r0, r0, #1
 8000c4c:	ea40 0003 	orr.w	r0, r0, r3
 8000c50:	4770      	bx	lr
 8000c52:	0049      	lsls	r1, r1, #1
 8000c54:	eb40 0000 	adc.w	r0, r0, r0
 8000c58:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c5c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c60:	d1ed      	bne.n	8000c3e <__addsf3+0x92>
 8000c62:	fab0 fc80 	clz	ip, r0
 8000c66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c72:	bfaa      	itet	ge
 8000c74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c78:	4252      	neglt	r2, r2
 8000c7a:	4318      	orrge	r0, r3
 8000c7c:	bfbc      	itt	lt
 8000c7e:	40d0      	lsrlt	r0, r2
 8000c80:	4318      	orrlt	r0, r3
 8000c82:	4770      	bx	lr
 8000c84:	f092 0f00 	teq	r2, #0
 8000c88:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c8c:	bf06      	itte	eq
 8000c8e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c92:	3201      	addeq	r2, #1
 8000c94:	3b01      	subne	r3, #1
 8000c96:	e7b5      	b.n	8000c04 <__addsf3+0x58>
 8000c98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca0:	bf18      	it	ne
 8000ca2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca6:	d021      	beq.n	8000cec <__addsf3+0x140>
 8000ca8:	ea92 0f03 	teq	r2, r3
 8000cac:	d004      	beq.n	8000cb8 <__addsf3+0x10c>
 8000cae:	f092 0f00 	teq	r2, #0
 8000cb2:	bf08      	it	eq
 8000cb4:	4608      	moveq	r0, r1
 8000cb6:	4770      	bx	lr
 8000cb8:	ea90 0f01 	teq	r0, r1
 8000cbc:	bf1c      	itt	ne
 8000cbe:	2000      	movne	r0, #0
 8000cc0:	4770      	bxne	lr
 8000cc2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cc6:	d104      	bne.n	8000cd2 <__addsf3+0x126>
 8000cc8:	0040      	lsls	r0, r0, #1
 8000cca:	bf28      	it	cs
 8000ccc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cd0:	4770      	bx	lr
 8000cd2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cd6:	bf3c      	itt	cc
 8000cd8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cdc:	4770      	bxcc	lr
 8000cde:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ce2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ce6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cea:	4770      	bx	lr
 8000cec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf0:	bf16      	itet	ne
 8000cf2:	4608      	movne	r0, r1
 8000cf4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf8:	4601      	movne	r1, r0
 8000cfa:	0242      	lsls	r2, r0, #9
 8000cfc:	bf06      	itte	eq
 8000cfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d02:	ea90 0f01 	teqeq	r0, r1
 8000d06:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_ui2f>:
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e004      	b.n	8000d1c <__aeabi_i2f+0x8>
 8000d12:	bf00      	nop

08000d14 <__aeabi_i2f>:
 8000d14:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d18:	bf48      	it	mi
 8000d1a:	4240      	negmi	r0, r0
 8000d1c:	ea5f 0c00 	movs.w	ip, r0
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d28:	4601      	mov	r1, r0
 8000d2a:	f04f 0000 	mov.w	r0, #0
 8000d2e:	e01c      	b.n	8000d6a <__aeabi_l2f+0x2a>

08000d30 <__aeabi_ul2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	e00a      	b.n	8000d54 <__aeabi_l2f+0x14>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_l2f>:
 8000d40:	ea50 0201 	orrs.w	r2, r0, r1
 8000d44:	bf08      	it	eq
 8000d46:	4770      	bxeq	lr
 8000d48:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__aeabi_l2f+0x14>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	ea5f 0c01 	movs.w	ip, r1
 8000d58:	bf02      	ittt	eq
 8000d5a:	4684      	moveq	ip, r0
 8000d5c:	4601      	moveq	r1, r0
 8000d5e:	2000      	moveq	r0, #0
 8000d60:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d64:	bf08      	it	eq
 8000d66:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d6a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d6e:	fabc f28c 	clz	r2, ip
 8000d72:	3a08      	subs	r2, #8
 8000d74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d78:	db10      	blt.n	8000d9c <__aeabi_l2f+0x5c>
 8000d7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d7e:	4463      	add	r3, ip
 8000d80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d84:	f1c2 0220 	rsb	r2, r2, #32
 8000d88:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d90:	eb43 0002 	adc.w	r0, r3, r2
 8000d94:	bf08      	it	eq
 8000d96:	f020 0001 	biceq.w	r0, r0, #1
 8000d9a:	4770      	bx	lr
 8000d9c:	f102 0220 	add.w	r2, r2, #32
 8000da0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da4:	f1c2 0220 	rsb	r2, r2, #32
 8000da8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dac:	fa21 f202 	lsr.w	r2, r1, r2
 8000db0:	eb43 0002 	adc.w	r0, r3, r2
 8000db4:	bf08      	it	eq
 8000db6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dba:	4770      	bx	lr

08000dbc <__aeabi_fmul>:
 8000dbc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dc4:	bf1e      	ittt	ne
 8000dc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dca:	ea92 0f0c 	teqne	r2, ip
 8000dce:	ea93 0f0c 	teqne	r3, ip
 8000dd2:	d06f      	beq.n	8000eb4 <__aeabi_fmul+0xf8>
 8000dd4:	441a      	add	r2, r3
 8000dd6:	ea80 0c01 	eor.w	ip, r0, r1
 8000dda:	0240      	lsls	r0, r0, #9
 8000ddc:	bf18      	it	ne
 8000dde:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000de2:	d01e      	beq.n	8000e22 <__aeabi_fmul+0x66>
 8000de4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000de8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000df0:	fba0 3101 	umull	r3, r1, r0, r1
 8000df4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000df8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dfc:	bf3e      	ittt	cc
 8000dfe:	0049      	lslcc	r1, r1, #1
 8000e00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e04:	005b      	lslcc	r3, r3, #1
 8000e06:	ea40 0001 	orr.w	r0, r0, r1
 8000e0a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e0e:	2afd      	cmp	r2, #253	; 0xfd
 8000e10:	d81d      	bhi.n	8000e4e <__aeabi_fmul+0x92>
 8000e12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e1a:	bf08      	it	eq
 8000e1c:	f020 0001 	biceq.w	r0, r0, #1
 8000e20:	4770      	bx	lr
 8000e22:	f090 0f00 	teq	r0, #0
 8000e26:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e2a:	bf08      	it	eq
 8000e2c:	0249      	lsleq	r1, r1, #9
 8000e2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e36:	3a7f      	subs	r2, #127	; 0x7f
 8000e38:	bfc2      	ittt	gt
 8000e3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e42:	4770      	bxgt	lr
 8000e44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	3a01      	subs	r2, #1
 8000e4e:	dc5d      	bgt.n	8000f0c <__aeabi_fmul+0x150>
 8000e50:	f112 0f19 	cmn.w	r2, #25
 8000e54:	bfdc      	itt	le
 8000e56:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e5a:	4770      	bxle	lr
 8000e5c:	f1c2 0200 	rsb	r2, r2, #0
 8000e60:	0041      	lsls	r1, r0, #1
 8000e62:	fa21 f102 	lsr.w	r1, r1, r2
 8000e66:	f1c2 0220 	rsb	r2, r2, #32
 8000e6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e72:	f140 0000 	adc.w	r0, r0, #0
 8000e76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e7a:	bf08      	it	eq
 8000e7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e80:	4770      	bx	lr
 8000e82:	f092 0f00 	teq	r2, #0
 8000e86:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0040      	lsleq	r0, r0, #1
 8000e8e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e92:	3a01      	subeq	r2, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fmul+0xce>
 8000e96:	ea40 000c 	orr.w	r0, r0, ip
 8000e9a:	f093 0f00 	teq	r3, #0
 8000e9e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ea2:	bf02      	ittt	eq
 8000ea4:	0049      	lsleq	r1, r1, #1
 8000ea6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eaa:	3b01      	subeq	r3, #1
 8000eac:	d0f9      	beq.n	8000ea2 <__aeabi_fmul+0xe6>
 8000eae:	ea41 010c 	orr.w	r1, r1, ip
 8000eb2:	e78f      	b.n	8000dd4 <__aeabi_fmul+0x18>
 8000eb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	bf18      	it	ne
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d00a      	beq.n	8000eda <__aeabi_fmul+0x11e>
 8000ec4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ec8:	bf18      	it	ne
 8000eca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ece:	d1d8      	bne.n	8000e82 <__aeabi_fmul+0xc6>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f090 0f00 	teq	r0, #0
 8000ede:	bf17      	itett	ne
 8000ee0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ee4:	4608      	moveq	r0, r1
 8000ee6:	f091 0f00 	teqne	r1, #0
 8000eea:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eee:	d014      	beq.n	8000f1a <__aeabi_fmul+0x15e>
 8000ef0:	ea92 0f0c 	teq	r2, ip
 8000ef4:	d101      	bne.n	8000efa <__aeabi_fmul+0x13e>
 8000ef6:	0242      	lsls	r2, r0, #9
 8000ef8:	d10f      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000efa:	ea93 0f0c 	teq	r3, ip
 8000efe:	d103      	bne.n	8000f08 <__aeabi_fmul+0x14c>
 8000f00:	024b      	lsls	r3, r1, #9
 8000f02:	bf18      	it	ne
 8000f04:	4608      	movne	r0, r1
 8000f06:	d108      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000f08:	ea80 0001 	eor.w	r0, r0, r1
 8000f0c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f18:	4770      	bx	lr
 8000f1a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f1e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f22:	4770      	bx	lr

08000f24 <__aeabi_fdiv>:
 8000f24:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f2c:	bf1e      	ittt	ne
 8000f2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f32:	ea92 0f0c 	teqne	r2, ip
 8000f36:	ea93 0f0c 	teqne	r3, ip
 8000f3a:	d069      	beq.n	8001010 <__aeabi_fdiv+0xec>
 8000f3c:	eba2 0203 	sub.w	r2, r2, r3
 8000f40:	ea80 0c01 	eor.w	ip, r0, r1
 8000f44:	0249      	lsls	r1, r1, #9
 8000f46:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f4a:	d037      	beq.n	8000fbc <__aeabi_fdiv+0x98>
 8000f4c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f50:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f54:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f58:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	bf38      	it	cc
 8000f60:	005b      	lslcc	r3, r3, #1
 8000f62:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f66:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	bf24      	itt	cs
 8000f6e:	1a5b      	subcs	r3, r3, r1
 8000f70:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f74:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f78:	bf24      	itt	cs
 8000f7a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f7e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f82:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f86:	bf24      	itt	cs
 8000f88:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f90:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f94:	bf24      	itt	cs
 8000f96:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f9a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	bf18      	it	ne
 8000fa2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fa6:	d1e0      	bne.n	8000f6a <__aeabi_fdiv+0x46>
 8000fa8:	2afd      	cmp	r2, #253	; 0xfd
 8000faa:	f63f af50 	bhi.w	8000e4e <__aeabi_fmul+0x92>
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fb4:	bf08      	it	eq
 8000fb6:	f020 0001 	biceq.w	r0, r0, #1
 8000fba:	4770      	bx	lr
 8000fbc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fc0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fc4:	327f      	adds	r2, #127	; 0x7f
 8000fc6:	bfc2      	ittt	gt
 8000fc8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fcc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fd0:	4770      	bxgt	lr
 8000fd2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fd6:	f04f 0300 	mov.w	r3, #0
 8000fda:	3a01      	subs	r2, #1
 8000fdc:	e737      	b.n	8000e4e <__aeabi_fmul+0x92>
 8000fde:	f092 0f00 	teq	r2, #0
 8000fe2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fe6:	bf02      	ittt	eq
 8000fe8:	0040      	lsleq	r0, r0, #1
 8000fea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fee:	3a01      	subeq	r2, #1
 8000ff0:	d0f9      	beq.n	8000fe6 <__aeabi_fdiv+0xc2>
 8000ff2:	ea40 000c 	orr.w	r0, r0, ip
 8000ff6:	f093 0f00 	teq	r3, #0
 8000ffa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ffe:	bf02      	ittt	eq
 8001000:	0049      	lsleq	r1, r1, #1
 8001002:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001006:	3b01      	subeq	r3, #1
 8001008:	d0f9      	beq.n	8000ffe <__aeabi_fdiv+0xda>
 800100a:	ea41 010c 	orr.w	r1, r1, ip
 800100e:	e795      	b.n	8000f3c <__aeabi_fdiv+0x18>
 8001010:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001014:	ea92 0f0c 	teq	r2, ip
 8001018:	d108      	bne.n	800102c <__aeabi_fdiv+0x108>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	f47f af7d 	bne.w	8000f1a <__aeabi_fmul+0x15e>
 8001020:	ea93 0f0c 	teq	r3, ip
 8001024:	f47f af70 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001028:	4608      	mov	r0, r1
 800102a:	e776      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	d104      	bne.n	800103c <__aeabi_fdiv+0x118>
 8001032:	024b      	lsls	r3, r1, #9
 8001034:	f43f af4c 	beq.w	8000ed0 <__aeabi_fmul+0x114>
 8001038:	4608      	mov	r0, r1
 800103a:	e76e      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800103c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001040:	bf18      	it	ne
 8001042:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001046:	d1ca      	bne.n	8000fde <__aeabi_fdiv+0xba>
 8001048:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800104c:	f47f af5c 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001050:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001054:	f47f af3c 	bne.w	8000ed0 <__aeabi_fmul+0x114>
 8001058:	e75f      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800105a:	bf00      	nop

0800105c <__gesf2>:
 800105c:	f04f 3cff 	mov.w	ip, #4294967295
 8001060:	e006      	b.n	8001070 <__cmpsf2+0x4>
 8001062:	bf00      	nop

08001064 <__lesf2>:
 8001064:	f04f 0c01 	mov.w	ip, #1
 8001068:	e002      	b.n	8001070 <__cmpsf2+0x4>
 800106a:	bf00      	nop

0800106c <__cmpsf2>:
 800106c:	f04f 0c01 	mov.w	ip, #1
 8001070:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001074:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001078:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800107c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001080:	bf18      	it	ne
 8001082:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001086:	d011      	beq.n	80010ac <__cmpsf2+0x40>
 8001088:	b001      	add	sp, #4
 800108a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800108e:	bf18      	it	ne
 8001090:	ea90 0f01 	teqne	r0, r1
 8001094:	bf58      	it	pl
 8001096:	ebb2 0003 	subspl.w	r0, r2, r3
 800109a:	bf88      	it	hi
 800109c:	17c8      	asrhi	r0, r1, #31
 800109e:	bf38      	it	cc
 80010a0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010a4:	bf18      	it	ne
 80010a6:	f040 0001 	orrne.w	r0, r0, #1
 80010aa:	4770      	bx	lr
 80010ac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010b0:	d102      	bne.n	80010b8 <__cmpsf2+0x4c>
 80010b2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010b6:	d105      	bne.n	80010c4 <__cmpsf2+0x58>
 80010b8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010bc:	d1e4      	bne.n	8001088 <__cmpsf2+0x1c>
 80010be:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010c2:	d0e1      	beq.n	8001088 <__cmpsf2+0x1c>
 80010c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop

080010cc <__aeabi_cfrcmple>:
 80010cc:	4684      	mov	ip, r0
 80010ce:	4608      	mov	r0, r1
 80010d0:	4661      	mov	r1, ip
 80010d2:	e7ff      	b.n	80010d4 <__aeabi_cfcmpeq>

080010d4 <__aeabi_cfcmpeq>:
 80010d4:	b50f      	push	{r0, r1, r2, r3, lr}
 80010d6:	f7ff ffc9 	bl	800106c <__cmpsf2>
 80010da:	2800      	cmp	r0, #0
 80010dc:	bf48      	it	mi
 80010de:	f110 0f00 	cmnmi.w	r0, #0
 80010e2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010e4 <__aeabi_fcmpeq>:
 80010e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e8:	f7ff fff4 	bl	80010d4 <__aeabi_cfcmpeq>
 80010ec:	bf0c      	ite	eq
 80010ee:	2001      	moveq	r0, #1
 80010f0:	2000      	movne	r0, #0
 80010f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f6:	bf00      	nop

080010f8 <__aeabi_fcmplt>:
 80010f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010fc:	f7ff ffea 	bl	80010d4 <__aeabi_cfcmpeq>
 8001100:	bf34      	ite	cc
 8001102:	2001      	movcc	r0, #1
 8001104:	2000      	movcs	r0, #0
 8001106:	f85d fb08 	ldr.w	pc, [sp], #8
 800110a:	bf00      	nop

0800110c <__aeabi_fcmple>:
 800110c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001110:	f7ff ffe0 	bl	80010d4 <__aeabi_cfcmpeq>
 8001114:	bf94      	ite	ls
 8001116:	2001      	movls	r0, #1
 8001118:	2000      	movhi	r0, #0
 800111a:	f85d fb08 	ldr.w	pc, [sp], #8
 800111e:	bf00      	nop

08001120 <__aeabi_fcmpge>:
 8001120:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001124:	f7ff ffd2 	bl	80010cc <__aeabi_cfrcmple>
 8001128:	bf94      	ite	ls
 800112a:	2001      	movls	r0, #1
 800112c:	2000      	movhi	r0, #0
 800112e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001132:	bf00      	nop

08001134 <__aeabi_fcmpgt>:
 8001134:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001138:	f7ff ffc8 	bl	80010cc <__aeabi_cfrcmple>
 800113c:	bf34      	ite	cc
 800113e:	2001      	movcc	r0, #1
 8001140:	2000      	movcs	r0, #0
 8001142:	f85d fb08 	ldr.w	pc, [sp], #8
 8001146:	bf00      	nop

08001148 <__aeabi_f2uiz>:
 8001148:	0042      	lsls	r2, r0, #1
 800114a:	d20e      	bcs.n	800116a <__aeabi_f2uiz+0x22>
 800114c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001150:	d30b      	bcc.n	800116a <__aeabi_f2uiz+0x22>
 8001152:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001156:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800115a:	d409      	bmi.n	8001170 <__aeabi_f2uiz+0x28>
 800115c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001160:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001164:	fa23 f002 	lsr.w	r0, r3, r2
 8001168:	4770      	bx	lr
 800116a:	f04f 0000 	mov.w	r0, #0
 800116e:	4770      	bx	lr
 8001170:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001174:	d101      	bne.n	800117a <__aeabi_f2uiz+0x32>
 8001176:	0242      	lsls	r2, r0, #9
 8001178:	d102      	bne.n	8001180 <__aeabi_f2uiz+0x38>
 800117a:	f04f 30ff 	mov.w	r0, #4294967295
 800117e:	4770      	bx	lr
 8001180:	f04f 0000 	mov.w	r0, #0
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop

08001188 <__aeabi_uldivmod>:
 8001188:	b953      	cbnz	r3, 80011a0 <__aeabi_uldivmod+0x18>
 800118a:	b94a      	cbnz	r2, 80011a0 <__aeabi_uldivmod+0x18>
 800118c:	2900      	cmp	r1, #0
 800118e:	bf08      	it	eq
 8001190:	2800      	cmpeq	r0, #0
 8001192:	bf1c      	itt	ne
 8001194:	f04f 31ff 	movne.w	r1, #4294967295
 8001198:	f04f 30ff 	movne.w	r0, #4294967295
 800119c:	f000 b974 	b.w	8001488 <__aeabi_idiv0>
 80011a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80011a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011a8:	f000 f806 	bl	80011b8 <__udivmoddi4>
 80011ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011b4:	b004      	add	sp, #16
 80011b6:	4770      	bx	lr

080011b8 <__udivmoddi4>:
 80011b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011bc:	468c      	mov	ip, r1
 80011be:	4604      	mov	r4, r0
 80011c0:	9e08      	ldr	r6, [sp, #32]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d14b      	bne.n	800125e <__udivmoddi4+0xa6>
 80011c6:	428a      	cmp	r2, r1
 80011c8:	4615      	mov	r5, r2
 80011ca:	d967      	bls.n	800129c <__udivmoddi4+0xe4>
 80011cc:	fab2 f282 	clz	r2, r2
 80011d0:	b14a      	cbz	r2, 80011e6 <__udivmoddi4+0x2e>
 80011d2:	f1c2 0720 	rsb	r7, r2, #32
 80011d6:	fa01 f302 	lsl.w	r3, r1, r2
 80011da:	fa20 f707 	lsr.w	r7, r0, r7
 80011de:	4095      	lsls	r5, r2
 80011e0:	ea47 0c03 	orr.w	ip, r7, r3
 80011e4:	4094      	lsls	r4, r2
 80011e6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80011ea:	fbbc f7fe 	udiv	r7, ip, lr
 80011ee:	fa1f f885 	uxth.w	r8, r5
 80011f2:	fb0e c317 	mls	r3, lr, r7, ip
 80011f6:	fb07 f908 	mul.w	r9, r7, r8
 80011fa:	0c21      	lsrs	r1, r4, #16
 80011fc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8001200:	4599      	cmp	r9, r3
 8001202:	d909      	bls.n	8001218 <__udivmoddi4+0x60>
 8001204:	18eb      	adds	r3, r5, r3
 8001206:	f107 31ff 	add.w	r1, r7, #4294967295
 800120a:	f080 811c 	bcs.w	8001446 <__udivmoddi4+0x28e>
 800120e:	4599      	cmp	r9, r3
 8001210:	f240 8119 	bls.w	8001446 <__udivmoddi4+0x28e>
 8001214:	3f02      	subs	r7, #2
 8001216:	442b      	add	r3, r5
 8001218:	eba3 0309 	sub.w	r3, r3, r9
 800121c:	fbb3 f0fe 	udiv	r0, r3, lr
 8001220:	fb0e 3310 	mls	r3, lr, r0, r3
 8001224:	fb00 f108 	mul.w	r1, r0, r8
 8001228:	b2a4      	uxth	r4, r4
 800122a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800122e:	42a1      	cmp	r1, r4
 8001230:	d909      	bls.n	8001246 <__udivmoddi4+0x8e>
 8001232:	192c      	adds	r4, r5, r4
 8001234:	f100 33ff 	add.w	r3, r0, #4294967295
 8001238:	f080 8107 	bcs.w	800144a <__udivmoddi4+0x292>
 800123c:	42a1      	cmp	r1, r4
 800123e:	f240 8104 	bls.w	800144a <__udivmoddi4+0x292>
 8001242:	3802      	subs	r0, #2
 8001244:	442c      	add	r4, r5
 8001246:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800124a:	2700      	movs	r7, #0
 800124c:	1a64      	subs	r4, r4, r1
 800124e:	b11e      	cbz	r6, 8001258 <__udivmoddi4+0xa0>
 8001250:	2300      	movs	r3, #0
 8001252:	40d4      	lsrs	r4, r2
 8001254:	e9c6 4300 	strd	r4, r3, [r6]
 8001258:	4639      	mov	r1, r7
 800125a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800125e:	428b      	cmp	r3, r1
 8001260:	d909      	bls.n	8001276 <__udivmoddi4+0xbe>
 8001262:	2e00      	cmp	r6, #0
 8001264:	f000 80ec 	beq.w	8001440 <__udivmoddi4+0x288>
 8001268:	2700      	movs	r7, #0
 800126a:	e9c6 0100 	strd	r0, r1, [r6]
 800126e:	4638      	mov	r0, r7
 8001270:	4639      	mov	r1, r7
 8001272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001276:	fab3 f783 	clz	r7, r3
 800127a:	2f00      	cmp	r7, #0
 800127c:	d148      	bne.n	8001310 <__udivmoddi4+0x158>
 800127e:	428b      	cmp	r3, r1
 8001280:	d302      	bcc.n	8001288 <__udivmoddi4+0xd0>
 8001282:	4282      	cmp	r2, r0
 8001284:	f200 80fb 	bhi.w	800147e <__udivmoddi4+0x2c6>
 8001288:	1a84      	subs	r4, r0, r2
 800128a:	eb61 0303 	sbc.w	r3, r1, r3
 800128e:	2001      	movs	r0, #1
 8001290:	469c      	mov	ip, r3
 8001292:	2e00      	cmp	r6, #0
 8001294:	d0e0      	beq.n	8001258 <__udivmoddi4+0xa0>
 8001296:	e9c6 4c00 	strd	r4, ip, [r6]
 800129a:	e7dd      	b.n	8001258 <__udivmoddi4+0xa0>
 800129c:	b902      	cbnz	r2, 80012a0 <__udivmoddi4+0xe8>
 800129e:	deff      	udf	#255	; 0xff
 80012a0:	fab2 f282 	clz	r2, r2
 80012a4:	2a00      	cmp	r2, #0
 80012a6:	f040 808f 	bne.w	80013c8 <__udivmoddi4+0x210>
 80012aa:	2701      	movs	r7, #1
 80012ac:	1b49      	subs	r1, r1, r5
 80012ae:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80012b2:	fa1f f985 	uxth.w	r9, r5
 80012b6:	fbb1 fef8 	udiv	lr, r1, r8
 80012ba:	fb08 111e 	mls	r1, r8, lr, r1
 80012be:	fb09 f00e 	mul.w	r0, r9, lr
 80012c2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80012c6:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 80012ca:	4298      	cmp	r0, r3
 80012cc:	d907      	bls.n	80012de <__udivmoddi4+0x126>
 80012ce:	18eb      	adds	r3, r5, r3
 80012d0:	f10e 31ff 	add.w	r1, lr, #4294967295
 80012d4:	d202      	bcs.n	80012dc <__udivmoddi4+0x124>
 80012d6:	4298      	cmp	r0, r3
 80012d8:	f200 80cd 	bhi.w	8001476 <__udivmoddi4+0x2be>
 80012dc:	468e      	mov	lr, r1
 80012de:	1a1b      	subs	r3, r3, r0
 80012e0:	fbb3 f0f8 	udiv	r0, r3, r8
 80012e4:	fb08 3310 	mls	r3, r8, r0, r3
 80012e8:	fb09 f900 	mul.w	r9, r9, r0
 80012ec:	b2a4      	uxth	r4, r4
 80012ee:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80012f2:	45a1      	cmp	r9, r4
 80012f4:	d907      	bls.n	8001306 <__udivmoddi4+0x14e>
 80012f6:	192c      	adds	r4, r5, r4
 80012f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80012fc:	d202      	bcs.n	8001304 <__udivmoddi4+0x14c>
 80012fe:	45a1      	cmp	r9, r4
 8001300:	f200 80b6 	bhi.w	8001470 <__udivmoddi4+0x2b8>
 8001304:	4618      	mov	r0, r3
 8001306:	eba4 0409 	sub.w	r4, r4, r9
 800130a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800130e:	e79e      	b.n	800124e <__udivmoddi4+0x96>
 8001310:	f1c7 0520 	rsb	r5, r7, #32
 8001314:	40bb      	lsls	r3, r7
 8001316:	fa22 fc05 	lsr.w	ip, r2, r5
 800131a:	ea4c 0c03 	orr.w	ip, ip, r3
 800131e:	fa21 f405 	lsr.w	r4, r1, r5
 8001322:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001326:	fbb4 f9fe 	udiv	r9, r4, lr
 800132a:	fa1f f88c 	uxth.w	r8, ip
 800132e:	fb0e 4419 	mls	r4, lr, r9, r4
 8001332:	fa20 f305 	lsr.w	r3, r0, r5
 8001336:	40b9      	lsls	r1, r7
 8001338:	fb09 fa08 	mul.w	sl, r9, r8
 800133c:	4319      	orrs	r1, r3
 800133e:	0c0b      	lsrs	r3, r1, #16
 8001340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001344:	45a2      	cmp	sl, r4
 8001346:	fa02 f207 	lsl.w	r2, r2, r7
 800134a:	fa00 f307 	lsl.w	r3, r0, r7
 800134e:	d90b      	bls.n	8001368 <__udivmoddi4+0x1b0>
 8001350:	eb1c 0404 	adds.w	r4, ip, r4
 8001354:	f109 30ff 	add.w	r0, r9, #4294967295
 8001358:	f080 8088 	bcs.w	800146c <__udivmoddi4+0x2b4>
 800135c:	45a2      	cmp	sl, r4
 800135e:	f240 8085 	bls.w	800146c <__udivmoddi4+0x2b4>
 8001362:	f1a9 0902 	sub.w	r9, r9, #2
 8001366:	4464      	add	r4, ip
 8001368:	eba4 040a 	sub.w	r4, r4, sl
 800136c:	fbb4 f0fe 	udiv	r0, r4, lr
 8001370:	fb0e 4410 	mls	r4, lr, r0, r4
 8001374:	fb00 fa08 	mul.w	sl, r0, r8
 8001378:	b289      	uxth	r1, r1
 800137a:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 800137e:	45a2      	cmp	sl, r4
 8001380:	d908      	bls.n	8001394 <__udivmoddi4+0x1dc>
 8001382:	eb1c 0404 	adds.w	r4, ip, r4
 8001386:	f100 31ff 	add.w	r1, r0, #4294967295
 800138a:	d26b      	bcs.n	8001464 <__udivmoddi4+0x2ac>
 800138c:	45a2      	cmp	sl, r4
 800138e:	d969      	bls.n	8001464 <__udivmoddi4+0x2ac>
 8001390:	3802      	subs	r0, #2
 8001392:	4464      	add	r4, ip
 8001394:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001398:	fba0 8902 	umull	r8, r9, r0, r2
 800139c:	eba4 040a 	sub.w	r4, r4, sl
 80013a0:	454c      	cmp	r4, r9
 80013a2:	4641      	mov	r1, r8
 80013a4:	46ce      	mov	lr, r9
 80013a6:	d354      	bcc.n	8001452 <__udivmoddi4+0x29a>
 80013a8:	d051      	beq.n	800144e <__udivmoddi4+0x296>
 80013aa:	2e00      	cmp	r6, #0
 80013ac:	d069      	beq.n	8001482 <__udivmoddi4+0x2ca>
 80013ae:	1a5a      	subs	r2, r3, r1
 80013b0:	eb64 040e 	sbc.w	r4, r4, lr
 80013b4:	fa04 f505 	lsl.w	r5, r4, r5
 80013b8:	fa22 f307 	lsr.w	r3, r2, r7
 80013bc:	40fc      	lsrs	r4, r7
 80013be:	431d      	orrs	r5, r3
 80013c0:	e9c6 5400 	strd	r5, r4, [r6]
 80013c4:	2700      	movs	r7, #0
 80013c6:	e747      	b.n	8001258 <__udivmoddi4+0xa0>
 80013c8:	4095      	lsls	r5, r2
 80013ca:	f1c2 0320 	rsb	r3, r2, #32
 80013ce:	fa21 f003 	lsr.w	r0, r1, r3
 80013d2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80013d6:	fbb0 f7f8 	udiv	r7, r0, r8
 80013da:	fa1f f985 	uxth.w	r9, r5
 80013de:	fb08 0017 	mls	r0, r8, r7, r0
 80013e2:	fa24 f303 	lsr.w	r3, r4, r3
 80013e6:	4091      	lsls	r1, r2
 80013e8:	fb07 fc09 	mul.w	ip, r7, r9
 80013ec:	430b      	orrs	r3, r1
 80013ee:	0c19      	lsrs	r1, r3, #16
 80013f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80013f4:	458c      	cmp	ip, r1
 80013f6:	fa04 f402 	lsl.w	r4, r4, r2
 80013fa:	d907      	bls.n	800140c <__udivmoddi4+0x254>
 80013fc:	1869      	adds	r1, r5, r1
 80013fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8001402:	d231      	bcs.n	8001468 <__udivmoddi4+0x2b0>
 8001404:	458c      	cmp	ip, r1
 8001406:	d92f      	bls.n	8001468 <__udivmoddi4+0x2b0>
 8001408:	3f02      	subs	r7, #2
 800140a:	4429      	add	r1, r5
 800140c:	eba1 010c 	sub.w	r1, r1, ip
 8001410:	fbb1 f0f8 	udiv	r0, r1, r8
 8001414:	fb08 1c10 	mls	ip, r8, r0, r1
 8001418:	fb00 fe09 	mul.w	lr, r0, r9
 800141c:	b299      	uxth	r1, r3
 800141e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001422:	458e      	cmp	lr, r1
 8001424:	d907      	bls.n	8001436 <__udivmoddi4+0x27e>
 8001426:	1869      	adds	r1, r5, r1
 8001428:	f100 33ff 	add.w	r3, r0, #4294967295
 800142c:	d218      	bcs.n	8001460 <__udivmoddi4+0x2a8>
 800142e:	458e      	cmp	lr, r1
 8001430:	d916      	bls.n	8001460 <__udivmoddi4+0x2a8>
 8001432:	3802      	subs	r0, #2
 8001434:	4429      	add	r1, r5
 8001436:	eba1 010e 	sub.w	r1, r1, lr
 800143a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800143e:	e73a      	b.n	80012b6 <__udivmoddi4+0xfe>
 8001440:	4637      	mov	r7, r6
 8001442:	4630      	mov	r0, r6
 8001444:	e708      	b.n	8001258 <__udivmoddi4+0xa0>
 8001446:	460f      	mov	r7, r1
 8001448:	e6e6      	b.n	8001218 <__udivmoddi4+0x60>
 800144a:	4618      	mov	r0, r3
 800144c:	e6fb      	b.n	8001246 <__udivmoddi4+0x8e>
 800144e:	4543      	cmp	r3, r8
 8001450:	d2ab      	bcs.n	80013aa <__udivmoddi4+0x1f2>
 8001452:	ebb8 0102 	subs.w	r1, r8, r2
 8001456:	eb69 020c 	sbc.w	r2, r9, ip
 800145a:	3801      	subs	r0, #1
 800145c:	4696      	mov	lr, r2
 800145e:	e7a4      	b.n	80013aa <__udivmoddi4+0x1f2>
 8001460:	4618      	mov	r0, r3
 8001462:	e7e8      	b.n	8001436 <__udivmoddi4+0x27e>
 8001464:	4608      	mov	r0, r1
 8001466:	e795      	b.n	8001394 <__udivmoddi4+0x1dc>
 8001468:	4607      	mov	r7, r0
 800146a:	e7cf      	b.n	800140c <__udivmoddi4+0x254>
 800146c:	4681      	mov	r9, r0
 800146e:	e77b      	b.n	8001368 <__udivmoddi4+0x1b0>
 8001470:	3802      	subs	r0, #2
 8001472:	442c      	add	r4, r5
 8001474:	e747      	b.n	8001306 <__udivmoddi4+0x14e>
 8001476:	f1ae 0e02 	sub.w	lr, lr, #2
 800147a:	442b      	add	r3, r5
 800147c:	e72f      	b.n	80012de <__udivmoddi4+0x126>
 800147e:	4638      	mov	r0, r7
 8001480:	e707      	b.n	8001292 <__udivmoddi4+0xda>
 8001482:	4637      	mov	r7, r6
 8001484:	e6e8      	b.n	8001258 <__udivmoddi4+0xa0>
 8001486:	bf00      	nop

08001488 <__aeabi_idiv0>:
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	0000      	movs	r0, r0
	...

08001490 <Constant_Current>:
float 	SetPoint_CC;
float	CC_Value = 0.33*Battery_Capacity;

//test git2
void Constant_Current()
{
 8001490:	b598      	push	{r3, r4, r7, lr}
 8001492:	af00      	add	r7, sp, #0
	if(Batt_SOC.m_uint16t <= 15)
 8001494:	4b92      	ldr	r3, [pc, #584]	; (80016e0 <Constant_Current+0x250>)
 8001496:	881b      	ldrh	r3, [r3, #0]
 8001498:	2b0f      	cmp	r3, #15
 800149a:	d80b      	bhi.n	80014b4 <Constant_Current+0x24>
		SetPoint_CC = 0.5*CC_Value;
 800149c:	4b91      	ldr	r3, [pc, #580]	; (80016e4 <Constant_Current+0x254>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff fc89 	bl	8000dbc <__aeabi_fmul>
 80014aa:	4603      	mov	r3, r0
 80014ac:	461a      	mov	r2, r3
 80014ae:	4b8e      	ldr	r3, [pc, #568]	; (80016e8 <Constant_Current+0x258>)
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	e073      	b.n	800159c <Constant_Current+0x10c>
	else {
		if(flag_Derating==1)
 80014b4:	4b8d      	ldr	r3, [pc, #564]	; (80016ec <Constant_Current+0x25c>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d10b      	bne.n	80014d4 <Constant_Current+0x44>
			SetPoint_CC = 0.5*CC_Value;
 80014bc:	4b89      	ldr	r3, [pc, #548]	; (80016e4 <Constant_Current+0x254>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fc79 	bl	8000dbc <__aeabi_fmul>
 80014ca:	4603      	mov	r3, r0
 80014cc:	461a      	mov	r2, r3
 80014ce:	4b86      	ldr	r3, [pc, #536]	; (80016e8 <Constant_Current+0x258>)
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	e063      	b.n	800159c <Constant_Current+0x10c>
		else {
			if(Batt_temp.m_uint16t <= 10)
 80014d4:	4b86      	ldr	r3, [pc, #536]	; (80016f0 <Constant_Current+0x260>)
 80014d6:	881b      	ldrh	r3, [r3, #0]
 80014d8:	2b0a      	cmp	r3, #10
 80014da:	d80a      	bhi.n	80014f2 <Constant_Current+0x62>
				SetPoint_CC = 0.5*CC_Value;
 80014dc:	4b81      	ldr	r3, [pc, #516]	; (80016e4 <Constant_Current+0x254>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff fc69 	bl	8000dbc <__aeabi_fmul>
 80014ea:	4603      	mov	r3, r0
 80014ec:	461a      	mov	r2, r3
 80014ee:	4b7e      	ldr	r3, [pc, #504]	; (80016e8 <Constant_Current+0x258>)
 80014f0:	601a      	str	r2, [r3, #0]

			if(Batt_temp.m_uint16t >10 && Batt_temp.m_uint16t <= 20) // Temperature 10 ~ 20
 80014f2:	4b7f      	ldr	r3, [pc, #508]	; (80016f0 <Constant_Current+0x260>)
 80014f4:	881b      	ldrh	r3, [r3, #0]
 80014f6:	2b0a      	cmp	r3, #10
 80014f8:	d90e      	bls.n	8001518 <Constant_Current+0x88>
 80014fa:	4b7d      	ldr	r3, [pc, #500]	; (80016f0 <Constant_Current+0x260>)
 80014fc:	881b      	ldrh	r3, [r3, #0]
 80014fe:	2b14      	cmp	r3, #20
 8001500:	d80a      	bhi.n	8001518 <Constant_Current+0x88>
				SetPoint_CC = 0.5*CC_Value;
 8001502:	4b78      	ldr	r3, [pc, #480]	; (80016e4 <Constant_Current+0x254>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff fc56 	bl	8000dbc <__aeabi_fmul>
 8001510:	4603      	mov	r3, r0
 8001512:	461a      	mov	r2, r3
 8001514:	4b74      	ldr	r3, [pc, #464]	; (80016e8 <Constant_Current+0x258>)
 8001516:	601a      	str	r2, [r3, #0]

			if(Batt_temp.m_uint16t > 20 && Batt_temp.m_uint16t <= 30) // Temperature 20 ~ 30
 8001518:	4b75      	ldr	r3, [pc, #468]	; (80016f0 <Constant_Current+0x260>)
 800151a:	881b      	ldrh	r3, [r3, #0]
 800151c:	2b14      	cmp	r3, #20
 800151e:	d916      	bls.n	800154e <Constant_Current+0xbe>
 8001520:	4b73      	ldr	r3, [pc, #460]	; (80016f0 <Constant_Current+0x260>)
 8001522:	881b      	ldrh	r3, [r3, #0]
 8001524:	2b1e      	cmp	r3, #30
 8001526:	d812      	bhi.n	800154e <Constant_Current+0xbe>
				SetPoint_CC = 0.7*CC_Value;
 8001528:	4b6e      	ldr	r3, [pc, #440]	; (80016e4 <Constant_Current+0x254>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	f7fe ffb7 	bl	80004a0 <__aeabi_f2d>
 8001532:	a367      	add	r3, pc, #412	; (adr r3, 80016d0 <Constant_Current+0x240>)
 8001534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001538:	f7ff f80a 	bl	8000550 <__aeabi_dmul>
 800153c:	4603      	mov	r3, r0
 800153e:	460c      	mov	r4, r1
 8001540:	4618      	mov	r0, r3
 8001542:	4621      	mov	r1, r4
 8001544:	f7ff fadc 	bl	8000b00 <__aeabi_d2f>
 8001548:	4602      	mov	r2, r0
 800154a:	4b67      	ldr	r3, [pc, #412]	; (80016e8 <Constant_Current+0x258>)
 800154c:	601a      	str	r2, [r3, #0]

			if(Batt_temp.m_uint16t > 30 && Batt_temp.m_uint16t <= 40)
 800154e:	4b68      	ldr	r3, [pc, #416]	; (80016f0 <Constant_Current+0x260>)
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	2b1e      	cmp	r3, #30
 8001554:	d907      	bls.n	8001566 <Constant_Current+0xd6>
 8001556:	4b66      	ldr	r3, [pc, #408]	; (80016f0 <Constant_Current+0x260>)
 8001558:	881b      	ldrh	r3, [r3, #0]
 800155a:	2b28      	cmp	r3, #40	; 0x28
 800155c:	d803      	bhi.n	8001566 <Constant_Current+0xd6>
				SetPoint_CC = CC_Value;
 800155e:	4b61      	ldr	r3, [pc, #388]	; (80016e4 <Constant_Current+0x254>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a61      	ldr	r2, [pc, #388]	; (80016e8 <Constant_Current+0x258>)
 8001564:	6013      	str	r3, [r2, #0]

			if(Batt_temp.m_uint16t > 40 && Batt_temp.m_uint16t <= 50)
 8001566:	4b62      	ldr	r3, [pc, #392]	; (80016f0 <Constant_Current+0x260>)
 8001568:	881b      	ldrh	r3, [r3, #0]
 800156a:	2b28      	cmp	r3, #40	; 0x28
 800156c:	d916      	bls.n	800159c <Constant_Current+0x10c>
 800156e:	4b60      	ldr	r3, [pc, #384]	; (80016f0 <Constant_Current+0x260>)
 8001570:	881b      	ldrh	r3, [r3, #0]
 8001572:	2b32      	cmp	r3, #50	; 0x32
 8001574:	d812      	bhi.n	800159c <Constant_Current+0x10c>
				SetPoint_CC = 0.3*CC_Value;
 8001576:	4b5b      	ldr	r3, [pc, #364]	; (80016e4 <Constant_Current+0x254>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4618      	mov	r0, r3
 800157c:	f7fe ff90 	bl	80004a0 <__aeabi_f2d>
 8001580:	a355      	add	r3, pc, #340	; (adr r3, 80016d8 <Constant_Current+0x248>)
 8001582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001586:	f7fe ffe3 	bl	8000550 <__aeabi_dmul>
 800158a:	4603      	mov	r3, r0
 800158c:	460c      	mov	r4, r1
 800158e:	4618      	mov	r0, r3
 8001590:	4621      	mov	r1, r4
 8001592:	f7ff fab5 	bl	8000b00 <__aeabi_d2f>
 8001596:	4602      	mov	r2, r0
 8001598:	4b53      	ldr	r3, [pc, #332]	; (80016e8 <Constant_Current+0x258>)
 800159a:	601a      	str	r2, [r3, #0]
		}
	}

	sp = SetPoint_CC;
 800159c:	4b52      	ldr	r3, [pc, #328]	; (80016e8 <Constant_Current+0x258>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a54      	ldr	r2, [pc, #336]	; (80016f4 <Constant_Current+0x264>)
 80015a2:	6013      	str	r3, [r2, #0]
	pv = Current_Charger;
 80015a4:	4b54      	ldr	r3, [pc, #336]	; (80016f8 <Constant_Current+0x268>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a54      	ldr	r2, [pc, #336]	; (80016fc <Constant_Current+0x26c>)
 80015aa:	6013      	str	r3, [r2, #0]
	e = sp-pv;
 80015ac:	4b51      	ldr	r3, [pc, #324]	; (80016f4 <Constant_Current+0x264>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	4b52      	ldr	r3, [pc, #328]	; (80016fc <Constant_Current+0x26c>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4619      	mov	r1, r3
 80015b6:	4610      	mov	r0, r2
 80015b8:	f7ff faf6 	bl	8000ba8 <__aeabi_fsub>
 80015bc:	4603      	mov	r3, r0
 80015be:	461a      	mov	r2, r3
 80015c0:	4b4f      	ldr	r3, [pc, #316]	; (8001700 <Constant_Current+0x270>)
 80015c2:	601a      	str	r2, [r3, #0]
	d = e-esblm;
 80015c4:	4b4e      	ldr	r3, [pc, #312]	; (8001700 <Constant_Current+0x270>)
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	4b4e      	ldr	r3, [pc, #312]	; (8001704 <Constant_Current+0x274>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4619      	mov	r1, r3
 80015ce:	4610      	mov	r0, r2
 80015d0:	f7ff faea 	bl	8000ba8 <__aeabi_fsub>
 80015d4:	4603      	mov	r3, r0
 80015d6:	461a      	mov	r2, r3
 80015d8:	4b4b      	ldr	r3, [pc, #300]	; (8001708 <Constant_Current+0x278>)
 80015da:	601a      	str	r2, [r3, #0]
	esblm = e;
 80015dc:	4b48      	ldr	r3, [pc, #288]	; (8001700 <Constant_Current+0x270>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a48      	ldr	r2, [pc, #288]	; (8001704 <Constant_Current+0x274>)
 80015e2:	6013      	str	r3, [r2, #0]

	///////////////////////////fuzzifikasi error//////////////////////////////

	if(e<=-6)
 80015e4:	4b46      	ldr	r3, [pc, #280]	; (8001700 <Constant_Current+0x270>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4948      	ldr	r1, [pc, #288]	; (800170c <Constant_Current+0x27c>)
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff fd8e 	bl	800110c <__aeabi_fcmple>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d01b      	beq.n	800162e <Constant_Current+0x19e>
	{ eNB=1;  eNM=eNS=eZ=ePS=ePM=ePB=0;}
 80015f6:	4b46      	ldr	r3, [pc, #280]	; (8001710 <Constant_Current+0x280>)
 80015f8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	4b45      	ldr	r3, [pc, #276]	; (8001714 <Constant_Current+0x284>)
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	4b43      	ldr	r3, [pc, #268]	; (8001714 <Constant_Current+0x284>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a43      	ldr	r2, [pc, #268]	; (8001718 <Constant_Current+0x288>)
 800160c:	6013      	str	r3, [r2, #0]
 800160e:	4b42      	ldr	r3, [pc, #264]	; (8001718 <Constant_Current+0x288>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a42      	ldr	r2, [pc, #264]	; (800171c <Constant_Current+0x28c>)
 8001614:	6013      	str	r3, [r2, #0]
 8001616:	4b41      	ldr	r3, [pc, #260]	; (800171c <Constant_Current+0x28c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a41      	ldr	r2, [pc, #260]	; (8001720 <Constant_Current+0x290>)
 800161c:	6013      	str	r3, [r2, #0]
 800161e:	4b40      	ldr	r3, [pc, #256]	; (8001720 <Constant_Current+0x290>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a40      	ldr	r2, [pc, #256]	; (8001724 <Constant_Current+0x294>)
 8001624:	6013      	str	r3, [r2, #0]
 8001626:	4b3f      	ldr	r3, [pc, #252]	; (8001724 <Constant_Current+0x294>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a3f      	ldr	r2, [pc, #252]	; (8001728 <Constant_Current+0x298>)
 800162c:	6013      	str	r3, [r2, #0]

	if(e>=-6&&e<=-4)
 800162e:	4b34      	ldr	r3, [pc, #208]	; (8001700 <Constant_Current+0x270>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4936      	ldr	r1, [pc, #216]	; (800170c <Constant_Current+0x27c>)
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff fd73 	bl	8001120 <__aeabi_fcmpge>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d079      	beq.n	8001734 <Constant_Current+0x2a4>
 8001640:	4b2f      	ldr	r3, [pc, #188]	; (8001700 <Constant_Current+0x270>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4939      	ldr	r1, [pc, #228]	; (800172c <Constant_Current+0x29c>)
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff fd60 	bl	800110c <__aeabi_fcmple>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d070      	beq.n	8001734 <Constant_Current+0x2a4>
	{ eNB=(-(e+6)/2)+1;
 8001652:	4b2b      	ldr	r3, [pc, #172]	; (8001700 <Constant_Current+0x270>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4936      	ldr	r1, [pc, #216]	; (8001730 <Constant_Current+0x2a0>)
 8001658:	4618      	mov	r0, r3
 800165a:	f7ff faa7 	bl	8000bac <__addsf3>
 800165e:	4603      	mov	r3, r0
 8001660:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001664:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff fc5b 	bl	8000f24 <__aeabi_fdiv>
 800166e:	4603      	mov	r3, r0
 8001670:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff fa99 	bl	8000bac <__addsf3>
 800167a:	4603      	mov	r3, r0
 800167c:	461a      	mov	r2, r3
 800167e:	4b24      	ldr	r3, [pc, #144]	; (8001710 <Constant_Current+0x280>)
 8001680:	601a      	str	r2, [r3, #0]
	   eNM=(e+6)/2;
 8001682:	4b1f      	ldr	r3, [pc, #124]	; (8001700 <Constant_Current+0x270>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	492a      	ldr	r1, [pc, #168]	; (8001730 <Constant_Current+0x2a0>)
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff fa8f 	bl	8000bac <__addsf3>
 800168e:	4603      	mov	r3, r0
 8001690:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff fc45 	bl	8000f24 <__aeabi_fdiv>
 800169a:	4603      	mov	r3, r0
 800169c:	461a      	mov	r2, r3
 800169e:	4b22      	ldr	r3, [pc, #136]	; (8001728 <Constant_Current+0x298>)
 80016a0:	601a      	str	r2, [r3, #0]
	   eNS=eZ=ePS=ePM=ePB=0;
 80016a2:	4b1c      	ldr	r3, [pc, #112]	; (8001714 <Constant_Current+0x284>)
 80016a4:	f04f 0200 	mov.w	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	4b1a      	ldr	r3, [pc, #104]	; (8001714 <Constant_Current+0x284>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a1a      	ldr	r2, [pc, #104]	; (8001718 <Constant_Current+0x288>)
 80016b0:	6013      	str	r3, [r2, #0]
 80016b2:	4b19      	ldr	r3, [pc, #100]	; (8001718 <Constant_Current+0x288>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a19      	ldr	r2, [pc, #100]	; (800171c <Constant_Current+0x28c>)
 80016b8:	6013      	str	r3, [r2, #0]
 80016ba:	4b18      	ldr	r3, [pc, #96]	; (800171c <Constant_Current+0x28c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a18      	ldr	r2, [pc, #96]	; (8001720 <Constant_Current+0x290>)
 80016c0:	6013      	str	r3, [r2, #0]
 80016c2:	4b17      	ldr	r3, [pc, #92]	; (8001720 <Constant_Current+0x290>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a17      	ldr	r2, [pc, #92]	; (8001724 <Constant_Current+0x294>)
 80016c8:	6013      	str	r3, [r2, #0]
 80016ca:	e1fa      	b.n	8001ac2 <Constant_Current+0x632>
 80016cc:	f3af 8000 	nop.w
 80016d0:	66666666 	.word	0x66666666
 80016d4:	3fe66666 	.word	0x3fe66666
 80016d8:	33333333 	.word	0x33333333
 80016dc:	3fd33333 	.word	0x3fd33333
 80016e0:	20000a44 	.word	0x20000a44
 80016e4:	20000020 	.word	0x20000020
 80016e8:	200009ec 	.word	0x200009ec
 80016ec:	20000c80 	.word	0x20000c80
 80016f0:	20000a8c 	.word	0x20000a8c
 80016f4:	20000b9c 	.word	0x20000b9c
 80016f8:	20000d58 	.word	0x20000d58
 80016fc:	20000c84 	.word	0x20000c84
 8001700:	20000d60 	.word	0x20000d60
 8001704:	20000d64 	.word	0x20000d64
 8001708:	20000aa0 	.word	0x20000aa0
 800170c:	c0c00000 	.word	0xc0c00000
 8001710:	20000d68 	.word	0x20000d68
 8001714:	200009f0 	.word	0x200009f0
 8001718:	20000aa8 	.word	0x20000aa8
 800171c:	20000a2c 	.word	0x20000a2c
 8001720:	20000db4 	.word	0x20000db4
 8001724:	200006b0 	.word	0x200006b0
 8001728:	20000da0 	.word	0x20000da0
 800172c:	c0800000 	.word	0xc0800000
 8001730:	40c00000 	.word	0x40c00000
	}

	else if(e>=-4&&e<=-2)
 8001734:	4b9e      	ldr	r3, [pc, #632]	; (80019b0 <Constant_Current+0x520>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	499e      	ldr	r1, [pc, #632]	; (80019b4 <Constant_Current+0x524>)
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff fcf0 	bl	8001120 <__aeabi_fcmpge>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d048      	beq.n	80017d8 <Constant_Current+0x348>
 8001746:	4b9a      	ldr	r3, [pc, #616]	; (80019b0 <Constant_Current+0x520>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff fcdc 	bl	800110c <__aeabi_fcmple>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d03e      	beq.n	80017d8 <Constant_Current+0x348>
	{ eNM=(-(e+4)/2)+1;
 800175a:	4b95      	ldr	r3, [pc, #596]	; (80019b0 <Constant_Current+0x520>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff fa22 	bl	8000bac <__addsf3>
 8001768:	4603      	mov	r3, r0
 800176a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800176e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff fbd6 	bl	8000f24 <__aeabi_fdiv>
 8001778:	4603      	mov	r3, r0
 800177a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff fa14 	bl	8000bac <__addsf3>
 8001784:	4603      	mov	r3, r0
 8001786:	461a      	mov	r2, r3
 8001788:	4b8b      	ldr	r3, [pc, #556]	; (80019b8 <Constant_Current+0x528>)
 800178a:	601a      	str	r2, [r3, #0]
	   eNS=(e+4)/2;
 800178c:	4b88      	ldr	r3, [pc, #544]	; (80019b0 <Constant_Current+0x520>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff fa09 	bl	8000bac <__addsf3>
 800179a:	4603      	mov	r3, r0
 800179c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff fbbf 	bl	8000f24 <__aeabi_fdiv>
 80017a6:	4603      	mov	r3, r0
 80017a8:	461a      	mov	r2, r3
 80017aa:	4b84      	ldr	r3, [pc, #528]	; (80019bc <Constant_Current+0x52c>)
 80017ac:	601a      	str	r2, [r3, #0]
	   eNB=eZ=ePS=ePM=ePB=0;
 80017ae:	4b84      	ldr	r3, [pc, #528]	; (80019c0 <Constant_Current+0x530>)
 80017b0:	f04f 0200 	mov.w	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	4b82      	ldr	r3, [pc, #520]	; (80019c0 <Constant_Current+0x530>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a82      	ldr	r2, [pc, #520]	; (80019c4 <Constant_Current+0x534>)
 80017bc:	6013      	str	r3, [r2, #0]
 80017be:	4b81      	ldr	r3, [pc, #516]	; (80019c4 <Constant_Current+0x534>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a81      	ldr	r2, [pc, #516]	; (80019c8 <Constant_Current+0x538>)
 80017c4:	6013      	str	r3, [r2, #0]
 80017c6:	4b80      	ldr	r3, [pc, #512]	; (80019c8 <Constant_Current+0x538>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a80      	ldr	r2, [pc, #512]	; (80019cc <Constant_Current+0x53c>)
 80017cc:	6013      	str	r3, [r2, #0]
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <Constant_Current+0x53c>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a7f      	ldr	r2, [pc, #508]	; (80019d0 <Constant_Current+0x540>)
 80017d4:	6013      	str	r3, [r2, #0]
 80017d6:	e174      	b.n	8001ac2 <Constant_Current+0x632>
	}

	else if(e>=-2&&e<=0)
 80017d8:	4b75      	ldr	r3, [pc, #468]	; (80019b0 <Constant_Current+0x520>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fc9d 	bl	8001120 <__aeabi_fcmpge>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d048      	beq.n	800187e <Constant_Current+0x3ee>
 80017ec:	4b70      	ldr	r3, [pc, #448]	; (80019b0 <Constant_Current+0x520>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f04f 0100 	mov.w	r1, #0
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff fc89 	bl	800110c <__aeabi_fcmple>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d03e      	beq.n	800187e <Constant_Current+0x3ee>
	{ eNS=(-(e+2)/2)+1;
 8001800:	4b6b      	ldr	r3, [pc, #428]	; (80019b0 <Constant_Current+0x520>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff f9cf 	bl	8000bac <__addsf3>
 800180e:	4603      	mov	r3, r0
 8001810:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001814:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff fb83 	bl	8000f24 <__aeabi_fdiv>
 800181e:	4603      	mov	r3, r0
 8001820:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff f9c1 	bl	8000bac <__addsf3>
 800182a:	4603      	mov	r3, r0
 800182c:	461a      	mov	r2, r3
 800182e:	4b63      	ldr	r3, [pc, #396]	; (80019bc <Constant_Current+0x52c>)
 8001830:	601a      	str	r2, [r3, #0]
	   eZ=(e/2)+1;
 8001832:	4b5f      	ldr	r3, [pc, #380]	; (80019b0 <Constant_Current+0x520>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff fb72 	bl	8000f24 <__aeabi_fdiv>
 8001840:	4603      	mov	r3, r0
 8001842:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff f9b0 	bl	8000bac <__addsf3>
 800184c:	4603      	mov	r3, r0
 800184e:	461a      	mov	r2, r3
 8001850:	4b5e      	ldr	r3, [pc, #376]	; (80019cc <Constant_Current+0x53c>)
 8001852:	601a      	str	r2, [r3, #0]
	   eNB=eNM=ePS=ePM=ePB=0;
 8001854:	4b5a      	ldr	r3, [pc, #360]	; (80019c0 <Constant_Current+0x530>)
 8001856:	f04f 0200 	mov.w	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	4b58      	ldr	r3, [pc, #352]	; (80019c0 <Constant_Current+0x530>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a58      	ldr	r2, [pc, #352]	; (80019c4 <Constant_Current+0x534>)
 8001862:	6013      	str	r3, [r2, #0]
 8001864:	4b57      	ldr	r3, [pc, #348]	; (80019c4 <Constant_Current+0x534>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a57      	ldr	r2, [pc, #348]	; (80019c8 <Constant_Current+0x538>)
 800186a:	6013      	str	r3, [r2, #0]
 800186c:	4b56      	ldr	r3, [pc, #344]	; (80019c8 <Constant_Current+0x538>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a51      	ldr	r2, [pc, #324]	; (80019b8 <Constant_Current+0x528>)
 8001872:	6013      	str	r3, [r2, #0]
 8001874:	4b50      	ldr	r3, [pc, #320]	; (80019b8 <Constant_Current+0x528>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a55      	ldr	r2, [pc, #340]	; (80019d0 <Constant_Current+0x540>)
 800187a:	6013      	str	r3, [r2, #0]
 800187c:	e121      	b.n	8001ac2 <Constant_Current+0x632>
	}

	else if(e>=0&&e<=2)
 800187e:	4b4c      	ldr	r3, [pc, #304]	; (80019b0 <Constant_Current+0x520>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f04f 0100 	mov.w	r1, #0
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff fc4a 	bl	8001120 <__aeabi_fcmpge>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d03a      	beq.n	8001908 <Constant_Current+0x478>
 8001892:	4b47      	ldr	r3, [pc, #284]	; (80019b0 <Constant_Current+0x520>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff fc36 	bl	800110c <__aeabi_fcmple>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d030      	beq.n	8001908 <Constant_Current+0x478>
	{ eZ=-(e/2)+1;
 80018a6:	4b42      	ldr	r3, [pc, #264]	; (80019b0 <Constant_Current+0x520>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff fb38 	bl	8000f24 <__aeabi_fdiv>
 80018b4:	4603      	mov	r3, r0
 80018b6:	4619      	mov	r1, r3
 80018b8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80018bc:	f7ff f974 	bl	8000ba8 <__aeabi_fsub>
 80018c0:	4603      	mov	r3, r0
 80018c2:	461a      	mov	r2, r3
 80018c4:	4b41      	ldr	r3, [pc, #260]	; (80019cc <Constant_Current+0x53c>)
 80018c6:	601a      	str	r2, [r3, #0]
	   ePS=e/2;
 80018c8:	4b39      	ldr	r3, [pc, #228]	; (80019b0 <Constant_Current+0x520>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fb27 	bl	8000f24 <__aeabi_fdiv>
 80018d6:	4603      	mov	r3, r0
 80018d8:	461a      	mov	r2, r3
 80018da:	4b3b      	ldr	r3, [pc, #236]	; (80019c8 <Constant_Current+0x538>)
 80018dc:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=ePM=ePB=0;
 80018de:	4b38      	ldr	r3, [pc, #224]	; (80019c0 <Constant_Current+0x530>)
 80018e0:	f04f 0200 	mov.w	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]
 80018e6:	4b36      	ldr	r3, [pc, #216]	; (80019c0 <Constant_Current+0x530>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a36      	ldr	r2, [pc, #216]	; (80019c4 <Constant_Current+0x534>)
 80018ec:	6013      	str	r3, [r2, #0]
 80018ee:	4b35      	ldr	r3, [pc, #212]	; (80019c4 <Constant_Current+0x534>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a32      	ldr	r2, [pc, #200]	; (80019bc <Constant_Current+0x52c>)
 80018f4:	6013      	str	r3, [r2, #0]
 80018f6:	4b31      	ldr	r3, [pc, #196]	; (80019bc <Constant_Current+0x52c>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a2f      	ldr	r2, [pc, #188]	; (80019b8 <Constant_Current+0x528>)
 80018fc:	6013      	str	r3, [r2, #0]
 80018fe:	4b2e      	ldr	r3, [pc, #184]	; (80019b8 <Constant_Current+0x528>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a33      	ldr	r2, [pc, #204]	; (80019d0 <Constant_Current+0x540>)
 8001904:	6013      	str	r3, [r2, #0]
 8001906:	e0dc      	b.n	8001ac2 <Constant_Current+0x632>
	}

	else if(e>=2&&e<=4)
 8001908:	4b29      	ldr	r3, [pc, #164]	; (80019b0 <Constant_Current+0x520>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fc05 	bl	8001120 <__aeabi_fcmpge>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d05b      	beq.n	80019d4 <Constant_Current+0x544>
 800191c:	4b24      	ldr	r3, [pc, #144]	; (80019b0 <Constant_Current+0x520>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff fbf1 	bl	800110c <__aeabi_fcmple>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d051      	beq.n	80019d4 <Constant_Current+0x544>
	{ ePS=(-(e-2)/2)+1;
 8001930:	4b1f      	ldr	r3, [pc, #124]	; (80019b0 <Constant_Current+0x520>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff f935 	bl	8000ba8 <__aeabi_fsub>
 800193e:	4603      	mov	r3, r0
 8001940:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001944:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff faeb 	bl	8000f24 <__aeabi_fdiv>
 800194e:	4603      	mov	r3, r0
 8001950:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff f929 	bl	8000bac <__addsf3>
 800195a:	4603      	mov	r3, r0
 800195c:	461a      	mov	r2, r3
 800195e:	4b1a      	ldr	r3, [pc, #104]	; (80019c8 <Constant_Current+0x538>)
 8001960:	601a      	str	r2, [r3, #0]
	   ePM=(e-2)/2;
 8001962:	4b13      	ldr	r3, [pc, #76]	; (80019b0 <Constant_Current+0x520>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff f91c 	bl	8000ba8 <__aeabi_fsub>
 8001970:	4603      	mov	r3, r0
 8001972:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff fad4 	bl	8000f24 <__aeabi_fdiv>
 800197c:	4603      	mov	r3, r0
 800197e:	461a      	mov	r2, r3
 8001980:	4b10      	ldr	r3, [pc, #64]	; (80019c4 <Constant_Current+0x534>)
 8001982:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=eZ=ePB=0;
 8001984:	4b0e      	ldr	r3, [pc, #56]	; (80019c0 <Constant_Current+0x530>)
 8001986:	f04f 0200 	mov.w	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	4b0c      	ldr	r3, [pc, #48]	; (80019c0 <Constant_Current+0x530>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a0e      	ldr	r2, [pc, #56]	; (80019cc <Constant_Current+0x53c>)
 8001992:	6013      	str	r3, [r2, #0]
 8001994:	4b0d      	ldr	r3, [pc, #52]	; (80019cc <Constant_Current+0x53c>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a08      	ldr	r2, [pc, #32]	; (80019bc <Constant_Current+0x52c>)
 800199a:	6013      	str	r3, [r2, #0]
 800199c:	4b07      	ldr	r3, [pc, #28]	; (80019bc <Constant_Current+0x52c>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a05      	ldr	r2, [pc, #20]	; (80019b8 <Constant_Current+0x528>)
 80019a2:	6013      	str	r3, [r2, #0]
 80019a4:	4b04      	ldr	r3, [pc, #16]	; (80019b8 <Constant_Current+0x528>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a09      	ldr	r2, [pc, #36]	; (80019d0 <Constant_Current+0x540>)
 80019aa:	6013      	str	r3, [r2, #0]
 80019ac:	e089      	b.n	8001ac2 <Constant_Current+0x632>
 80019ae:	bf00      	nop
 80019b0:	20000d60 	.word	0x20000d60
 80019b4:	c0800000 	.word	0xc0800000
 80019b8:	20000da0 	.word	0x20000da0
 80019bc:	200006b0 	.word	0x200006b0
 80019c0:	200009f0 	.word	0x200009f0
 80019c4:	20000aa8 	.word	0x20000aa8
 80019c8:	20000a2c 	.word	0x20000a2c
 80019cc:	20000db4 	.word	0x20000db4
 80019d0:	20000d68 	.word	0x20000d68
	}

	else if(e>=4&&e<=6)
 80019d4:	4b75      	ldr	r3, [pc, #468]	; (8001bac <Constant_Current+0x71c>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff fb9f 	bl	8001120 <__aeabi_fcmpge>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d047      	beq.n	8001a78 <Constant_Current+0x5e8>
 80019e8:	4b70      	ldr	r3, [pc, #448]	; (8001bac <Constant_Current+0x71c>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4970      	ldr	r1, [pc, #448]	; (8001bb0 <Constant_Current+0x720>)
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff fb8c 	bl	800110c <__aeabi_fcmple>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d03e      	beq.n	8001a78 <Constant_Current+0x5e8>
	{ ePM=(-(e-4)/2)+1;
 80019fa:	4b6c      	ldr	r3, [pc, #432]	; (8001bac <Constant_Current+0x71c>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff f8d0 	bl	8000ba8 <__aeabi_fsub>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001a0e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff fa86 	bl	8000f24 <__aeabi_fdiv>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7ff f8c4 	bl	8000bac <__addsf3>
 8001a24:	4603      	mov	r3, r0
 8001a26:	461a      	mov	r2, r3
 8001a28:	4b62      	ldr	r3, [pc, #392]	; (8001bb4 <Constant_Current+0x724>)
 8001a2a:	601a      	str	r2, [r3, #0]
	   ePB=(e-4)/2;
 8001a2c:	4b5f      	ldr	r3, [pc, #380]	; (8001bac <Constant_Current+0x71c>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff f8b7 	bl	8000ba8 <__aeabi_fsub>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff fa6f 	bl	8000f24 <__aeabi_fdiv>
 8001a46:	4603      	mov	r3, r0
 8001a48:	461a      	mov	r2, r3
 8001a4a:	4b5b      	ldr	r3, [pc, #364]	; (8001bb8 <Constant_Current+0x728>)
 8001a4c:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=eZ=ePS=0;
 8001a4e:	4b5b      	ldr	r3, [pc, #364]	; (8001bbc <Constant_Current+0x72c>)
 8001a50:	f04f 0200 	mov.w	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	4b59      	ldr	r3, [pc, #356]	; (8001bbc <Constant_Current+0x72c>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a59      	ldr	r2, [pc, #356]	; (8001bc0 <Constant_Current+0x730>)
 8001a5c:	6013      	str	r3, [r2, #0]
 8001a5e:	4b58      	ldr	r3, [pc, #352]	; (8001bc0 <Constant_Current+0x730>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a58      	ldr	r2, [pc, #352]	; (8001bc4 <Constant_Current+0x734>)
 8001a64:	6013      	str	r3, [r2, #0]
 8001a66:	4b57      	ldr	r3, [pc, #348]	; (8001bc4 <Constant_Current+0x734>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a57      	ldr	r2, [pc, #348]	; (8001bc8 <Constant_Current+0x738>)
 8001a6c:	6013      	str	r3, [r2, #0]
 8001a6e:	4b56      	ldr	r3, [pc, #344]	; (8001bc8 <Constant_Current+0x738>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a56      	ldr	r2, [pc, #344]	; (8001bcc <Constant_Current+0x73c>)
 8001a74:	6013      	str	r3, [r2, #0]
 8001a76:	e024      	b.n	8001ac2 <Constant_Current+0x632>
	}

	else if(e>=6)
 8001a78:	4b4c      	ldr	r3, [pc, #304]	; (8001bac <Constant_Current+0x71c>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	494c      	ldr	r1, [pc, #304]	; (8001bb0 <Constant_Current+0x720>)
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff fb4e 	bl	8001120 <__aeabi_fcmpge>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d01b      	beq.n	8001ac2 <Constant_Current+0x632>
	{ ePB=1; eNB=eNM=eNS=eZ=ePS=ePM=0;}
 8001a8a:	4b4b      	ldr	r3, [pc, #300]	; (8001bb8 <Constant_Current+0x728>)
 8001a8c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	4b48      	ldr	r3, [pc, #288]	; (8001bb4 <Constant_Current+0x724>)
 8001a94:	f04f 0200 	mov.w	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	4b46      	ldr	r3, [pc, #280]	; (8001bb4 <Constant_Current+0x724>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a47      	ldr	r2, [pc, #284]	; (8001bbc <Constant_Current+0x72c>)
 8001aa0:	6013      	str	r3, [r2, #0]
 8001aa2:	4b46      	ldr	r3, [pc, #280]	; (8001bbc <Constant_Current+0x72c>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a46      	ldr	r2, [pc, #280]	; (8001bc0 <Constant_Current+0x730>)
 8001aa8:	6013      	str	r3, [r2, #0]
 8001aaa:	4b45      	ldr	r3, [pc, #276]	; (8001bc0 <Constant_Current+0x730>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a45      	ldr	r2, [pc, #276]	; (8001bc4 <Constant_Current+0x734>)
 8001ab0:	6013      	str	r3, [r2, #0]
 8001ab2:	4b44      	ldr	r3, [pc, #272]	; (8001bc4 <Constant_Current+0x734>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a44      	ldr	r2, [pc, #272]	; (8001bc8 <Constant_Current+0x738>)
 8001ab8:	6013      	str	r3, [r2, #0]
 8001aba:	4b43      	ldr	r3, [pc, #268]	; (8001bc8 <Constant_Current+0x738>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a43      	ldr	r2, [pc, #268]	; (8001bcc <Constant_Current+0x73c>)
 8001ac0:	6013      	str	r3, [r2, #0]

	/////////////////////fuzzifikasi delta error //////////////
	if(d<=-6)
 8001ac2:	4b43      	ldr	r3, [pc, #268]	; (8001bd0 <Constant_Current+0x740>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4943      	ldr	r1, [pc, #268]	; (8001bd4 <Constant_Current+0x744>)
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff fb1f 	bl	800110c <__aeabi_fcmple>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d01b      	beq.n	8001b0c <Constant_Current+0x67c>
	{ dNB=1;  dNM=dNS=dZ=dPS=dPM=dPB=0;}
 8001ad4:	4b40      	ldr	r3, [pc, #256]	; (8001bd8 <Constant_Current+0x748>)
 8001ad6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	4b3f      	ldr	r3, [pc, #252]	; (8001bdc <Constant_Current+0x74c>)
 8001ade:	f04f 0200 	mov.w	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	4b3d      	ldr	r3, [pc, #244]	; (8001bdc <Constant_Current+0x74c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a3d      	ldr	r2, [pc, #244]	; (8001be0 <Constant_Current+0x750>)
 8001aea:	6013      	str	r3, [r2, #0]
 8001aec:	4b3c      	ldr	r3, [pc, #240]	; (8001be0 <Constant_Current+0x750>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a3c      	ldr	r2, [pc, #240]	; (8001be4 <Constant_Current+0x754>)
 8001af2:	6013      	str	r3, [r2, #0]
 8001af4:	4b3b      	ldr	r3, [pc, #236]	; (8001be4 <Constant_Current+0x754>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a3b      	ldr	r2, [pc, #236]	; (8001be8 <Constant_Current+0x758>)
 8001afa:	6013      	str	r3, [r2, #0]
 8001afc:	4b3a      	ldr	r3, [pc, #232]	; (8001be8 <Constant_Current+0x758>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a3a      	ldr	r2, [pc, #232]	; (8001bec <Constant_Current+0x75c>)
 8001b02:	6013      	str	r3, [r2, #0]
 8001b04:	4b39      	ldr	r3, [pc, #228]	; (8001bec <Constant_Current+0x75c>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a39      	ldr	r2, [pc, #228]	; (8001bf0 <Constant_Current+0x760>)
 8001b0a:	6013      	str	r3, [r2, #0]

	if(d>=-6&&d<=-4)
 8001b0c:	4b30      	ldr	r3, [pc, #192]	; (8001bd0 <Constant_Current+0x740>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4930      	ldr	r1, [pc, #192]	; (8001bd4 <Constant_Current+0x744>)
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff fb04 	bl	8001120 <__aeabi_fcmpge>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d06c      	beq.n	8001bf8 <Constant_Current+0x768>
 8001b1e:	4b2c      	ldr	r3, [pc, #176]	; (8001bd0 <Constant_Current+0x740>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4934      	ldr	r1, [pc, #208]	; (8001bf4 <Constant_Current+0x764>)
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff faf1 	bl	800110c <__aeabi_fcmple>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d063      	beq.n	8001bf8 <Constant_Current+0x768>
	{ dNB=(-(d+6)/2)+1;
 8001b30:	4b27      	ldr	r3, [pc, #156]	; (8001bd0 <Constant_Current+0x740>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	491e      	ldr	r1, [pc, #120]	; (8001bb0 <Constant_Current+0x720>)
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7ff f838 	bl	8000bac <__addsf3>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001b42:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff f9ec 	bl	8000f24 <__aeabi_fdiv>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7ff f82a 	bl	8000bac <__addsf3>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	4b1e      	ldr	r3, [pc, #120]	; (8001bd8 <Constant_Current+0x748>)
 8001b5e:	601a      	str	r2, [r3, #0]
	   dNM=(d+6)/2;
 8001b60:	4b1b      	ldr	r3, [pc, #108]	; (8001bd0 <Constant_Current+0x740>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4912      	ldr	r1, [pc, #72]	; (8001bb0 <Constant_Current+0x720>)
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff f820 	bl	8000bac <__addsf3>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff f9d6 	bl	8000f24 <__aeabi_fdiv>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	4b1c      	ldr	r3, [pc, #112]	; (8001bf0 <Constant_Current+0x760>)
 8001b7e:	601a      	str	r2, [r3, #0]
	   dNS=dZ=dPS=dPM=dPB=0;
 8001b80:	4b16      	ldr	r3, [pc, #88]	; (8001bdc <Constant_Current+0x74c>)
 8001b82:	f04f 0200 	mov.w	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	4b14      	ldr	r3, [pc, #80]	; (8001bdc <Constant_Current+0x74c>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a14      	ldr	r2, [pc, #80]	; (8001be0 <Constant_Current+0x750>)
 8001b8e:	6013      	str	r3, [r2, #0]
 8001b90:	4b13      	ldr	r3, [pc, #76]	; (8001be0 <Constant_Current+0x750>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a13      	ldr	r2, [pc, #76]	; (8001be4 <Constant_Current+0x754>)
 8001b96:	6013      	str	r3, [r2, #0]
 8001b98:	4b12      	ldr	r3, [pc, #72]	; (8001be4 <Constant_Current+0x754>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a12      	ldr	r2, [pc, #72]	; (8001be8 <Constant_Current+0x758>)
 8001b9e:	6013      	str	r3, [r2, #0]
 8001ba0:	4b11      	ldr	r3, [pc, #68]	; (8001be8 <Constant_Current+0x758>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a11      	ldr	r2, [pc, #68]	; (8001bec <Constant_Current+0x75c>)
 8001ba6:	6013      	str	r3, [r2, #0]
 8001ba8:	e1ff      	b.n	8001faa <Constant_Current+0xb1a>
 8001baa:	bf00      	nop
 8001bac:	20000d60 	.word	0x20000d60
 8001bb0:	40c00000 	.word	0x40c00000
 8001bb4:	20000aa8 	.word	0x20000aa8
 8001bb8:	200009f0 	.word	0x200009f0
 8001bbc:	20000a2c 	.word	0x20000a2c
 8001bc0:	20000db4 	.word	0x20000db4
 8001bc4:	200006b0 	.word	0x200006b0
 8001bc8:	20000da0 	.word	0x20000da0
 8001bcc:	20000d68 	.word	0x20000d68
 8001bd0:	20000aa0 	.word	0x20000aa0
 8001bd4:	c0c00000 	.word	0xc0c00000
 8001bd8:	200006d4 	.word	0x200006d4
 8001bdc:	20000ab0 	.word	0x20000ab0
 8001be0:	200006e8 	.word	0x200006e8
 8001be4:	20000d7c 	.word	0x20000d7c
 8001be8:	20000d94 	.word	0x20000d94
 8001bec:	20000828 	.word	0x20000828
 8001bf0:	20000a28 	.word	0x20000a28
 8001bf4:	c0800000 	.word	0xc0800000
	}

	else if(d>=-4&&d<=-2)
 8001bf8:	4b9e      	ldr	r3, [pc, #632]	; (8001e74 <Constant_Current+0x9e4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	499e      	ldr	r1, [pc, #632]	; (8001e78 <Constant_Current+0x9e8>)
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff fa8e 	bl	8001120 <__aeabi_fcmpge>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d048      	beq.n	8001c9c <Constant_Current+0x80c>
 8001c0a:	4b9a      	ldr	r3, [pc, #616]	; (8001e74 <Constant_Current+0x9e4>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7ff fa7a 	bl	800110c <__aeabi_fcmple>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d03e      	beq.n	8001c9c <Constant_Current+0x80c>
	{ dNM=(-(d+4)/2)+1;
 8001c1e:	4b95      	ldr	r3, [pc, #596]	; (8001e74 <Constant_Current+0x9e4>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7fe ffc0 	bl	8000bac <__addsf3>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001c32:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff f974 	bl	8000f24 <__aeabi_fdiv>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7fe ffb2 	bl	8000bac <__addsf3>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	4b8b      	ldr	r3, [pc, #556]	; (8001e7c <Constant_Current+0x9ec>)
 8001c4e:	601a      	str	r2, [r3, #0]
	   dNS=(d+4)/2;
 8001c50:	4b88      	ldr	r3, [pc, #544]	; (8001e74 <Constant_Current+0x9e4>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7fe ffa7 	bl	8000bac <__addsf3>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff f95d 	bl	8000f24 <__aeabi_fdiv>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	4b84      	ldr	r3, [pc, #528]	; (8001e80 <Constant_Current+0x9f0>)
 8001c70:	601a      	str	r2, [r3, #0]
	   dNB=dZ=dPS=dPM=dPB=0;
 8001c72:	4b84      	ldr	r3, [pc, #528]	; (8001e84 <Constant_Current+0x9f4>)
 8001c74:	f04f 0200 	mov.w	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	4b82      	ldr	r3, [pc, #520]	; (8001e84 <Constant_Current+0x9f4>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a82      	ldr	r2, [pc, #520]	; (8001e88 <Constant_Current+0x9f8>)
 8001c80:	6013      	str	r3, [r2, #0]
 8001c82:	4b81      	ldr	r3, [pc, #516]	; (8001e88 <Constant_Current+0x9f8>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a81      	ldr	r2, [pc, #516]	; (8001e8c <Constant_Current+0x9fc>)
 8001c88:	6013      	str	r3, [r2, #0]
 8001c8a:	4b80      	ldr	r3, [pc, #512]	; (8001e8c <Constant_Current+0x9fc>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a80      	ldr	r2, [pc, #512]	; (8001e90 <Constant_Current+0xa00>)
 8001c90:	6013      	str	r3, [r2, #0]
 8001c92:	4b7f      	ldr	r3, [pc, #508]	; (8001e90 <Constant_Current+0xa00>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a7f      	ldr	r2, [pc, #508]	; (8001e94 <Constant_Current+0xa04>)
 8001c98:	6013      	str	r3, [r2, #0]
 8001c9a:	e186      	b.n	8001faa <Constant_Current+0xb1a>
	}

	else if(d>=-2&&d<=0)
 8001c9c:	4b75      	ldr	r3, [pc, #468]	; (8001e74 <Constant_Current+0x9e4>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff fa3b 	bl	8001120 <__aeabi_fcmpge>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d048      	beq.n	8001d42 <Constant_Current+0x8b2>
 8001cb0:	4b70      	ldr	r3, [pc, #448]	; (8001e74 <Constant_Current+0x9e4>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f04f 0100 	mov.w	r1, #0
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff fa27 	bl	800110c <__aeabi_fcmple>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d03e      	beq.n	8001d42 <Constant_Current+0x8b2>
	{ dNS=(-(d+2)/2)+1;
 8001cc4:	4b6b      	ldr	r3, [pc, #428]	; (8001e74 <Constant_Current+0x9e4>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7fe ff6d 	bl	8000bac <__addsf3>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001cd8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff f921 	bl	8000f24 <__aeabi_fdiv>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7fe ff5f 	bl	8000bac <__addsf3>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	4b63      	ldr	r3, [pc, #396]	; (8001e80 <Constant_Current+0x9f0>)
 8001cf4:	601a      	str	r2, [r3, #0]
	   dZ=(d+2)/2;
 8001cf6:	4b5f      	ldr	r3, [pc, #380]	; (8001e74 <Constant_Current+0x9e4>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7fe ff54 	bl	8000bac <__addsf3>
 8001d04:	4603      	mov	r3, r0
 8001d06:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff f90a 	bl	8000f24 <__aeabi_fdiv>
 8001d10:	4603      	mov	r3, r0
 8001d12:	461a      	mov	r2, r3
 8001d14:	4b5e      	ldr	r3, [pc, #376]	; (8001e90 <Constant_Current+0xa00>)
 8001d16:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dPS=dPM=dPB=0;
 8001d18:	4b5a      	ldr	r3, [pc, #360]	; (8001e84 <Constant_Current+0x9f4>)
 8001d1a:	f04f 0200 	mov.w	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	4b58      	ldr	r3, [pc, #352]	; (8001e84 <Constant_Current+0x9f4>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a58      	ldr	r2, [pc, #352]	; (8001e88 <Constant_Current+0x9f8>)
 8001d26:	6013      	str	r3, [r2, #0]
 8001d28:	4b57      	ldr	r3, [pc, #348]	; (8001e88 <Constant_Current+0x9f8>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a57      	ldr	r2, [pc, #348]	; (8001e8c <Constant_Current+0x9fc>)
 8001d2e:	6013      	str	r3, [r2, #0]
 8001d30:	4b56      	ldr	r3, [pc, #344]	; (8001e8c <Constant_Current+0x9fc>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a51      	ldr	r2, [pc, #324]	; (8001e7c <Constant_Current+0x9ec>)
 8001d36:	6013      	str	r3, [r2, #0]
 8001d38:	4b50      	ldr	r3, [pc, #320]	; (8001e7c <Constant_Current+0x9ec>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a55      	ldr	r2, [pc, #340]	; (8001e94 <Constant_Current+0xa04>)
 8001d3e:	6013      	str	r3, [r2, #0]
 8001d40:	e133      	b.n	8001faa <Constant_Current+0xb1a>
	}

	else if(d>=0&&d<=2)
 8001d42:	4b4c      	ldr	r3, [pc, #304]	; (8001e74 <Constant_Current+0x9e4>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f04f 0100 	mov.w	r1, #0
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff f9e8 	bl	8001120 <__aeabi_fcmpge>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d03a      	beq.n	8001dcc <Constant_Current+0x93c>
 8001d56:	4b47      	ldr	r3, [pc, #284]	; (8001e74 <Constant_Current+0x9e4>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff f9d4 	bl	800110c <__aeabi_fcmple>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d030      	beq.n	8001dcc <Constant_Current+0x93c>
	{ dZ=-(d/2)+1;
 8001d6a:	4b42      	ldr	r3, [pc, #264]	; (8001e74 <Constant_Current+0x9e4>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7ff f8d6 	bl	8000f24 <__aeabi_fdiv>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001d80:	f7fe ff12 	bl	8000ba8 <__aeabi_fsub>
 8001d84:	4603      	mov	r3, r0
 8001d86:	461a      	mov	r2, r3
 8001d88:	4b41      	ldr	r3, [pc, #260]	; (8001e90 <Constant_Current+0xa00>)
 8001d8a:	601a      	str	r2, [r3, #0]
	   dPS=d/2;
 8001d8c:	4b39      	ldr	r3, [pc, #228]	; (8001e74 <Constant_Current+0x9e4>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff f8c5 	bl	8000f24 <__aeabi_fdiv>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	4b3b      	ldr	r3, [pc, #236]	; (8001e8c <Constant_Current+0x9fc>)
 8001da0:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dPM=dPB=0;
 8001da2:	4b38      	ldr	r3, [pc, #224]	; (8001e84 <Constant_Current+0x9f4>)
 8001da4:	f04f 0200 	mov.w	r2, #0
 8001da8:	601a      	str	r2, [r3, #0]
 8001daa:	4b36      	ldr	r3, [pc, #216]	; (8001e84 <Constant_Current+0x9f4>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a36      	ldr	r2, [pc, #216]	; (8001e88 <Constant_Current+0x9f8>)
 8001db0:	6013      	str	r3, [r2, #0]
 8001db2:	4b35      	ldr	r3, [pc, #212]	; (8001e88 <Constant_Current+0x9f8>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a32      	ldr	r2, [pc, #200]	; (8001e80 <Constant_Current+0x9f0>)
 8001db8:	6013      	str	r3, [r2, #0]
 8001dba:	4b31      	ldr	r3, [pc, #196]	; (8001e80 <Constant_Current+0x9f0>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a2f      	ldr	r2, [pc, #188]	; (8001e7c <Constant_Current+0x9ec>)
 8001dc0:	6013      	str	r3, [r2, #0]
 8001dc2:	4b2e      	ldr	r3, [pc, #184]	; (8001e7c <Constant_Current+0x9ec>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a33      	ldr	r2, [pc, #204]	; (8001e94 <Constant_Current+0xa04>)
 8001dc8:	6013      	str	r3, [r2, #0]
 8001dca:	e0ee      	b.n	8001faa <Constant_Current+0xb1a>
	}

	else if(d>=2&&d<=4)
 8001dcc:	4b29      	ldr	r3, [pc, #164]	; (8001e74 <Constant_Current+0x9e4>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff f9a3 	bl	8001120 <__aeabi_fcmpge>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d05b      	beq.n	8001e98 <Constant_Current+0xa08>
 8001de0:	4b24      	ldr	r3, [pc, #144]	; (8001e74 <Constant_Current+0x9e4>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff f98f 	bl	800110c <__aeabi_fcmple>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d051      	beq.n	8001e98 <Constant_Current+0xa08>
	{ dPS=(-(d-2)/2)+1;
 8001df4:	4b1f      	ldr	r3, [pc, #124]	; (8001e74 <Constant_Current+0x9e4>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7fe fed3 	bl	8000ba8 <__aeabi_fsub>
 8001e02:	4603      	mov	r3, r0
 8001e04:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001e08:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff f889 	bl	8000f24 <__aeabi_fdiv>
 8001e12:	4603      	mov	r3, r0
 8001e14:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7fe fec7 	bl	8000bac <__addsf3>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	461a      	mov	r2, r3
 8001e22:	4b1a      	ldr	r3, [pc, #104]	; (8001e8c <Constant_Current+0x9fc>)
 8001e24:	601a      	str	r2, [r3, #0]
	   dPM=(d-2)/2;
 8001e26:	4b13      	ldr	r3, [pc, #76]	; (8001e74 <Constant_Current+0x9e4>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe feba 	bl	8000ba8 <__aeabi_fsub>
 8001e34:	4603      	mov	r3, r0
 8001e36:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7ff f872 	bl	8000f24 <__aeabi_fdiv>
 8001e40:	4603      	mov	r3, r0
 8001e42:	461a      	mov	r2, r3
 8001e44:	4b10      	ldr	r3, [pc, #64]	; (8001e88 <Constant_Current+0x9f8>)
 8001e46:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dZ=dPB=0;
 8001e48:	4b0e      	ldr	r3, [pc, #56]	; (8001e84 <Constant_Current+0x9f4>)
 8001e4a:	f04f 0200 	mov.w	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <Constant_Current+0x9f4>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a0e      	ldr	r2, [pc, #56]	; (8001e90 <Constant_Current+0xa00>)
 8001e56:	6013      	str	r3, [r2, #0]
 8001e58:	4b0d      	ldr	r3, [pc, #52]	; (8001e90 <Constant_Current+0xa00>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a08      	ldr	r2, [pc, #32]	; (8001e80 <Constant_Current+0x9f0>)
 8001e5e:	6013      	str	r3, [r2, #0]
 8001e60:	4b07      	ldr	r3, [pc, #28]	; (8001e80 <Constant_Current+0x9f0>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a05      	ldr	r2, [pc, #20]	; (8001e7c <Constant_Current+0x9ec>)
 8001e66:	6013      	str	r3, [r2, #0]
 8001e68:	4b04      	ldr	r3, [pc, #16]	; (8001e7c <Constant_Current+0x9ec>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a09      	ldr	r2, [pc, #36]	; (8001e94 <Constant_Current+0xa04>)
 8001e6e:	6013      	str	r3, [r2, #0]
 8001e70:	e09b      	b.n	8001faa <Constant_Current+0xb1a>
 8001e72:	bf00      	nop
 8001e74:	20000aa0 	.word	0x20000aa0
 8001e78:	c0800000 	.word	0xc0800000
 8001e7c:	20000a28 	.word	0x20000a28
 8001e80:	20000828 	.word	0x20000828
 8001e84:	20000ab0 	.word	0x20000ab0
 8001e88:	200006e8 	.word	0x200006e8
 8001e8c:	20000d7c 	.word	0x20000d7c
 8001e90:	20000d94 	.word	0x20000d94
 8001e94:	200006d4 	.word	0x200006d4
	}

	else if(d>=4&&d<=6)
 8001e98:	4b28      	ldr	r3, [pc, #160]	; (8001f3c <Constant_Current+0xaac>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff f93d 	bl	8001120 <__aeabi_fcmpge>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d059      	beq.n	8001f60 <Constant_Current+0xad0>
 8001eac:	4b23      	ldr	r3, [pc, #140]	; (8001f3c <Constant_Current+0xaac>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4923      	ldr	r1, [pc, #140]	; (8001f40 <Constant_Current+0xab0>)
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff f92a 	bl	800110c <__aeabi_fcmple>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d050      	beq.n	8001f60 <Constant_Current+0xad0>
	{ dPM=(-(d-4)/2)+1;
 8001ebe:	4b1f      	ldr	r3, [pc, #124]	; (8001f3c <Constant_Current+0xaac>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7fe fe6e 	bl	8000ba8 <__aeabi_fsub>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001ed2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7ff f824 	bl	8000f24 <__aeabi_fdiv>
 8001edc:	4603      	mov	r3, r0
 8001ede:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7fe fe62 	bl	8000bac <__addsf3>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	461a      	mov	r2, r3
 8001eec:	4b15      	ldr	r3, [pc, #84]	; (8001f44 <Constant_Current+0xab4>)
 8001eee:	601a      	str	r2, [r3, #0]
	   dPB=(d-4)/2;
 8001ef0:	4b12      	ldr	r3, [pc, #72]	; (8001f3c <Constant_Current+0xaac>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7fe fe55 	bl	8000ba8 <__aeabi_fsub>
 8001efe:	4603      	mov	r3, r0
 8001f00:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff f80d 	bl	8000f24 <__aeabi_fdiv>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <Constant_Current+0xab8>)
 8001f10:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dZ=dPS=0;
 8001f12:	4b0e      	ldr	r3, [pc, #56]	; (8001f4c <Constant_Current+0xabc>)
 8001f14:	f04f 0200 	mov.w	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	4b0c      	ldr	r3, [pc, #48]	; (8001f4c <Constant_Current+0xabc>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a0c      	ldr	r2, [pc, #48]	; (8001f50 <Constant_Current+0xac0>)
 8001f20:	6013      	str	r3, [r2, #0]
 8001f22:	4b0b      	ldr	r3, [pc, #44]	; (8001f50 <Constant_Current+0xac0>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a0b      	ldr	r2, [pc, #44]	; (8001f54 <Constant_Current+0xac4>)
 8001f28:	6013      	str	r3, [r2, #0]
 8001f2a:	4b0a      	ldr	r3, [pc, #40]	; (8001f54 <Constant_Current+0xac4>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a0a      	ldr	r2, [pc, #40]	; (8001f58 <Constant_Current+0xac8>)
 8001f30:	6013      	str	r3, [r2, #0]
 8001f32:	4b09      	ldr	r3, [pc, #36]	; (8001f58 <Constant_Current+0xac8>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a09      	ldr	r2, [pc, #36]	; (8001f5c <Constant_Current+0xacc>)
 8001f38:	6013      	str	r3, [r2, #0]
 8001f3a:	e036      	b.n	8001faa <Constant_Current+0xb1a>
 8001f3c:	20000aa0 	.word	0x20000aa0
 8001f40:	40c00000 	.word	0x40c00000
 8001f44:	200006e8 	.word	0x200006e8
 8001f48:	20000ab0 	.word	0x20000ab0
 8001f4c:	20000d7c 	.word	0x20000d7c
 8001f50:	20000d94 	.word	0x20000d94
 8001f54:	20000828 	.word	0x20000828
 8001f58:	20000a28 	.word	0x20000a28
 8001f5c:	200006d4 	.word	0x200006d4
	}

	else if(d>=6)
 8001f60:	4b8d      	ldr	r3, [pc, #564]	; (8002198 <Constant_Current+0xd08>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	498d      	ldr	r1, [pc, #564]	; (800219c <Constant_Current+0xd0c>)
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7ff f8da 	bl	8001120 <__aeabi_fcmpge>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d01b      	beq.n	8001faa <Constant_Current+0xb1a>
	{ dPB=1; dNB=dNM=dNS=dZ=dPS=dPM=0;}
 8001f72:	4b8b      	ldr	r3, [pc, #556]	; (80021a0 <Constant_Current+0xd10>)
 8001f74:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	4b8a      	ldr	r3, [pc, #552]	; (80021a4 <Constant_Current+0xd14>)
 8001f7c:	f04f 0200 	mov.w	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	4b88      	ldr	r3, [pc, #544]	; (80021a4 <Constant_Current+0xd14>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a88      	ldr	r2, [pc, #544]	; (80021a8 <Constant_Current+0xd18>)
 8001f88:	6013      	str	r3, [r2, #0]
 8001f8a:	4b87      	ldr	r3, [pc, #540]	; (80021a8 <Constant_Current+0xd18>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a87      	ldr	r2, [pc, #540]	; (80021ac <Constant_Current+0xd1c>)
 8001f90:	6013      	str	r3, [r2, #0]
 8001f92:	4b86      	ldr	r3, [pc, #536]	; (80021ac <Constant_Current+0xd1c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a86      	ldr	r2, [pc, #536]	; (80021b0 <Constant_Current+0xd20>)
 8001f98:	6013      	str	r3, [r2, #0]
 8001f9a:	4b85      	ldr	r3, [pc, #532]	; (80021b0 <Constant_Current+0xd20>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a85      	ldr	r2, [pc, #532]	; (80021b4 <Constant_Current+0xd24>)
 8001fa0:	6013      	str	r3, [r2, #0]
 8001fa2:	4b84      	ldr	r3, [pc, #528]	; (80021b4 <Constant_Current+0xd24>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a84      	ldr	r2, [pc, #528]	; (80021b8 <Constant_Current+0xd28>)
 8001fa8:	6013      	str	r3, [r2, #0]

	/////////////////////inferensi///////////////////////

	r1=dPB; if(eNB<dPB) r1=eNB;		//max(dPB,eNB);
 8001faa:	4b7d      	ldr	r3, [pc, #500]	; (80021a0 <Constant_Current+0xd10>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a83      	ldr	r2, [pc, #524]	; (80021bc <Constant_Current+0xd2c>)
 8001fb0:	6013      	str	r3, [r2, #0]
 8001fb2:	4b83      	ldr	r3, [pc, #524]	; (80021c0 <Constant_Current+0xd30>)
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	4b7a      	ldr	r3, [pc, #488]	; (80021a0 <Constant_Current+0xd10>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4619      	mov	r1, r3
 8001fbc:	4610      	mov	r0, r2
 8001fbe:	f7ff f89b 	bl	80010f8 <__aeabi_fcmplt>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d003      	beq.n	8001fd0 <Constant_Current+0xb40>
 8001fc8:	4b7d      	ldr	r3, [pc, #500]	; (80021c0 <Constant_Current+0xd30>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a7b      	ldr	r2, [pc, #492]	; (80021bc <Constant_Current+0xd2c>)
 8001fce:	6013      	str	r3, [r2, #0]
	r2=dPB; if(eNM<dPB) r2=eNM;
 8001fd0:	4b73      	ldr	r3, [pc, #460]	; (80021a0 <Constant_Current+0xd10>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a7b      	ldr	r2, [pc, #492]	; (80021c4 <Constant_Current+0xd34>)
 8001fd6:	6013      	str	r3, [r2, #0]
 8001fd8:	4b7b      	ldr	r3, [pc, #492]	; (80021c8 <Constant_Current+0xd38>)
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	4b70      	ldr	r3, [pc, #448]	; (80021a0 <Constant_Current+0xd10>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4610      	mov	r0, r2
 8001fe4:	f7ff f888 	bl	80010f8 <__aeabi_fcmplt>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d003      	beq.n	8001ff6 <Constant_Current+0xb66>
 8001fee:	4b76      	ldr	r3, [pc, #472]	; (80021c8 <Constant_Current+0xd38>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a74      	ldr	r2, [pc, #464]	; (80021c4 <Constant_Current+0xd34>)
 8001ff4:	6013      	str	r3, [r2, #0]
	r3=dPB; if(eNS<dPB) r3=eNS;
 8001ff6:	4b6a      	ldr	r3, [pc, #424]	; (80021a0 <Constant_Current+0xd10>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a74      	ldr	r2, [pc, #464]	; (80021cc <Constant_Current+0xd3c>)
 8001ffc:	6013      	str	r3, [r2, #0]
 8001ffe:	4b74      	ldr	r3, [pc, #464]	; (80021d0 <Constant_Current+0xd40>)
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	4b67      	ldr	r3, [pc, #412]	; (80021a0 <Constant_Current+0xd10>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4619      	mov	r1, r3
 8002008:	4610      	mov	r0, r2
 800200a:	f7ff f875 	bl	80010f8 <__aeabi_fcmplt>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d003      	beq.n	800201c <Constant_Current+0xb8c>
 8002014:	4b6e      	ldr	r3, [pc, #440]	; (80021d0 <Constant_Current+0xd40>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a6c      	ldr	r2, [pc, #432]	; (80021cc <Constant_Current+0xd3c>)
 800201a:	6013      	str	r3, [r2, #0]
	r4=dPB; if(eZ<dPB) r4=eZ;
 800201c:	4b60      	ldr	r3, [pc, #384]	; (80021a0 <Constant_Current+0xd10>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a6c      	ldr	r2, [pc, #432]	; (80021d4 <Constant_Current+0xd44>)
 8002022:	6013      	str	r3, [r2, #0]
 8002024:	4b6c      	ldr	r3, [pc, #432]	; (80021d8 <Constant_Current+0xd48>)
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	4b5d      	ldr	r3, [pc, #372]	; (80021a0 <Constant_Current+0xd10>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4619      	mov	r1, r3
 800202e:	4610      	mov	r0, r2
 8002030:	f7ff f862 	bl	80010f8 <__aeabi_fcmplt>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d003      	beq.n	8002042 <Constant_Current+0xbb2>
 800203a:	4b67      	ldr	r3, [pc, #412]	; (80021d8 <Constant_Current+0xd48>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a65      	ldr	r2, [pc, #404]	; (80021d4 <Constant_Current+0xd44>)
 8002040:	6013      	str	r3, [r2, #0]
	r5=dPB; if(ePS<dPB) r5=ePS;
 8002042:	4b57      	ldr	r3, [pc, #348]	; (80021a0 <Constant_Current+0xd10>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a65      	ldr	r2, [pc, #404]	; (80021dc <Constant_Current+0xd4c>)
 8002048:	6013      	str	r3, [r2, #0]
 800204a:	4b65      	ldr	r3, [pc, #404]	; (80021e0 <Constant_Current+0xd50>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	4b54      	ldr	r3, [pc, #336]	; (80021a0 <Constant_Current+0xd10>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4619      	mov	r1, r3
 8002054:	4610      	mov	r0, r2
 8002056:	f7ff f84f 	bl	80010f8 <__aeabi_fcmplt>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d003      	beq.n	8002068 <Constant_Current+0xbd8>
 8002060:	4b5f      	ldr	r3, [pc, #380]	; (80021e0 <Constant_Current+0xd50>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a5d      	ldr	r2, [pc, #372]	; (80021dc <Constant_Current+0xd4c>)
 8002066:	6013      	str	r3, [r2, #0]
	r6=dPB; if(ePM<dPB) r6=ePM;
 8002068:	4b4d      	ldr	r3, [pc, #308]	; (80021a0 <Constant_Current+0xd10>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a5d      	ldr	r2, [pc, #372]	; (80021e4 <Constant_Current+0xd54>)
 800206e:	6013      	str	r3, [r2, #0]
 8002070:	4b5d      	ldr	r3, [pc, #372]	; (80021e8 <Constant_Current+0xd58>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	4b4a      	ldr	r3, [pc, #296]	; (80021a0 <Constant_Current+0xd10>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4619      	mov	r1, r3
 800207a:	4610      	mov	r0, r2
 800207c:	f7ff f83c 	bl	80010f8 <__aeabi_fcmplt>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <Constant_Current+0xbfe>
 8002086:	4b58      	ldr	r3, [pc, #352]	; (80021e8 <Constant_Current+0xd58>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a56      	ldr	r2, [pc, #344]	; (80021e4 <Constant_Current+0xd54>)
 800208c:	6013      	str	r3, [r2, #0]
	r7=dPB; if(ePB<dPB) r7=ePB;
 800208e:	4b44      	ldr	r3, [pc, #272]	; (80021a0 <Constant_Current+0xd10>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a56      	ldr	r2, [pc, #344]	; (80021ec <Constant_Current+0xd5c>)
 8002094:	6013      	str	r3, [r2, #0]
 8002096:	4b56      	ldr	r3, [pc, #344]	; (80021f0 <Constant_Current+0xd60>)
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	4b41      	ldr	r3, [pc, #260]	; (80021a0 <Constant_Current+0xd10>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4619      	mov	r1, r3
 80020a0:	4610      	mov	r0, r2
 80020a2:	f7ff f829 	bl	80010f8 <__aeabi_fcmplt>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d003      	beq.n	80020b4 <Constant_Current+0xc24>
 80020ac:	4b50      	ldr	r3, [pc, #320]	; (80021f0 <Constant_Current+0xd60>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a4e      	ldr	r2, [pc, #312]	; (80021ec <Constant_Current+0xd5c>)
 80020b2:	6013      	str	r3, [r2, #0]


	r8=dPM; if(eNB<dPM) r8=eNB;		//r8=max(dPM,eNB);
 80020b4:	4b3b      	ldr	r3, [pc, #236]	; (80021a4 <Constant_Current+0xd14>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a4e      	ldr	r2, [pc, #312]	; (80021f4 <Constant_Current+0xd64>)
 80020ba:	6013      	str	r3, [r2, #0]
 80020bc:	4b40      	ldr	r3, [pc, #256]	; (80021c0 <Constant_Current+0xd30>)
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	4b38      	ldr	r3, [pc, #224]	; (80021a4 <Constant_Current+0xd14>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4619      	mov	r1, r3
 80020c6:	4610      	mov	r0, r2
 80020c8:	f7ff f816 	bl	80010f8 <__aeabi_fcmplt>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <Constant_Current+0xc4a>
 80020d2:	4b3b      	ldr	r3, [pc, #236]	; (80021c0 <Constant_Current+0xd30>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a47      	ldr	r2, [pc, #284]	; (80021f4 <Constant_Current+0xd64>)
 80020d8:	6013      	str	r3, [r2, #0]
	r9=dPM; if(eNM<dPM) r9=eNM;		//r9=max(dPM,eNM);
 80020da:	4b32      	ldr	r3, [pc, #200]	; (80021a4 <Constant_Current+0xd14>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a46      	ldr	r2, [pc, #280]	; (80021f8 <Constant_Current+0xd68>)
 80020e0:	6013      	str	r3, [r2, #0]
 80020e2:	4b39      	ldr	r3, [pc, #228]	; (80021c8 <Constant_Current+0xd38>)
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	4b2f      	ldr	r3, [pc, #188]	; (80021a4 <Constant_Current+0xd14>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4619      	mov	r1, r3
 80020ec:	4610      	mov	r0, r2
 80020ee:	f7ff f803 	bl	80010f8 <__aeabi_fcmplt>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d003      	beq.n	8002100 <Constant_Current+0xc70>
 80020f8:	4b33      	ldr	r3, [pc, #204]	; (80021c8 <Constant_Current+0xd38>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a3e      	ldr	r2, [pc, #248]	; (80021f8 <Constant_Current+0xd68>)
 80020fe:	6013      	str	r3, [r2, #0]
	r10=dPM; if(eNS<dPM) r10=eNS;	//r10=max(dPM,eNS);
 8002100:	4b28      	ldr	r3, [pc, #160]	; (80021a4 <Constant_Current+0xd14>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a3d      	ldr	r2, [pc, #244]	; (80021fc <Constant_Current+0xd6c>)
 8002106:	6013      	str	r3, [r2, #0]
 8002108:	4b31      	ldr	r3, [pc, #196]	; (80021d0 <Constant_Current+0xd40>)
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	4b25      	ldr	r3, [pc, #148]	; (80021a4 <Constant_Current+0xd14>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4619      	mov	r1, r3
 8002112:	4610      	mov	r0, r2
 8002114:	f7fe fff0 	bl	80010f8 <__aeabi_fcmplt>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d003      	beq.n	8002126 <Constant_Current+0xc96>
 800211e:	4b2c      	ldr	r3, [pc, #176]	; (80021d0 <Constant_Current+0xd40>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a36      	ldr	r2, [pc, #216]	; (80021fc <Constant_Current+0xd6c>)
 8002124:	6013      	str	r3, [r2, #0]
	r11=dPM; if(eZ<dPM) r11=eZ;		//r11=max(dPM,eZ);
 8002126:	4b1f      	ldr	r3, [pc, #124]	; (80021a4 <Constant_Current+0xd14>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a35      	ldr	r2, [pc, #212]	; (8002200 <Constant_Current+0xd70>)
 800212c:	6013      	str	r3, [r2, #0]
 800212e:	4b2a      	ldr	r3, [pc, #168]	; (80021d8 <Constant_Current+0xd48>)
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	4b1c      	ldr	r3, [pc, #112]	; (80021a4 <Constant_Current+0xd14>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4619      	mov	r1, r3
 8002138:	4610      	mov	r0, r2
 800213a:	f7fe ffdd 	bl	80010f8 <__aeabi_fcmplt>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d003      	beq.n	800214c <Constant_Current+0xcbc>
 8002144:	4b24      	ldr	r3, [pc, #144]	; (80021d8 <Constant_Current+0xd48>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a2d      	ldr	r2, [pc, #180]	; (8002200 <Constant_Current+0xd70>)
 800214a:	6013      	str	r3, [r2, #0]
	r12=dPM; if(ePS<dPM) r12=ePS;	//r12=max(dPM,ePS);
 800214c:	4b15      	ldr	r3, [pc, #84]	; (80021a4 <Constant_Current+0xd14>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a2c      	ldr	r2, [pc, #176]	; (8002204 <Constant_Current+0xd74>)
 8002152:	6013      	str	r3, [r2, #0]
 8002154:	4b22      	ldr	r3, [pc, #136]	; (80021e0 <Constant_Current+0xd50>)
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	4b12      	ldr	r3, [pc, #72]	; (80021a4 <Constant_Current+0xd14>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4619      	mov	r1, r3
 800215e:	4610      	mov	r0, r2
 8002160:	f7fe ffca 	bl	80010f8 <__aeabi_fcmplt>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d003      	beq.n	8002172 <Constant_Current+0xce2>
 800216a:	4b1d      	ldr	r3, [pc, #116]	; (80021e0 <Constant_Current+0xd50>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a25      	ldr	r2, [pc, #148]	; (8002204 <Constant_Current+0xd74>)
 8002170:	6013      	str	r3, [r2, #0]
	r13=dPM; if(ePM<dPM) r13=ePM;	//r13=max(dPM,ePM);
 8002172:	4b0c      	ldr	r3, [pc, #48]	; (80021a4 <Constant_Current+0xd14>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a24      	ldr	r2, [pc, #144]	; (8002208 <Constant_Current+0xd78>)
 8002178:	6013      	str	r3, [r2, #0]
 800217a:	4b1b      	ldr	r3, [pc, #108]	; (80021e8 <Constant_Current+0xd58>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <Constant_Current+0xd14>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4619      	mov	r1, r3
 8002184:	4610      	mov	r0, r2
 8002186:	f7fe ffb7 	bl	80010f8 <__aeabi_fcmplt>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d03f      	beq.n	8002210 <Constant_Current+0xd80>
 8002190:	4b15      	ldr	r3, [pc, #84]	; (80021e8 <Constant_Current+0xd58>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	e03a      	b.n	800220c <Constant_Current+0xd7c>
 8002196:	bf00      	nop
 8002198:	20000aa0 	.word	0x20000aa0
 800219c:	40c00000 	.word	0x40c00000
 80021a0:	20000ab0 	.word	0x20000ab0
 80021a4:	200006e8 	.word	0x200006e8
 80021a8:	20000d7c 	.word	0x20000d7c
 80021ac:	20000d94 	.word	0x20000d94
 80021b0:	20000828 	.word	0x20000828
 80021b4:	20000a28 	.word	0x20000a28
 80021b8:	200006d4 	.word	0x200006d4
 80021bc:	20000db8 	.word	0x20000db8
 80021c0:	20000d68 	.word	0x20000d68
 80021c4:	20000ba4 	.word	0x20000ba4
 80021c8:	20000da0 	.word	0x20000da0
 80021cc:	200006c8 	.word	0x200006c8
 80021d0:	200006b0 	.word	0x200006b0
 80021d4:	20000804 	.word	0x20000804
 80021d8:	20000db4 	.word	0x20000db4
 80021dc:	20000da8 	.word	0x20000da8
 80021e0:	20000a2c 	.word	0x20000a2c
 80021e4:	200007f0 	.word	0x200007f0
 80021e8:	20000aa8 	.word	0x20000aa8
 80021ec:	20000a90 	.word	0x20000a90
 80021f0:	200009f0 	.word	0x200009f0
 80021f4:	20000a00 	.word	0x20000a00
 80021f8:	200006f8 	.word	0x200006f8
 80021fc:	200009e4 	.word	0x200009e4
 8002200:	20000ba0 	.word	0x20000ba0
 8002204:	20000d88 	.word	0x20000d88
 8002208:	20000dbc 	.word	0x20000dbc
 800220c:	4a8d      	ldr	r2, [pc, #564]	; (8002444 <Constant_Current+0xfb4>)
 800220e:	6013      	str	r3, [r2, #0]
	r14=dPM; if(ePB<dPM) r14=ePB;	//r14=max(dPM,ePB);
 8002210:	4b8d      	ldr	r3, [pc, #564]	; (8002448 <Constant_Current+0xfb8>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a8d      	ldr	r2, [pc, #564]	; (800244c <Constant_Current+0xfbc>)
 8002216:	6013      	str	r3, [r2, #0]
 8002218:	4b8d      	ldr	r3, [pc, #564]	; (8002450 <Constant_Current+0xfc0>)
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	4b8a      	ldr	r3, [pc, #552]	; (8002448 <Constant_Current+0xfb8>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4619      	mov	r1, r3
 8002222:	4610      	mov	r0, r2
 8002224:	f7fe ff68 	bl	80010f8 <__aeabi_fcmplt>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d003      	beq.n	8002236 <Constant_Current+0xda6>
 800222e:	4b88      	ldr	r3, [pc, #544]	; (8002450 <Constant_Current+0xfc0>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a86      	ldr	r2, [pc, #536]	; (800244c <Constant_Current+0xfbc>)
 8002234:	6013      	str	r3, [r2, #0]

	r15=dPS; if(eNB<dPS) r15=eNB;	//r15=max(dPS,eNB);
 8002236:	4b87      	ldr	r3, [pc, #540]	; (8002454 <Constant_Current+0xfc4>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a87      	ldr	r2, [pc, #540]	; (8002458 <Constant_Current+0xfc8>)
 800223c:	6013      	str	r3, [r2, #0]
 800223e:	4b87      	ldr	r3, [pc, #540]	; (800245c <Constant_Current+0xfcc>)
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	4b84      	ldr	r3, [pc, #528]	; (8002454 <Constant_Current+0xfc4>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4619      	mov	r1, r3
 8002248:	4610      	mov	r0, r2
 800224a:	f7fe ff55 	bl	80010f8 <__aeabi_fcmplt>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d003      	beq.n	800225c <Constant_Current+0xdcc>
 8002254:	4b81      	ldr	r3, [pc, #516]	; (800245c <Constant_Current+0xfcc>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a7f      	ldr	r2, [pc, #508]	; (8002458 <Constant_Current+0xfc8>)
 800225a:	6013      	str	r3, [r2, #0]
	r16=dPS; if(eNM<dPS) r16=eNM;	//r16=max(dPS,eNM);
 800225c:	4b7d      	ldr	r3, [pc, #500]	; (8002454 <Constant_Current+0xfc4>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a7f      	ldr	r2, [pc, #508]	; (8002460 <Constant_Current+0xfd0>)
 8002262:	6013      	str	r3, [r2, #0]
 8002264:	4b7f      	ldr	r3, [pc, #508]	; (8002464 <Constant_Current+0xfd4>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	4b7a      	ldr	r3, [pc, #488]	; (8002454 <Constant_Current+0xfc4>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4619      	mov	r1, r3
 800226e:	4610      	mov	r0, r2
 8002270:	f7fe ff42 	bl	80010f8 <__aeabi_fcmplt>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d003      	beq.n	8002282 <Constant_Current+0xdf2>
 800227a:	4b7a      	ldr	r3, [pc, #488]	; (8002464 <Constant_Current+0xfd4>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a78      	ldr	r2, [pc, #480]	; (8002460 <Constant_Current+0xfd0>)
 8002280:	6013      	str	r3, [r2, #0]
	r17=dPS; if(eNS<dPS) r17=eNS;	//r17=max(dPS,eNS);
 8002282:	4b74      	ldr	r3, [pc, #464]	; (8002454 <Constant_Current+0xfc4>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a78      	ldr	r2, [pc, #480]	; (8002468 <Constant_Current+0xfd8>)
 8002288:	6013      	str	r3, [r2, #0]
 800228a:	4b78      	ldr	r3, [pc, #480]	; (800246c <Constant_Current+0xfdc>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	4b71      	ldr	r3, [pc, #452]	; (8002454 <Constant_Current+0xfc4>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4619      	mov	r1, r3
 8002294:	4610      	mov	r0, r2
 8002296:	f7fe ff2f 	bl	80010f8 <__aeabi_fcmplt>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d003      	beq.n	80022a8 <Constant_Current+0xe18>
 80022a0:	4b72      	ldr	r3, [pc, #456]	; (800246c <Constant_Current+0xfdc>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a70      	ldr	r2, [pc, #448]	; (8002468 <Constant_Current+0xfd8>)
 80022a6:	6013      	str	r3, [r2, #0]
	r18=dPS; if(eZ<dPS) r18=eZ;		//r18=max(dPS,eZ);
 80022a8:	4b6a      	ldr	r3, [pc, #424]	; (8002454 <Constant_Current+0xfc4>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a70      	ldr	r2, [pc, #448]	; (8002470 <Constant_Current+0xfe0>)
 80022ae:	6013      	str	r3, [r2, #0]
 80022b0:	4b70      	ldr	r3, [pc, #448]	; (8002474 <Constant_Current+0xfe4>)
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	4b67      	ldr	r3, [pc, #412]	; (8002454 <Constant_Current+0xfc4>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4619      	mov	r1, r3
 80022ba:	4610      	mov	r0, r2
 80022bc:	f7fe ff1c 	bl	80010f8 <__aeabi_fcmplt>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d003      	beq.n	80022ce <Constant_Current+0xe3e>
 80022c6:	4b6b      	ldr	r3, [pc, #428]	; (8002474 <Constant_Current+0xfe4>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a69      	ldr	r2, [pc, #420]	; (8002470 <Constant_Current+0xfe0>)
 80022cc:	6013      	str	r3, [r2, #0]
	r19=dPS; if(ePS<dPS) r19=ePS;	//r19=max(dPS,ePS);
 80022ce:	4b61      	ldr	r3, [pc, #388]	; (8002454 <Constant_Current+0xfc4>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a69      	ldr	r2, [pc, #420]	; (8002478 <Constant_Current+0xfe8>)
 80022d4:	6013      	str	r3, [r2, #0]
 80022d6:	4b69      	ldr	r3, [pc, #420]	; (800247c <Constant_Current+0xfec>)
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	4b5e      	ldr	r3, [pc, #376]	; (8002454 <Constant_Current+0xfc4>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4619      	mov	r1, r3
 80022e0:	4610      	mov	r0, r2
 80022e2:	f7fe ff09 	bl	80010f8 <__aeabi_fcmplt>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d003      	beq.n	80022f4 <Constant_Current+0xe64>
 80022ec:	4b63      	ldr	r3, [pc, #396]	; (800247c <Constant_Current+0xfec>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a61      	ldr	r2, [pc, #388]	; (8002478 <Constant_Current+0xfe8>)
 80022f2:	6013      	str	r3, [r2, #0]
	r20=dPS; if(ePM<dPS) r20=ePM;	//r20=max(dPS,ePM);
 80022f4:	4b57      	ldr	r3, [pc, #348]	; (8002454 <Constant_Current+0xfc4>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a61      	ldr	r2, [pc, #388]	; (8002480 <Constant_Current+0xff0>)
 80022fa:	6013      	str	r3, [r2, #0]
 80022fc:	4b61      	ldr	r3, [pc, #388]	; (8002484 <Constant_Current+0xff4>)
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	4b54      	ldr	r3, [pc, #336]	; (8002454 <Constant_Current+0xfc4>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4619      	mov	r1, r3
 8002306:	4610      	mov	r0, r2
 8002308:	f7fe fef6 	bl	80010f8 <__aeabi_fcmplt>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d003      	beq.n	800231a <Constant_Current+0xe8a>
 8002312:	4b5c      	ldr	r3, [pc, #368]	; (8002484 <Constant_Current+0xff4>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a5a      	ldr	r2, [pc, #360]	; (8002480 <Constant_Current+0xff0>)
 8002318:	6013      	str	r3, [r2, #0]
	r21=dPS; if(ePB<dPS) r21=ePB;	//r21=max(dPS,ePB);
 800231a:	4b4e      	ldr	r3, [pc, #312]	; (8002454 <Constant_Current+0xfc4>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a5a      	ldr	r2, [pc, #360]	; (8002488 <Constant_Current+0xff8>)
 8002320:	6013      	str	r3, [r2, #0]
 8002322:	4b4b      	ldr	r3, [pc, #300]	; (8002450 <Constant_Current+0xfc0>)
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	4b4b      	ldr	r3, [pc, #300]	; (8002454 <Constant_Current+0xfc4>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4619      	mov	r1, r3
 800232c:	4610      	mov	r0, r2
 800232e:	f7fe fee3 	bl	80010f8 <__aeabi_fcmplt>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d003      	beq.n	8002340 <Constant_Current+0xeb0>
 8002338:	4b45      	ldr	r3, [pc, #276]	; (8002450 <Constant_Current+0xfc0>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a52      	ldr	r2, [pc, #328]	; (8002488 <Constant_Current+0xff8>)
 800233e:	6013      	str	r3, [r2, #0]

	r22=dZ; if(eNB<dZ) r22=eNB;		//r22=max(dZ,eNB);
 8002340:	4b52      	ldr	r3, [pc, #328]	; (800248c <Constant_Current+0xffc>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a52      	ldr	r2, [pc, #328]	; (8002490 <Constant_Current+0x1000>)
 8002346:	6013      	str	r3, [r2, #0]
 8002348:	4b44      	ldr	r3, [pc, #272]	; (800245c <Constant_Current+0xfcc>)
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	4b4f      	ldr	r3, [pc, #316]	; (800248c <Constant_Current+0xffc>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4619      	mov	r1, r3
 8002352:	4610      	mov	r0, r2
 8002354:	f7fe fed0 	bl	80010f8 <__aeabi_fcmplt>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d003      	beq.n	8002366 <Constant_Current+0xed6>
 800235e:	4b3f      	ldr	r3, [pc, #252]	; (800245c <Constant_Current+0xfcc>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a4b      	ldr	r2, [pc, #300]	; (8002490 <Constant_Current+0x1000>)
 8002364:	6013      	str	r3, [r2, #0]
	r23=dZ; if(eNM<dZ) r23=eNM;		//r23=max(dZ,eNM);
 8002366:	4b49      	ldr	r3, [pc, #292]	; (800248c <Constant_Current+0xffc>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a4a      	ldr	r2, [pc, #296]	; (8002494 <Constant_Current+0x1004>)
 800236c:	6013      	str	r3, [r2, #0]
 800236e:	4b3d      	ldr	r3, [pc, #244]	; (8002464 <Constant_Current+0xfd4>)
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	4b46      	ldr	r3, [pc, #280]	; (800248c <Constant_Current+0xffc>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4619      	mov	r1, r3
 8002378:	4610      	mov	r0, r2
 800237a:	f7fe febd 	bl	80010f8 <__aeabi_fcmplt>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d003      	beq.n	800238c <Constant_Current+0xefc>
 8002384:	4b37      	ldr	r3, [pc, #220]	; (8002464 <Constant_Current+0xfd4>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a42      	ldr	r2, [pc, #264]	; (8002494 <Constant_Current+0x1004>)
 800238a:	6013      	str	r3, [r2, #0]
	r24=dZ; if(eNS<dZ) r24=eNS;		//r24=max(dZ,eNS);
 800238c:	4b3f      	ldr	r3, [pc, #252]	; (800248c <Constant_Current+0xffc>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a41      	ldr	r2, [pc, #260]	; (8002498 <Constant_Current+0x1008>)
 8002392:	6013      	str	r3, [r2, #0]
 8002394:	4b35      	ldr	r3, [pc, #212]	; (800246c <Constant_Current+0xfdc>)
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	4b3c      	ldr	r3, [pc, #240]	; (800248c <Constant_Current+0xffc>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4619      	mov	r1, r3
 800239e:	4610      	mov	r0, r2
 80023a0:	f7fe feaa 	bl	80010f8 <__aeabi_fcmplt>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <Constant_Current+0xf22>
 80023aa:	4b30      	ldr	r3, [pc, #192]	; (800246c <Constant_Current+0xfdc>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a3a      	ldr	r2, [pc, #232]	; (8002498 <Constant_Current+0x1008>)
 80023b0:	6013      	str	r3, [r2, #0]
	r25=dZ; if(eZ<dZ) r25=eZ;		//r25=max(dZ,eZ);
 80023b2:	4b36      	ldr	r3, [pc, #216]	; (800248c <Constant_Current+0xffc>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a39      	ldr	r2, [pc, #228]	; (800249c <Constant_Current+0x100c>)
 80023b8:	6013      	str	r3, [r2, #0]
 80023ba:	4b2e      	ldr	r3, [pc, #184]	; (8002474 <Constant_Current+0xfe4>)
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	4b33      	ldr	r3, [pc, #204]	; (800248c <Constant_Current+0xffc>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4619      	mov	r1, r3
 80023c4:	4610      	mov	r0, r2
 80023c6:	f7fe fe97 	bl	80010f8 <__aeabi_fcmplt>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d003      	beq.n	80023d8 <Constant_Current+0xf48>
 80023d0:	4b28      	ldr	r3, [pc, #160]	; (8002474 <Constant_Current+0xfe4>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a31      	ldr	r2, [pc, #196]	; (800249c <Constant_Current+0x100c>)
 80023d6:	6013      	str	r3, [r2, #0]
	r26=dZ; if(ePS<dZ) r26=ePS;		//r26=max(dZ,ePS);
 80023d8:	4b2c      	ldr	r3, [pc, #176]	; (800248c <Constant_Current+0xffc>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a30      	ldr	r2, [pc, #192]	; (80024a0 <Constant_Current+0x1010>)
 80023de:	6013      	str	r3, [r2, #0]
 80023e0:	4b26      	ldr	r3, [pc, #152]	; (800247c <Constant_Current+0xfec>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4b29      	ldr	r3, [pc, #164]	; (800248c <Constant_Current+0xffc>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4619      	mov	r1, r3
 80023ea:	4610      	mov	r0, r2
 80023ec:	f7fe fe84 	bl	80010f8 <__aeabi_fcmplt>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d003      	beq.n	80023fe <Constant_Current+0xf6e>
 80023f6:	4b21      	ldr	r3, [pc, #132]	; (800247c <Constant_Current+0xfec>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a29      	ldr	r2, [pc, #164]	; (80024a0 <Constant_Current+0x1010>)
 80023fc:	6013      	str	r3, [r2, #0]
	r27=dZ; if(ePM<dZ) r27=ePM;		//r27=max(dZ,ePM);
 80023fe:	4b23      	ldr	r3, [pc, #140]	; (800248c <Constant_Current+0xffc>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a28      	ldr	r2, [pc, #160]	; (80024a4 <Constant_Current+0x1014>)
 8002404:	6013      	str	r3, [r2, #0]
 8002406:	4b1f      	ldr	r3, [pc, #124]	; (8002484 <Constant_Current+0xff4>)
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	4b20      	ldr	r3, [pc, #128]	; (800248c <Constant_Current+0xffc>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4619      	mov	r1, r3
 8002410:	4610      	mov	r0, r2
 8002412:	f7fe fe71 	bl	80010f8 <__aeabi_fcmplt>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d003      	beq.n	8002424 <Constant_Current+0xf94>
 800241c:	4b19      	ldr	r3, [pc, #100]	; (8002484 <Constant_Current+0xff4>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a20      	ldr	r2, [pc, #128]	; (80024a4 <Constant_Current+0x1014>)
 8002422:	6013      	str	r3, [r2, #0]
	r28=dZ; if(ePB<dZ) r28=ePB;		//r28=max(dZ,ePB);
 8002424:	4b19      	ldr	r3, [pc, #100]	; (800248c <Constant_Current+0xffc>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a1f      	ldr	r2, [pc, #124]	; (80024a8 <Constant_Current+0x1018>)
 800242a:	6013      	str	r3, [r2, #0]
 800242c:	4b08      	ldr	r3, [pc, #32]	; (8002450 <Constant_Current+0xfc0>)
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	4b16      	ldr	r3, [pc, #88]	; (800248c <Constant_Current+0xffc>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4619      	mov	r1, r3
 8002436:	4610      	mov	r0, r2
 8002438:	f7fe fe5e 	bl	80010f8 <__aeabi_fcmplt>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d038      	beq.n	80024b4 <Constant_Current+0x1024>
 8002442:	e033      	b.n	80024ac <Constant_Current+0x101c>
 8002444:	20000dbc 	.word	0x20000dbc
 8002448:	200006e8 	.word	0x200006e8
 800244c:	20000678 	.word	0x20000678
 8002450:	200009f0 	.word	0x200009f0
 8002454:	20000d7c 	.word	0x20000d7c
 8002458:	20000d8c 	.word	0x20000d8c
 800245c:	20000d68 	.word	0x20000d68
 8002460:	20000aa4 	.word	0x20000aa4
 8002464:	20000da0 	.word	0x20000da0
 8002468:	200007e0 	.word	0x200007e0
 800246c:	200006b0 	.word	0x200006b0
 8002470:	20000a30 	.word	0x20000a30
 8002474:	20000db4 	.word	0x20000db4
 8002478:	20000d84 	.word	0x20000d84
 800247c:	20000a2c 	.word	0x20000a2c
 8002480:	200009f8 	.word	0x200009f8
 8002484:	20000aa8 	.word	0x20000aa8
 8002488:	200007f8 	.word	0x200007f8
 800248c:	20000d94 	.word	0x20000d94
 8002490:	20000c8c 	.word	0x20000c8c
 8002494:	20000d9c 	.word	0x20000d9c
 8002498:	20000db0 	.word	0x20000db0
 800249c:	200006ac 	.word	0x200006ac
 80024a0:	200007d0 	.word	0x200007d0
 80024a4:	20000a14 	.word	0x20000a14
 80024a8:	20000684 	.word	0x20000684
 80024ac:	4b8d      	ldr	r3, [pc, #564]	; (80026e4 <Constant_Current+0x1254>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a8d      	ldr	r2, [pc, #564]	; (80026e8 <Constant_Current+0x1258>)
 80024b2:	6013      	str	r3, [r2, #0]

	r29=dNS; if(eNB<dNS) r29=eNB;	//r29=max(dNS,eNB);
 80024b4:	4b8d      	ldr	r3, [pc, #564]	; (80026ec <Constant_Current+0x125c>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a8d      	ldr	r2, [pc, #564]	; (80026f0 <Constant_Current+0x1260>)
 80024ba:	6013      	str	r3, [r2, #0]
 80024bc:	4b8d      	ldr	r3, [pc, #564]	; (80026f4 <Constant_Current+0x1264>)
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	4b8a      	ldr	r3, [pc, #552]	; (80026ec <Constant_Current+0x125c>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4619      	mov	r1, r3
 80024c6:	4610      	mov	r0, r2
 80024c8:	f7fe fe16 	bl	80010f8 <__aeabi_fcmplt>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d003      	beq.n	80024da <Constant_Current+0x104a>
 80024d2:	4b88      	ldr	r3, [pc, #544]	; (80026f4 <Constant_Current+0x1264>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a86      	ldr	r2, [pc, #536]	; (80026f0 <Constant_Current+0x1260>)
 80024d8:	6013      	str	r3, [r2, #0]
	r30=dNS; if(eNM<dNS) r30=eNM;	//r30=max(dNS,eNM);
 80024da:	4b84      	ldr	r3, [pc, #528]	; (80026ec <Constant_Current+0x125c>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a86      	ldr	r2, [pc, #536]	; (80026f8 <Constant_Current+0x1268>)
 80024e0:	6013      	str	r3, [r2, #0]
 80024e2:	4b86      	ldr	r3, [pc, #536]	; (80026fc <Constant_Current+0x126c>)
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	4b81      	ldr	r3, [pc, #516]	; (80026ec <Constant_Current+0x125c>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4619      	mov	r1, r3
 80024ec:	4610      	mov	r0, r2
 80024ee:	f7fe fe03 	bl	80010f8 <__aeabi_fcmplt>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d003      	beq.n	8002500 <Constant_Current+0x1070>
 80024f8:	4b80      	ldr	r3, [pc, #512]	; (80026fc <Constant_Current+0x126c>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a7e      	ldr	r2, [pc, #504]	; (80026f8 <Constant_Current+0x1268>)
 80024fe:	6013      	str	r3, [r2, #0]
	r31=dNS; if(eNS<dNS) r31=eNS;	//r31=max(dNS,eNS);
 8002500:	4b7a      	ldr	r3, [pc, #488]	; (80026ec <Constant_Current+0x125c>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a7e      	ldr	r2, [pc, #504]	; (8002700 <Constant_Current+0x1270>)
 8002506:	6013      	str	r3, [r2, #0]
 8002508:	4b7e      	ldr	r3, [pc, #504]	; (8002704 <Constant_Current+0x1274>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	4b77      	ldr	r3, [pc, #476]	; (80026ec <Constant_Current+0x125c>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4619      	mov	r1, r3
 8002512:	4610      	mov	r0, r2
 8002514:	f7fe fdf0 	bl	80010f8 <__aeabi_fcmplt>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <Constant_Current+0x1096>
 800251e:	4b79      	ldr	r3, [pc, #484]	; (8002704 <Constant_Current+0x1274>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a77      	ldr	r2, [pc, #476]	; (8002700 <Constant_Current+0x1270>)
 8002524:	6013      	str	r3, [r2, #0]
	r32=dNS; if(eZ<dNS) r32=eZ;		//r32=max(dNS,eZ);
 8002526:	4b71      	ldr	r3, [pc, #452]	; (80026ec <Constant_Current+0x125c>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a77      	ldr	r2, [pc, #476]	; (8002708 <Constant_Current+0x1278>)
 800252c:	6013      	str	r3, [r2, #0]
 800252e:	4b77      	ldr	r3, [pc, #476]	; (800270c <Constant_Current+0x127c>)
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	4b6e      	ldr	r3, [pc, #440]	; (80026ec <Constant_Current+0x125c>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4619      	mov	r1, r3
 8002538:	4610      	mov	r0, r2
 800253a:	f7fe fddd 	bl	80010f8 <__aeabi_fcmplt>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d003      	beq.n	800254c <Constant_Current+0x10bc>
 8002544:	4b71      	ldr	r3, [pc, #452]	; (800270c <Constant_Current+0x127c>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a6f      	ldr	r2, [pc, #444]	; (8002708 <Constant_Current+0x1278>)
 800254a:	6013      	str	r3, [r2, #0]
	r33=dNS; if(ePS<dNS) r33=ePS;	//r33=max(dNS,ePS);
 800254c:	4b67      	ldr	r3, [pc, #412]	; (80026ec <Constant_Current+0x125c>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a6f      	ldr	r2, [pc, #444]	; (8002710 <Constant_Current+0x1280>)
 8002552:	6013      	str	r3, [r2, #0]
 8002554:	4b6f      	ldr	r3, [pc, #444]	; (8002714 <Constant_Current+0x1284>)
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	4b64      	ldr	r3, [pc, #400]	; (80026ec <Constant_Current+0x125c>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4619      	mov	r1, r3
 800255e:	4610      	mov	r0, r2
 8002560:	f7fe fdca 	bl	80010f8 <__aeabi_fcmplt>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d003      	beq.n	8002572 <Constant_Current+0x10e2>
 800256a:	4b6a      	ldr	r3, [pc, #424]	; (8002714 <Constant_Current+0x1284>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a68      	ldr	r2, [pc, #416]	; (8002710 <Constant_Current+0x1280>)
 8002570:	6013      	str	r3, [r2, #0]
	r34=dNS; if(ePM<dNS) r34=ePM;	//r34=max(dNS,ePM);
 8002572:	4b5e      	ldr	r3, [pc, #376]	; (80026ec <Constant_Current+0x125c>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a68      	ldr	r2, [pc, #416]	; (8002718 <Constant_Current+0x1288>)
 8002578:	6013      	str	r3, [r2, #0]
 800257a:	4b68      	ldr	r3, [pc, #416]	; (800271c <Constant_Current+0x128c>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	4b5b      	ldr	r3, [pc, #364]	; (80026ec <Constant_Current+0x125c>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4619      	mov	r1, r3
 8002584:	4610      	mov	r0, r2
 8002586:	f7fe fdb7 	bl	80010f8 <__aeabi_fcmplt>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d003      	beq.n	8002598 <Constant_Current+0x1108>
 8002590:	4b62      	ldr	r3, [pc, #392]	; (800271c <Constant_Current+0x128c>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a60      	ldr	r2, [pc, #384]	; (8002718 <Constant_Current+0x1288>)
 8002596:	6013      	str	r3, [r2, #0]
	r35=dNS; if(ePB<dNS) r35=ePB;	//r35=max(dNS,ePB);
 8002598:	4b54      	ldr	r3, [pc, #336]	; (80026ec <Constant_Current+0x125c>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a60      	ldr	r2, [pc, #384]	; (8002720 <Constant_Current+0x1290>)
 800259e:	6013      	str	r3, [r2, #0]
 80025a0:	4b50      	ldr	r3, [pc, #320]	; (80026e4 <Constant_Current+0x1254>)
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	4b51      	ldr	r3, [pc, #324]	; (80026ec <Constant_Current+0x125c>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4619      	mov	r1, r3
 80025aa:	4610      	mov	r0, r2
 80025ac:	f7fe fda4 	bl	80010f8 <__aeabi_fcmplt>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d003      	beq.n	80025be <Constant_Current+0x112e>
 80025b6:	4b4b      	ldr	r3, [pc, #300]	; (80026e4 <Constant_Current+0x1254>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a59      	ldr	r2, [pc, #356]	; (8002720 <Constant_Current+0x1290>)
 80025bc:	6013      	str	r3, [r2, #0]

	r36=dNM; if(eNB<dNM) r36=eNB;	//r36=max(dNM,eNB);
 80025be:	4b59      	ldr	r3, [pc, #356]	; (8002724 <Constant_Current+0x1294>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a59      	ldr	r2, [pc, #356]	; (8002728 <Constant_Current+0x1298>)
 80025c4:	6013      	str	r3, [r2, #0]
 80025c6:	4b4b      	ldr	r3, [pc, #300]	; (80026f4 <Constant_Current+0x1264>)
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	4b56      	ldr	r3, [pc, #344]	; (8002724 <Constant_Current+0x1294>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4619      	mov	r1, r3
 80025d0:	4610      	mov	r0, r2
 80025d2:	f7fe fd91 	bl	80010f8 <__aeabi_fcmplt>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d003      	beq.n	80025e4 <Constant_Current+0x1154>
 80025dc:	4b45      	ldr	r3, [pc, #276]	; (80026f4 <Constant_Current+0x1264>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a51      	ldr	r2, [pc, #324]	; (8002728 <Constant_Current+0x1298>)
 80025e2:	6013      	str	r3, [r2, #0]
	r37=dNM; if(eNM<dNM) r37=eNM;	//r37=max(dNM,eNM);
 80025e4:	4b4f      	ldr	r3, [pc, #316]	; (8002724 <Constant_Current+0x1294>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a50      	ldr	r2, [pc, #320]	; (800272c <Constant_Current+0x129c>)
 80025ea:	6013      	str	r3, [r2, #0]
 80025ec:	4b43      	ldr	r3, [pc, #268]	; (80026fc <Constant_Current+0x126c>)
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	4b4c      	ldr	r3, [pc, #304]	; (8002724 <Constant_Current+0x1294>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4619      	mov	r1, r3
 80025f6:	4610      	mov	r0, r2
 80025f8:	f7fe fd7e 	bl	80010f8 <__aeabi_fcmplt>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d003      	beq.n	800260a <Constant_Current+0x117a>
 8002602:	4b3e      	ldr	r3, [pc, #248]	; (80026fc <Constant_Current+0x126c>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a49      	ldr	r2, [pc, #292]	; (800272c <Constant_Current+0x129c>)
 8002608:	6013      	str	r3, [r2, #0]
	r38=dNM; if(eNS<dNM) r38=eNS;	//r38=max(dNM,eNS);
 800260a:	4b46      	ldr	r3, [pc, #280]	; (8002724 <Constant_Current+0x1294>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a48      	ldr	r2, [pc, #288]	; (8002730 <Constant_Current+0x12a0>)
 8002610:	6013      	str	r3, [r2, #0]
 8002612:	4b3c      	ldr	r3, [pc, #240]	; (8002704 <Constant_Current+0x1274>)
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	4b43      	ldr	r3, [pc, #268]	; (8002724 <Constant_Current+0x1294>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4619      	mov	r1, r3
 800261c:	4610      	mov	r0, r2
 800261e:	f7fe fd6b 	bl	80010f8 <__aeabi_fcmplt>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d003      	beq.n	8002630 <Constant_Current+0x11a0>
 8002628:	4b36      	ldr	r3, [pc, #216]	; (8002704 <Constant_Current+0x1274>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a40      	ldr	r2, [pc, #256]	; (8002730 <Constant_Current+0x12a0>)
 800262e:	6013      	str	r3, [r2, #0]
	r39=dNM; if(eZ<dNM) r39=eZ;		//r39=max(dNM,eZ);
 8002630:	4b3c      	ldr	r3, [pc, #240]	; (8002724 <Constant_Current+0x1294>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a3f      	ldr	r2, [pc, #252]	; (8002734 <Constant_Current+0x12a4>)
 8002636:	6013      	str	r3, [r2, #0]
 8002638:	4b34      	ldr	r3, [pc, #208]	; (800270c <Constant_Current+0x127c>)
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	4b39      	ldr	r3, [pc, #228]	; (8002724 <Constant_Current+0x1294>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4619      	mov	r1, r3
 8002642:	4610      	mov	r0, r2
 8002644:	f7fe fd58 	bl	80010f8 <__aeabi_fcmplt>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <Constant_Current+0x11c6>
 800264e:	4b2f      	ldr	r3, [pc, #188]	; (800270c <Constant_Current+0x127c>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a38      	ldr	r2, [pc, #224]	; (8002734 <Constant_Current+0x12a4>)
 8002654:	6013      	str	r3, [r2, #0]
	r40=dNM; if(ePS<dNM) r40=ePS;	//r40=max(dNM,ePS);
 8002656:	4b33      	ldr	r3, [pc, #204]	; (8002724 <Constant_Current+0x1294>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a37      	ldr	r2, [pc, #220]	; (8002738 <Constant_Current+0x12a8>)
 800265c:	6013      	str	r3, [r2, #0]
 800265e:	4b2d      	ldr	r3, [pc, #180]	; (8002714 <Constant_Current+0x1284>)
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	4b30      	ldr	r3, [pc, #192]	; (8002724 <Constant_Current+0x1294>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4619      	mov	r1, r3
 8002668:	4610      	mov	r0, r2
 800266a:	f7fe fd45 	bl	80010f8 <__aeabi_fcmplt>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d003      	beq.n	800267c <Constant_Current+0x11ec>
 8002674:	4b27      	ldr	r3, [pc, #156]	; (8002714 <Constant_Current+0x1284>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a2f      	ldr	r2, [pc, #188]	; (8002738 <Constant_Current+0x12a8>)
 800267a:	6013      	str	r3, [r2, #0]
	r41=dNM; if(ePM<dNM) r41=ePM;	//r41=max(dNM,ePM);
 800267c:	4b29      	ldr	r3, [pc, #164]	; (8002724 <Constant_Current+0x1294>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a2e      	ldr	r2, [pc, #184]	; (800273c <Constant_Current+0x12ac>)
 8002682:	6013      	str	r3, [r2, #0]
 8002684:	4b25      	ldr	r3, [pc, #148]	; (800271c <Constant_Current+0x128c>)
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	4b26      	ldr	r3, [pc, #152]	; (8002724 <Constant_Current+0x1294>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4619      	mov	r1, r3
 800268e:	4610      	mov	r0, r2
 8002690:	f7fe fd32 	bl	80010f8 <__aeabi_fcmplt>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d003      	beq.n	80026a2 <Constant_Current+0x1212>
 800269a:	4b20      	ldr	r3, [pc, #128]	; (800271c <Constant_Current+0x128c>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a27      	ldr	r2, [pc, #156]	; (800273c <Constant_Current+0x12ac>)
 80026a0:	6013      	str	r3, [r2, #0]
	r42=dNM; if(ePB<dNM) r42=ePB;	//r42=max(dNM,ePB);
 80026a2:	4b20      	ldr	r3, [pc, #128]	; (8002724 <Constant_Current+0x1294>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a26      	ldr	r2, [pc, #152]	; (8002740 <Constant_Current+0x12b0>)
 80026a8:	6013      	str	r3, [r2, #0]
 80026aa:	4b0e      	ldr	r3, [pc, #56]	; (80026e4 <Constant_Current+0x1254>)
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	4b1d      	ldr	r3, [pc, #116]	; (8002724 <Constant_Current+0x1294>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4619      	mov	r1, r3
 80026b4:	4610      	mov	r0, r2
 80026b6:	f7fe fd1f 	bl	80010f8 <__aeabi_fcmplt>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d003      	beq.n	80026c8 <Constant_Current+0x1238>
 80026c0:	4b08      	ldr	r3, [pc, #32]	; (80026e4 <Constant_Current+0x1254>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a1e      	ldr	r2, [pc, #120]	; (8002740 <Constant_Current+0x12b0>)
 80026c6:	6013      	str	r3, [r2, #0]

	r43=dNB; if(eNB<dNB) r43=eNB;	//r43=max(dNB,eNB);
 80026c8:	4b1e      	ldr	r3, [pc, #120]	; (8002744 <Constant_Current+0x12b4>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a1e      	ldr	r2, [pc, #120]	; (8002748 <Constant_Current+0x12b8>)
 80026ce:	6013      	str	r3, [r2, #0]
 80026d0:	4b08      	ldr	r3, [pc, #32]	; (80026f4 <Constant_Current+0x1264>)
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	4b1b      	ldr	r3, [pc, #108]	; (8002744 <Constant_Current+0x12b4>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4619      	mov	r1, r3
 80026da:	4610      	mov	r0, r2
 80026dc:	f7fe fd0c 	bl	80010f8 <__aeabi_fcmplt>
 80026e0:	e034      	b.n	800274c <Constant_Current+0x12bc>
 80026e2:	bf00      	nop
 80026e4:	200009f0 	.word	0x200009f0
 80026e8:	20000684 	.word	0x20000684
 80026ec:	20000828 	.word	0x20000828
 80026f0:	200006a4 	.word	0x200006a4
 80026f4:	20000d68 	.word	0x20000d68
 80026f8:	20000b8c 	.word	0x20000b8c
 80026fc:	20000da0 	.word	0x20000da0
 8002700:	200007e8 	.word	0x200007e8
 8002704:	200006b0 	.word	0x200006b0
 8002708:	2000082c 	.word	0x2000082c
 800270c:	20000db4 	.word	0x20000db4
 8002710:	20000a20 	.word	0x20000a20
 8002714:	20000a2c 	.word	0x20000a2c
 8002718:	20000b88 	.word	0x20000b88
 800271c:	20000aa8 	.word	0x20000aa8
 8002720:	20000c88 	.word	0x20000c88
 8002724:	20000a28 	.word	0x20000a28
 8002728:	200006cc 	.word	0x200006cc
 800272c:	2000090c 	.word	0x2000090c
 8002730:	200009f4 	.word	0x200009f4
 8002734:	20000d78 	.word	0x20000d78
 8002738:	20000a88 	.word	0x20000a88
 800273c:	200006b8 	.word	0x200006b8
 8002740:	200006c0 	.word	0x200006c0
 8002744:	200006d4 	.word	0x200006d4
 8002748:	20000d80 	.word	0x20000d80
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <Constant_Current+0x12ca>
 8002752:	4b8f      	ldr	r3, [pc, #572]	; (8002990 <Constant_Current+0x1500>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a8f      	ldr	r2, [pc, #572]	; (8002994 <Constant_Current+0x1504>)
 8002758:	6013      	str	r3, [r2, #0]
	r44=dNB; if(eNM<dNB) r44=eNM;	//r44=max(dNB,eNM);
 800275a:	4b8f      	ldr	r3, [pc, #572]	; (8002998 <Constant_Current+0x1508>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a8f      	ldr	r2, [pc, #572]	; (800299c <Constant_Current+0x150c>)
 8002760:	6013      	str	r3, [r2, #0]
 8002762:	4b8f      	ldr	r3, [pc, #572]	; (80029a0 <Constant_Current+0x1510>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	4b8c      	ldr	r3, [pc, #560]	; (8002998 <Constant_Current+0x1508>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4619      	mov	r1, r3
 800276c:	4610      	mov	r0, r2
 800276e:	f7fe fcc3 	bl	80010f8 <__aeabi_fcmplt>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d003      	beq.n	8002780 <Constant_Current+0x12f0>
 8002778:	4b89      	ldr	r3, [pc, #548]	; (80029a0 <Constant_Current+0x1510>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a87      	ldr	r2, [pc, #540]	; (800299c <Constant_Current+0x150c>)
 800277e:	6013      	str	r3, [r2, #0]
	r45=dNB; if(eNS<dNB) r45=eNS;	//r45=max(dNB,eNS);
 8002780:	4b85      	ldr	r3, [pc, #532]	; (8002998 <Constant_Current+0x1508>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a87      	ldr	r2, [pc, #540]	; (80029a4 <Constant_Current+0x1514>)
 8002786:	6013      	str	r3, [r2, #0]
 8002788:	4b87      	ldr	r3, [pc, #540]	; (80029a8 <Constant_Current+0x1518>)
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	4b82      	ldr	r3, [pc, #520]	; (8002998 <Constant_Current+0x1508>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4619      	mov	r1, r3
 8002792:	4610      	mov	r0, r2
 8002794:	f7fe fcb0 	bl	80010f8 <__aeabi_fcmplt>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d003      	beq.n	80027a6 <Constant_Current+0x1316>
 800279e:	4b82      	ldr	r3, [pc, #520]	; (80029a8 <Constant_Current+0x1518>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a80      	ldr	r2, [pc, #512]	; (80029a4 <Constant_Current+0x1514>)
 80027a4:	6013      	str	r3, [r2, #0]
	r46=dNB; if(eZ<dNB) r46=eZ;		//r46=max(dNB,eZ);
 80027a6:	4b7c      	ldr	r3, [pc, #496]	; (8002998 <Constant_Current+0x1508>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a80      	ldr	r2, [pc, #512]	; (80029ac <Constant_Current+0x151c>)
 80027ac:	6013      	str	r3, [r2, #0]
 80027ae:	4b80      	ldr	r3, [pc, #512]	; (80029b0 <Constant_Current+0x1520>)
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	4b79      	ldr	r3, [pc, #484]	; (8002998 <Constant_Current+0x1508>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4619      	mov	r1, r3
 80027b8:	4610      	mov	r0, r2
 80027ba:	f7fe fc9d 	bl	80010f8 <__aeabi_fcmplt>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d003      	beq.n	80027cc <Constant_Current+0x133c>
 80027c4:	4b7a      	ldr	r3, [pc, #488]	; (80029b0 <Constant_Current+0x1520>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a78      	ldr	r2, [pc, #480]	; (80029ac <Constant_Current+0x151c>)
 80027ca:	6013      	str	r3, [r2, #0]
	r47=dNB; if(ePS<dNB) r47=ePS;	//r47=max(dNB,ePS);
 80027cc:	4b72      	ldr	r3, [pc, #456]	; (8002998 <Constant_Current+0x1508>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a78      	ldr	r2, [pc, #480]	; (80029b4 <Constant_Current+0x1524>)
 80027d2:	6013      	str	r3, [r2, #0]
 80027d4:	4b78      	ldr	r3, [pc, #480]	; (80029b8 <Constant_Current+0x1528>)
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	4b6f      	ldr	r3, [pc, #444]	; (8002998 <Constant_Current+0x1508>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4619      	mov	r1, r3
 80027de:	4610      	mov	r0, r2
 80027e0:	f7fe fc8a 	bl	80010f8 <__aeabi_fcmplt>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d003      	beq.n	80027f2 <Constant_Current+0x1362>
 80027ea:	4b73      	ldr	r3, [pc, #460]	; (80029b8 <Constant_Current+0x1528>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a71      	ldr	r2, [pc, #452]	; (80029b4 <Constant_Current+0x1524>)
 80027f0:	6013      	str	r3, [r2, #0]
	r48=dNB; if(ePM<dNB) r48=ePM;	//r48=max(dNB,ePM);
 80027f2:	4b69      	ldr	r3, [pc, #420]	; (8002998 <Constant_Current+0x1508>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a71      	ldr	r2, [pc, #452]	; (80029bc <Constant_Current+0x152c>)
 80027f8:	6013      	str	r3, [r2, #0]
 80027fa:	4b71      	ldr	r3, [pc, #452]	; (80029c0 <Constant_Current+0x1530>)
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	4b66      	ldr	r3, [pc, #408]	; (8002998 <Constant_Current+0x1508>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4619      	mov	r1, r3
 8002804:	4610      	mov	r0, r2
 8002806:	f7fe fc77 	bl	80010f8 <__aeabi_fcmplt>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d003      	beq.n	8002818 <Constant_Current+0x1388>
 8002810:	4b6b      	ldr	r3, [pc, #428]	; (80029c0 <Constant_Current+0x1530>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a69      	ldr	r2, [pc, #420]	; (80029bc <Constant_Current+0x152c>)
 8002816:	6013      	str	r3, [r2, #0]
	r49=dNB; if(ePB<dNB) r49=ePB;	//r49=max(dNB,ePB);
 8002818:	4b5f      	ldr	r3, [pc, #380]	; (8002998 <Constant_Current+0x1508>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a69      	ldr	r2, [pc, #420]	; (80029c4 <Constant_Current+0x1534>)
 800281e:	6013      	str	r3, [r2, #0]
 8002820:	4b69      	ldr	r3, [pc, #420]	; (80029c8 <Constant_Current+0x1538>)
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	4b5c      	ldr	r3, [pc, #368]	; (8002998 <Constant_Current+0x1508>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4619      	mov	r1, r3
 800282a:	4610      	mov	r0, r2
 800282c:	f7fe fc64 	bl	80010f8 <__aeabi_fcmplt>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <Constant_Current+0x13ae>
 8002836:	4b64      	ldr	r3, [pc, #400]	; (80029c8 <Constant_Current+0x1538>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a62      	ldr	r2, [pc, #392]	; (80029c4 <Constant_Current+0x1534>)
 800283c:	6013      	str	r3, [r2, #0]

	///////////////////////////////DEFUZZIFIKASI///////////////////////////////////

	A=(r1*outZ)+(r2*outPS)+(r3*outPM)+(r4*outPB)+(r5*outPH)+(r6*outPH)+(r7*outPH);
 800283e:	4b63      	ldr	r3, [pc, #396]	; (80029cc <Constant_Current+0x153c>)
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	4b63      	ldr	r3, [pc, #396]	; (80029d0 <Constant_Current+0x1540>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4619      	mov	r1, r3
 8002848:	4610      	mov	r0, r2
 800284a:	f7fe fab7 	bl	8000dbc <__aeabi_fmul>
 800284e:	4603      	mov	r3, r0
 8002850:	461c      	mov	r4, r3
 8002852:	4b60      	ldr	r3, [pc, #384]	; (80029d4 <Constant_Current+0x1544>)
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	4b60      	ldr	r3, [pc, #384]	; (80029d8 <Constant_Current+0x1548>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4619      	mov	r1, r3
 800285c:	4610      	mov	r0, r2
 800285e:	f7fe faad 	bl	8000dbc <__aeabi_fmul>
 8002862:	4603      	mov	r3, r0
 8002864:	4619      	mov	r1, r3
 8002866:	4620      	mov	r0, r4
 8002868:	f7fe f9a0 	bl	8000bac <__addsf3>
 800286c:	4603      	mov	r3, r0
 800286e:	461c      	mov	r4, r3
 8002870:	4b5a      	ldr	r3, [pc, #360]	; (80029dc <Constant_Current+0x154c>)
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	4b5a      	ldr	r3, [pc, #360]	; (80029e0 <Constant_Current+0x1550>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4619      	mov	r1, r3
 800287a:	4610      	mov	r0, r2
 800287c:	f7fe fa9e 	bl	8000dbc <__aeabi_fmul>
 8002880:	4603      	mov	r3, r0
 8002882:	4619      	mov	r1, r3
 8002884:	4620      	mov	r0, r4
 8002886:	f7fe f991 	bl	8000bac <__addsf3>
 800288a:	4603      	mov	r3, r0
 800288c:	461c      	mov	r4, r3
 800288e:	4b55      	ldr	r3, [pc, #340]	; (80029e4 <Constant_Current+0x1554>)
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	4b55      	ldr	r3, [pc, #340]	; (80029e8 <Constant_Current+0x1558>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4619      	mov	r1, r3
 8002898:	4610      	mov	r0, r2
 800289a:	f7fe fa8f 	bl	8000dbc <__aeabi_fmul>
 800289e:	4603      	mov	r3, r0
 80028a0:	4619      	mov	r1, r3
 80028a2:	4620      	mov	r0, r4
 80028a4:	f7fe f982 	bl	8000bac <__addsf3>
 80028a8:	4603      	mov	r3, r0
 80028aa:	461c      	mov	r4, r3
 80028ac:	4b4f      	ldr	r3, [pc, #316]	; (80029ec <Constant_Current+0x155c>)
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	4b4f      	ldr	r3, [pc, #316]	; (80029f0 <Constant_Current+0x1560>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4619      	mov	r1, r3
 80028b6:	4610      	mov	r0, r2
 80028b8:	f7fe fa80 	bl	8000dbc <__aeabi_fmul>
 80028bc:	4603      	mov	r3, r0
 80028be:	4619      	mov	r1, r3
 80028c0:	4620      	mov	r0, r4
 80028c2:	f7fe f973 	bl	8000bac <__addsf3>
 80028c6:	4603      	mov	r3, r0
 80028c8:	461c      	mov	r4, r3
 80028ca:	4b4a      	ldr	r3, [pc, #296]	; (80029f4 <Constant_Current+0x1564>)
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	4b48      	ldr	r3, [pc, #288]	; (80029f0 <Constant_Current+0x1560>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4619      	mov	r1, r3
 80028d4:	4610      	mov	r0, r2
 80028d6:	f7fe fa71 	bl	8000dbc <__aeabi_fmul>
 80028da:	4603      	mov	r3, r0
 80028dc:	4619      	mov	r1, r3
 80028de:	4620      	mov	r0, r4
 80028e0:	f7fe f964 	bl	8000bac <__addsf3>
 80028e4:	4603      	mov	r3, r0
 80028e6:	461c      	mov	r4, r3
 80028e8:	4b43      	ldr	r3, [pc, #268]	; (80029f8 <Constant_Current+0x1568>)
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	4b40      	ldr	r3, [pc, #256]	; (80029f0 <Constant_Current+0x1560>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4619      	mov	r1, r3
 80028f2:	4610      	mov	r0, r2
 80028f4:	f7fe fa62 	bl	8000dbc <__aeabi_fmul>
 80028f8:	4603      	mov	r3, r0
 80028fa:	4619      	mov	r1, r3
 80028fc:	4620      	mov	r0, r4
 80028fe:	f7fe f955 	bl	8000bac <__addsf3>
 8002902:	4603      	mov	r3, r0
 8002904:	461a      	mov	r2, r3
 8002906:	4b3d      	ldr	r3, [pc, #244]	; (80029fc <Constant_Current+0x156c>)
 8002908:	601a      	str	r2, [r3, #0]
	B=(r8*outNS)+(r9*outZ)+(r10*outPS)+(r11*outPM)+(r12*outPB)+(r13*outPH)+(r14*outPH);
 800290a:	4b3d      	ldr	r3, [pc, #244]	; (8002a00 <Constant_Current+0x1570>)
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	4b3d      	ldr	r3, [pc, #244]	; (8002a04 <Constant_Current+0x1574>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4619      	mov	r1, r3
 8002914:	4610      	mov	r0, r2
 8002916:	f7fe fa51 	bl	8000dbc <__aeabi_fmul>
 800291a:	4603      	mov	r3, r0
 800291c:	461c      	mov	r4, r3
 800291e:	4b3a      	ldr	r3, [pc, #232]	; (8002a08 <Constant_Current+0x1578>)
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	4b2b      	ldr	r3, [pc, #172]	; (80029d0 <Constant_Current+0x1540>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4619      	mov	r1, r3
 8002928:	4610      	mov	r0, r2
 800292a:	f7fe fa47 	bl	8000dbc <__aeabi_fmul>
 800292e:	4603      	mov	r3, r0
 8002930:	4619      	mov	r1, r3
 8002932:	4620      	mov	r0, r4
 8002934:	f7fe f93a 	bl	8000bac <__addsf3>
 8002938:	4603      	mov	r3, r0
 800293a:	461c      	mov	r4, r3
 800293c:	4b33      	ldr	r3, [pc, #204]	; (8002a0c <Constant_Current+0x157c>)
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	4b25      	ldr	r3, [pc, #148]	; (80029d8 <Constant_Current+0x1548>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4619      	mov	r1, r3
 8002946:	4610      	mov	r0, r2
 8002948:	f7fe fa38 	bl	8000dbc <__aeabi_fmul>
 800294c:	4603      	mov	r3, r0
 800294e:	4619      	mov	r1, r3
 8002950:	4620      	mov	r0, r4
 8002952:	f7fe f92b 	bl	8000bac <__addsf3>
 8002956:	4603      	mov	r3, r0
 8002958:	461c      	mov	r4, r3
 800295a:	4b2d      	ldr	r3, [pc, #180]	; (8002a10 <Constant_Current+0x1580>)
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	4b20      	ldr	r3, [pc, #128]	; (80029e0 <Constant_Current+0x1550>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4619      	mov	r1, r3
 8002964:	4610      	mov	r0, r2
 8002966:	f7fe fa29 	bl	8000dbc <__aeabi_fmul>
 800296a:	4603      	mov	r3, r0
 800296c:	4619      	mov	r1, r3
 800296e:	4620      	mov	r0, r4
 8002970:	f7fe f91c 	bl	8000bac <__addsf3>
 8002974:	4603      	mov	r3, r0
 8002976:	461c      	mov	r4, r3
 8002978:	4b26      	ldr	r3, [pc, #152]	; (8002a14 <Constant_Current+0x1584>)
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	4b1a      	ldr	r3, [pc, #104]	; (80029e8 <Constant_Current+0x1558>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4619      	mov	r1, r3
 8002982:	4610      	mov	r0, r2
 8002984:	f7fe fa1a 	bl	8000dbc <__aeabi_fmul>
 8002988:	4603      	mov	r3, r0
 800298a:	4619      	mov	r1, r3
 800298c:	4620      	mov	r0, r4
 800298e:	e043      	b.n	8002a18 <Constant_Current+0x1588>
 8002990:	20000d68 	.word	0x20000d68
 8002994:	20000d80 	.word	0x20000d80
 8002998:	200006d4 	.word	0x200006d4
 800299c:	200008fc 	.word	0x200008fc
 80029a0:	20000da0 	.word	0x20000da0
 80029a4:	20000824 	.word	0x20000824
 80029a8:	200006b0 	.word	0x200006b0
 80029ac:	200006fc 	.word	0x200006fc
 80029b0:	20000db4 	.word	0x20000db4
 80029b4:	20000d70 	.word	0x20000d70
 80029b8:	20000a2c 	.word	0x20000a2c
 80029bc:	20000a94 	.word	0x20000a94
 80029c0:	20000aa8 	.word	0x20000aa8
 80029c4:	20000a1c 	.word	0x20000a1c
 80029c8:	200009f0 	.word	0x200009f0
 80029cc:	20000db8 	.word	0x20000db8
 80029d0:	20000254 	.word	0x20000254
 80029d4:	20000ba4 	.word	0x20000ba4
 80029d8:	20000010 	.word	0x20000010
 80029dc:	200006c8 	.word	0x200006c8
 80029e0:	20000014 	.word	0x20000014
 80029e4:	20000804 	.word	0x20000804
 80029e8:	20000018 	.word	0x20000018
 80029ec:	20000da8 	.word	0x20000da8
 80029f0:	2000001c 	.word	0x2000001c
 80029f4:	200007f0 	.word	0x200007f0
 80029f8:	20000a90 	.word	0x20000a90
 80029fc:	200006f0 	.word	0x200006f0
 8002a00:	20000a00 	.word	0x20000a00
 8002a04:	2000000c 	.word	0x2000000c
 8002a08:	200006f8 	.word	0x200006f8
 8002a0c:	200009e4 	.word	0x200009e4
 8002a10:	20000ba0 	.word	0x20000ba0
 8002a14:	20000d88 	.word	0x20000d88
 8002a18:	f7fe f8c8 	bl	8000bac <__addsf3>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	461c      	mov	r4, r3
 8002a20:	4b91      	ldr	r3, [pc, #580]	; (8002c68 <Constant_Current+0x17d8>)
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	4b91      	ldr	r3, [pc, #580]	; (8002c6c <Constant_Current+0x17dc>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4619      	mov	r1, r3
 8002a2a:	4610      	mov	r0, r2
 8002a2c:	f7fe f9c6 	bl	8000dbc <__aeabi_fmul>
 8002a30:	4603      	mov	r3, r0
 8002a32:	4619      	mov	r1, r3
 8002a34:	4620      	mov	r0, r4
 8002a36:	f7fe f8b9 	bl	8000bac <__addsf3>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	461c      	mov	r4, r3
 8002a3e:	4b8c      	ldr	r3, [pc, #560]	; (8002c70 <Constant_Current+0x17e0>)
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	4b8a      	ldr	r3, [pc, #552]	; (8002c6c <Constant_Current+0x17dc>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4619      	mov	r1, r3
 8002a48:	4610      	mov	r0, r2
 8002a4a:	f7fe f9b7 	bl	8000dbc <__aeabi_fmul>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	4619      	mov	r1, r3
 8002a52:	4620      	mov	r0, r4
 8002a54:	f7fe f8aa 	bl	8000bac <__addsf3>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	4b85      	ldr	r3, [pc, #532]	; (8002c74 <Constant_Current+0x17e4>)
 8002a5e:	601a      	str	r2, [r3, #0]
	C=(r15*outNM)+(r16*outNS)+(r17*outZ)+(r18*outPS)+(r19*outPM)+(r20*outPB)+(r21*outPH);
 8002a60:	4b85      	ldr	r3, [pc, #532]	; (8002c78 <Constant_Current+0x17e8>)
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	4b85      	ldr	r3, [pc, #532]	; (8002c7c <Constant_Current+0x17ec>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4619      	mov	r1, r3
 8002a6a:	4610      	mov	r0, r2
 8002a6c:	f7fe f9a6 	bl	8000dbc <__aeabi_fmul>
 8002a70:	4603      	mov	r3, r0
 8002a72:	461c      	mov	r4, r3
 8002a74:	4b82      	ldr	r3, [pc, #520]	; (8002c80 <Constant_Current+0x17f0>)
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	4b82      	ldr	r3, [pc, #520]	; (8002c84 <Constant_Current+0x17f4>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	4610      	mov	r0, r2
 8002a80:	f7fe f99c 	bl	8000dbc <__aeabi_fmul>
 8002a84:	4603      	mov	r3, r0
 8002a86:	4619      	mov	r1, r3
 8002a88:	4620      	mov	r0, r4
 8002a8a:	f7fe f88f 	bl	8000bac <__addsf3>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	461c      	mov	r4, r3
 8002a92:	4b7d      	ldr	r3, [pc, #500]	; (8002c88 <Constant_Current+0x17f8>)
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	4b7d      	ldr	r3, [pc, #500]	; (8002c8c <Constant_Current+0x17fc>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4610      	mov	r0, r2
 8002a9e:	f7fe f98d 	bl	8000dbc <__aeabi_fmul>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4620      	mov	r0, r4
 8002aa8:	f7fe f880 	bl	8000bac <__addsf3>
 8002aac:	4603      	mov	r3, r0
 8002aae:	461c      	mov	r4, r3
 8002ab0:	4b77      	ldr	r3, [pc, #476]	; (8002c90 <Constant_Current+0x1800>)
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	4b77      	ldr	r3, [pc, #476]	; (8002c94 <Constant_Current+0x1804>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4619      	mov	r1, r3
 8002aba:	4610      	mov	r0, r2
 8002abc:	f7fe f97e 	bl	8000dbc <__aeabi_fmul>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	4620      	mov	r0, r4
 8002ac6:	f7fe f871 	bl	8000bac <__addsf3>
 8002aca:	4603      	mov	r3, r0
 8002acc:	461c      	mov	r4, r3
 8002ace:	4b72      	ldr	r3, [pc, #456]	; (8002c98 <Constant_Current+0x1808>)
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	4b72      	ldr	r3, [pc, #456]	; (8002c9c <Constant_Current+0x180c>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4610      	mov	r0, r2
 8002ada:	f7fe f96f 	bl	8000dbc <__aeabi_fmul>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	4620      	mov	r0, r4
 8002ae4:	f7fe f862 	bl	8000bac <__addsf3>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	461c      	mov	r4, r3
 8002aec:	4b6c      	ldr	r3, [pc, #432]	; (8002ca0 <Constant_Current+0x1810>)
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	4b6c      	ldr	r3, [pc, #432]	; (8002ca4 <Constant_Current+0x1814>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4619      	mov	r1, r3
 8002af6:	4610      	mov	r0, r2
 8002af8:	f7fe f960 	bl	8000dbc <__aeabi_fmul>
 8002afc:	4603      	mov	r3, r0
 8002afe:	4619      	mov	r1, r3
 8002b00:	4620      	mov	r0, r4
 8002b02:	f7fe f853 	bl	8000bac <__addsf3>
 8002b06:	4603      	mov	r3, r0
 8002b08:	461c      	mov	r4, r3
 8002b0a:	4b67      	ldr	r3, [pc, #412]	; (8002ca8 <Constant_Current+0x1818>)
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	4b57      	ldr	r3, [pc, #348]	; (8002c6c <Constant_Current+0x17dc>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4619      	mov	r1, r3
 8002b14:	4610      	mov	r0, r2
 8002b16:	f7fe f951 	bl	8000dbc <__aeabi_fmul>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4620      	mov	r0, r4
 8002b20:	f7fe f844 	bl	8000bac <__addsf3>
 8002b24:	4603      	mov	r3, r0
 8002b26:	461a      	mov	r2, r3
 8002b28:	4b60      	ldr	r3, [pc, #384]	; (8002cac <Constant_Current+0x181c>)
 8002b2a:	601a      	str	r2, [r3, #0]
	D=(r22*outNB)+(r23*outNM)+(r24*outNS)+(r25*outZ)+(r26*outPS)+(r27*outPM)+(r28*outPB);
 8002b2c:	4b60      	ldr	r3, [pc, #384]	; (8002cb0 <Constant_Current+0x1820>)
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	4b60      	ldr	r3, [pc, #384]	; (8002cb4 <Constant_Current+0x1824>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4619      	mov	r1, r3
 8002b36:	4610      	mov	r0, r2
 8002b38:	f7fe f940 	bl	8000dbc <__aeabi_fmul>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	461c      	mov	r4, r3
 8002b40:	4b5d      	ldr	r3, [pc, #372]	; (8002cb8 <Constant_Current+0x1828>)
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	4b4d      	ldr	r3, [pc, #308]	; (8002c7c <Constant_Current+0x17ec>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4610      	mov	r0, r2
 8002b4c:	f7fe f936 	bl	8000dbc <__aeabi_fmul>
 8002b50:	4603      	mov	r3, r0
 8002b52:	4619      	mov	r1, r3
 8002b54:	4620      	mov	r0, r4
 8002b56:	f7fe f829 	bl	8000bac <__addsf3>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	461c      	mov	r4, r3
 8002b5e:	4b57      	ldr	r3, [pc, #348]	; (8002cbc <Constant_Current+0x182c>)
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	4b48      	ldr	r3, [pc, #288]	; (8002c84 <Constant_Current+0x17f4>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4619      	mov	r1, r3
 8002b68:	4610      	mov	r0, r2
 8002b6a:	f7fe f927 	bl	8000dbc <__aeabi_fmul>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	4619      	mov	r1, r3
 8002b72:	4620      	mov	r0, r4
 8002b74:	f7fe f81a 	bl	8000bac <__addsf3>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	461c      	mov	r4, r3
 8002b7c:	4b50      	ldr	r3, [pc, #320]	; (8002cc0 <Constant_Current+0x1830>)
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	4b42      	ldr	r3, [pc, #264]	; (8002c8c <Constant_Current+0x17fc>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4619      	mov	r1, r3
 8002b86:	4610      	mov	r0, r2
 8002b88:	f7fe f918 	bl	8000dbc <__aeabi_fmul>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	4619      	mov	r1, r3
 8002b90:	4620      	mov	r0, r4
 8002b92:	f7fe f80b 	bl	8000bac <__addsf3>
 8002b96:	4603      	mov	r3, r0
 8002b98:	461c      	mov	r4, r3
 8002b9a:	4b4a      	ldr	r3, [pc, #296]	; (8002cc4 <Constant_Current+0x1834>)
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	4b3d      	ldr	r3, [pc, #244]	; (8002c94 <Constant_Current+0x1804>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	4610      	mov	r0, r2
 8002ba6:	f7fe f909 	bl	8000dbc <__aeabi_fmul>
 8002baa:	4603      	mov	r3, r0
 8002bac:	4619      	mov	r1, r3
 8002bae:	4620      	mov	r0, r4
 8002bb0:	f7fd fffc 	bl	8000bac <__addsf3>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	461c      	mov	r4, r3
 8002bb8:	4b43      	ldr	r3, [pc, #268]	; (8002cc8 <Constant_Current+0x1838>)
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	4b37      	ldr	r3, [pc, #220]	; (8002c9c <Constant_Current+0x180c>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4610      	mov	r0, r2
 8002bc4:	f7fe f8fa 	bl	8000dbc <__aeabi_fmul>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4620      	mov	r0, r4
 8002bce:	f7fd ffed 	bl	8000bac <__addsf3>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	461c      	mov	r4, r3
 8002bd6:	4b3d      	ldr	r3, [pc, #244]	; (8002ccc <Constant_Current+0x183c>)
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	4b32      	ldr	r3, [pc, #200]	; (8002ca4 <Constant_Current+0x1814>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4619      	mov	r1, r3
 8002be0:	4610      	mov	r0, r2
 8002be2:	f7fe f8eb 	bl	8000dbc <__aeabi_fmul>
 8002be6:	4603      	mov	r3, r0
 8002be8:	4619      	mov	r1, r3
 8002bea:	4620      	mov	r0, r4
 8002bec:	f7fd ffde 	bl	8000bac <__addsf3>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	4b36      	ldr	r3, [pc, #216]	; (8002cd0 <Constant_Current+0x1840>)
 8002bf6:	601a      	str	r2, [r3, #0]
	E=(r29*outNH)+(r30*outNB)+(r31*outNM)+(r32*outNS)+(r33*outZ)+(r34*outPS)+(r35*outPM);
 8002bf8:	4b36      	ldr	r3, [pc, #216]	; (8002cd4 <Constant_Current+0x1844>)
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	4b36      	ldr	r3, [pc, #216]	; (8002cd8 <Constant_Current+0x1848>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4619      	mov	r1, r3
 8002c02:	4610      	mov	r0, r2
 8002c04:	f7fe f8da 	bl	8000dbc <__aeabi_fmul>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	461c      	mov	r4, r3
 8002c0c:	4b33      	ldr	r3, [pc, #204]	; (8002cdc <Constant_Current+0x184c>)
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	4b28      	ldr	r3, [pc, #160]	; (8002cb4 <Constant_Current+0x1824>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4619      	mov	r1, r3
 8002c16:	4610      	mov	r0, r2
 8002c18:	f7fe f8d0 	bl	8000dbc <__aeabi_fmul>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	4619      	mov	r1, r3
 8002c20:	4620      	mov	r0, r4
 8002c22:	f7fd ffc3 	bl	8000bac <__addsf3>
 8002c26:	4603      	mov	r3, r0
 8002c28:	461c      	mov	r4, r3
 8002c2a:	4b2d      	ldr	r3, [pc, #180]	; (8002ce0 <Constant_Current+0x1850>)
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	4b13      	ldr	r3, [pc, #76]	; (8002c7c <Constant_Current+0x17ec>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4619      	mov	r1, r3
 8002c34:	4610      	mov	r0, r2
 8002c36:	f7fe f8c1 	bl	8000dbc <__aeabi_fmul>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	4620      	mov	r0, r4
 8002c40:	f7fd ffb4 	bl	8000bac <__addsf3>
 8002c44:	4603      	mov	r3, r0
 8002c46:	461c      	mov	r4, r3
 8002c48:	4b26      	ldr	r3, [pc, #152]	; (8002ce4 <Constant_Current+0x1854>)
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	4b0d      	ldr	r3, [pc, #52]	; (8002c84 <Constant_Current+0x17f4>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4619      	mov	r1, r3
 8002c52:	4610      	mov	r0, r2
 8002c54:	f7fe f8b2 	bl	8000dbc <__aeabi_fmul>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	4620      	mov	r0, r4
 8002c5e:	f7fd ffa5 	bl	8000bac <__addsf3>
 8002c62:	4603      	mov	r3, r0
 8002c64:	e040      	b.n	8002ce8 <Constant_Current+0x1858>
 8002c66:	bf00      	nop
 8002c68:	20000dbc 	.word	0x20000dbc
 8002c6c:	2000001c 	.word	0x2000001c
 8002c70:	20000678 	.word	0x20000678
 8002c74:	200008f8 	.word	0x200008f8
 8002c78:	20000d8c 	.word	0x20000d8c
 8002c7c:	20000008 	.word	0x20000008
 8002c80:	20000aa4 	.word	0x20000aa4
 8002c84:	2000000c 	.word	0x2000000c
 8002c88:	200007e0 	.word	0x200007e0
 8002c8c:	20000254 	.word	0x20000254
 8002c90:	20000a30 	.word	0x20000a30
 8002c94:	20000010 	.word	0x20000010
 8002c98:	20000d84 	.word	0x20000d84
 8002c9c:	20000014 	.word	0x20000014
 8002ca0:	200009f8 	.word	0x200009f8
 8002ca4:	20000018 	.word	0x20000018
 8002ca8:	200007f8 	.word	0x200007f8
 8002cac:	20000914 	.word	0x20000914
 8002cb0:	20000c8c 	.word	0x20000c8c
 8002cb4:	20000004 	.word	0x20000004
 8002cb8:	20000d9c 	.word	0x20000d9c
 8002cbc:	20000db0 	.word	0x20000db0
 8002cc0:	200006ac 	.word	0x200006ac
 8002cc4:	200007d0 	.word	0x200007d0
 8002cc8:	20000a14 	.word	0x20000a14
 8002ccc:	20000684 	.word	0x20000684
 8002cd0:	20000674 	.word	0x20000674
 8002cd4:	200006a4 	.word	0x200006a4
 8002cd8:	20000000 	.word	0x20000000
 8002cdc:	20000b8c 	.word	0x20000b8c
 8002ce0:	200007e8 	.word	0x200007e8
 8002ce4:	2000082c 	.word	0x2000082c
 8002ce8:	461c      	mov	r4, r3
 8002cea:	4b91      	ldr	r3, [pc, #580]	; (8002f30 <Constant_Current+0x1aa0>)
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	4b91      	ldr	r3, [pc, #580]	; (8002f34 <Constant_Current+0x1aa4>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	4610      	mov	r0, r2
 8002cf6:	f7fe f861 	bl	8000dbc <__aeabi_fmul>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4620      	mov	r0, r4
 8002d00:	f7fd ff54 	bl	8000bac <__addsf3>
 8002d04:	4603      	mov	r3, r0
 8002d06:	461c      	mov	r4, r3
 8002d08:	4b8b      	ldr	r3, [pc, #556]	; (8002f38 <Constant_Current+0x1aa8>)
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	4b8b      	ldr	r3, [pc, #556]	; (8002f3c <Constant_Current+0x1aac>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4619      	mov	r1, r3
 8002d12:	4610      	mov	r0, r2
 8002d14:	f7fe f852 	bl	8000dbc <__aeabi_fmul>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	4620      	mov	r0, r4
 8002d1e:	f7fd ff45 	bl	8000bac <__addsf3>
 8002d22:	4603      	mov	r3, r0
 8002d24:	461c      	mov	r4, r3
 8002d26:	4b86      	ldr	r3, [pc, #536]	; (8002f40 <Constant_Current+0x1ab0>)
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	4b86      	ldr	r3, [pc, #536]	; (8002f44 <Constant_Current+0x1ab4>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4619      	mov	r1, r3
 8002d30:	4610      	mov	r0, r2
 8002d32:	f7fe f843 	bl	8000dbc <__aeabi_fmul>
 8002d36:	4603      	mov	r3, r0
 8002d38:	4619      	mov	r1, r3
 8002d3a:	4620      	mov	r0, r4
 8002d3c:	f7fd ff36 	bl	8000bac <__addsf3>
 8002d40:	4603      	mov	r3, r0
 8002d42:	461a      	mov	r2, r3
 8002d44:	4b80      	ldr	r3, [pc, #512]	; (8002f48 <Constant_Current+0x1ab8>)
 8002d46:	601a      	str	r2, [r3, #0]
	F=(r36*outNH)+(r37*outNH)+(r38*outNB)+(r39*outNM)+(r40*outNS)+(r41*outZ)+(r42*outPS);
 8002d48:	4b80      	ldr	r3, [pc, #512]	; (8002f4c <Constant_Current+0x1abc>)
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	4b80      	ldr	r3, [pc, #512]	; (8002f50 <Constant_Current+0x1ac0>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4619      	mov	r1, r3
 8002d52:	4610      	mov	r0, r2
 8002d54:	f7fe f832 	bl	8000dbc <__aeabi_fmul>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	461c      	mov	r4, r3
 8002d5c:	4b7d      	ldr	r3, [pc, #500]	; (8002f54 <Constant_Current+0x1ac4>)
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	4b7b      	ldr	r3, [pc, #492]	; (8002f50 <Constant_Current+0x1ac0>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4619      	mov	r1, r3
 8002d66:	4610      	mov	r0, r2
 8002d68:	f7fe f828 	bl	8000dbc <__aeabi_fmul>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	4619      	mov	r1, r3
 8002d70:	4620      	mov	r0, r4
 8002d72:	f7fd ff1b 	bl	8000bac <__addsf3>
 8002d76:	4603      	mov	r3, r0
 8002d78:	461c      	mov	r4, r3
 8002d7a:	4b77      	ldr	r3, [pc, #476]	; (8002f58 <Constant_Current+0x1ac8>)
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	4b77      	ldr	r3, [pc, #476]	; (8002f5c <Constant_Current+0x1acc>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4619      	mov	r1, r3
 8002d84:	4610      	mov	r0, r2
 8002d86:	f7fe f819 	bl	8000dbc <__aeabi_fmul>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	4620      	mov	r0, r4
 8002d90:	f7fd ff0c 	bl	8000bac <__addsf3>
 8002d94:	4603      	mov	r3, r0
 8002d96:	461c      	mov	r4, r3
 8002d98:	4b71      	ldr	r3, [pc, #452]	; (8002f60 <Constant_Current+0x1ad0>)
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	4b71      	ldr	r3, [pc, #452]	; (8002f64 <Constant_Current+0x1ad4>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4619      	mov	r1, r3
 8002da2:	4610      	mov	r0, r2
 8002da4:	f7fe f80a 	bl	8000dbc <__aeabi_fmul>
 8002da8:	4603      	mov	r3, r0
 8002daa:	4619      	mov	r1, r3
 8002dac:	4620      	mov	r0, r4
 8002dae:	f7fd fefd 	bl	8000bac <__addsf3>
 8002db2:	4603      	mov	r3, r0
 8002db4:	461c      	mov	r4, r3
 8002db6:	4b6c      	ldr	r3, [pc, #432]	; (8002f68 <Constant_Current+0x1ad8>)
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	4b6c      	ldr	r3, [pc, #432]	; (8002f6c <Constant_Current+0x1adc>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	4610      	mov	r0, r2
 8002dc2:	f7fd fffb 	bl	8000dbc <__aeabi_fmul>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	4619      	mov	r1, r3
 8002dca:	4620      	mov	r0, r4
 8002dcc:	f7fd feee 	bl	8000bac <__addsf3>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	461c      	mov	r4, r3
 8002dd4:	4b66      	ldr	r3, [pc, #408]	; (8002f70 <Constant_Current+0x1ae0>)
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	4b56      	ldr	r3, [pc, #344]	; (8002f34 <Constant_Current+0x1aa4>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4619      	mov	r1, r3
 8002dde:	4610      	mov	r0, r2
 8002de0:	f7fd ffec 	bl	8000dbc <__aeabi_fmul>
 8002de4:	4603      	mov	r3, r0
 8002de6:	4619      	mov	r1, r3
 8002de8:	4620      	mov	r0, r4
 8002dea:	f7fd fedf 	bl	8000bac <__addsf3>
 8002dee:	4603      	mov	r3, r0
 8002df0:	461c      	mov	r4, r3
 8002df2:	4b60      	ldr	r3, [pc, #384]	; (8002f74 <Constant_Current+0x1ae4>)
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	4b51      	ldr	r3, [pc, #324]	; (8002f3c <Constant_Current+0x1aac>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	4610      	mov	r0, r2
 8002dfe:	f7fd ffdd 	bl	8000dbc <__aeabi_fmul>
 8002e02:	4603      	mov	r3, r0
 8002e04:	4619      	mov	r1, r3
 8002e06:	4620      	mov	r0, r4
 8002e08:	f7fd fed0 	bl	8000bac <__addsf3>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	461a      	mov	r2, r3
 8002e10:	4b59      	ldr	r3, [pc, #356]	; (8002f78 <Constant_Current+0x1ae8>)
 8002e12:	601a      	str	r2, [r3, #0]
	G=(r43*outNH)+(r44*outNH)+(r45*outNH)+(r46*outNB)+(r47*outNM)+(r48*outNS)+(r49*outZ);
 8002e14:	4b59      	ldr	r3, [pc, #356]	; (8002f7c <Constant_Current+0x1aec>)
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	4b4d      	ldr	r3, [pc, #308]	; (8002f50 <Constant_Current+0x1ac0>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4610      	mov	r0, r2
 8002e20:	f7fd ffcc 	bl	8000dbc <__aeabi_fmul>
 8002e24:	4603      	mov	r3, r0
 8002e26:	461c      	mov	r4, r3
 8002e28:	4b55      	ldr	r3, [pc, #340]	; (8002f80 <Constant_Current+0x1af0>)
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	4b48      	ldr	r3, [pc, #288]	; (8002f50 <Constant_Current+0x1ac0>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4619      	mov	r1, r3
 8002e32:	4610      	mov	r0, r2
 8002e34:	f7fd ffc2 	bl	8000dbc <__aeabi_fmul>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	4620      	mov	r0, r4
 8002e3e:	f7fd feb5 	bl	8000bac <__addsf3>
 8002e42:	4603      	mov	r3, r0
 8002e44:	461c      	mov	r4, r3
 8002e46:	4b4f      	ldr	r3, [pc, #316]	; (8002f84 <Constant_Current+0x1af4>)
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	4b41      	ldr	r3, [pc, #260]	; (8002f50 <Constant_Current+0x1ac0>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4619      	mov	r1, r3
 8002e50:	4610      	mov	r0, r2
 8002e52:	f7fd ffb3 	bl	8000dbc <__aeabi_fmul>
 8002e56:	4603      	mov	r3, r0
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4620      	mov	r0, r4
 8002e5c:	f7fd fea6 	bl	8000bac <__addsf3>
 8002e60:	4603      	mov	r3, r0
 8002e62:	461c      	mov	r4, r3
 8002e64:	4b48      	ldr	r3, [pc, #288]	; (8002f88 <Constant_Current+0x1af8>)
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	4b3c      	ldr	r3, [pc, #240]	; (8002f5c <Constant_Current+0x1acc>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	4610      	mov	r0, r2
 8002e70:	f7fd ffa4 	bl	8000dbc <__aeabi_fmul>
 8002e74:	4603      	mov	r3, r0
 8002e76:	4619      	mov	r1, r3
 8002e78:	4620      	mov	r0, r4
 8002e7a:	f7fd fe97 	bl	8000bac <__addsf3>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	461c      	mov	r4, r3
 8002e82:	4b42      	ldr	r3, [pc, #264]	; (8002f8c <Constant_Current+0x1afc>)
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	4b37      	ldr	r3, [pc, #220]	; (8002f64 <Constant_Current+0x1ad4>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	4610      	mov	r0, r2
 8002e8e:	f7fd ff95 	bl	8000dbc <__aeabi_fmul>
 8002e92:	4603      	mov	r3, r0
 8002e94:	4619      	mov	r1, r3
 8002e96:	4620      	mov	r0, r4
 8002e98:	f7fd fe88 	bl	8000bac <__addsf3>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	461c      	mov	r4, r3
 8002ea0:	4b3b      	ldr	r3, [pc, #236]	; (8002f90 <Constant_Current+0x1b00>)
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	4b31      	ldr	r3, [pc, #196]	; (8002f6c <Constant_Current+0x1adc>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	4610      	mov	r0, r2
 8002eac:	f7fd ff86 	bl	8000dbc <__aeabi_fmul>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	4620      	mov	r0, r4
 8002eb6:	f7fd fe79 	bl	8000bac <__addsf3>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	461c      	mov	r4, r3
 8002ebe:	4b35      	ldr	r3, [pc, #212]	; (8002f94 <Constant_Current+0x1b04>)
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	4b1c      	ldr	r3, [pc, #112]	; (8002f34 <Constant_Current+0x1aa4>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	4610      	mov	r0, r2
 8002eca:	f7fd ff77 	bl	8000dbc <__aeabi_fmul>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	4620      	mov	r0, r4
 8002ed4:	f7fd fe6a 	bl	8000bac <__addsf3>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	461a      	mov	r2, r3
 8002edc:	4b2e      	ldr	r3, [pc, #184]	; (8002f98 <Constant_Current+0x1b08>)
 8002ede:	601a      	str	r2, [r3, #0]

	H=r1+r2+r3+r4+r5+r6+r7+r8+r9+r10+r11+r12+r13+r14+r15+r16+ r17+ r18+ r19+ r20+ r21+ r22+ r23+ r24+r25+r26+r27+r28+r29+r30+r31+r32+r33+r34+r35+r36+r37+r38+r39+r40+r41+r42+r43+r44+r45+r46+r47+r48+r49;
 8002ee0:	4b2e      	ldr	r3, [pc, #184]	; (8002f9c <Constant_Current+0x1b0c>)
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	4b2e      	ldr	r3, [pc, #184]	; (8002fa0 <Constant_Current+0x1b10>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4619      	mov	r1, r3
 8002eea:	4610      	mov	r0, r2
 8002eec:	f7fd fe5e 	bl	8000bac <__addsf3>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	4b2b      	ldr	r3, [pc, #172]	; (8002fa4 <Constant_Current+0x1b14>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4619      	mov	r1, r3
 8002efa:	4610      	mov	r0, r2
 8002efc:	f7fd fe56 	bl	8000bac <__addsf3>
 8002f00:	4603      	mov	r3, r0
 8002f02:	461a      	mov	r2, r3
 8002f04:	4b28      	ldr	r3, [pc, #160]	; (8002fa8 <Constant_Current+0x1b18>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4619      	mov	r1, r3
 8002f0a:	4610      	mov	r0, r2
 8002f0c:	f7fd fe4e 	bl	8000bac <__addsf3>
 8002f10:	4603      	mov	r3, r0
 8002f12:	461a      	mov	r2, r3
 8002f14:	4b25      	ldr	r3, [pc, #148]	; (8002fac <Constant_Current+0x1b1c>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4619      	mov	r1, r3
 8002f1a:	4610      	mov	r0, r2
 8002f1c:	f7fd fe46 	bl	8000bac <__addsf3>
 8002f20:	4603      	mov	r3, r0
 8002f22:	461a      	mov	r2, r3
 8002f24:	4b22      	ldr	r3, [pc, #136]	; (8002fb0 <Constant_Current+0x1b20>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4610      	mov	r0, r2
 8002f2c:	e042      	b.n	8002fb4 <Constant_Current+0x1b24>
 8002f2e:	bf00      	nop
 8002f30:	20000a20 	.word	0x20000a20
 8002f34:	20000254 	.word	0x20000254
 8002f38:	20000b88 	.word	0x20000b88
 8002f3c:	20000010 	.word	0x20000010
 8002f40:	20000c88 	.word	0x20000c88
 8002f44:	20000014 	.word	0x20000014
 8002f48:	20000c74 	.word	0x20000c74
 8002f4c:	200006cc 	.word	0x200006cc
 8002f50:	20000000 	.word	0x20000000
 8002f54:	2000090c 	.word	0x2000090c
 8002f58:	200009f4 	.word	0x200009f4
 8002f5c:	20000004 	.word	0x20000004
 8002f60:	20000d78 	.word	0x20000d78
 8002f64:	20000008 	.word	0x20000008
 8002f68:	20000a88 	.word	0x20000a88
 8002f6c:	2000000c 	.word	0x2000000c
 8002f70:	200006b8 	.word	0x200006b8
 8002f74:	200006c0 	.word	0x200006c0
 8002f78:	20000da4 	.word	0x20000da4
 8002f7c:	20000d80 	.word	0x20000d80
 8002f80:	200008fc 	.word	0x200008fc
 8002f84:	20000824 	.word	0x20000824
 8002f88:	200006fc 	.word	0x200006fc
 8002f8c:	20000d70 	.word	0x20000d70
 8002f90:	20000a94 	.word	0x20000a94
 8002f94:	20000a1c 	.word	0x20000a1c
 8002f98:	20000a04 	.word	0x20000a04
 8002f9c:	20000db8 	.word	0x20000db8
 8002fa0:	20000ba4 	.word	0x20000ba4
 8002fa4:	200006c8 	.word	0x200006c8
 8002fa8:	20000804 	.word	0x20000804
 8002fac:	20000da8 	.word	0x20000da8
 8002fb0:	200007f0 	.word	0x200007f0
 8002fb4:	f7fd fdfa 	bl	8000bac <__addsf3>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	461a      	mov	r2, r3
 8002fbc:	4b90      	ldr	r3, [pc, #576]	; (8003200 <Constant_Current+0x1d70>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	4610      	mov	r0, r2
 8002fc4:	f7fd fdf2 	bl	8000bac <__addsf3>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	461a      	mov	r2, r3
 8002fcc:	4b8d      	ldr	r3, [pc, #564]	; (8003204 <Constant_Current+0x1d74>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	4610      	mov	r0, r2
 8002fd4:	f7fd fdea 	bl	8000bac <__addsf3>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	461a      	mov	r2, r3
 8002fdc:	4b8a      	ldr	r3, [pc, #552]	; (8003208 <Constant_Current+0x1d78>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	4610      	mov	r0, r2
 8002fe4:	f7fd fde2 	bl	8000bac <__addsf3>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	461a      	mov	r2, r3
 8002fec:	4b87      	ldr	r3, [pc, #540]	; (800320c <Constant_Current+0x1d7c>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	4610      	mov	r0, r2
 8002ff4:	f7fd fdda 	bl	8000bac <__addsf3>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	4b84      	ldr	r3, [pc, #528]	; (8003210 <Constant_Current+0x1d80>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4619      	mov	r1, r3
 8003002:	4610      	mov	r0, r2
 8003004:	f7fd fdd2 	bl	8000bac <__addsf3>
 8003008:	4603      	mov	r3, r0
 800300a:	461a      	mov	r2, r3
 800300c:	4b81      	ldr	r3, [pc, #516]	; (8003214 <Constant_Current+0x1d84>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4619      	mov	r1, r3
 8003012:	4610      	mov	r0, r2
 8003014:	f7fd fdca 	bl	8000bac <__addsf3>
 8003018:	4603      	mov	r3, r0
 800301a:	461a      	mov	r2, r3
 800301c:	4b7e      	ldr	r3, [pc, #504]	; (8003218 <Constant_Current+0x1d88>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4619      	mov	r1, r3
 8003022:	4610      	mov	r0, r2
 8003024:	f7fd fdc2 	bl	8000bac <__addsf3>
 8003028:	4603      	mov	r3, r0
 800302a:	461a      	mov	r2, r3
 800302c:	4b7b      	ldr	r3, [pc, #492]	; (800321c <Constant_Current+0x1d8c>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4619      	mov	r1, r3
 8003032:	4610      	mov	r0, r2
 8003034:	f7fd fdba 	bl	8000bac <__addsf3>
 8003038:	4603      	mov	r3, r0
 800303a:	461a      	mov	r2, r3
 800303c:	4b78      	ldr	r3, [pc, #480]	; (8003220 <Constant_Current+0x1d90>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4619      	mov	r1, r3
 8003042:	4610      	mov	r0, r2
 8003044:	f7fd fdb2 	bl	8000bac <__addsf3>
 8003048:	4603      	mov	r3, r0
 800304a:	461a      	mov	r2, r3
 800304c:	4b75      	ldr	r3, [pc, #468]	; (8003224 <Constant_Current+0x1d94>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4619      	mov	r1, r3
 8003052:	4610      	mov	r0, r2
 8003054:	f7fd fdaa 	bl	8000bac <__addsf3>
 8003058:	4603      	mov	r3, r0
 800305a:	461a      	mov	r2, r3
 800305c:	4b72      	ldr	r3, [pc, #456]	; (8003228 <Constant_Current+0x1d98>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4619      	mov	r1, r3
 8003062:	4610      	mov	r0, r2
 8003064:	f7fd fda2 	bl	8000bac <__addsf3>
 8003068:	4603      	mov	r3, r0
 800306a:	461a      	mov	r2, r3
 800306c:	4b6f      	ldr	r3, [pc, #444]	; (800322c <Constant_Current+0x1d9c>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4619      	mov	r1, r3
 8003072:	4610      	mov	r0, r2
 8003074:	f7fd fd9a 	bl	8000bac <__addsf3>
 8003078:	4603      	mov	r3, r0
 800307a:	461a      	mov	r2, r3
 800307c:	4b6c      	ldr	r3, [pc, #432]	; (8003230 <Constant_Current+0x1da0>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4619      	mov	r1, r3
 8003082:	4610      	mov	r0, r2
 8003084:	f7fd fd92 	bl	8000bac <__addsf3>
 8003088:	4603      	mov	r3, r0
 800308a:	461a      	mov	r2, r3
 800308c:	4b69      	ldr	r3, [pc, #420]	; (8003234 <Constant_Current+0x1da4>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4619      	mov	r1, r3
 8003092:	4610      	mov	r0, r2
 8003094:	f7fd fd8a 	bl	8000bac <__addsf3>
 8003098:	4603      	mov	r3, r0
 800309a:	461a      	mov	r2, r3
 800309c:	4b66      	ldr	r3, [pc, #408]	; (8003238 <Constant_Current+0x1da8>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4619      	mov	r1, r3
 80030a2:	4610      	mov	r0, r2
 80030a4:	f7fd fd82 	bl	8000bac <__addsf3>
 80030a8:	4603      	mov	r3, r0
 80030aa:	461a      	mov	r2, r3
 80030ac:	4b63      	ldr	r3, [pc, #396]	; (800323c <Constant_Current+0x1dac>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4619      	mov	r1, r3
 80030b2:	4610      	mov	r0, r2
 80030b4:	f7fd fd7a 	bl	8000bac <__addsf3>
 80030b8:	4603      	mov	r3, r0
 80030ba:	461a      	mov	r2, r3
 80030bc:	4b60      	ldr	r3, [pc, #384]	; (8003240 <Constant_Current+0x1db0>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4619      	mov	r1, r3
 80030c2:	4610      	mov	r0, r2
 80030c4:	f7fd fd72 	bl	8000bac <__addsf3>
 80030c8:	4603      	mov	r3, r0
 80030ca:	461a      	mov	r2, r3
 80030cc:	4b5d      	ldr	r3, [pc, #372]	; (8003244 <Constant_Current+0x1db4>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4619      	mov	r1, r3
 80030d2:	4610      	mov	r0, r2
 80030d4:	f7fd fd6a 	bl	8000bac <__addsf3>
 80030d8:	4603      	mov	r3, r0
 80030da:	461a      	mov	r2, r3
 80030dc:	4b5a      	ldr	r3, [pc, #360]	; (8003248 <Constant_Current+0x1db8>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4619      	mov	r1, r3
 80030e2:	4610      	mov	r0, r2
 80030e4:	f7fd fd62 	bl	8000bac <__addsf3>
 80030e8:	4603      	mov	r3, r0
 80030ea:	461a      	mov	r2, r3
 80030ec:	4b57      	ldr	r3, [pc, #348]	; (800324c <Constant_Current+0x1dbc>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4619      	mov	r1, r3
 80030f2:	4610      	mov	r0, r2
 80030f4:	f7fd fd5a 	bl	8000bac <__addsf3>
 80030f8:	4603      	mov	r3, r0
 80030fa:	461a      	mov	r2, r3
 80030fc:	4b54      	ldr	r3, [pc, #336]	; (8003250 <Constant_Current+0x1dc0>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4619      	mov	r1, r3
 8003102:	4610      	mov	r0, r2
 8003104:	f7fd fd52 	bl	8000bac <__addsf3>
 8003108:	4603      	mov	r3, r0
 800310a:	461a      	mov	r2, r3
 800310c:	4b51      	ldr	r3, [pc, #324]	; (8003254 <Constant_Current+0x1dc4>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4619      	mov	r1, r3
 8003112:	4610      	mov	r0, r2
 8003114:	f7fd fd4a 	bl	8000bac <__addsf3>
 8003118:	4603      	mov	r3, r0
 800311a:	461a      	mov	r2, r3
 800311c:	4b4e      	ldr	r3, [pc, #312]	; (8003258 <Constant_Current+0x1dc8>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4619      	mov	r1, r3
 8003122:	4610      	mov	r0, r2
 8003124:	f7fd fd42 	bl	8000bac <__addsf3>
 8003128:	4603      	mov	r3, r0
 800312a:	461a      	mov	r2, r3
 800312c:	4b4b      	ldr	r3, [pc, #300]	; (800325c <Constant_Current+0x1dcc>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4619      	mov	r1, r3
 8003132:	4610      	mov	r0, r2
 8003134:	f7fd fd3a 	bl	8000bac <__addsf3>
 8003138:	4603      	mov	r3, r0
 800313a:	461a      	mov	r2, r3
 800313c:	4b48      	ldr	r3, [pc, #288]	; (8003260 <Constant_Current+0x1dd0>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4619      	mov	r1, r3
 8003142:	4610      	mov	r0, r2
 8003144:	f7fd fd32 	bl	8000bac <__addsf3>
 8003148:	4603      	mov	r3, r0
 800314a:	461a      	mov	r2, r3
 800314c:	4b45      	ldr	r3, [pc, #276]	; (8003264 <Constant_Current+0x1dd4>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4619      	mov	r1, r3
 8003152:	4610      	mov	r0, r2
 8003154:	f7fd fd2a 	bl	8000bac <__addsf3>
 8003158:	4603      	mov	r3, r0
 800315a:	461a      	mov	r2, r3
 800315c:	4b42      	ldr	r3, [pc, #264]	; (8003268 <Constant_Current+0x1dd8>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4619      	mov	r1, r3
 8003162:	4610      	mov	r0, r2
 8003164:	f7fd fd22 	bl	8000bac <__addsf3>
 8003168:	4603      	mov	r3, r0
 800316a:	461a      	mov	r2, r3
 800316c:	4b3f      	ldr	r3, [pc, #252]	; (800326c <Constant_Current+0x1ddc>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4619      	mov	r1, r3
 8003172:	4610      	mov	r0, r2
 8003174:	f7fd fd1a 	bl	8000bac <__addsf3>
 8003178:	4603      	mov	r3, r0
 800317a:	461a      	mov	r2, r3
 800317c:	4b3c      	ldr	r3, [pc, #240]	; (8003270 <Constant_Current+0x1de0>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4619      	mov	r1, r3
 8003182:	4610      	mov	r0, r2
 8003184:	f7fd fd12 	bl	8000bac <__addsf3>
 8003188:	4603      	mov	r3, r0
 800318a:	461a      	mov	r2, r3
 800318c:	4b39      	ldr	r3, [pc, #228]	; (8003274 <Constant_Current+0x1de4>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4619      	mov	r1, r3
 8003192:	4610      	mov	r0, r2
 8003194:	f7fd fd0a 	bl	8000bac <__addsf3>
 8003198:	4603      	mov	r3, r0
 800319a:	461a      	mov	r2, r3
 800319c:	4b36      	ldr	r3, [pc, #216]	; (8003278 <Constant_Current+0x1de8>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4619      	mov	r1, r3
 80031a2:	4610      	mov	r0, r2
 80031a4:	f7fd fd02 	bl	8000bac <__addsf3>
 80031a8:	4603      	mov	r3, r0
 80031aa:	461a      	mov	r2, r3
 80031ac:	4b33      	ldr	r3, [pc, #204]	; (800327c <Constant_Current+0x1dec>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4619      	mov	r1, r3
 80031b2:	4610      	mov	r0, r2
 80031b4:	f7fd fcfa 	bl	8000bac <__addsf3>
 80031b8:	4603      	mov	r3, r0
 80031ba:	461a      	mov	r2, r3
 80031bc:	4b30      	ldr	r3, [pc, #192]	; (8003280 <Constant_Current+0x1df0>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4619      	mov	r1, r3
 80031c2:	4610      	mov	r0, r2
 80031c4:	f7fd fcf2 	bl	8000bac <__addsf3>
 80031c8:	4603      	mov	r3, r0
 80031ca:	461a      	mov	r2, r3
 80031cc:	4b2d      	ldr	r3, [pc, #180]	; (8003284 <Constant_Current+0x1df4>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4619      	mov	r1, r3
 80031d2:	4610      	mov	r0, r2
 80031d4:	f7fd fcea 	bl	8000bac <__addsf3>
 80031d8:	4603      	mov	r3, r0
 80031da:	461a      	mov	r2, r3
 80031dc:	4b2a      	ldr	r3, [pc, #168]	; (8003288 <Constant_Current+0x1df8>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4619      	mov	r1, r3
 80031e2:	4610      	mov	r0, r2
 80031e4:	f7fd fce2 	bl	8000bac <__addsf3>
 80031e8:	4603      	mov	r3, r0
 80031ea:	461a      	mov	r2, r3
 80031ec:	4b27      	ldr	r3, [pc, #156]	; (800328c <Constant_Current+0x1dfc>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4619      	mov	r1, r3
 80031f2:	4610      	mov	r0, r2
 80031f4:	f7fd fcda 	bl	8000bac <__addsf3>
 80031f8:	4603      	mov	r3, r0
 80031fa:	461a      	mov	r2, r3
 80031fc:	e048      	b.n	8003290 <Constant_Current+0x1e00>
 80031fe:	bf00      	nop
 8003200:	20000a90 	.word	0x20000a90
 8003204:	20000a00 	.word	0x20000a00
 8003208:	200006f8 	.word	0x200006f8
 800320c:	200009e4 	.word	0x200009e4
 8003210:	20000ba0 	.word	0x20000ba0
 8003214:	20000d88 	.word	0x20000d88
 8003218:	20000dbc 	.word	0x20000dbc
 800321c:	20000678 	.word	0x20000678
 8003220:	20000d8c 	.word	0x20000d8c
 8003224:	20000aa4 	.word	0x20000aa4
 8003228:	200007e0 	.word	0x200007e0
 800322c:	20000a30 	.word	0x20000a30
 8003230:	20000d84 	.word	0x20000d84
 8003234:	200009f8 	.word	0x200009f8
 8003238:	200007f8 	.word	0x200007f8
 800323c:	20000c8c 	.word	0x20000c8c
 8003240:	20000d9c 	.word	0x20000d9c
 8003244:	20000db0 	.word	0x20000db0
 8003248:	200006ac 	.word	0x200006ac
 800324c:	200007d0 	.word	0x200007d0
 8003250:	20000a14 	.word	0x20000a14
 8003254:	20000684 	.word	0x20000684
 8003258:	200006a4 	.word	0x200006a4
 800325c:	20000b8c 	.word	0x20000b8c
 8003260:	200007e8 	.word	0x200007e8
 8003264:	2000082c 	.word	0x2000082c
 8003268:	20000a20 	.word	0x20000a20
 800326c:	20000b88 	.word	0x20000b88
 8003270:	20000c88 	.word	0x20000c88
 8003274:	200006cc 	.word	0x200006cc
 8003278:	2000090c 	.word	0x2000090c
 800327c:	200009f4 	.word	0x200009f4
 8003280:	20000d78 	.word	0x20000d78
 8003284:	20000a88 	.word	0x20000a88
 8003288:	200006b8 	.word	0x200006b8
 800328c:	200006c0 	.word	0x200006c0
 8003290:	4b78      	ldr	r3, [pc, #480]	; (8003474 <Constant_Current+0x1fe4>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4619      	mov	r1, r3
 8003296:	4610      	mov	r0, r2
 8003298:	f7fd fc88 	bl	8000bac <__addsf3>
 800329c:	4603      	mov	r3, r0
 800329e:	461a      	mov	r2, r3
 80032a0:	4b75      	ldr	r3, [pc, #468]	; (8003478 <Constant_Current+0x1fe8>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4619      	mov	r1, r3
 80032a6:	4610      	mov	r0, r2
 80032a8:	f7fd fc80 	bl	8000bac <__addsf3>
 80032ac:	4603      	mov	r3, r0
 80032ae:	461a      	mov	r2, r3
 80032b0:	4b72      	ldr	r3, [pc, #456]	; (800347c <Constant_Current+0x1fec>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4619      	mov	r1, r3
 80032b6:	4610      	mov	r0, r2
 80032b8:	f7fd fc78 	bl	8000bac <__addsf3>
 80032bc:	4603      	mov	r3, r0
 80032be:	461a      	mov	r2, r3
 80032c0:	4b6f      	ldr	r3, [pc, #444]	; (8003480 <Constant_Current+0x1ff0>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4619      	mov	r1, r3
 80032c6:	4610      	mov	r0, r2
 80032c8:	f7fd fc70 	bl	8000bac <__addsf3>
 80032cc:	4603      	mov	r3, r0
 80032ce:	461a      	mov	r2, r3
 80032d0:	4b6c      	ldr	r3, [pc, #432]	; (8003484 <Constant_Current+0x1ff4>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4619      	mov	r1, r3
 80032d6:	4610      	mov	r0, r2
 80032d8:	f7fd fc68 	bl	8000bac <__addsf3>
 80032dc:	4603      	mov	r3, r0
 80032de:	461a      	mov	r2, r3
 80032e0:	4b69      	ldr	r3, [pc, #420]	; (8003488 <Constant_Current+0x1ff8>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4619      	mov	r1, r3
 80032e6:	4610      	mov	r0, r2
 80032e8:	f7fd fc60 	bl	8000bac <__addsf3>
 80032ec:	4603      	mov	r3, r0
 80032ee:	461a      	mov	r2, r3
 80032f0:	4b66      	ldr	r3, [pc, #408]	; (800348c <Constant_Current+0x1ffc>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4619      	mov	r1, r3
 80032f6:	4610      	mov	r0, r2
 80032f8:	f7fd fc58 	bl	8000bac <__addsf3>
 80032fc:	4603      	mov	r3, r0
 80032fe:	461a      	mov	r2, r3
 8003300:	4b63      	ldr	r3, [pc, #396]	; (8003490 <Constant_Current+0x2000>)
 8003302:	601a      	str	r2, [r3, #0]

	step=(A+B+C+D+E+F+G)/H;
 8003304:	4b63      	ldr	r3, [pc, #396]	; (8003494 <Constant_Current+0x2004>)
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	4b63      	ldr	r3, [pc, #396]	; (8003498 <Constant_Current+0x2008>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4619      	mov	r1, r3
 800330e:	4610      	mov	r0, r2
 8003310:	f7fd fc4c 	bl	8000bac <__addsf3>
 8003314:	4603      	mov	r3, r0
 8003316:	461a      	mov	r2, r3
 8003318:	4b60      	ldr	r3, [pc, #384]	; (800349c <Constant_Current+0x200c>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4619      	mov	r1, r3
 800331e:	4610      	mov	r0, r2
 8003320:	f7fd fc44 	bl	8000bac <__addsf3>
 8003324:	4603      	mov	r3, r0
 8003326:	461a      	mov	r2, r3
 8003328:	4b5d      	ldr	r3, [pc, #372]	; (80034a0 <Constant_Current+0x2010>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4619      	mov	r1, r3
 800332e:	4610      	mov	r0, r2
 8003330:	f7fd fc3c 	bl	8000bac <__addsf3>
 8003334:	4603      	mov	r3, r0
 8003336:	461a      	mov	r2, r3
 8003338:	4b5a      	ldr	r3, [pc, #360]	; (80034a4 <Constant_Current+0x2014>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4619      	mov	r1, r3
 800333e:	4610      	mov	r0, r2
 8003340:	f7fd fc34 	bl	8000bac <__addsf3>
 8003344:	4603      	mov	r3, r0
 8003346:	461a      	mov	r2, r3
 8003348:	4b57      	ldr	r3, [pc, #348]	; (80034a8 <Constant_Current+0x2018>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4619      	mov	r1, r3
 800334e:	4610      	mov	r0, r2
 8003350:	f7fd fc2c 	bl	8000bac <__addsf3>
 8003354:	4603      	mov	r3, r0
 8003356:	461a      	mov	r2, r3
 8003358:	4b54      	ldr	r3, [pc, #336]	; (80034ac <Constant_Current+0x201c>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4619      	mov	r1, r3
 800335e:	4610      	mov	r0, r2
 8003360:	f7fd fc24 	bl	8000bac <__addsf3>
 8003364:	4603      	mov	r3, r0
 8003366:	461a      	mov	r2, r3
 8003368:	4b49      	ldr	r3, [pc, #292]	; (8003490 <Constant_Current+0x2000>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4619      	mov	r1, r3
 800336e:	4610      	mov	r0, r2
 8003370:	f7fd fdd8 	bl	8000f24 <__aeabi_fdiv>
 8003374:	4603      	mov	r3, r0
 8003376:	461a      	mov	r2, r3
 8003378:	4b4d      	ldr	r3, [pc, #308]	; (80034b0 <Constant_Current+0x2020>)
 800337a:	601a      	str	r2, [r3, #0]

	dc=dc+step;
 800337c:	4b4d      	ldr	r3, [pc, #308]	; (80034b4 <Constant_Current+0x2024>)
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	4b4b      	ldr	r3, [pc, #300]	; (80034b0 <Constant_Current+0x2020>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4619      	mov	r1, r3
 8003386:	4610      	mov	r0, r2
 8003388:	f7fd fc10 	bl	8000bac <__addsf3>
 800338c:	4603      	mov	r3, r0
 800338e:	461a      	mov	r2, r3
 8003390:	4b48      	ldr	r3, [pc, #288]	; (80034b4 <Constant_Current+0x2024>)
 8003392:	601a      	str	r2, [r3, #0]

	if(dc>=90)
 8003394:	4b47      	ldr	r3, [pc, #284]	; (80034b4 <Constant_Current+0x2024>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4947      	ldr	r1, [pc, #284]	; (80034b8 <Constant_Current+0x2028>)
 800339a:	4618      	mov	r0, r3
 800339c:	f7fd fec0 	bl	8001120 <__aeabi_fcmpge>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d002      	beq.n	80033ac <Constant_Current+0x1f1c>
		dc=90;
 80033a6:	4b43      	ldr	r3, [pc, #268]	; (80034b4 <Constant_Current+0x2024>)
 80033a8:	4a43      	ldr	r2, [pc, #268]	; (80034b8 <Constant_Current+0x2028>)
 80033aa:	601a      	str	r2, [r3, #0]
	if(dc<=0)
 80033ac:	4b41      	ldr	r3, [pc, #260]	; (80034b4 <Constant_Current+0x2024>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f04f 0100 	mov.w	r1, #0
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7fd fea9 	bl	800110c <__aeabi_fcmple>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d003      	beq.n	80033c8 <Constant_Current+0x1f38>
		dc=0;
 80033c0:	4b3c      	ldr	r3, [pc, #240]	; (80034b4 <Constant_Current+0x2024>)
 80033c2:	f04f 0200 	mov.w	r2, #0
 80033c6:	601a      	str	r2, [r3, #0]

	duty = dc/100;
 80033c8:	4b3a      	ldr	r3, [pc, #232]	; (80034b4 <Constant_Current+0x2024>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	493b      	ldr	r1, [pc, #236]	; (80034bc <Constant_Current+0x202c>)
 80033ce:	4618      	mov	r0, r3
 80033d0:	f7fd fda8 	bl	8000f24 <__aeabi_fdiv>
 80033d4:	4603      	mov	r3, r0
 80033d6:	461a      	mov	r2, r3
 80033d8:	4b39      	ldr	r3, [pc, #228]	; (80034c0 <Constant_Current+0x2030>)
 80033da:	601a      	str	r2, [r3, #0]

	if(	flag_trip_overvoltage == 1		||
 80033dc:	4b39      	ldr	r3, [pc, #228]	; (80034c4 <Constant_Current+0x2034>)
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d02b      	beq.n	800343c <Constant_Current+0x1fac>
		flag_trip_overtemperature == 1	||
 80033e4:	4b38      	ldr	r3, [pc, #224]	; (80034c8 <Constant_Current+0x2038>)
 80033e6:	781b      	ldrb	r3, [r3, #0]
	if(	flag_trip_overvoltage == 1		||
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d027      	beq.n	800343c <Constant_Current+0x1fac>
		flag_trip_undertemperature == 1	||
 80033ec:	4b37      	ldr	r3, [pc, #220]	; (80034cc <Constant_Current+0x203c>)
 80033ee:	781b      	ldrb	r3, [r3, #0]
		flag_trip_overtemperature == 1	||
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d023      	beq.n	800343c <Constant_Current+0x1fac>
		flag_trip_overcurrentcharge == 1||
 80033f4:	4b36      	ldr	r3, [pc, #216]	; (80034d0 <Constant_Current+0x2040>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
		flag_trip_undertemperature == 1	||
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d01f      	beq.n	800343c <Constant_Current+0x1fac>
		flag_trip_SOCOverCharge == 1	||
 80033fc:	4b35      	ldr	r3, [pc, #212]	; (80034d4 <Constant_Current+0x2044>)
 80033fe:	781b      	ldrb	r3, [r3, #0]
		flag_trip_overcurrentcharge == 1||
 8003400:	2b01      	cmp	r3, #1
 8003402:	d01b      	beq.n	800343c <Constant_Current+0x1fac>
		flag_trip_shortcircuit == 1		||
 8003404:	4b34      	ldr	r3, [pc, #208]	; (80034d8 <Constant_Current+0x2048>)
 8003406:	781b      	ldrb	r3, [r3, #0]
		flag_trip_SOCOverCharge == 1	||
 8003408:	2b01      	cmp	r3, #1
 800340a:	d017      	beq.n	800343c <Constant_Current+0x1fac>
		flag_trip_systemfailure == 1	||
 800340c:	4b33      	ldr	r3, [pc, #204]	; (80034dc <Constant_Current+0x204c>)
 800340e:	781b      	ldrb	r3, [r3, #0]
		flag_trip_shortcircuit == 1		||
 8003410:	2b01      	cmp	r3, #1
 8003412:	d013      	beq.n	800343c <Constant_Current+0x1fac>
		Flag_ChargerShortCircuit == 1	||
 8003414:	4b32      	ldr	r3, [pc, #200]	; (80034e0 <Constant_Current+0x2050>)
 8003416:	781b      	ldrb	r3, [r3, #0]
		flag_trip_systemfailure == 1	||
 8003418:	2b01      	cmp	r3, #1
 800341a:	d00f      	beq.n	800343c <Constant_Current+0x1fac>
		Flag_ChargerOverCurrent == 1	||
 800341c:	4b31      	ldr	r3, [pc, #196]	; (80034e4 <Constant_Current+0x2054>)
 800341e:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerShortCircuit == 1	||
 8003420:	2b01      	cmp	r3, #1
 8003422:	d00b      	beq.n	800343c <Constant_Current+0x1fac>
		Flag_ChargerOverTemperature == 1||
 8003424:	4b30      	ldr	r3, [pc, #192]	; (80034e8 <Constant_Current+0x2058>)
 8003426:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverCurrent == 1	||
 8003428:	2b01      	cmp	r3, #1
 800342a:	d007      	beq.n	800343c <Constant_Current+0x1fac>
		Flag_ChargerOverVoltage == 1	||
 800342c:	4b2f      	ldr	r3, [pc, #188]	; (80034ec <Constant_Current+0x205c>)
 800342e:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverTemperature == 1||
 8003430:	2b01      	cmp	r3, #1
 8003432:	d003      	beq.n	800343c <Constant_Current+0x1fac>
		Flag_ChargerLostCommunication==1)
 8003434:	4b2e      	ldr	r3, [pc, #184]	; (80034f0 <Constant_Current+0x2060>)
 8003436:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverVoltage == 1	||
 8003438:	2b01      	cmp	r3, #1
 800343a:	d106      	bne.n	800344a <Constant_Current+0x1fba>
		{
			duty=0;
 800343c:	4b20      	ldr	r3, [pc, #128]	; (80034c0 <Constant_Current+0x2030>)
 800343e:	f04f 0200 	mov.w	r2, #0
 8003442:	601a      	str	r2, [r3, #0]
			Charger_Mode = 2;
 8003444:	4b2b      	ldr	r3, [pc, #172]	; (80034f4 <Constant_Current+0x2064>)
 8003446:	2202      	movs	r2, #2
 8003448:	701a      	strb	r2, [r3, #0]
		}

	TIM1->CCR1=duty*TIM1->ARR;
 800344a:	4b2b      	ldr	r3, [pc, #172]	; (80034f8 <Constant_Current+0x2068>)
 800344c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344e:	4618      	mov	r0, r3
 8003450:	f7fd fc5c 	bl	8000d0c <__aeabi_ui2f>
 8003454:	4602      	mov	r2, r0
 8003456:	4b1a      	ldr	r3, [pc, #104]	; (80034c0 <Constant_Current+0x2030>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4619      	mov	r1, r3
 800345c:	4610      	mov	r0, r2
 800345e:	f7fd fcad 	bl	8000dbc <__aeabi_fmul>
 8003462:	4603      	mov	r3, r0
 8003464:	4c24      	ldr	r4, [pc, #144]	; (80034f8 <Constant_Current+0x2068>)
 8003466:	4618      	mov	r0, r3
 8003468:	f7fd fe6e 	bl	8001148 <__aeabi_f2uiz>
 800346c:	4603      	mov	r3, r0
 800346e:	6363      	str	r3, [r4, #52]	; 0x34

}
 8003470:	bf00      	nop
 8003472:	bd98      	pop	{r3, r4, r7, pc}
 8003474:	20000d80 	.word	0x20000d80
 8003478:	200008fc 	.word	0x200008fc
 800347c:	20000824 	.word	0x20000824
 8003480:	200006fc 	.word	0x200006fc
 8003484:	20000d70 	.word	0x20000d70
 8003488:	20000a94 	.word	0x20000a94
 800348c:	20000a1c 	.word	0x20000a1c
 8003490:	20000a84 	.word	0x20000a84
 8003494:	200006f0 	.word	0x200006f0
 8003498:	200008f8 	.word	0x200008f8
 800349c:	20000914 	.word	0x20000914
 80034a0:	20000674 	.word	0x20000674
 80034a4:	20000c74 	.word	0x20000c74
 80034a8:	20000da4 	.word	0x20000da4
 80034ac:	20000a04 	.word	0x20000a04
 80034b0:	20000c70 	.word	0x20000c70
 80034b4:	200006b4 	.word	0x200006b4
 80034b8:	42b40000 	.word	0x42b40000
 80034bc:	42c80000 	.word	0x42c80000
 80034c0:	20000d5c 	.word	0x20000d5c
 80034c4:	20000d90 	.word	0x20000d90
 80034c8:	200007cc 	.word	0x200007cc
 80034cc:	20000908 	.word	0x20000908
 80034d0:	20000a98 	.word	0x20000a98
 80034d4:	20000693 	.word	0x20000693
 80034d8:	200006a8 	.word	0x200006a8
 80034dc:	200006c4 	.word	0x200006c4
 80034e0:	20000808 	.word	0x20000808
 80034e4:	200007ec 	.word	0x200007ec
 80034e8:	200006e1 	.word	0x200006e1
 80034ec:	2000080c 	.word	0x2000080c
 80034f0:	20000a08 	.word	0x20000a08
 80034f4:	20000700 	.word	0x20000700
 80034f8:	40010000 	.word	0x40010000

080034fc <Constant_Voltage>:
float oNH=-0.05, oNB=-0.025, oNM=-0.01, oNS=-0.0075, oZ=0, oPS=0.0075, oPM=0.01, oPB=0.025, oPH=0.05;
float SetPoint_CV = 25;
extern float Voltage_Charger;

void Constant_Voltage(void)
{
 80034fc:	b598      	push	{r3, r4, r7, lr}
 80034fe:	af00      	add	r7, sp, #0

	sp=SetPoint_CV;
 8003500:	4b71      	ldr	r3, [pc, #452]	; (80036c8 <Constant_Voltage+0x1cc>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a71      	ldr	r2, [pc, #452]	; (80036cc <Constant_Voltage+0x1d0>)
 8003506:	6013      	str	r3, [r2, #0]
	pv=Voltage_Charger;
 8003508:	4b71      	ldr	r3, [pc, #452]	; (80036d0 <Constant_Voltage+0x1d4>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a71      	ldr	r2, [pc, #452]	; (80036d4 <Constant_Voltage+0x1d8>)
 800350e:	6013      	str	r3, [r2, #0]
	e=sp-pv;
 8003510:	4b6e      	ldr	r3, [pc, #440]	; (80036cc <Constant_Voltage+0x1d0>)
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	4b6f      	ldr	r3, [pc, #444]	; (80036d4 <Constant_Voltage+0x1d8>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4619      	mov	r1, r3
 800351a:	4610      	mov	r0, r2
 800351c:	f7fd fb44 	bl	8000ba8 <__aeabi_fsub>
 8003520:	4603      	mov	r3, r0
 8003522:	461a      	mov	r2, r3
 8003524:	4b6c      	ldr	r3, [pc, #432]	; (80036d8 <Constant_Voltage+0x1dc>)
 8003526:	601a      	str	r2, [r3, #0]
	d=e-esblm;
 8003528:	4b6b      	ldr	r3, [pc, #428]	; (80036d8 <Constant_Voltage+0x1dc>)
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	4b6b      	ldr	r3, [pc, #428]	; (80036dc <Constant_Voltage+0x1e0>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4619      	mov	r1, r3
 8003532:	4610      	mov	r0, r2
 8003534:	f7fd fb38 	bl	8000ba8 <__aeabi_fsub>
 8003538:	4603      	mov	r3, r0
 800353a:	461a      	mov	r2, r3
 800353c:	4b68      	ldr	r3, [pc, #416]	; (80036e0 <Constant_Voltage+0x1e4>)
 800353e:	601a      	str	r2, [r3, #0]
	esblm=e;
 8003540:	4b65      	ldr	r3, [pc, #404]	; (80036d8 <Constant_Voltage+0x1dc>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a65      	ldr	r2, [pc, #404]	; (80036dc <Constant_Voltage+0x1e0>)
 8003546:	6013      	str	r3, [r2, #0]

	///////////////////////////fuzzifikasi error//////////////////////////////

	if(e<=-75)
 8003548:	4b63      	ldr	r3, [pc, #396]	; (80036d8 <Constant_Voltage+0x1dc>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4965      	ldr	r1, [pc, #404]	; (80036e4 <Constant_Voltage+0x1e8>)
 800354e:	4618      	mov	r0, r3
 8003550:	f7fd fddc 	bl	800110c <__aeabi_fcmple>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d01b      	beq.n	8003592 <Constant_Voltage+0x96>
	{ eNB=1;  eNM=eNS=eZ=ePS=ePM=ePB=0;}
 800355a:	4b63      	ldr	r3, [pc, #396]	; (80036e8 <Constant_Voltage+0x1ec>)
 800355c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003560:	601a      	str	r2, [r3, #0]
 8003562:	4b62      	ldr	r3, [pc, #392]	; (80036ec <Constant_Voltage+0x1f0>)
 8003564:	f04f 0200 	mov.w	r2, #0
 8003568:	601a      	str	r2, [r3, #0]
 800356a:	4b60      	ldr	r3, [pc, #384]	; (80036ec <Constant_Voltage+0x1f0>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a60      	ldr	r2, [pc, #384]	; (80036f0 <Constant_Voltage+0x1f4>)
 8003570:	6013      	str	r3, [r2, #0]
 8003572:	4b5f      	ldr	r3, [pc, #380]	; (80036f0 <Constant_Voltage+0x1f4>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a5f      	ldr	r2, [pc, #380]	; (80036f4 <Constant_Voltage+0x1f8>)
 8003578:	6013      	str	r3, [r2, #0]
 800357a:	4b5e      	ldr	r3, [pc, #376]	; (80036f4 <Constant_Voltage+0x1f8>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a5e      	ldr	r2, [pc, #376]	; (80036f8 <Constant_Voltage+0x1fc>)
 8003580:	6013      	str	r3, [r2, #0]
 8003582:	4b5d      	ldr	r3, [pc, #372]	; (80036f8 <Constant_Voltage+0x1fc>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a5d      	ldr	r2, [pc, #372]	; (80036fc <Constant_Voltage+0x200>)
 8003588:	6013      	str	r3, [r2, #0]
 800358a:	4b5c      	ldr	r3, [pc, #368]	; (80036fc <Constant_Voltage+0x200>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a5c      	ldr	r2, [pc, #368]	; (8003700 <Constant_Voltage+0x204>)
 8003590:	6013      	str	r3, [r2, #0]

	if(e>=-75&&e<=-50)
 8003592:	4b51      	ldr	r3, [pc, #324]	; (80036d8 <Constant_Voltage+0x1dc>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4953      	ldr	r1, [pc, #332]	; (80036e4 <Constant_Voltage+0x1e8>)
 8003598:	4618      	mov	r0, r3
 800359a:	f7fd fdc1 	bl	8001120 <__aeabi_fcmpge>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d043      	beq.n	800362c <Constant_Voltage+0x130>
 80035a4:	4b4c      	ldr	r3, [pc, #304]	; (80036d8 <Constant_Voltage+0x1dc>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4956      	ldr	r1, [pc, #344]	; (8003704 <Constant_Voltage+0x208>)
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7fd fdae 	bl	800110c <__aeabi_fcmple>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d03a      	beq.n	800362c <Constant_Voltage+0x130>
	{ eNB=(-(e+75)/25)+1;
 80035b6:	4b48      	ldr	r3, [pc, #288]	; (80036d8 <Constant_Voltage+0x1dc>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4953      	ldr	r1, [pc, #332]	; (8003708 <Constant_Voltage+0x20c>)
 80035bc:	4618      	mov	r0, r3
 80035be:	f7fd faf5 	bl	8000bac <__addsf3>
 80035c2:	4603      	mov	r3, r0
 80035c4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80035c8:	4950      	ldr	r1, [pc, #320]	; (800370c <Constant_Voltage+0x210>)
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7fd fcaa 	bl	8000f24 <__aeabi_fdiv>
 80035d0:	4603      	mov	r3, r0
 80035d2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7fd fae8 	bl	8000bac <__addsf3>
 80035dc:	4603      	mov	r3, r0
 80035de:	461a      	mov	r2, r3
 80035e0:	4b41      	ldr	r3, [pc, #260]	; (80036e8 <Constant_Voltage+0x1ec>)
 80035e2:	601a      	str	r2, [r3, #0]
	   eNM=(e+75)/25;
 80035e4:	4b3c      	ldr	r3, [pc, #240]	; (80036d8 <Constant_Voltage+0x1dc>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4947      	ldr	r1, [pc, #284]	; (8003708 <Constant_Voltage+0x20c>)
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7fd fade 	bl	8000bac <__addsf3>
 80035f0:	4603      	mov	r3, r0
 80035f2:	4946      	ldr	r1, [pc, #280]	; (800370c <Constant_Voltage+0x210>)
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7fd fc95 	bl	8000f24 <__aeabi_fdiv>
 80035fa:	4603      	mov	r3, r0
 80035fc:	461a      	mov	r2, r3
 80035fe:	4b40      	ldr	r3, [pc, #256]	; (8003700 <Constant_Voltage+0x204>)
 8003600:	601a      	str	r2, [r3, #0]
	   eNS=eZ=ePS=ePM=ePB=0;
 8003602:	4b3a      	ldr	r3, [pc, #232]	; (80036ec <Constant_Voltage+0x1f0>)
 8003604:	f04f 0200 	mov.w	r2, #0
 8003608:	601a      	str	r2, [r3, #0]
 800360a:	4b38      	ldr	r3, [pc, #224]	; (80036ec <Constant_Voltage+0x1f0>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a38      	ldr	r2, [pc, #224]	; (80036f0 <Constant_Voltage+0x1f4>)
 8003610:	6013      	str	r3, [r2, #0]
 8003612:	4b37      	ldr	r3, [pc, #220]	; (80036f0 <Constant_Voltage+0x1f4>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a37      	ldr	r2, [pc, #220]	; (80036f4 <Constant_Voltage+0x1f8>)
 8003618:	6013      	str	r3, [r2, #0]
 800361a:	4b36      	ldr	r3, [pc, #216]	; (80036f4 <Constant_Voltage+0x1f8>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a36      	ldr	r2, [pc, #216]	; (80036f8 <Constant_Voltage+0x1fc>)
 8003620:	6013      	str	r3, [r2, #0]
 8003622:	4b35      	ldr	r3, [pc, #212]	; (80036f8 <Constant_Voltage+0x1fc>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a35      	ldr	r2, [pc, #212]	; (80036fc <Constant_Voltage+0x200>)
 8003628:	6013      	str	r3, [r2, #0]
 800362a:	e1de      	b.n	80039ea <Constant_Voltage+0x4ee>
	}

	else if(e>=-50&&e<=-25)
 800362c:	4b2a      	ldr	r3, [pc, #168]	; (80036d8 <Constant_Voltage+0x1dc>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4934      	ldr	r1, [pc, #208]	; (8003704 <Constant_Voltage+0x208>)
 8003632:	4618      	mov	r0, r3
 8003634:	f7fd fd74 	bl	8001120 <__aeabi_fcmpge>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d06c      	beq.n	8003718 <Constant_Voltage+0x21c>
 800363e:	4b26      	ldr	r3, [pc, #152]	; (80036d8 <Constant_Voltage+0x1dc>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4933      	ldr	r1, [pc, #204]	; (8003710 <Constant_Voltage+0x214>)
 8003644:	4618      	mov	r0, r3
 8003646:	f7fd fd61 	bl	800110c <__aeabi_fcmple>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	d063      	beq.n	8003718 <Constant_Voltage+0x21c>
	{ eNM=(-(e+50)/25)+1;
 8003650:	4b21      	ldr	r3, [pc, #132]	; (80036d8 <Constant_Voltage+0x1dc>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	492f      	ldr	r1, [pc, #188]	; (8003714 <Constant_Voltage+0x218>)
 8003656:	4618      	mov	r0, r3
 8003658:	f7fd faa8 	bl	8000bac <__addsf3>
 800365c:	4603      	mov	r3, r0
 800365e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003662:	492a      	ldr	r1, [pc, #168]	; (800370c <Constant_Voltage+0x210>)
 8003664:	4618      	mov	r0, r3
 8003666:	f7fd fc5d 	bl	8000f24 <__aeabi_fdiv>
 800366a:	4603      	mov	r3, r0
 800366c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003670:	4618      	mov	r0, r3
 8003672:	f7fd fa9b 	bl	8000bac <__addsf3>
 8003676:	4603      	mov	r3, r0
 8003678:	461a      	mov	r2, r3
 800367a:	4b21      	ldr	r3, [pc, #132]	; (8003700 <Constant_Voltage+0x204>)
 800367c:	601a      	str	r2, [r3, #0]
	   eNS=(e+50)/25;
 800367e:	4b16      	ldr	r3, [pc, #88]	; (80036d8 <Constant_Voltage+0x1dc>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4924      	ldr	r1, [pc, #144]	; (8003714 <Constant_Voltage+0x218>)
 8003684:	4618      	mov	r0, r3
 8003686:	f7fd fa91 	bl	8000bac <__addsf3>
 800368a:	4603      	mov	r3, r0
 800368c:	491f      	ldr	r1, [pc, #124]	; (800370c <Constant_Voltage+0x210>)
 800368e:	4618      	mov	r0, r3
 8003690:	f7fd fc48 	bl	8000f24 <__aeabi_fdiv>
 8003694:	4603      	mov	r3, r0
 8003696:	461a      	mov	r2, r3
 8003698:	4b18      	ldr	r3, [pc, #96]	; (80036fc <Constant_Voltage+0x200>)
 800369a:	601a      	str	r2, [r3, #0]
	   eNB=eZ=ePS=ePM=ePB=0;
 800369c:	4b13      	ldr	r3, [pc, #76]	; (80036ec <Constant_Voltage+0x1f0>)
 800369e:	f04f 0200 	mov.w	r2, #0
 80036a2:	601a      	str	r2, [r3, #0]
 80036a4:	4b11      	ldr	r3, [pc, #68]	; (80036ec <Constant_Voltage+0x1f0>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a11      	ldr	r2, [pc, #68]	; (80036f0 <Constant_Voltage+0x1f4>)
 80036aa:	6013      	str	r3, [r2, #0]
 80036ac:	4b10      	ldr	r3, [pc, #64]	; (80036f0 <Constant_Voltage+0x1f4>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a10      	ldr	r2, [pc, #64]	; (80036f4 <Constant_Voltage+0x1f8>)
 80036b2:	6013      	str	r3, [r2, #0]
 80036b4:	4b0f      	ldr	r3, [pc, #60]	; (80036f4 <Constant_Voltage+0x1f8>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a0f      	ldr	r2, [pc, #60]	; (80036f8 <Constant_Voltage+0x1fc>)
 80036ba:	6013      	str	r3, [r2, #0]
 80036bc:	4b0e      	ldr	r3, [pc, #56]	; (80036f8 <Constant_Voltage+0x1fc>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a09      	ldr	r2, [pc, #36]	; (80036e8 <Constant_Voltage+0x1ec>)
 80036c2:	6013      	str	r3, [r2, #0]
 80036c4:	e191      	b.n	80039ea <Constant_Voltage+0x4ee>
 80036c6:	bf00      	nop
 80036c8:	20000044 	.word	0x20000044
 80036cc:	20000b9c 	.word	0x20000b9c
 80036d0:	20000b90 	.word	0x20000b90
 80036d4:	20000c84 	.word	0x20000c84
 80036d8:	20000d60 	.word	0x20000d60
 80036dc:	20000d64 	.word	0x20000d64
 80036e0:	20000aa0 	.word	0x20000aa0
 80036e4:	c2960000 	.word	0xc2960000
 80036e8:	20000d68 	.word	0x20000d68
 80036ec:	200009f0 	.word	0x200009f0
 80036f0:	20000aa8 	.word	0x20000aa8
 80036f4:	20000a2c 	.word	0x20000a2c
 80036f8:	20000db4 	.word	0x20000db4
 80036fc:	200006b0 	.word	0x200006b0
 8003700:	20000da0 	.word	0x20000da0
 8003704:	c2480000 	.word	0xc2480000
 8003708:	42960000 	.word	0x42960000
 800370c:	41c80000 	.word	0x41c80000
 8003710:	c1c80000 	.word	0xc1c80000
 8003714:	42480000 	.word	0x42480000
	}

	else if(e>=-25&&e<=0)
 8003718:	4b95      	ldr	r3, [pc, #596]	; (8003970 <Constant_Voltage+0x474>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4995      	ldr	r1, [pc, #596]	; (8003974 <Constant_Voltage+0x478>)
 800371e:	4618      	mov	r0, r3
 8003720:	f7fd fcfe 	bl	8001120 <__aeabi_fcmpge>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d045      	beq.n	80037b6 <Constant_Voltage+0x2ba>
 800372a:	4b91      	ldr	r3, [pc, #580]	; (8003970 <Constant_Voltage+0x474>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f04f 0100 	mov.w	r1, #0
 8003732:	4618      	mov	r0, r3
 8003734:	f7fd fcea 	bl	800110c <__aeabi_fcmple>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d03b      	beq.n	80037b6 <Constant_Voltage+0x2ba>
	{ eNS=(-(e+25)/25)+1;
 800373e:	4b8c      	ldr	r3, [pc, #560]	; (8003970 <Constant_Voltage+0x474>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	498d      	ldr	r1, [pc, #564]	; (8003978 <Constant_Voltage+0x47c>)
 8003744:	4618      	mov	r0, r3
 8003746:	f7fd fa31 	bl	8000bac <__addsf3>
 800374a:	4603      	mov	r3, r0
 800374c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003750:	4989      	ldr	r1, [pc, #548]	; (8003978 <Constant_Voltage+0x47c>)
 8003752:	4618      	mov	r0, r3
 8003754:	f7fd fbe6 	bl	8000f24 <__aeabi_fdiv>
 8003758:	4603      	mov	r3, r0
 800375a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800375e:	4618      	mov	r0, r3
 8003760:	f7fd fa24 	bl	8000bac <__addsf3>
 8003764:	4603      	mov	r3, r0
 8003766:	461a      	mov	r2, r3
 8003768:	4b84      	ldr	r3, [pc, #528]	; (800397c <Constant_Voltage+0x480>)
 800376a:	601a      	str	r2, [r3, #0]
	   eZ=(e/25)+1;
 800376c:	4b80      	ldr	r3, [pc, #512]	; (8003970 <Constant_Voltage+0x474>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4981      	ldr	r1, [pc, #516]	; (8003978 <Constant_Voltage+0x47c>)
 8003772:	4618      	mov	r0, r3
 8003774:	f7fd fbd6 	bl	8000f24 <__aeabi_fdiv>
 8003778:	4603      	mov	r3, r0
 800377a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800377e:	4618      	mov	r0, r3
 8003780:	f7fd fa14 	bl	8000bac <__addsf3>
 8003784:	4603      	mov	r3, r0
 8003786:	461a      	mov	r2, r3
 8003788:	4b7d      	ldr	r3, [pc, #500]	; (8003980 <Constant_Voltage+0x484>)
 800378a:	601a      	str	r2, [r3, #0]
	   eNB=eNM=ePS=ePM=ePB=0;
 800378c:	4b7d      	ldr	r3, [pc, #500]	; (8003984 <Constant_Voltage+0x488>)
 800378e:	f04f 0200 	mov.w	r2, #0
 8003792:	601a      	str	r2, [r3, #0]
 8003794:	4b7b      	ldr	r3, [pc, #492]	; (8003984 <Constant_Voltage+0x488>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a7b      	ldr	r2, [pc, #492]	; (8003988 <Constant_Voltage+0x48c>)
 800379a:	6013      	str	r3, [r2, #0]
 800379c:	4b7a      	ldr	r3, [pc, #488]	; (8003988 <Constant_Voltage+0x48c>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a7a      	ldr	r2, [pc, #488]	; (800398c <Constant_Voltage+0x490>)
 80037a2:	6013      	str	r3, [r2, #0]
 80037a4:	4b79      	ldr	r3, [pc, #484]	; (800398c <Constant_Voltage+0x490>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a79      	ldr	r2, [pc, #484]	; (8003990 <Constant_Voltage+0x494>)
 80037aa:	6013      	str	r3, [r2, #0]
 80037ac:	4b78      	ldr	r3, [pc, #480]	; (8003990 <Constant_Voltage+0x494>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a78      	ldr	r2, [pc, #480]	; (8003994 <Constant_Voltage+0x498>)
 80037b2:	6013      	str	r3, [r2, #0]
 80037b4:	e119      	b.n	80039ea <Constant_Voltage+0x4ee>
	}

	else if(e>=0&&e<=25)
 80037b6:	4b6e      	ldr	r3, [pc, #440]	; (8003970 <Constant_Voltage+0x474>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f04f 0100 	mov.w	r1, #0
 80037be:	4618      	mov	r0, r3
 80037c0:	f7fd fcae 	bl	8001120 <__aeabi_fcmpge>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d037      	beq.n	800383a <Constant_Voltage+0x33e>
 80037ca:	4b69      	ldr	r3, [pc, #420]	; (8003970 <Constant_Voltage+0x474>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	496a      	ldr	r1, [pc, #424]	; (8003978 <Constant_Voltage+0x47c>)
 80037d0:	4618      	mov	r0, r3
 80037d2:	f7fd fc9b 	bl	800110c <__aeabi_fcmple>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d02e      	beq.n	800383a <Constant_Voltage+0x33e>
	{ eZ=-(e/25)+1;
 80037dc:	4b64      	ldr	r3, [pc, #400]	; (8003970 <Constant_Voltage+0x474>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4965      	ldr	r1, [pc, #404]	; (8003978 <Constant_Voltage+0x47c>)
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7fd fb9e 	bl	8000f24 <__aeabi_fdiv>
 80037e8:	4603      	mov	r3, r0
 80037ea:	4619      	mov	r1, r3
 80037ec:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80037f0:	f7fd f9da 	bl	8000ba8 <__aeabi_fsub>
 80037f4:	4603      	mov	r3, r0
 80037f6:	461a      	mov	r2, r3
 80037f8:	4b61      	ldr	r3, [pc, #388]	; (8003980 <Constant_Voltage+0x484>)
 80037fa:	601a      	str	r2, [r3, #0]
	   ePS=e/25;
 80037fc:	4b5c      	ldr	r3, [pc, #368]	; (8003970 <Constant_Voltage+0x474>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	495d      	ldr	r1, [pc, #372]	; (8003978 <Constant_Voltage+0x47c>)
 8003802:	4618      	mov	r0, r3
 8003804:	f7fd fb8e 	bl	8000f24 <__aeabi_fdiv>
 8003808:	4603      	mov	r3, r0
 800380a:	461a      	mov	r2, r3
 800380c:	4b5f      	ldr	r3, [pc, #380]	; (800398c <Constant_Voltage+0x490>)
 800380e:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=ePM=ePB=0;
 8003810:	4b5c      	ldr	r3, [pc, #368]	; (8003984 <Constant_Voltage+0x488>)
 8003812:	f04f 0200 	mov.w	r2, #0
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	4b5a      	ldr	r3, [pc, #360]	; (8003984 <Constant_Voltage+0x488>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a5a      	ldr	r2, [pc, #360]	; (8003988 <Constant_Voltage+0x48c>)
 800381e:	6013      	str	r3, [r2, #0]
 8003820:	4b59      	ldr	r3, [pc, #356]	; (8003988 <Constant_Voltage+0x48c>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a55      	ldr	r2, [pc, #340]	; (800397c <Constant_Voltage+0x480>)
 8003826:	6013      	str	r3, [r2, #0]
 8003828:	4b54      	ldr	r3, [pc, #336]	; (800397c <Constant_Voltage+0x480>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a58      	ldr	r2, [pc, #352]	; (8003990 <Constant_Voltage+0x494>)
 800382e:	6013      	str	r3, [r2, #0]
 8003830:	4b57      	ldr	r3, [pc, #348]	; (8003990 <Constant_Voltage+0x494>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a57      	ldr	r2, [pc, #348]	; (8003994 <Constant_Voltage+0x498>)
 8003836:	6013      	str	r3, [r2, #0]
 8003838:	e0d7      	b.n	80039ea <Constant_Voltage+0x4ee>
	}

	else if(e>=25&&e<=50)
 800383a:	4b4d      	ldr	r3, [pc, #308]	; (8003970 <Constant_Voltage+0x474>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	494e      	ldr	r1, [pc, #312]	; (8003978 <Constant_Voltage+0x47c>)
 8003840:	4618      	mov	r0, r3
 8003842:	f7fd fc6d 	bl	8001120 <__aeabi_fcmpge>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d043      	beq.n	80038d4 <Constant_Voltage+0x3d8>
 800384c:	4b48      	ldr	r3, [pc, #288]	; (8003970 <Constant_Voltage+0x474>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4951      	ldr	r1, [pc, #324]	; (8003998 <Constant_Voltage+0x49c>)
 8003852:	4618      	mov	r0, r3
 8003854:	f7fd fc5a 	bl	800110c <__aeabi_fcmple>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d03a      	beq.n	80038d4 <Constant_Voltage+0x3d8>
	{ ePS=(-(e-25)/25)+1;
 800385e:	4b44      	ldr	r3, [pc, #272]	; (8003970 <Constant_Voltage+0x474>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4945      	ldr	r1, [pc, #276]	; (8003978 <Constant_Voltage+0x47c>)
 8003864:	4618      	mov	r0, r3
 8003866:	f7fd f99f 	bl	8000ba8 <__aeabi_fsub>
 800386a:	4603      	mov	r3, r0
 800386c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003870:	4941      	ldr	r1, [pc, #260]	; (8003978 <Constant_Voltage+0x47c>)
 8003872:	4618      	mov	r0, r3
 8003874:	f7fd fb56 	bl	8000f24 <__aeabi_fdiv>
 8003878:	4603      	mov	r3, r0
 800387a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800387e:	4618      	mov	r0, r3
 8003880:	f7fd f994 	bl	8000bac <__addsf3>
 8003884:	4603      	mov	r3, r0
 8003886:	461a      	mov	r2, r3
 8003888:	4b40      	ldr	r3, [pc, #256]	; (800398c <Constant_Voltage+0x490>)
 800388a:	601a      	str	r2, [r3, #0]
	   ePM=(e-25)/25;
 800388c:	4b38      	ldr	r3, [pc, #224]	; (8003970 <Constant_Voltage+0x474>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4939      	ldr	r1, [pc, #228]	; (8003978 <Constant_Voltage+0x47c>)
 8003892:	4618      	mov	r0, r3
 8003894:	f7fd f988 	bl	8000ba8 <__aeabi_fsub>
 8003898:	4603      	mov	r3, r0
 800389a:	4937      	ldr	r1, [pc, #220]	; (8003978 <Constant_Voltage+0x47c>)
 800389c:	4618      	mov	r0, r3
 800389e:	f7fd fb41 	bl	8000f24 <__aeabi_fdiv>
 80038a2:	4603      	mov	r3, r0
 80038a4:	461a      	mov	r2, r3
 80038a6:	4b38      	ldr	r3, [pc, #224]	; (8003988 <Constant_Voltage+0x48c>)
 80038a8:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=eZ=ePB=0;
 80038aa:	4b36      	ldr	r3, [pc, #216]	; (8003984 <Constant_Voltage+0x488>)
 80038ac:	f04f 0200 	mov.w	r2, #0
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	4b34      	ldr	r3, [pc, #208]	; (8003984 <Constant_Voltage+0x488>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a32      	ldr	r2, [pc, #200]	; (8003980 <Constant_Voltage+0x484>)
 80038b8:	6013      	str	r3, [r2, #0]
 80038ba:	4b31      	ldr	r3, [pc, #196]	; (8003980 <Constant_Voltage+0x484>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a2f      	ldr	r2, [pc, #188]	; (800397c <Constant_Voltage+0x480>)
 80038c0:	6013      	str	r3, [r2, #0]
 80038c2:	4b2e      	ldr	r3, [pc, #184]	; (800397c <Constant_Voltage+0x480>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a32      	ldr	r2, [pc, #200]	; (8003990 <Constant_Voltage+0x494>)
 80038c8:	6013      	str	r3, [r2, #0]
 80038ca:	4b31      	ldr	r3, [pc, #196]	; (8003990 <Constant_Voltage+0x494>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a31      	ldr	r2, [pc, #196]	; (8003994 <Constant_Voltage+0x498>)
 80038d0:	6013      	str	r3, [r2, #0]
 80038d2:	e08a      	b.n	80039ea <Constant_Voltage+0x4ee>
	}

	else if(e>=50&&e<=75)
 80038d4:	4b26      	ldr	r3, [pc, #152]	; (8003970 <Constant_Voltage+0x474>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	492f      	ldr	r1, [pc, #188]	; (8003998 <Constant_Voltage+0x49c>)
 80038da:	4618      	mov	r0, r3
 80038dc:	f7fd fc20 	bl	8001120 <__aeabi_fcmpge>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d05c      	beq.n	80039a0 <Constant_Voltage+0x4a4>
 80038e6:	4b22      	ldr	r3, [pc, #136]	; (8003970 <Constant_Voltage+0x474>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	492c      	ldr	r1, [pc, #176]	; (800399c <Constant_Voltage+0x4a0>)
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7fd fc0d 	bl	800110c <__aeabi_fcmple>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d053      	beq.n	80039a0 <Constant_Voltage+0x4a4>
	{ ePM=(-(e-50)/25)+1;
 80038f8:	4b1d      	ldr	r3, [pc, #116]	; (8003970 <Constant_Voltage+0x474>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4926      	ldr	r1, [pc, #152]	; (8003998 <Constant_Voltage+0x49c>)
 80038fe:	4618      	mov	r0, r3
 8003900:	f7fd f952 	bl	8000ba8 <__aeabi_fsub>
 8003904:	4603      	mov	r3, r0
 8003906:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800390a:	491b      	ldr	r1, [pc, #108]	; (8003978 <Constant_Voltage+0x47c>)
 800390c:	4618      	mov	r0, r3
 800390e:	f7fd fb09 	bl	8000f24 <__aeabi_fdiv>
 8003912:	4603      	mov	r3, r0
 8003914:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003918:	4618      	mov	r0, r3
 800391a:	f7fd f947 	bl	8000bac <__addsf3>
 800391e:	4603      	mov	r3, r0
 8003920:	461a      	mov	r2, r3
 8003922:	4b19      	ldr	r3, [pc, #100]	; (8003988 <Constant_Voltage+0x48c>)
 8003924:	601a      	str	r2, [r3, #0]
	   ePB=(e-50)/25;
 8003926:	4b12      	ldr	r3, [pc, #72]	; (8003970 <Constant_Voltage+0x474>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	491b      	ldr	r1, [pc, #108]	; (8003998 <Constant_Voltage+0x49c>)
 800392c:	4618      	mov	r0, r3
 800392e:	f7fd f93b 	bl	8000ba8 <__aeabi_fsub>
 8003932:	4603      	mov	r3, r0
 8003934:	4910      	ldr	r1, [pc, #64]	; (8003978 <Constant_Voltage+0x47c>)
 8003936:	4618      	mov	r0, r3
 8003938:	f7fd faf4 	bl	8000f24 <__aeabi_fdiv>
 800393c:	4603      	mov	r3, r0
 800393e:	461a      	mov	r2, r3
 8003940:	4b10      	ldr	r3, [pc, #64]	; (8003984 <Constant_Voltage+0x488>)
 8003942:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=eZ=ePS=0;
 8003944:	4b11      	ldr	r3, [pc, #68]	; (800398c <Constant_Voltage+0x490>)
 8003946:	f04f 0200 	mov.w	r2, #0
 800394a:	601a      	str	r2, [r3, #0]
 800394c:	4b0f      	ldr	r3, [pc, #60]	; (800398c <Constant_Voltage+0x490>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a0b      	ldr	r2, [pc, #44]	; (8003980 <Constant_Voltage+0x484>)
 8003952:	6013      	str	r3, [r2, #0]
 8003954:	4b0a      	ldr	r3, [pc, #40]	; (8003980 <Constant_Voltage+0x484>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a08      	ldr	r2, [pc, #32]	; (800397c <Constant_Voltage+0x480>)
 800395a:	6013      	str	r3, [r2, #0]
 800395c:	4b07      	ldr	r3, [pc, #28]	; (800397c <Constant_Voltage+0x480>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a0b      	ldr	r2, [pc, #44]	; (8003990 <Constant_Voltage+0x494>)
 8003962:	6013      	str	r3, [r2, #0]
 8003964:	4b0a      	ldr	r3, [pc, #40]	; (8003990 <Constant_Voltage+0x494>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a0a      	ldr	r2, [pc, #40]	; (8003994 <Constant_Voltage+0x498>)
 800396a:	6013      	str	r3, [r2, #0]
 800396c:	e03d      	b.n	80039ea <Constant_Voltage+0x4ee>
 800396e:	bf00      	nop
 8003970:	20000d60 	.word	0x20000d60
 8003974:	c1c80000 	.word	0xc1c80000
 8003978:	41c80000 	.word	0x41c80000
 800397c:	200006b0 	.word	0x200006b0
 8003980:	20000db4 	.word	0x20000db4
 8003984:	200009f0 	.word	0x200009f0
 8003988:	20000aa8 	.word	0x20000aa8
 800398c:	20000a2c 	.word	0x20000a2c
 8003990:	20000da0 	.word	0x20000da0
 8003994:	20000d68 	.word	0x20000d68
 8003998:	42480000 	.word	0x42480000
 800399c:	42960000 	.word	0x42960000
	}

	else if(e>=75)
 80039a0:	4b71      	ldr	r3, [pc, #452]	; (8003b68 <Constant_Voltage+0x66c>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4971      	ldr	r1, [pc, #452]	; (8003b6c <Constant_Voltage+0x670>)
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7fd fbba 	bl	8001120 <__aeabi_fcmpge>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d01b      	beq.n	80039ea <Constant_Voltage+0x4ee>
	{ ePB=1; eNB=eNM=eNS=eZ=ePS=ePM=0;}
 80039b2:	4b6f      	ldr	r3, [pc, #444]	; (8003b70 <Constant_Voltage+0x674>)
 80039b4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80039b8:	601a      	str	r2, [r3, #0]
 80039ba:	4b6e      	ldr	r3, [pc, #440]	; (8003b74 <Constant_Voltage+0x678>)
 80039bc:	f04f 0200 	mov.w	r2, #0
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	4b6c      	ldr	r3, [pc, #432]	; (8003b74 <Constant_Voltage+0x678>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a6c      	ldr	r2, [pc, #432]	; (8003b78 <Constant_Voltage+0x67c>)
 80039c8:	6013      	str	r3, [r2, #0]
 80039ca:	4b6b      	ldr	r3, [pc, #428]	; (8003b78 <Constant_Voltage+0x67c>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a6b      	ldr	r2, [pc, #428]	; (8003b7c <Constant_Voltage+0x680>)
 80039d0:	6013      	str	r3, [r2, #0]
 80039d2:	4b6a      	ldr	r3, [pc, #424]	; (8003b7c <Constant_Voltage+0x680>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a6a      	ldr	r2, [pc, #424]	; (8003b80 <Constant_Voltage+0x684>)
 80039d8:	6013      	str	r3, [r2, #0]
 80039da:	4b69      	ldr	r3, [pc, #420]	; (8003b80 <Constant_Voltage+0x684>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a69      	ldr	r2, [pc, #420]	; (8003b84 <Constant_Voltage+0x688>)
 80039e0:	6013      	str	r3, [r2, #0]
 80039e2:	4b68      	ldr	r3, [pc, #416]	; (8003b84 <Constant_Voltage+0x688>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a68      	ldr	r2, [pc, #416]	; (8003b88 <Constant_Voltage+0x68c>)
 80039e8:	6013      	str	r3, [r2, #0]

	/////////////////////fuzzifikasi delta error //////////////
	if(d<=-30)
 80039ea:	4b68      	ldr	r3, [pc, #416]	; (8003b8c <Constant_Voltage+0x690>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4968      	ldr	r1, [pc, #416]	; (8003b90 <Constant_Voltage+0x694>)
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7fd fb8b 	bl	800110c <__aeabi_fcmple>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d01b      	beq.n	8003a34 <Constant_Voltage+0x538>
	{ dNB=1;  dNM=dNS=dZ=dPS=dPM=dPB=0;}
 80039fc:	4b65      	ldr	r3, [pc, #404]	; (8003b94 <Constant_Voltage+0x698>)
 80039fe:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003a02:	601a      	str	r2, [r3, #0]
 8003a04:	4b64      	ldr	r3, [pc, #400]	; (8003b98 <Constant_Voltage+0x69c>)
 8003a06:	f04f 0200 	mov.w	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]
 8003a0c:	4b62      	ldr	r3, [pc, #392]	; (8003b98 <Constant_Voltage+0x69c>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a62      	ldr	r2, [pc, #392]	; (8003b9c <Constant_Voltage+0x6a0>)
 8003a12:	6013      	str	r3, [r2, #0]
 8003a14:	4b61      	ldr	r3, [pc, #388]	; (8003b9c <Constant_Voltage+0x6a0>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a61      	ldr	r2, [pc, #388]	; (8003ba0 <Constant_Voltage+0x6a4>)
 8003a1a:	6013      	str	r3, [r2, #0]
 8003a1c:	4b60      	ldr	r3, [pc, #384]	; (8003ba0 <Constant_Voltage+0x6a4>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a60      	ldr	r2, [pc, #384]	; (8003ba4 <Constant_Voltage+0x6a8>)
 8003a22:	6013      	str	r3, [r2, #0]
 8003a24:	4b5f      	ldr	r3, [pc, #380]	; (8003ba4 <Constant_Voltage+0x6a8>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a5f      	ldr	r2, [pc, #380]	; (8003ba8 <Constant_Voltage+0x6ac>)
 8003a2a:	6013      	str	r3, [r2, #0]
 8003a2c:	4b5e      	ldr	r3, [pc, #376]	; (8003ba8 <Constant_Voltage+0x6ac>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a5e      	ldr	r2, [pc, #376]	; (8003bac <Constant_Voltage+0x6b0>)
 8003a32:	6013      	str	r3, [r2, #0]

	if(d>=-30&&d<=-20)
 8003a34:	4b55      	ldr	r3, [pc, #340]	; (8003b8c <Constant_Voltage+0x690>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4955      	ldr	r1, [pc, #340]	; (8003b90 <Constant_Voltage+0x694>)
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7fd fb70 	bl	8001120 <__aeabi_fcmpge>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d043      	beq.n	8003ace <Constant_Voltage+0x5d2>
 8003a46:	4b51      	ldr	r3, [pc, #324]	; (8003b8c <Constant_Voltage+0x690>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4959      	ldr	r1, [pc, #356]	; (8003bb0 <Constant_Voltage+0x6b4>)
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f7fd fb5d 	bl	800110c <__aeabi_fcmple>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d03a      	beq.n	8003ace <Constant_Voltage+0x5d2>
	{ dNB=(-(d+30)/10)+1;
 8003a58:	4b4c      	ldr	r3, [pc, #304]	; (8003b8c <Constant_Voltage+0x690>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4955      	ldr	r1, [pc, #340]	; (8003bb4 <Constant_Voltage+0x6b8>)
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fd f8a4 	bl	8000bac <__addsf3>
 8003a64:	4603      	mov	r3, r0
 8003a66:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003a6a:	4953      	ldr	r1, [pc, #332]	; (8003bb8 <Constant_Voltage+0x6bc>)
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f7fd fa59 	bl	8000f24 <__aeabi_fdiv>
 8003a72:	4603      	mov	r3, r0
 8003a74:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7fd f897 	bl	8000bac <__addsf3>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	461a      	mov	r2, r3
 8003a82:	4b44      	ldr	r3, [pc, #272]	; (8003b94 <Constant_Voltage+0x698>)
 8003a84:	601a      	str	r2, [r3, #0]
	   dNM=(d+30)/10;
 8003a86:	4b41      	ldr	r3, [pc, #260]	; (8003b8c <Constant_Voltage+0x690>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	494a      	ldr	r1, [pc, #296]	; (8003bb4 <Constant_Voltage+0x6b8>)
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f7fd f88d 	bl	8000bac <__addsf3>
 8003a92:	4603      	mov	r3, r0
 8003a94:	4948      	ldr	r1, [pc, #288]	; (8003bb8 <Constant_Voltage+0x6bc>)
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7fd fa44 	bl	8000f24 <__aeabi_fdiv>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	4b42      	ldr	r3, [pc, #264]	; (8003bac <Constant_Voltage+0x6b0>)
 8003aa2:	601a      	str	r2, [r3, #0]
	   dNS=dZ=dPS=dPM=dPB=0;
 8003aa4:	4b3c      	ldr	r3, [pc, #240]	; (8003b98 <Constant_Voltage+0x69c>)
 8003aa6:	f04f 0200 	mov.w	r2, #0
 8003aaa:	601a      	str	r2, [r3, #0]
 8003aac:	4b3a      	ldr	r3, [pc, #232]	; (8003b98 <Constant_Voltage+0x69c>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a3a      	ldr	r2, [pc, #232]	; (8003b9c <Constant_Voltage+0x6a0>)
 8003ab2:	6013      	str	r3, [r2, #0]
 8003ab4:	4b39      	ldr	r3, [pc, #228]	; (8003b9c <Constant_Voltage+0x6a0>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a39      	ldr	r2, [pc, #228]	; (8003ba0 <Constant_Voltage+0x6a4>)
 8003aba:	6013      	str	r3, [r2, #0]
 8003abc:	4b38      	ldr	r3, [pc, #224]	; (8003ba0 <Constant_Voltage+0x6a4>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a38      	ldr	r2, [pc, #224]	; (8003ba4 <Constant_Voltage+0x6a8>)
 8003ac2:	6013      	str	r3, [r2, #0]
 8003ac4:	4b37      	ldr	r3, [pc, #220]	; (8003ba4 <Constant_Voltage+0x6a8>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a37      	ldr	r2, [pc, #220]	; (8003ba8 <Constant_Voltage+0x6ac>)
 8003aca:	6013      	str	r3, [r2, #0]
 8003acc:	e1e1      	b.n	8003e92 <Constant_Voltage+0x996>
	}

	else if(d>=-20&&d<=-10)
 8003ace:	4b2f      	ldr	r3, [pc, #188]	; (8003b8c <Constant_Voltage+0x690>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4937      	ldr	r1, [pc, #220]	; (8003bb0 <Constant_Voltage+0x6b4>)
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7fd fb23 	bl	8001120 <__aeabi_fcmpge>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d071      	beq.n	8003bc4 <Constant_Voltage+0x6c8>
 8003ae0:	4b2a      	ldr	r3, [pc, #168]	; (8003b8c <Constant_Voltage+0x690>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4935      	ldr	r1, [pc, #212]	; (8003bbc <Constant_Voltage+0x6c0>)
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7fd fb10 	bl	800110c <__aeabi_fcmple>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d068      	beq.n	8003bc4 <Constant_Voltage+0x6c8>
	{ dNM=(-(d+20)/10)+1;
 8003af2:	4b26      	ldr	r3, [pc, #152]	; (8003b8c <Constant_Voltage+0x690>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4932      	ldr	r1, [pc, #200]	; (8003bc0 <Constant_Voltage+0x6c4>)
 8003af8:	4618      	mov	r0, r3
 8003afa:	f7fd f857 	bl	8000bac <__addsf3>
 8003afe:	4603      	mov	r3, r0
 8003b00:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003b04:	492c      	ldr	r1, [pc, #176]	; (8003bb8 <Constant_Voltage+0x6bc>)
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7fd fa0c 	bl	8000f24 <__aeabi_fdiv>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fd f84a 	bl	8000bac <__addsf3>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	4b23      	ldr	r3, [pc, #140]	; (8003bac <Constant_Voltage+0x6b0>)
 8003b1e:	601a      	str	r2, [r3, #0]
	   dNS=(d+20)/10;
 8003b20:	4b1a      	ldr	r3, [pc, #104]	; (8003b8c <Constant_Voltage+0x690>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4926      	ldr	r1, [pc, #152]	; (8003bc0 <Constant_Voltage+0x6c4>)
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7fd f840 	bl	8000bac <__addsf3>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	4922      	ldr	r1, [pc, #136]	; (8003bb8 <Constant_Voltage+0x6bc>)
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7fd f9f7 	bl	8000f24 <__aeabi_fdiv>
 8003b36:	4603      	mov	r3, r0
 8003b38:	461a      	mov	r2, r3
 8003b3a:	4b1b      	ldr	r3, [pc, #108]	; (8003ba8 <Constant_Voltage+0x6ac>)
 8003b3c:	601a      	str	r2, [r3, #0]
	   dNB=dZ=dPS=dPM=dPB=0;
 8003b3e:	4b16      	ldr	r3, [pc, #88]	; (8003b98 <Constant_Voltage+0x69c>)
 8003b40:	f04f 0200 	mov.w	r2, #0
 8003b44:	601a      	str	r2, [r3, #0]
 8003b46:	4b14      	ldr	r3, [pc, #80]	; (8003b98 <Constant_Voltage+0x69c>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a14      	ldr	r2, [pc, #80]	; (8003b9c <Constant_Voltage+0x6a0>)
 8003b4c:	6013      	str	r3, [r2, #0]
 8003b4e:	4b13      	ldr	r3, [pc, #76]	; (8003b9c <Constant_Voltage+0x6a0>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a13      	ldr	r2, [pc, #76]	; (8003ba0 <Constant_Voltage+0x6a4>)
 8003b54:	6013      	str	r3, [r2, #0]
 8003b56:	4b12      	ldr	r3, [pc, #72]	; (8003ba0 <Constant_Voltage+0x6a4>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a12      	ldr	r2, [pc, #72]	; (8003ba4 <Constant_Voltage+0x6a8>)
 8003b5c:	6013      	str	r3, [r2, #0]
 8003b5e:	4b11      	ldr	r3, [pc, #68]	; (8003ba4 <Constant_Voltage+0x6a8>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a0c      	ldr	r2, [pc, #48]	; (8003b94 <Constant_Voltage+0x698>)
 8003b64:	6013      	str	r3, [r2, #0]
 8003b66:	e194      	b.n	8003e92 <Constant_Voltage+0x996>
 8003b68:	20000d60 	.word	0x20000d60
 8003b6c:	42960000 	.word	0x42960000
 8003b70:	200009f0 	.word	0x200009f0
 8003b74:	20000aa8 	.word	0x20000aa8
 8003b78:	20000a2c 	.word	0x20000a2c
 8003b7c:	20000db4 	.word	0x20000db4
 8003b80:	200006b0 	.word	0x200006b0
 8003b84:	20000da0 	.word	0x20000da0
 8003b88:	20000d68 	.word	0x20000d68
 8003b8c:	20000aa0 	.word	0x20000aa0
 8003b90:	c1f00000 	.word	0xc1f00000
 8003b94:	200006d4 	.word	0x200006d4
 8003b98:	20000ab0 	.word	0x20000ab0
 8003b9c:	200006e8 	.word	0x200006e8
 8003ba0:	20000d7c 	.word	0x20000d7c
 8003ba4:	20000d94 	.word	0x20000d94
 8003ba8:	20000828 	.word	0x20000828
 8003bac:	20000a28 	.word	0x20000a28
 8003bb0:	c1a00000 	.word	0xc1a00000
 8003bb4:	41f00000 	.word	0x41f00000
 8003bb8:	41200000 	.word	0x41200000
 8003bbc:	c1200000 	.word	0xc1200000
 8003bc0:	41a00000 	.word	0x41a00000
	}

	else if(d>=-10&&d<=0)
 8003bc4:	4b94      	ldr	r3, [pc, #592]	; (8003e18 <Constant_Voltage+0x91c>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4994      	ldr	r1, [pc, #592]	; (8003e1c <Constant_Voltage+0x920>)
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7fd faa8 	bl	8001120 <__aeabi_fcmpge>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d044      	beq.n	8003c60 <Constant_Voltage+0x764>
 8003bd6:	4b90      	ldr	r3, [pc, #576]	; (8003e18 <Constant_Voltage+0x91c>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f04f 0100 	mov.w	r1, #0
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7fd fa94 	bl	800110c <__aeabi_fcmple>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d03a      	beq.n	8003c60 <Constant_Voltage+0x764>
	{ dNS=(-(d+10)/10)+1;
 8003bea:	4b8b      	ldr	r3, [pc, #556]	; (8003e18 <Constant_Voltage+0x91c>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	498c      	ldr	r1, [pc, #560]	; (8003e20 <Constant_Voltage+0x924>)
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f7fc ffdb 	bl	8000bac <__addsf3>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003bfc:	4988      	ldr	r1, [pc, #544]	; (8003e20 <Constant_Voltage+0x924>)
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7fd f990 	bl	8000f24 <__aeabi_fdiv>
 8003c04:	4603      	mov	r3, r0
 8003c06:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7fc ffce 	bl	8000bac <__addsf3>
 8003c10:	4603      	mov	r3, r0
 8003c12:	461a      	mov	r2, r3
 8003c14:	4b83      	ldr	r3, [pc, #524]	; (8003e24 <Constant_Voltage+0x928>)
 8003c16:	601a      	str	r2, [r3, #0]
	   dZ=(d+10)/10;
 8003c18:	4b7f      	ldr	r3, [pc, #508]	; (8003e18 <Constant_Voltage+0x91c>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4980      	ldr	r1, [pc, #512]	; (8003e20 <Constant_Voltage+0x924>)
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7fc ffc4 	bl	8000bac <__addsf3>
 8003c24:	4603      	mov	r3, r0
 8003c26:	497e      	ldr	r1, [pc, #504]	; (8003e20 <Constant_Voltage+0x924>)
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7fd f97b 	bl	8000f24 <__aeabi_fdiv>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	461a      	mov	r2, r3
 8003c32:	4b7d      	ldr	r3, [pc, #500]	; (8003e28 <Constant_Voltage+0x92c>)
 8003c34:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dPS=dPM=dPB=0;
 8003c36:	4b7d      	ldr	r3, [pc, #500]	; (8003e2c <Constant_Voltage+0x930>)
 8003c38:	f04f 0200 	mov.w	r2, #0
 8003c3c:	601a      	str	r2, [r3, #0]
 8003c3e:	4b7b      	ldr	r3, [pc, #492]	; (8003e2c <Constant_Voltage+0x930>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a7b      	ldr	r2, [pc, #492]	; (8003e30 <Constant_Voltage+0x934>)
 8003c44:	6013      	str	r3, [r2, #0]
 8003c46:	4b7a      	ldr	r3, [pc, #488]	; (8003e30 <Constant_Voltage+0x934>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a7a      	ldr	r2, [pc, #488]	; (8003e34 <Constant_Voltage+0x938>)
 8003c4c:	6013      	str	r3, [r2, #0]
 8003c4e:	4b79      	ldr	r3, [pc, #484]	; (8003e34 <Constant_Voltage+0x938>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a79      	ldr	r2, [pc, #484]	; (8003e38 <Constant_Voltage+0x93c>)
 8003c54:	6013      	str	r3, [r2, #0]
 8003c56:	4b78      	ldr	r3, [pc, #480]	; (8003e38 <Constant_Voltage+0x93c>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a78      	ldr	r2, [pc, #480]	; (8003e3c <Constant_Voltage+0x940>)
 8003c5c:	6013      	str	r3, [r2, #0]
 8003c5e:	e118      	b.n	8003e92 <Constant_Voltage+0x996>
	}

	else if(d>=0&&d<=10)
 8003c60:	4b6d      	ldr	r3, [pc, #436]	; (8003e18 <Constant_Voltage+0x91c>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f04f 0100 	mov.w	r1, #0
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7fd fa59 	bl	8001120 <__aeabi_fcmpge>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d037      	beq.n	8003ce4 <Constant_Voltage+0x7e8>
 8003c74:	4b68      	ldr	r3, [pc, #416]	; (8003e18 <Constant_Voltage+0x91c>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4969      	ldr	r1, [pc, #420]	; (8003e20 <Constant_Voltage+0x924>)
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7fd fa46 	bl	800110c <__aeabi_fcmple>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d02e      	beq.n	8003ce4 <Constant_Voltage+0x7e8>
	{ dZ=-(d/10)+1;
 8003c86:	4b64      	ldr	r3, [pc, #400]	; (8003e18 <Constant_Voltage+0x91c>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4965      	ldr	r1, [pc, #404]	; (8003e20 <Constant_Voltage+0x924>)
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7fd f949 	bl	8000f24 <__aeabi_fdiv>
 8003c92:	4603      	mov	r3, r0
 8003c94:	4619      	mov	r1, r3
 8003c96:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003c9a:	f7fc ff85 	bl	8000ba8 <__aeabi_fsub>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	4b61      	ldr	r3, [pc, #388]	; (8003e28 <Constant_Voltage+0x92c>)
 8003ca4:	601a      	str	r2, [r3, #0]
	   dPS=d/10;
 8003ca6:	4b5c      	ldr	r3, [pc, #368]	; (8003e18 <Constant_Voltage+0x91c>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	495d      	ldr	r1, [pc, #372]	; (8003e20 <Constant_Voltage+0x924>)
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7fd f939 	bl	8000f24 <__aeabi_fdiv>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	4b5f      	ldr	r3, [pc, #380]	; (8003e34 <Constant_Voltage+0x938>)
 8003cb8:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dPM=dPB=0;
 8003cba:	4b5c      	ldr	r3, [pc, #368]	; (8003e2c <Constant_Voltage+0x930>)
 8003cbc:	f04f 0200 	mov.w	r2, #0
 8003cc0:	601a      	str	r2, [r3, #0]
 8003cc2:	4b5a      	ldr	r3, [pc, #360]	; (8003e2c <Constant_Voltage+0x930>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a5a      	ldr	r2, [pc, #360]	; (8003e30 <Constant_Voltage+0x934>)
 8003cc8:	6013      	str	r3, [r2, #0]
 8003cca:	4b59      	ldr	r3, [pc, #356]	; (8003e30 <Constant_Voltage+0x934>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a55      	ldr	r2, [pc, #340]	; (8003e24 <Constant_Voltage+0x928>)
 8003cd0:	6013      	str	r3, [r2, #0]
 8003cd2:	4b54      	ldr	r3, [pc, #336]	; (8003e24 <Constant_Voltage+0x928>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a58      	ldr	r2, [pc, #352]	; (8003e38 <Constant_Voltage+0x93c>)
 8003cd8:	6013      	str	r3, [r2, #0]
 8003cda:	4b57      	ldr	r3, [pc, #348]	; (8003e38 <Constant_Voltage+0x93c>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a57      	ldr	r2, [pc, #348]	; (8003e3c <Constant_Voltage+0x940>)
 8003ce0:	6013      	str	r3, [r2, #0]
 8003ce2:	e0d6      	b.n	8003e92 <Constant_Voltage+0x996>
	}

	else if(d>=10&&d<=20)
 8003ce4:	4b4c      	ldr	r3, [pc, #304]	; (8003e18 <Constant_Voltage+0x91c>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	494d      	ldr	r1, [pc, #308]	; (8003e20 <Constant_Voltage+0x924>)
 8003cea:	4618      	mov	r0, r3
 8003cec:	f7fd fa18 	bl	8001120 <__aeabi_fcmpge>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d043      	beq.n	8003d7e <Constant_Voltage+0x882>
 8003cf6:	4b48      	ldr	r3, [pc, #288]	; (8003e18 <Constant_Voltage+0x91c>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4951      	ldr	r1, [pc, #324]	; (8003e40 <Constant_Voltage+0x944>)
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7fd fa05 	bl	800110c <__aeabi_fcmple>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d03a      	beq.n	8003d7e <Constant_Voltage+0x882>
	{ dPS=(-(d-10)/10)+1;
 8003d08:	4b43      	ldr	r3, [pc, #268]	; (8003e18 <Constant_Voltage+0x91c>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4944      	ldr	r1, [pc, #272]	; (8003e20 <Constant_Voltage+0x924>)
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7fc ff4a 	bl	8000ba8 <__aeabi_fsub>
 8003d14:	4603      	mov	r3, r0
 8003d16:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003d1a:	4941      	ldr	r1, [pc, #260]	; (8003e20 <Constant_Voltage+0x924>)
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f7fd f901 	bl	8000f24 <__aeabi_fdiv>
 8003d22:	4603      	mov	r3, r0
 8003d24:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7fc ff3f 	bl	8000bac <__addsf3>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	461a      	mov	r2, r3
 8003d32:	4b40      	ldr	r3, [pc, #256]	; (8003e34 <Constant_Voltage+0x938>)
 8003d34:	601a      	str	r2, [r3, #0]
	   dPM=(d-10)/10;
 8003d36:	4b38      	ldr	r3, [pc, #224]	; (8003e18 <Constant_Voltage+0x91c>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4939      	ldr	r1, [pc, #228]	; (8003e20 <Constant_Voltage+0x924>)
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7fc ff33 	bl	8000ba8 <__aeabi_fsub>
 8003d42:	4603      	mov	r3, r0
 8003d44:	4936      	ldr	r1, [pc, #216]	; (8003e20 <Constant_Voltage+0x924>)
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7fd f8ec 	bl	8000f24 <__aeabi_fdiv>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	461a      	mov	r2, r3
 8003d50:	4b37      	ldr	r3, [pc, #220]	; (8003e30 <Constant_Voltage+0x934>)
 8003d52:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dZ=dPB=0;
 8003d54:	4b35      	ldr	r3, [pc, #212]	; (8003e2c <Constant_Voltage+0x930>)
 8003d56:	f04f 0200 	mov.w	r2, #0
 8003d5a:	601a      	str	r2, [r3, #0]
 8003d5c:	4b33      	ldr	r3, [pc, #204]	; (8003e2c <Constant_Voltage+0x930>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a31      	ldr	r2, [pc, #196]	; (8003e28 <Constant_Voltage+0x92c>)
 8003d62:	6013      	str	r3, [r2, #0]
 8003d64:	4b30      	ldr	r3, [pc, #192]	; (8003e28 <Constant_Voltage+0x92c>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a2e      	ldr	r2, [pc, #184]	; (8003e24 <Constant_Voltage+0x928>)
 8003d6a:	6013      	str	r3, [r2, #0]
 8003d6c:	4b2d      	ldr	r3, [pc, #180]	; (8003e24 <Constant_Voltage+0x928>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a31      	ldr	r2, [pc, #196]	; (8003e38 <Constant_Voltage+0x93c>)
 8003d72:	6013      	str	r3, [r2, #0]
 8003d74:	4b30      	ldr	r3, [pc, #192]	; (8003e38 <Constant_Voltage+0x93c>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a30      	ldr	r2, [pc, #192]	; (8003e3c <Constant_Voltage+0x940>)
 8003d7a:	6013      	str	r3, [r2, #0]
 8003d7c:	e089      	b.n	8003e92 <Constant_Voltage+0x996>
	}

	else if(d>=20&&d<=30)
 8003d7e:	4b26      	ldr	r3, [pc, #152]	; (8003e18 <Constant_Voltage+0x91c>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	492f      	ldr	r1, [pc, #188]	; (8003e40 <Constant_Voltage+0x944>)
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7fd f9cb 	bl	8001120 <__aeabi_fcmpge>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d05b      	beq.n	8003e48 <Constant_Voltage+0x94c>
 8003d90:	4b21      	ldr	r3, [pc, #132]	; (8003e18 <Constant_Voltage+0x91c>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	492b      	ldr	r1, [pc, #172]	; (8003e44 <Constant_Voltage+0x948>)
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7fd f9b8 	bl	800110c <__aeabi_fcmple>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d052      	beq.n	8003e48 <Constant_Voltage+0x94c>
	{ dPM=(-(d-20)/10)+1;
 8003da2:	4b1d      	ldr	r3, [pc, #116]	; (8003e18 <Constant_Voltage+0x91c>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4926      	ldr	r1, [pc, #152]	; (8003e40 <Constant_Voltage+0x944>)
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7fc fefd 	bl	8000ba8 <__aeabi_fsub>
 8003dae:	4603      	mov	r3, r0
 8003db0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003db4:	491a      	ldr	r1, [pc, #104]	; (8003e20 <Constant_Voltage+0x924>)
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7fd f8b4 	bl	8000f24 <__aeabi_fdiv>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7fc fef2 	bl	8000bac <__addsf3>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	461a      	mov	r2, r3
 8003dcc:	4b18      	ldr	r3, [pc, #96]	; (8003e30 <Constant_Voltage+0x934>)
 8003dce:	601a      	str	r2, [r3, #0]
	   dPB=(d-20)/10;
 8003dd0:	4b11      	ldr	r3, [pc, #68]	; (8003e18 <Constant_Voltage+0x91c>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	491a      	ldr	r1, [pc, #104]	; (8003e40 <Constant_Voltage+0x944>)
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f7fc fee6 	bl	8000ba8 <__aeabi_fsub>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	4910      	ldr	r1, [pc, #64]	; (8003e20 <Constant_Voltage+0x924>)
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7fd f89f 	bl	8000f24 <__aeabi_fdiv>
 8003de6:	4603      	mov	r3, r0
 8003de8:	461a      	mov	r2, r3
 8003dea:	4b10      	ldr	r3, [pc, #64]	; (8003e2c <Constant_Voltage+0x930>)
 8003dec:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dZ=dPS=0;
 8003dee:	4b11      	ldr	r3, [pc, #68]	; (8003e34 <Constant_Voltage+0x938>)
 8003df0:	f04f 0200 	mov.w	r2, #0
 8003df4:	601a      	str	r2, [r3, #0]
 8003df6:	4b0f      	ldr	r3, [pc, #60]	; (8003e34 <Constant_Voltage+0x938>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a0b      	ldr	r2, [pc, #44]	; (8003e28 <Constant_Voltage+0x92c>)
 8003dfc:	6013      	str	r3, [r2, #0]
 8003dfe:	4b0a      	ldr	r3, [pc, #40]	; (8003e28 <Constant_Voltage+0x92c>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a08      	ldr	r2, [pc, #32]	; (8003e24 <Constant_Voltage+0x928>)
 8003e04:	6013      	str	r3, [r2, #0]
 8003e06:	4b07      	ldr	r3, [pc, #28]	; (8003e24 <Constant_Voltage+0x928>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a0b      	ldr	r2, [pc, #44]	; (8003e38 <Constant_Voltage+0x93c>)
 8003e0c:	6013      	str	r3, [r2, #0]
 8003e0e:	4b0a      	ldr	r3, [pc, #40]	; (8003e38 <Constant_Voltage+0x93c>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a0a      	ldr	r2, [pc, #40]	; (8003e3c <Constant_Voltage+0x940>)
 8003e14:	6013      	str	r3, [r2, #0]
 8003e16:	e03c      	b.n	8003e92 <Constant_Voltage+0x996>
 8003e18:	20000aa0 	.word	0x20000aa0
 8003e1c:	c1200000 	.word	0xc1200000
 8003e20:	41200000 	.word	0x41200000
 8003e24:	20000828 	.word	0x20000828
 8003e28:	20000d94 	.word	0x20000d94
 8003e2c:	20000ab0 	.word	0x20000ab0
 8003e30:	200006e8 	.word	0x200006e8
 8003e34:	20000d7c 	.word	0x20000d7c
 8003e38:	20000a28 	.word	0x20000a28
 8003e3c:	200006d4 	.word	0x200006d4
 8003e40:	41a00000 	.word	0x41a00000
 8003e44:	41f00000 	.word	0x41f00000
	}

	else if(d>=30)
 8003e48:	4b8e      	ldr	r3, [pc, #568]	; (8004084 <Constant_Voltage+0xb88>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	498e      	ldr	r1, [pc, #568]	; (8004088 <Constant_Voltage+0xb8c>)
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f7fd f966 	bl	8001120 <__aeabi_fcmpge>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d01b      	beq.n	8003e92 <Constant_Voltage+0x996>
	{ dPB=1; dNB=dNM=dNS=dZ=dPS=dPM=0;}
 8003e5a:	4b8c      	ldr	r3, [pc, #560]	; (800408c <Constant_Voltage+0xb90>)
 8003e5c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003e60:	601a      	str	r2, [r3, #0]
 8003e62:	4b8b      	ldr	r3, [pc, #556]	; (8004090 <Constant_Voltage+0xb94>)
 8003e64:	f04f 0200 	mov.w	r2, #0
 8003e68:	601a      	str	r2, [r3, #0]
 8003e6a:	4b89      	ldr	r3, [pc, #548]	; (8004090 <Constant_Voltage+0xb94>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a89      	ldr	r2, [pc, #548]	; (8004094 <Constant_Voltage+0xb98>)
 8003e70:	6013      	str	r3, [r2, #0]
 8003e72:	4b88      	ldr	r3, [pc, #544]	; (8004094 <Constant_Voltage+0xb98>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a88      	ldr	r2, [pc, #544]	; (8004098 <Constant_Voltage+0xb9c>)
 8003e78:	6013      	str	r3, [r2, #0]
 8003e7a:	4b87      	ldr	r3, [pc, #540]	; (8004098 <Constant_Voltage+0xb9c>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a87      	ldr	r2, [pc, #540]	; (800409c <Constant_Voltage+0xba0>)
 8003e80:	6013      	str	r3, [r2, #0]
 8003e82:	4b86      	ldr	r3, [pc, #536]	; (800409c <Constant_Voltage+0xba0>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a86      	ldr	r2, [pc, #536]	; (80040a0 <Constant_Voltage+0xba4>)
 8003e88:	6013      	str	r3, [r2, #0]
 8003e8a:	4b85      	ldr	r3, [pc, #532]	; (80040a0 <Constant_Voltage+0xba4>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a85      	ldr	r2, [pc, #532]	; (80040a4 <Constant_Voltage+0xba8>)
 8003e90:	6013      	str	r3, [r2, #0]

	/////////////////////inferensi///////////////////////

	r1=dPB; if(eNB<dPB) r1=eNB;		//max(dPB,eNB);
 8003e92:	4b7e      	ldr	r3, [pc, #504]	; (800408c <Constant_Voltage+0xb90>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a84      	ldr	r2, [pc, #528]	; (80040a8 <Constant_Voltage+0xbac>)
 8003e98:	6013      	str	r3, [r2, #0]
 8003e9a:	4b84      	ldr	r3, [pc, #528]	; (80040ac <Constant_Voltage+0xbb0>)
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	4b7b      	ldr	r3, [pc, #492]	; (800408c <Constant_Voltage+0xb90>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	4610      	mov	r0, r2
 8003ea6:	f7fd f927 	bl	80010f8 <__aeabi_fcmplt>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d003      	beq.n	8003eb8 <Constant_Voltage+0x9bc>
 8003eb0:	4b7e      	ldr	r3, [pc, #504]	; (80040ac <Constant_Voltage+0xbb0>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a7c      	ldr	r2, [pc, #496]	; (80040a8 <Constant_Voltage+0xbac>)
 8003eb6:	6013      	str	r3, [r2, #0]
	r2=dPB; if(eNM<dPB) r2=eNM;
 8003eb8:	4b74      	ldr	r3, [pc, #464]	; (800408c <Constant_Voltage+0xb90>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a7c      	ldr	r2, [pc, #496]	; (80040b0 <Constant_Voltage+0xbb4>)
 8003ebe:	6013      	str	r3, [r2, #0]
 8003ec0:	4b7c      	ldr	r3, [pc, #496]	; (80040b4 <Constant_Voltage+0xbb8>)
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	4b71      	ldr	r3, [pc, #452]	; (800408c <Constant_Voltage+0xb90>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4619      	mov	r1, r3
 8003eca:	4610      	mov	r0, r2
 8003ecc:	f7fd f914 	bl	80010f8 <__aeabi_fcmplt>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d003      	beq.n	8003ede <Constant_Voltage+0x9e2>
 8003ed6:	4b77      	ldr	r3, [pc, #476]	; (80040b4 <Constant_Voltage+0xbb8>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a75      	ldr	r2, [pc, #468]	; (80040b0 <Constant_Voltage+0xbb4>)
 8003edc:	6013      	str	r3, [r2, #0]
	r3=dPB; if(eNS<dPB) r3=eNS;
 8003ede:	4b6b      	ldr	r3, [pc, #428]	; (800408c <Constant_Voltage+0xb90>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a75      	ldr	r2, [pc, #468]	; (80040b8 <Constant_Voltage+0xbbc>)
 8003ee4:	6013      	str	r3, [r2, #0]
 8003ee6:	4b75      	ldr	r3, [pc, #468]	; (80040bc <Constant_Voltage+0xbc0>)
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	4b68      	ldr	r3, [pc, #416]	; (800408c <Constant_Voltage+0xb90>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4619      	mov	r1, r3
 8003ef0:	4610      	mov	r0, r2
 8003ef2:	f7fd f901 	bl	80010f8 <__aeabi_fcmplt>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d003      	beq.n	8003f04 <Constant_Voltage+0xa08>
 8003efc:	4b6f      	ldr	r3, [pc, #444]	; (80040bc <Constant_Voltage+0xbc0>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a6d      	ldr	r2, [pc, #436]	; (80040b8 <Constant_Voltage+0xbbc>)
 8003f02:	6013      	str	r3, [r2, #0]
	r4=dPB; if(eZ<dPB) r4=eZ;
 8003f04:	4b61      	ldr	r3, [pc, #388]	; (800408c <Constant_Voltage+0xb90>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a6d      	ldr	r2, [pc, #436]	; (80040c0 <Constant_Voltage+0xbc4>)
 8003f0a:	6013      	str	r3, [r2, #0]
 8003f0c:	4b6d      	ldr	r3, [pc, #436]	; (80040c4 <Constant_Voltage+0xbc8>)
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	4b5e      	ldr	r3, [pc, #376]	; (800408c <Constant_Voltage+0xb90>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4619      	mov	r1, r3
 8003f16:	4610      	mov	r0, r2
 8003f18:	f7fd f8ee 	bl	80010f8 <__aeabi_fcmplt>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d003      	beq.n	8003f2a <Constant_Voltage+0xa2e>
 8003f22:	4b68      	ldr	r3, [pc, #416]	; (80040c4 <Constant_Voltage+0xbc8>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a66      	ldr	r2, [pc, #408]	; (80040c0 <Constant_Voltage+0xbc4>)
 8003f28:	6013      	str	r3, [r2, #0]
	r5=dPB; if(ePS<dPB) r5=ePS;
 8003f2a:	4b58      	ldr	r3, [pc, #352]	; (800408c <Constant_Voltage+0xb90>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a66      	ldr	r2, [pc, #408]	; (80040c8 <Constant_Voltage+0xbcc>)
 8003f30:	6013      	str	r3, [r2, #0]
 8003f32:	4b66      	ldr	r3, [pc, #408]	; (80040cc <Constant_Voltage+0xbd0>)
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	4b55      	ldr	r3, [pc, #340]	; (800408c <Constant_Voltage+0xb90>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	4610      	mov	r0, r2
 8003f3e:	f7fd f8db 	bl	80010f8 <__aeabi_fcmplt>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d003      	beq.n	8003f50 <Constant_Voltage+0xa54>
 8003f48:	4b60      	ldr	r3, [pc, #384]	; (80040cc <Constant_Voltage+0xbd0>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a5e      	ldr	r2, [pc, #376]	; (80040c8 <Constant_Voltage+0xbcc>)
 8003f4e:	6013      	str	r3, [r2, #0]
	r6=dPB; if(ePM<dPB) r6=ePM;
 8003f50:	4b4e      	ldr	r3, [pc, #312]	; (800408c <Constant_Voltage+0xb90>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a5e      	ldr	r2, [pc, #376]	; (80040d0 <Constant_Voltage+0xbd4>)
 8003f56:	6013      	str	r3, [r2, #0]
 8003f58:	4b5e      	ldr	r3, [pc, #376]	; (80040d4 <Constant_Voltage+0xbd8>)
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	4b4b      	ldr	r3, [pc, #300]	; (800408c <Constant_Voltage+0xb90>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4619      	mov	r1, r3
 8003f62:	4610      	mov	r0, r2
 8003f64:	f7fd f8c8 	bl	80010f8 <__aeabi_fcmplt>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d003      	beq.n	8003f76 <Constant_Voltage+0xa7a>
 8003f6e:	4b59      	ldr	r3, [pc, #356]	; (80040d4 <Constant_Voltage+0xbd8>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a57      	ldr	r2, [pc, #348]	; (80040d0 <Constant_Voltage+0xbd4>)
 8003f74:	6013      	str	r3, [r2, #0]
	r7=dPB; if(ePB<dPB) r7=ePB;
 8003f76:	4b45      	ldr	r3, [pc, #276]	; (800408c <Constant_Voltage+0xb90>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a57      	ldr	r2, [pc, #348]	; (80040d8 <Constant_Voltage+0xbdc>)
 8003f7c:	6013      	str	r3, [r2, #0]
 8003f7e:	4b57      	ldr	r3, [pc, #348]	; (80040dc <Constant_Voltage+0xbe0>)
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	4b42      	ldr	r3, [pc, #264]	; (800408c <Constant_Voltage+0xb90>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4619      	mov	r1, r3
 8003f88:	4610      	mov	r0, r2
 8003f8a:	f7fd f8b5 	bl	80010f8 <__aeabi_fcmplt>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d003      	beq.n	8003f9c <Constant_Voltage+0xaa0>
 8003f94:	4b51      	ldr	r3, [pc, #324]	; (80040dc <Constant_Voltage+0xbe0>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a4f      	ldr	r2, [pc, #316]	; (80040d8 <Constant_Voltage+0xbdc>)
 8003f9a:	6013      	str	r3, [r2, #0]


	r8=dPM; if(eNB<dPM) r8=eNB;		//r8=max(dPM,eNB);
 8003f9c:	4b3c      	ldr	r3, [pc, #240]	; (8004090 <Constant_Voltage+0xb94>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a4f      	ldr	r2, [pc, #316]	; (80040e0 <Constant_Voltage+0xbe4>)
 8003fa2:	6013      	str	r3, [r2, #0]
 8003fa4:	4b41      	ldr	r3, [pc, #260]	; (80040ac <Constant_Voltage+0xbb0>)
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	4b39      	ldr	r3, [pc, #228]	; (8004090 <Constant_Voltage+0xb94>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4619      	mov	r1, r3
 8003fae:	4610      	mov	r0, r2
 8003fb0:	f7fd f8a2 	bl	80010f8 <__aeabi_fcmplt>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d003      	beq.n	8003fc2 <Constant_Voltage+0xac6>
 8003fba:	4b3c      	ldr	r3, [pc, #240]	; (80040ac <Constant_Voltage+0xbb0>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a48      	ldr	r2, [pc, #288]	; (80040e0 <Constant_Voltage+0xbe4>)
 8003fc0:	6013      	str	r3, [r2, #0]
	r9=dPM; if(eNM<dPM) r9=eNM;		//r9=max(dPM,eNM);
 8003fc2:	4b33      	ldr	r3, [pc, #204]	; (8004090 <Constant_Voltage+0xb94>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a47      	ldr	r2, [pc, #284]	; (80040e4 <Constant_Voltage+0xbe8>)
 8003fc8:	6013      	str	r3, [r2, #0]
 8003fca:	4b3a      	ldr	r3, [pc, #232]	; (80040b4 <Constant_Voltage+0xbb8>)
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	4b30      	ldr	r3, [pc, #192]	; (8004090 <Constant_Voltage+0xb94>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	4610      	mov	r0, r2
 8003fd6:	f7fd f88f 	bl	80010f8 <__aeabi_fcmplt>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d003      	beq.n	8003fe8 <Constant_Voltage+0xaec>
 8003fe0:	4b34      	ldr	r3, [pc, #208]	; (80040b4 <Constant_Voltage+0xbb8>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a3f      	ldr	r2, [pc, #252]	; (80040e4 <Constant_Voltage+0xbe8>)
 8003fe6:	6013      	str	r3, [r2, #0]
	r10=dPM; if(eNS<dPM) r10=eNS;	//r10=max(dPM,eNS);
 8003fe8:	4b29      	ldr	r3, [pc, #164]	; (8004090 <Constant_Voltage+0xb94>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a3e      	ldr	r2, [pc, #248]	; (80040e8 <Constant_Voltage+0xbec>)
 8003fee:	6013      	str	r3, [r2, #0]
 8003ff0:	4b32      	ldr	r3, [pc, #200]	; (80040bc <Constant_Voltage+0xbc0>)
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	4b26      	ldr	r3, [pc, #152]	; (8004090 <Constant_Voltage+0xb94>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	4610      	mov	r0, r2
 8003ffc:	f7fd f87c 	bl	80010f8 <__aeabi_fcmplt>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d003      	beq.n	800400e <Constant_Voltage+0xb12>
 8004006:	4b2d      	ldr	r3, [pc, #180]	; (80040bc <Constant_Voltage+0xbc0>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a37      	ldr	r2, [pc, #220]	; (80040e8 <Constant_Voltage+0xbec>)
 800400c:	6013      	str	r3, [r2, #0]
	r11=dPM; if(eZ<dPM) r11=eZ;		//r11=max(dPM,eZ);
 800400e:	4b20      	ldr	r3, [pc, #128]	; (8004090 <Constant_Voltage+0xb94>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a36      	ldr	r2, [pc, #216]	; (80040ec <Constant_Voltage+0xbf0>)
 8004014:	6013      	str	r3, [r2, #0]
 8004016:	4b2b      	ldr	r3, [pc, #172]	; (80040c4 <Constant_Voltage+0xbc8>)
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	4b1d      	ldr	r3, [pc, #116]	; (8004090 <Constant_Voltage+0xb94>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4619      	mov	r1, r3
 8004020:	4610      	mov	r0, r2
 8004022:	f7fd f869 	bl	80010f8 <__aeabi_fcmplt>
 8004026:	4603      	mov	r3, r0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d003      	beq.n	8004034 <Constant_Voltage+0xb38>
 800402c:	4b25      	ldr	r3, [pc, #148]	; (80040c4 <Constant_Voltage+0xbc8>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a2e      	ldr	r2, [pc, #184]	; (80040ec <Constant_Voltage+0xbf0>)
 8004032:	6013      	str	r3, [r2, #0]
	r12=dPM; if(ePS<dPM) r12=ePS;	//r12=max(dPM,ePS);
 8004034:	4b16      	ldr	r3, [pc, #88]	; (8004090 <Constant_Voltage+0xb94>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a2d      	ldr	r2, [pc, #180]	; (80040f0 <Constant_Voltage+0xbf4>)
 800403a:	6013      	str	r3, [r2, #0]
 800403c:	4b23      	ldr	r3, [pc, #140]	; (80040cc <Constant_Voltage+0xbd0>)
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	4b13      	ldr	r3, [pc, #76]	; (8004090 <Constant_Voltage+0xb94>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4619      	mov	r1, r3
 8004046:	4610      	mov	r0, r2
 8004048:	f7fd f856 	bl	80010f8 <__aeabi_fcmplt>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d003      	beq.n	800405a <Constant_Voltage+0xb5e>
 8004052:	4b1e      	ldr	r3, [pc, #120]	; (80040cc <Constant_Voltage+0xbd0>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a26      	ldr	r2, [pc, #152]	; (80040f0 <Constant_Voltage+0xbf4>)
 8004058:	6013      	str	r3, [r2, #0]
	r13=dPM; if(ePM<dPM) r13=ePM;	//r13=max(dPM,ePM);
 800405a:	4b0d      	ldr	r3, [pc, #52]	; (8004090 <Constant_Voltage+0xb94>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a25      	ldr	r2, [pc, #148]	; (80040f4 <Constant_Voltage+0xbf8>)
 8004060:	6013      	str	r3, [r2, #0]
 8004062:	4b1c      	ldr	r3, [pc, #112]	; (80040d4 <Constant_Voltage+0xbd8>)
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	4b0a      	ldr	r3, [pc, #40]	; (8004090 <Constant_Voltage+0xb94>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4619      	mov	r1, r3
 800406c:	4610      	mov	r0, r2
 800406e:	f7fd f843 	bl	80010f8 <__aeabi_fcmplt>
 8004072:	4603      	mov	r3, r0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d03f      	beq.n	80040f8 <Constant_Voltage+0xbfc>
 8004078:	4b16      	ldr	r3, [pc, #88]	; (80040d4 <Constant_Voltage+0xbd8>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a1d      	ldr	r2, [pc, #116]	; (80040f4 <Constant_Voltage+0xbf8>)
 800407e:	6013      	str	r3, [r2, #0]
 8004080:	e03a      	b.n	80040f8 <Constant_Voltage+0xbfc>
 8004082:	bf00      	nop
 8004084:	20000aa0 	.word	0x20000aa0
 8004088:	41f00000 	.word	0x41f00000
 800408c:	20000ab0 	.word	0x20000ab0
 8004090:	200006e8 	.word	0x200006e8
 8004094:	20000d7c 	.word	0x20000d7c
 8004098:	20000d94 	.word	0x20000d94
 800409c:	20000828 	.word	0x20000828
 80040a0:	20000a28 	.word	0x20000a28
 80040a4:	200006d4 	.word	0x200006d4
 80040a8:	20000db8 	.word	0x20000db8
 80040ac:	20000d68 	.word	0x20000d68
 80040b0:	20000ba4 	.word	0x20000ba4
 80040b4:	20000da0 	.word	0x20000da0
 80040b8:	200006c8 	.word	0x200006c8
 80040bc:	200006b0 	.word	0x200006b0
 80040c0:	20000804 	.word	0x20000804
 80040c4:	20000db4 	.word	0x20000db4
 80040c8:	20000da8 	.word	0x20000da8
 80040cc:	20000a2c 	.word	0x20000a2c
 80040d0:	200007f0 	.word	0x200007f0
 80040d4:	20000aa8 	.word	0x20000aa8
 80040d8:	20000a90 	.word	0x20000a90
 80040dc:	200009f0 	.word	0x200009f0
 80040e0:	20000a00 	.word	0x20000a00
 80040e4:	200006f8 	.word	0x200006f8
 80040e8:	200009e4 	.word	0x200009e4
 80040ec:	20000ba0 	.word	0x20000ba0
 80040f0:	20000d88 	.word	0x20000d88
 80040f4:	20000dbc 	.word	0x20000dbc
	r14=dPM; if(ePB<dPM) r14=ePB;		//r14=max(dPM,ePB);
 80040f8:	4b8d      	ldr	r3, [pc, #564]	; (8004330 <Constant_Voltage+0xe34>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a8d      	ldr	r2, [pc, #564]	; (8004334 <Constant_Voltage+0xe38>)
 80040fe:	6013      	str	r3, [r2, #0]
 8004100:	4b8d      	ldr	r3, [pc, #564]	; (8004338 <Constant_Voltage+0xe3c>)
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	4b8a      	ldr	r3, [pc, #552]	; (8004330 <Constant_Voltage+0xe34>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4619      	mov	r1, r3
 800410a:	4610      	mov	r0, r2
 800410c:	f7fc fff4 	bl	80010f8 <__aeabi_fcmplt>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d003      	beq.n	800411e <Constant_Voltage+0xc22>
 8004116:	4b88      	ldr	r3, [pc, #544]	; (8004338 <Constant_Voltage+0xe3c>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a86      	ldr	r2, [pc, #536]	; (8004334 <Constant_Voltage+0xe38>)
 800411c:	6013      	str	r3, [r2, #0]

	r15=dPS; if(eNB<dPS) r15=eNB;	//r15=max(dPS,eNB);
 800411e:	4b87      	ldr	r3, [pc, #540]	; (800433c <Constant_Voltage+0xe40>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a87      	ldr	r2, [pc, #540]	; (8004340 <Constant_Voltage+0xe44>)
 8004124:	6013      	str	r3, [r2, #0]
 8004126:	4b87      	ldr	r3, [pc, #540]	; (8004344 <Constant_Voltage+0xe48>)
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	4b84      	ldr	r3, [pc, #528]	; (800433c <Constant_Voltage+0xe40>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4619      	mov	r1, r3
 8004130:	4610      	mov	r0, r2
 8004132:	f7fc ffe1 	bl	80010f8 <__aeabi_fcmplt>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d003      	beq.n	8004144 <Constant_Voltage+0xc48>
 800413c:	4b81      	ldr	r3, [pc, #516]	; (8004344 <Constant_Voltage+0xe48>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a7f      	ldr	r2, [pc, #508]	; (8004340 <Constant_Voltage+0xe44>)
 8004142:	6013      	str	r3, [r2, #0]
	r16=dPS; if(eNM<dPS) r16=eNM;	//r16=max(dPS,eNM);
 8004144:	4b7d      	ldr	r3, [pc, #500]	; (800433c <Constant_Voltage+0xe40>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a7f      	ldr	r2, [pc, #508]	; (8004348 <Constant_Voltage+0xe4c>)
 800414a:	6013      	str	r3, [r2, #0]
 800414c:	4b7f      	ldr	r3, [pc, #508]	; (800434c <Constant_Voltage+0xe50>)
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	4b7a      	ldr	r3, [pc, #488]	; (800433c <Constant_Voltage+0xe40>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4619      	mov	r1, r3
 8004156:	4610      	mov	r0, r2
 8004158:	f7fc ffce 	bl	80010f8 <__aeabi_fcmplt>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <Constant_Voltage+0xc6e>
 8004162:	4b7a      	ldr	r3, [pc, #488]	; (800434c <Constant_Voltage+0xe50>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a78      	ldr	r2, [pc, #480]	; (8004348 <Constant_Voltage+0xe4c>)
 8004168:	6013      	str	r3, [r2, #0]
	r17=dPS; if(eNS<dPS) r17=eNS;	//r17=max(dPS,eNS);
 800416a:	4b74      	ldr	r3, [pc, #464]	; (800433c <Constant_Voltage+0xe40>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a78      	ldr	r2, [pc, #480]	; (8004350 <Constant_Voltage+0xe54>)
 8004170:	6013      	str	r3, [r2, #0]
 8004172:	4b78      	ldr	r3, [pc, #480]	; (8004354 <Constant_Voltage+0xe58>)
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	4b71      	ldr	r3, [pc, #452]	; (800433c <Constant_Voltage+0xe40>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4619      	mov	r1, r3
 800417c:	4610      	mov	r0, r2
 800417e:	f7fc ffbb 	bl	80010f8 <__aeabi_fcmplt>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d003      	beq.n	8004190 <Constant_Voltage+0xc94>
 8004188:	4b72      	ldr	r3, [pc, #456]	; (8004354 <Constant_Voltage+0xe58>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a70      	ldr	r2, [pc, #448]	; (8004350 <Constant_Voltage+0xe54>)
 800418e:	6013      	str	r3, [r2, #0]
	r18=dPS; if(eZ<dPS) r18=eZ;		//r18=max(dPS,eZ);
 8004190:	4b6a      	ldr	r3, [pc, #424]	; (800433c <Constant_Voltage+0xe40>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a70      	ldr	r2, [pc, #448]	; (8004358 <Constant_Voltage+0xe5c>)
 8004196:	6013      	str	r3, [r2, #0]
 8004198:	4b70      	ldr	r3, [pc, #448]	; (800435c <Constant_Voltage+0xe60>)
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	4b67      	ldr	r3, [pc, #412]	; (800433c <Constant_Voltage+0xe40>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4619      	mov	r1, r3
 80041a2:	4610      	mov	r0, r2
 80041a4:	f7fc ffa8 	bl	80010f8 <__aeabi_fcmplt>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d003      	beq.n	80041b6 <Constant_Voltage+0xcba>
 80041ae:	4b6b      	ldr	r3, [pc, #428]	; (800435c <Constant_Voltage+0xe60>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a69      	ldr	r2, [pc, #420]	; (8004358 <Constant_Voltage+0xe5c>)
 80041b4:	6013      	str	r3, [r2, #0]
	r19=dPS; if(ePS<dPS) r19=ePS;	//r19=max(dPS,ePS);
 80041b6:	4b61      	ldr	r3, [pc, #388]	; (800433c <Constant_Voltage+0xe40>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a69      	ldr	r2, [pc, #420]	; (8004360 <Constant_Voltage+0xe64>)
 80041bc:	6013      	str	r3, [r2, #0]
 80041be:	4b69      	ldr	r3, [pc, #420]	; (8004364 <Constant_Voltage+0xe68>)
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	4b5e      	ldr	r3, [pc, #376]	; (800433c <Constant_Voltage+0xe40>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4619      	mov	r1, r3
 80041c8:	4610      	mov	r0, r2
 80041ca:	f7fc ff95 	bl	80010f8 <__aeabi_fcmplt>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d003      	beq.n	80041dc <Constant_Voltage+0xce0>
 80041d4:	4b63      	ldr	r3, [pc, #396]	; (8004364 <Constant_Voltage+0xe68>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a61      	ldr	r2, [pc, #388]	; (8004360 <Constant_Voltage+0xe64>)
 80041da:	6013      	str	r3, [r2, #0]
	r20=dPS; if(ePM<dPS) r20=ePM;	//r20=max(dPS,ePM);
 80041dc:	4b57      	ldr	r3, [pc, #348]	; (800433c <Constant_Voltage+0xe40>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a61      	ldr	r2, [pc, #388]	; (8004368 <Constant_Voltage+0xe6c>)
 80041e2:	6013      	str	r3, [r2, #0]
 80041e4:	4b61      	ldr	r3, [pc, #388]	; (800436c <Constant_Voltage+0xe70>)
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	4b54      	ldr	r3, [pc, #336]	; (800433c <Constant_Voltage+0xe40>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4619      	mov	r1, r3
 80041ee:	4610      	mov	r0, r2
 80041f0:	f7fc ff82 	bl	80010f8 <__aeabi_fcmplt>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d003      	beq.n	8004202 <Constant_Voltage+0xd06>
 80041fa:	4b5c      	ldr	r3, [pc, #368]	; (800436c <Constant_Voltage+0xe70>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a5a      	ldr	r2, [pc, #360]	; (8004368 <Constant_Voltage+0xe6c>)
 8004200:	6013      	str	r3, [r2, #0]
	r21=dPS; if(ePB<dPS) r21=ePB;	//r21=max(dPS,ePB);
 8004202:	4b4e      	ldr	r3, [pc, #312]	; (800433c <Constant_Voltage+0xe40>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a5a      	ldr	r2, [pc, #360]	; (8004370 <Constant_Voltage+0xe74>)
 8004208:	6013      	str	r3, [r2, #0]
 800420a:	4b4b      	ldr	r3, [pc, #300]	; (8004338 <Constant_Voltage+0xe3c>)
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	4b4b      	ldr	r3, [pc, #300]	; (800433c <Constant_Voltage+0xe40>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4619      	mov	r1, r3
 8004214:	4610      	mov	r0, r2
 8004216:	f7fc ff6f 	bl	80010f8 <__aeabi_fcmplt>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d003      	beq.n	8004228 <Constant_Voltage+0xd2c>
 8004220:	4b45      	ldr	r3, [pc, #276]	; (8004338 <Constant_Voltage+0xe3c>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a52      	ldr	r2, [pc, #328]	; (8004370 <Constant_Voltage+0xe74>)
 8004226:	6013      	str	r3, [r2, #0]

	r22=dZ; if(eNB<dZ) r22=eNB;		//r22=max(dZ,eNB);
 8004228:	4b52      	ldr	r3, [pc, #328]	; (8004374 <Constant_Voltage+0xe78>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a52      	ldr	r2, [pc, #328]	; (8004378 <Constant_Voltage+0xe7c>)
 800422e:	6013      	str	r3, [r2, #0]
 8004230:	4b44      	ldr	r3, [pc, #272]	; (8004344 <Constant_Voltage+0xe48>)
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	4b4f      	ldr	r3, [pc, #316]	; (8004374 <Constant_Voltage+0xe78>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4619      	mov	r1, r3
 800423a:	4610      	mov	r0, r2
 800423c:	f7fc ff5c 	bl	80010f8 <__aeabi_fcmplt>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d003      	beq.n	800424e <Constant_Voltage+0xd52>
 8004246:	4b3f      	ldr	r3, [pc, #252]	; (8004344 <Constant_Voltage+0xe48>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a4b      	ldr	r2, [pc, #300]	; (8004378 <Constant_Voltage+0xe7c>)
 800424c:	6013      	str	r3, [r2, #0]
	r23=dZ; if(eNM<dZ) r23=eNM;		//r23=max(dZ,eNM);
 800424e:	4b49      	ldr	r3, [pc, #292]	; (8004374 <Constant_Voltage+0xe78>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a4a      	ldr	r2, [pc, #296]	; (800437c <Constant_Voltage+0xe80>)
 8004254:	6013      	str	r3, [r2, #0]
 8004256:	4b3d      	ldr	r3, [pc, #244]	; (800434c <Constant_Voltage+0xe50>)
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	4b46      	ldr	r3, [pc, #280]	; (8004374 <Constant_Voltage+0xe78>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4619      	mov	r1, r3
 8004260:	4610      	mov	r0, r2
 8004262:	f7fc ff49 	bl	80010f8 <__aeabi_fcmplt>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d003      	beq.n	8004274 <Constant_Voltage+0xd78>
 800426c:	4b37      	ldr	r3, [pc, #220]	; (800434c <Constant_Voltage+0xe50>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a42      	ldr	r2, [pc, #264]	; (800437c <Constant_Voltage+0xe80>)
 8004272:	6013      	str	r3, [r2, #0]
	r24=dZ; if(eNS<dZ) r24=eNS;		//r24=max(dZ,eNS);
 8004274:	4b3f      	ldr	r3, [pc, #252]	; (8004374 <Constant_Voltage+0xe78>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a41      	ldr	r2, [pc, #260]	; (8004380 <Constant_Voltage+0xe84>)
 800427a:	6013      	str	r3, [r2, #0]
 800427c:	4b35      	ldr	r3, [pc, #212]	; (8004354 <Constant_Voltage+0xe58>)
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	4b3c      	ldr	r3, [pc, #240]	; (8004374 <Constant_Voltage+0xe78>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4619      	mov	r1, r3
 8004286:	4610      	mov	r0, r2
 8004288:	f7fc ff36 	bl	80010f8 <__aeabi_fcmplt>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <Constant_Voltage+0xd9e>
 8004292:	4b30      	ldr	r3, [pc, #192]	; (8004354 <Constant_Voltage+0xe58>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a3a      	ldr	r2, [pc, #232]	; (8004380 <Constant_Voltage+0xe84>)
 8004298:	6013      	str	r3, [r2, #0]
	r25=dZ; if(eZ<dZ) r25=eZ;		//r25=max(dZ,eZ);
 800429a:	4b36      	ldr	r3, [pc, #216]	; (8004374 <Constant_Voltage+0xe78>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a39      	ldr	r2, [pc, #228]	; (8004384 <Constant_Voltage+0xe88>)
 80042a0:	6013      	str	r3, [r2, #0]
 80042a2:	4b2e      	ldr	r3, [pc, #184]	; (800435c <Constant_Voltage+0xe60>)
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	4b33      	ldr	r3, [pc, #204]	; (8004374 <Constant_Voltage+0xe78>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4619      	mov	r1, r3
 80042ac:	4610      	mov	r0, r2
 80042ae:	f7fc ff23 	bl	80010f8 <__aeabi_fcmplt>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d003      	beq.n	80042c0 <Constant_Voltage+0xdc4>
 80042b8:	4b28      	ldr	r3, [pc, #160]	; (800435c <Constant_Voltage+0xe60>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a31      	ldr	r2, [pc, #196]	; (8004384 <Constant_Voltage+0xe88>)
 80042be:	6013      	str	r3, [r2, #0]
	r26=dZ; if(ePS<dZ) r26=ePS;		//r26=max(dZ,ePS);
 80042c0:	4b2c      	ldr	r3, [pc, #176]	; (8004374 <Constant_Voltage+0xe78>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a30      	ldr	r2, [pc, #192]	; (8004388 <Constant_Voltage+0xe8c>)
 80042c6:	6013      	str	r3, [r2, #0]
 80042c8:	4b26      	ldr	r3, [pc, #152]	; (8004364 <Constant_Voltage+0xe68>)
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	4b29      	ldr	r3, [pc, #164]	; (8004374 <Constant_Voltage+0xe78>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4619      	mov	r1, r3
 80042d2:	4610      	mov	r0, r2
 80042d4:	f7fc ff10 	bl	80010f8 <__aeabi_fcmplt>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d003      	beq.n	80042e6 <Constant_Voltage+0xdea>
 80042de:	4b21      	ldr	r3, [pc, #132]	; (8004364 <Constant_Voltage+0xe68>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a29      	ldr	r2, [pc, #164]	; (8004388 <Constant_Voltage+0xe8c>)
 80042e4:	6013      	str	r3, [r2, #0]
	r27=dZ; if(ePM<dZ) r27=ePM;		//r27=max(dZ,ePM);
 80042e6:	4b23      	ldr	r3, [pc, #140]	; (8004374 <Constant_Voltage+0xe78>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a28      	ldr	r2, [pc, #160]	; (800438c <Constant_Voltage+0xe90>)
 80042ec:	6013      	str	r3, [r2, #0]
 80042ee:	4b1f      	ldr	r3, [pc, #124]	; (800436c <Constant_Voltage+0xe70>)
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	4b20      	ldr	r3, [pc, #128]	; (8004374 <Constant_Voltage+0xe78>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4619      	mov	r1, r3
 80042f8:	4610      	mov	r0, r2
 80042fa:	f7fc fefd 	bl	80010f8 <__aeabi_fcmplt>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d003      	beq.n	800430c <Constant_Voltage+0xe10>
 8004304:	4b19      	ldr	r3, [pc, #100]	; (800436c <Constant_Voltage+0xe70>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a20      	ldr	r2, [pc, #128]	; (800438c <Constant_Voltage+0xe90>)
 800430a:	6013      	str	r3, [r2, #0]
	r28=dZ; if(ePB<dZ) r28=ePB;		//r28=max(dZ,ePB);
 800430c:	4b19      	ldr	r3, [pc, #100]	; (8004374 <Constant_Voltage+0xe78>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a1f      	ldr	r2, [pc, #124]	; (8004390 <Constant_Voltage+0xe94>)
 8004312:	6013      	str	r3, [r2, #0]
 8004314:	4b08      	ldr	r3, [pc, #32]	; (8004338 <Constant_Voltage+0xe3c>)
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	4b16      	ldr	r3, [pc, #88]	; (8004374 <Constant_Voltage+0xe78>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4619      	mov	r1, r3
 800431e:	4610      	mov	r0, r2
 8004320:	f7fc feea 	bl	80010f8 <__aeabi_fcmplt>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d036      	beq.n	8004398 <Constant_Voltage+0xe9c>
 800432a:	4b03      	ldr	r3, [pc, #12]	; (8004338 <Constant_Voltage+0xe3c>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	e031      	b.n	8004394 <Constant_Voltage+0xe98>
 8004330:	200006e8 	.word	0x200006e8
 8004334:	20000678 	.word	0x20000678
 8004338:	200009f0 	.word	0x200009f0
 800433c:	20000d7c 	.word	0x20000d7c
 8004340:	20000d8c 	.word	0x20000d8c
 8004344:	20000d68 	.word	0x20000d68
 8004348:	20000aa4 	.word	0x20000aa4
 800434c:	20000da0 	.word	0x20000da0
 8004350:	200007e0 	.word	0x200007e0
 8004354:	200006b0 	.word	0x200006b0
 8004358:	20000a30 	.word	0x20000a30
 800435c:	20000db4 	.word	0x20000db4
 8004360:	20000d84 	.word	0x20000d84
 8004364:	20000a2c 	.word	0x20000a2c
 8004368:	200009f8 	.word	0x200009f8
 800436c:	20000aa8 	.word	0x20000aa8
 8004370:	200007f8 	.word	0x200007f8
 8004374:	20000d94 	.word	0x20000d94
 8004378:	20000c8c 	.word	0x20000c8c
 800437c:	20000d9c 	.word	0x20000d9c
 8004380:	20000db0 	.word	0x20000db0
 8004384:	200006ac 	.word	0x200006ac
 8004388:	200007d0 	.word	0x200007d0
 800438c:	20000a14 	.word	0x20000a14
 8004390:	20000684 	.word	0x20000684
 8004394:	4a8d      	ldr	r2, [pc, #564]	; (80045cc <Constant_Voltage+0x10d0>)
 8004396:	6013      	str	r3, [r2, #0]

	r29=dNS; if(eNB<dNS) r29=eNB;	//r29=max(dNS,eNB);
 8004398:	4b8d      	ldr	r3, [pc, #564]	; (80045d0 <Constant_Voltage+0x10d4>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a8d      	ldr	r2, [pc, #564]	; (80045d4 <Constant_Voltage+0x10d8>)
 800439e:	6013      	str	r3, [r2, #0]
 80043a0:	4b8d      	ldr	r3, [pc, #564]	; (80045d8 <Constant_Voltage+0x10dc>)
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	4b8a      	ldr	r3, [pc, #552]	; (80045d0 <Constant_Voltage+0x10d4>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4619      	mov	r1, r3
 80043aa:	4610      	mov	r0, r2
 80043ac:	f7fc fea4 	bl	80010f8 <__aeabi_fcmplt>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <Constant_Voltage+0xec2>
 80043b6:	4b88      	ldr	r3, [pc, #544]	; (80045d8 <Constant_Voltage+0x10dc>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a86      	ldr	r2, [pc, #536]	; (80045d4 <Constant_Voltage+0x10d8>)
 80043bc:	6013      	str	r3, [r2, #0]
	r30=dNS; if(eNM<dNS) r30=eNM;	//r30=max(dNS,eNM);
 80043be:	4b84      	ldr	r3, [pc, #528]	; (80045d0 <Constant_Voltage+0x10d4>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a86      	ldr	r2, [pc, #536]	; (80045dc <Constant_Voltage+0x10e0>)
 80043c4:	6013      	str	r3, [r2, #0]
 80043c6:	4b86      	ldr	r3, [pc, #536]	; (80045e0 <Constant_Voltage+0x10e4>)
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	4b81      	ldr	r3, [pc, #516]	; (80045d0 <Constant_Voltage+0x10d4>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4619      	mov	r1, r3
 80043d0:	4610      	mov	r0, r2
 80043d2:	f7fc fe91 	bl	80010f8 <__aeabi_fcmplt>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d003      	beq.n	80043e4 <Constant_Voltage+0xee8>
 80043dc:	4b80      	ldr	r3, [pc, #512]	; (80045e0 <Constant_Voltage+0x10e4>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a7e      	ldr	r2, [pc, #504]	; (80045dc <Constant_Voltage+0x10e0>)
 80043e2:	6013      	str	r3, [r2, #0]
	r31=dNS; if(eNS<dNS) r31=eNS;	//r31=max(dNS,eNS);
 80043e4:	4b7a      	ldr	r3, [pc, #488]	; (80045d0 <Constant_Voltage+0x10d4>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a7e      	ldr	r2, [pc, #504]	; (80045e4 <Constant_Voltage+0x10e8>)
 80043ea:	6013      	str	r3, [r2, #0]
 80043ec:	4b7e      	ldr	r3, [pc, #504]	; (80045e8 <Constant_Voltage+0x10ec>)
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	4b77      	ldr	r3, [pc, #476]	; (80045d0 <Constant_Voltage+0x10d4>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4619      	mov	r1, r3
 80043f6:	4610      	mov	r0, r2
 80043f8:	f7fc fe7e 	bl	80010f8 <__aeabi_fcmplt>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d003      	beq.n	800440a <Constant_Voltage+0xf0e>
 8004402:	4b79      	ldr	r3, [pc, #484]	; (80045e8 <Constant_Voltage+0x10ec>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a77      	ldr	r2, [pc, #476]	; (80045e4 <Constant_Voltage+0x10e8>)
 8004408:	6013      	str	r3, [r2, #0]
	r32=dNS; if(eZ<dNS) r32=eZ;		//r32=max(dNS,eZ);
 800440a:	4b71      	ldr	r3, [pc, #452]	; (80045d0 <Constant_Voltage+0x10d4>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a77      	ldr	r2, [pc, #476]	; (80045ec <Constant_Voltage+0x10f0>)
 8004410:	6013      	str	r3, [r2, #0]
 8004412:	4b77      	ldr	r3, [pc, #476]	; (80045f0 <Constant_Voltage+0x10f4>)
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	4b6e      	ldr	r3, [pc, #440]	; (80045d0 <Constant_Voltage+0x10d4>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4619      	mov	r1, r3
 800441c:	4610      	mov	r0, r2
 800441e:	f7fc fe6b 	bl	80010f8 <__aeabi_fcmplt>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d003      	beq.n	8004430 <Constant_Voltage+0xf34>
 8004428:	4b71      	ldr	r3, [pc, #452]	; (80045f0 <Constant_Voltage+0x10f4>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a6f      	ldr	r2, [pc, #444]	; (80045ec <Constant_Voltage+0x10f0>)
 800442e:	6013      	str	r3, [r2, #0]
	r33=dNS; if(ePS<dNS) r33=ePS;	//r33=max(dNS,ePS);
 8004430:	4b67      	ldr	r3, [pc, #412]	; (80045d0 <Constant_Voltage+0x10d4>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a6f      	ldr	r2, [pc, #444]	; (80045f4 <Constant_Voltage+0x10f8>)
 8004436:	6013      	str	r3, [r2, #0]
 8004438:	4b6f      	ldr	r3, [pc, #444]	; (80045f8 <Constant_Voltage+0x10fc>)
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	4b64      	ldr	r3, [pc, #400]	; (80045d0 <Constant_Voltage+0x10d4>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4619      	mov	r1, r3
 8004442:	4610      	mov	r0, r2
 8004444:	f7fc fe58 	bl	80010f8 <__aeabi_fcmplt>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d003      	beq.n	8004456 <Constant_Voltage+0xf5a>
 800444e:	4b6a      	ldr	r3, [pc, #424]	; (80045f8 <Constant_Voltage+0x10fc>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a68      	ldr	r2, [pc, #416]	; (80045f4 <Constant_Voltage+0x10f8>)
 8004454:	6013      	str	r3, [r2, #0]
	r34=dNS; if(ePM<dNS) r34=ePM;	//r34=max(dNS,ePM);
 8004456:	4b5e      	ldr	r3, [pc, #376]	; (80045d0 <Constant_Voltage+0x10d4>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a68      	ldr	r2, [pc, #416]	; (80045fc <Constant_Voltage+0x1100>)
 800445c:	6013      	str	r3, [r2, #0]
 800445e:	4b68      	ldr	r3, [pc, #416]	; (8004600 <Constant_Voltage+0x1104>)
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	4b5b      	ldr	r3, [pc, #364]	; (80045d0 <Constant_Voltage+0x10d4>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4619      	mov	r1, r3
 8004468:	4610      	mov	r0, r2
 800446a:	f7fc fe45 	bl	80010f8 <__aeabi_fcmplt>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d003      	beq.n	800447c <Constant_Voltage+0xf80>
 8004474:	4b62      	ldr	r3, [pc, #392]	; (8004600 <Constant_Voltage+0x1104>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a60      	ldr	r2, [pc, #384]	; (80045fc <Constant_Voltage+0x1100>)
 800447a:	6013      	str	r3, [r2, #0]
	r35=dNS; if(ePB<dNS) r35=ePB;	//r35=max(dNS,ePB);
 800447c:	4b54      	ldr	r3, [pc, #336]	; (80045d0 <Constant_Voltage+0x10d4>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a60      	ldr	r2, [pc, #384]	; (8004604 <Constant_Voltage+0x1108>)
 8004482:	6013      	str	r3, [r2, #0]
 8004484:	4b60      	ldr	r3, [pc, #384]	; (8004608 <Constant_Voltage+0x110c>)
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	4b51      	ldr	r3, [pc, #324]	; (80045d0 <Constant_Voltage+0x10d4>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4619      	mov	r1, r3
 800448e:	4610      	mov	r0, r2
 8004490:	f7fc fe32 	bl	80010f8 <__aeabi_fcmplt>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d003      	beq.n	80044a2 <Constant_Voltage+0xfa6>
 800449a:	4b5b      	ldr	r3, [pc, #364]	; (8004608 <Constant_Voltage+0x110c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a59      	ldr	r2, [pc, #356]	; (8004604 <Constant_Voltage+0x1108>)
 80044a0:	6013      	str	r3, [r2, #0]

	r36=dNM; if(eNB<dNM) r36=eNB;	//r36=max(dNM,eNB);
 80044a2:	4b5a      	ldr	r3, [pc, #360]	; (800460c <Constant_Voltage+0x1110>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a5a      	ldr	r2, [pc, #360]	; (8004610 <Constant_Voltage+0x1114>)
 80044a8:	6013      	str	r3, [r2, #0]
 80044aa:	4b4b      	ldr	r3, [pc, #300]	; (80045d8 <Constant_Voltage+0x10dc>)
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	4b57      	ldr	r3, [pc, #348]	; (800460c <Constant_Voltage+0x1110>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4619      	mov	r1, r3
 80044b4:	4610      	mov	r0, r2
 80044b6:	f7fc fe1f 	bl	80010f8 <__aeabi_fcmplt>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d003      	beq.n	80044c8 <Constant_Voltage+0xfcc>
 80044c0:	4b45      	ldr	r3, [pc, #276]	; (80045d8 <Constant_Voltage+0x10dc>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a52      	ldr	r2, [pc, #328]	; (8004610 <Constant_Voltage+0x1114>)
 80044c6:	6013      	str	r3, [r2, #0]
	r37=dNM; if(eNM<dNM) r37=eNM;	//r37=max(dNM,eNM);
 80044c8:	4b50      	ldr	r3, [pc, #320]	; (800460c <Constant_Voltage+0x1110>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a51      	ldr	r2, [pc, #324]	; (8004614 <Constant_Voltage+0x1118>)
 80044ce:	6013      	str	r3, [r2, #0]
 80044d0:	4b43      	ldr	r3, [pc, #268]	; (80045e0 <Constant_Voltage+0x10e4>)
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	4b4d      	ldr	r3, [pc, #308]	; (800460c <Constant_Voltage+0x1110>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4619      	mov	r1, r3
 80044da:	4610      	mov	r0, r2
 80044dc:	f7fc fe0c 	bl	80010f8 <__aeabi_fcmplt>
 80044e0:	4603      	mov	r3, r0
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d003      	beq.n	80044ee <Constant_Voltage+0xff2>
 80044e6:	4b3e      	ldr	r3, [pc, #248]	; (80045e0 <Constant_Voltage+0x10e4>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a4a      	ldr	r2, [pc, #296]	; (8004614 <Constant_Voltage+0x1118>)
 80044ec:	6013      	str	r3, [r2, #0]
	r38=dNM; if(eNS<dNM) r38=eNS;	//r38=max(dNM,eNS);
 80044ee:	4b47      	ldr	r3, [pc, #284]	; (800460c <Constant_Voltage+0x1110>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a49      	ldr	r2, [pc, #292]	; (8004618 <Constant_Voltage+0x111c>)
 80044f4:	6013      	str	r3, [r2, #0]
 80044f6:	4b3c      	ldr	r3, [pc, #240]	; (80045e8 <Constant_Voltage+0x10ec>)
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	4b44      	ldr	r3, [pc, #272]	; (800460c <Constant_Voltage+0x1110>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4619      	mov	r1, r3
 8004500:	4610      	mov	r0, r2
 8004502:	f7fc fdf9 	bl	80010f8 <__aeabi_fcmplt>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d003      	beq.n	8004514 <Constant_Voltage+0x1018>
 800450c:	4b36      	ldr	r3, [pc, #216]	; (80045e8 <Constant_Voltage+0x10ec>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a41      	ldr	r2, [pc, #260]	; (8004618 <Constant_Voltage+0x111c>)
 8004512:	6013      	str	r3, [r2, #0]
	r39=dNM; if(eZ<dNM) r39=eZ;		//r39=max(dNM,eZ);
 8004514:	4b3d      	ldr	r3, [pc, #244]	; (800460c <Constant_Voltage+0x1110>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a40      	ldr	r2, [pc, #256]	; (800461c <Constant_Voltage+0x1120>)
 800451a:	6013      	str	r3, [r2, #0]
 800451c:	4b34      	ldr	r3, [pc, #208]	; (80045f0 <Constant_Voltage+0x10f4>)
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	4b3a      	ldr	r3, [pc, #232]	; (800460c <Constant_Voltage+0x1110>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4619      	mov	r1, r3
 8004526:	4610      	mov	r0, r2
 8004528:	f7fc fde6 	bl	80010f8 <__aeabi_fcmplt>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d003      	beq.n	800453a <Constant_Voltage+0x103e>
 8004532:	4b2f      	ldr	r3, [pc, #188]	; (80045f0 <Constant_Voltage+0x10f4>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a39      	ldr	r2, [pc, #228]	; (800461c <Constant_Voltage+0x1120>)
 8004538:	6013      	str	r3, [r2, #0]
	r40=dNM; if(ePS<dNM) r40=ePS;	//r40=max(dNM,ePS);
 800453a:	4b34      	ldr	r3, [pc, #208]	; (800460c <Constant_Voltage+0x1110>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a38      	ldr	r2, [pc, #224]	; (8004620 <Constant_Voltage+0x1124>)
 8004540:	6013      	str	r3, [r2, #0]
 8004542:	4b2d      	ldr	r3, [pc, #180]	; (80045f8 <Constant_Voltage+0x10fc>)
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	4b31      	ldr	r3, [pc, #196]	; (800460c <Constant_Voltage+0x1110>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4619      	mov	r1, r3
 800454c:	4610      	mov	r0, r2
 800454e:	f7fc fdd3 	bl	80010f8 <__aeabi_fcmplt>
 8004552:	4603      	mov	r3, r0
 8004554:	2b00      	cmp	r3, #0
 8004556:	d003      	beq.n	8004560 <Constant_Voltage+0x1064>
 8004558:	4b27      	ldr	r3, [pc, #156]	; (80045f8 <Constant_Voltage+0x10fc>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a30      	ldr	r2, [pc, #192]	; (8004620 <Constant_Voltage+0x1124>)
 800455e:	6013      	str	r3, [r2, #0]
	r41=dNM; if(ePM<dNM) r41=ePM;	//r41=max(dNM,ePM);
 8004560:	4b2a      	ldr	r3, [pc, #168]	; (800460c <Constant_Voltage+0x1110>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a2f      	ldr	r2, [pc, #188]	; (8004624 <Constant_Voltage+0x1128>)
 8004566:	6013      	str	r3, [r2, #0]
 8004568:	4b25      	ldr	r3, [pc, #148]	; (8004600 <Constant_Voltage+0x1104>)
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	4b27      	ldr	r3, [pc, #156]	; (800460c <Constant_Voltage+0x1110>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4619      	mov	r1, r3
 8004572:	4610      	mov	r0, r2
 8004574:	f7fc fdc0 	bl	80010f8 <__aeabi_fcmplt>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d003      	beq.n	8004586 <Constant_Voltage+0x108a>
 800457e:	4b20      	ldr	r3, [pc, #128]	; (8004600 <Constant_Voltage+0x1104>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a28      	ldr	r2, [pc, #160]	; (8004624 <Constant_Voltage+0x1128>)
 8004584:	6013      	str	r3, [r2, #0]
	r42=dNM; if(ePB<dNM) r42=ePB;	//r42=max(dNM,ePB);
 8004586:	4b21      	ldr	r3, [pc, #132]	; (800460c <Constant_Voltage+0x1110>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a27      	ldr	r2, [pc, #156]	; (8004628 <Constant_Voltage+0x112c>)
 800458c:	6013      	str	r3, [r2, #0]
 800458e:	4b1e      	ldr	r3, [pc, #120]	; (8004608 <Constant_Voltage+0x110c>)
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	4b1e      	ldr	r3, [pc, #120]	; (800460c <Constant_Voltage+0x1110>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4619      	mov	r1, r3
 8004598:	4610      	mov	r0, r2
 800459a:	f7fc fdad 	bl	80010f8 <__aeabi_fcmplt>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d003      	beq.n	80045ac <Constant_Voltage+0x10b0>
 80045a4:	4b18      	ldr	r3, [pc, #96]	; (8004608 <Constant_Voltage+0x110c>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a1f      	ldr	r2, [pc, #124]	; (8004628 <Constant_Voltage+0x112c>)
 80045aa:	6013      	str	r3, [r2, #0]

	r43=dNB; if(eNB<dNB) r43=eNB;	//r43=max(dNB,eNB);
 80045ac:	4b1f      	ldr	r3, [pc, #124]	; (800462c <Constant_Voltage+0x1130>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a1f      	ldr	r2, [pc, #124]	; (8004630 <Constant_Voltage+0x1134>)
 80045b2:	6013      	str	r3, [r2, #0]
 80045b4:	4b08      	ldr	r3, [pc, #32]	; (80045d8 <Constant_Voltage+0x10dc>)
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	4b1c      	ldr	r3, [pc, #112]	; (800462c <Constant_Voltage+0x1130>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4619      	mov	r1, r3
 80045be:	4610      	mov	r0, r2
 80045c0:	f7fc fd9a 	bl	80010f8 <__aeabi_fcmplt>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d038      	beq.n	800463c <Constant_Voltage+0x1140>
 80045ca:	e033      	b.n	8004634 <Constant_Voltage+0x1138>
 80045cc:	20000684 	.word	0x20000684
 80045d0:	20000828 	.word	0x20000828
 80045d4:	200006a4 	.word	0x200006a4
 80045d8:	20000d68 	.word	0x20000d68
 80045dc:	20000b8c 	.word	0x20000b8c
 80045e0:	20000da0 	.word	0x20000da0
 80045e4:	200007e8 	.word	0x200007e8
 80045e8:	200006b0 	.word	0x200006b0
 80045ec:	2000082c 	.word	0x2000082c
 80045f0:	20000db4 	.word	0x20000db4
 80045f4:	20000a20 	.word	0x20000a20
 80045f8:	20000a2c 	.word	0x20000a2c
 80045fc:	20000b88 	.word	0x20000b88
 8004600:	20000aa8 	.word	0x20000aa8
 8004604:	20000c88 	.word	0x20000c88
 8004608:	200009f0 	.word	0x200009f0
 800460c:	20000a28 	.word	0x20000a28
 8004610:	200006cc 	.word	0x200006cc
 8004614:	2000090c 	.word	0x2000090c
 8004618:	200009f4 	.word	0x200009f4
 800461c:	20000d78 	.word	0x20000d78
 8004620:	20000a88 	.word	0x20000a88
 8004624:	200006b8 	.word	0x200006b8
 8004628:	200006c0 	.word	0x200006c0
 800462c:	200006d4 	.word	0x200006d4
 8004630:	20000d80 	.word	0x20000d80
 8004634:	4b90      	ldr	r3, [pc, #576]	; (8004878 <Constant_Voltage+0x137c>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a90      	ldr	r2, [pc, #576]	; (800487c <Constant_Voltage+0x1380>)
 800463a:	6013      	str	r3, [r2, #0]
	r44=dNB; if(eNM<dNB) r44=eNM;	//r44=max(dNB,eNM);
 800463c:	4b90      	ldr	r3, [pc, #576]	; (8004880 <Constant_Voltage+0x1384>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a90      	ldr	r2, [pc, #576]	; (8004884 <Constant_Voltage+0x1388>)
 8004642:	6013      	str	r3, [r2, #0]
 8004644:	4b90      	ldr	r3, [pc, #576]	; (8004888 <Constant_Voltage+0x138c>)
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	4b8d      	ldr	r3, [pc, #564]	; (8004880 <Constant_Voltage+0x1384>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4619      	mov	r1, r3
 800464e:	4610      	mov	r0, r2
 8004650:	f7fc fd52 	bl	80010f8 <__aeabi_fcmplt>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d003      	beq.n	8004662 <Constant_Voltage+0x1166>
 800465a:	4b8b      	ldr	r3, [pc, #556]	; (8004888 <Constant_Voltage+0x138c>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a89      	ldr	r2, [pc, #548]	; (8004884 <Constant_Voltage+0x1388>)
 8004660:	6013      	str	r3, [r2, #0]
	r45=dNB; if(eNS<dNB) r45=eNS;	//r45=max(dNB,eNS);
 8004662:	4b87      	ldr	r3, [pc, #540]	; (8004880 <Constant_Voltage+0x1384>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a89      	ldr	r2, [pc, #548]	; (800488c <Constant_Voltage+0x1390>)
 8004668:	6013      	str	r3, [r2, #0]
 800466a:	4b89      	ldr	r3, [pc, #548]	; (8004890 <Constant_Voltage+0x1394>)
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	4b84      	ldr	r3, [pc, #528]	; (8004880 <Constant_Voltage+0x1384>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4619      	mov	r1, r3
 8004674:	4610      	mov	r0, r2
 8004676:	f7fc fd3f 	bl	80010f8 <__aeabi_fcmplt>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d003      	beq.n	8004688 <Constant_Voltage+0x118c>
 8004680:	4b83      	ldr	r3, [pc, #524]	; (8004890 <Constant_Voltage+0x1394>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a81      	ldr	r2, [pc, #516]	; (800488c <Constant_Voltage+0x1390>)
 8004686:	6013      	str	r3, [r2, #0]
	r46=dNB; if(eZ<dNB) r46=eZ;		//r46=max(dNB,eZ);
 8004688:	4b7d      	ldr	r3, [pc, #500]	; (8004880 <Constant_Voltage+0x1384>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a81      	ldr	r2, [pc, #516]	; (8004894 <Constant_Voltage+0x1398>)
 800468e:	6013      	str	r3, [r2, #0]
 8004690:	4b81      	ldr	r3, [pc, #516]	; (8004898 <Constant_Voltage+0x139c>)
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	4b7a      	ldr	r3, [pc, #488]	; (8004880 <Constant_Voltage+0x1384>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4619      	mov	r1, r3
 800469a:	4610      	mov	r0, r2
 800469c:	f7fc fd2c 	bl	80010f8 <__aeabi_fcmplt>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d003      	beq.n	80046ae <Constant_Voltage+0x11b2>
 80046a6:	4b7c      	ldr	r3, [pc, #496]	; (8004898 <Constant_Voltage+0x139c>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a7a      	ldr	r2, [pc, #488]	; (8004894 <Constant_Voltage+0x1398>)
 80046ac:	6013      	str	r3, [r2, #0]
	r47=dNB; if(ePS<dNB) r47=ePS;	//r47=max(dNB,ePS);
 80046ae:	4b74      	ldr	r3, [pc, #464]	; (8004880 <Constant_Voltage+0x1384>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a7a      	ldr	r2, [pc, #488]	; (800489c <Constant_Voltage+0x13a0>)
 80046b4:	6013      	str	r3, [r2, #0]
 80046b6:	4b7a      	ldr	r3, [pc, #488]	; (80048a0 <Constant_Voltage+0x13a4>)
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	4b71      	ldr	r3, [pc, #452]	; (8004880 <Constant_Voltage+0x1384>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4619      	mov	r1, r3
 80046c0:	4610      	mov	r0, r2
 80046c2:	f7fc fd19 	bl	80010f8 <__aeabi_fcmplt>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d003      	beq.n	80046d4 <Constant_Voltage+0x11d8>
 80046cc:	4b74      	ldr	r3, [pc, #464]	; (80048a0 <Constant_Voltage+0x13a4>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a72      	ldr	r2, [pc, #456]	; (800489c <Constant_Voltage+0x13a0>)
 80046d2:	6013      	str	r3, [r2, #0]
	r48=dNB; if(ePM<dNB) r48=ePM;	//r48=max(dNB,ePM);
 80046d4:	4b6a      	ldr	r3, [pc, #424]	; (8004880 <Constant_Voltage+0x1384>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a72      	ldr	r2, [pc, #456]	; (80048a4 <Constant_Voltage+0x13a8>)
 80046da:	6013      	str	r3, [r2, #0]
 80046dc:	4b72      	ldr	r3, [pc, #456]	; (80048a8 <Constant_Voltage+0x13ac>)
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	4b67      	ldr	r3, [pc, #412]	; (8004880 <Constant_Voltage+0x1384>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4619      	mov	r1, r3
 80046e6:	4610      	mov	r0, r2
 80046e8:	f7fc fd06 	bl	80010f8 <__aeabi_fcmplt>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d003      	beq.n	80046fa <Constant_Voltage+0x11fe>
 80046f2:	4b6d      	ldr	r3, [pc, #436]	; (80048a8 <Constant_Voltage+0x13ac>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a6b      	ldr	r2, [pc, #428]	; (80048a4 <Constant_Voltage+0x13a8>)
 80046f8:	6013      	str	r3, [r2, #0]
	r49=dNB; if(ePB<dNB) r49=ePB;	//r49=max(dNB,ePB);
 80046fa:	4b61      	ldr	r3, [pc, #388]	; (8004880 <Constant_Voltage+0x1384>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a6b      	ldr	r2, [pc, #428]	; (80048ac <Constant_Voltage+0x13b0>)
 8004700:	6013      	str	r3, [r2, #0]
 8004702:	4b6b      	ldr	r3, [pc, #428]	; (80048b0 <Constant_Voltage+0x13b4>)
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	4b5e      	ldr	r3, [pc, #376]	; (8004880 <Constant_Voltage+0x1384>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4619      	mov	r1, r3
 800470c:	4610      	mov	r0, r2
 800470e:	f7fc fcf3 	bl	80010f8 <__aeabi_fcmplt>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d003      	beq.n	8004720 <Constant_Voltage+0x1224>
 8004718:	4b65      	ldr	r3, [pc, #404]	; (80048b0 <Constant_Voltage+0x13b4>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a63      	ldr	r2, [pc, #396]	; (80048ac <Constant_Voltage+0x13b0>)
 800471e:	6013      	str	r3, [r2, #0]

	///////////////////////////DEFUZZIFIKASI///////////////////////

	A=(r1*oZ)+(r2*oPS)+(r3*oPM)+(r4*oPB)+(r5*oPH)+(r6*oPH)+(r7*oPH);
 8004720:	4b64      	ldr	r3, [pc, #400]	; (80048b4 <Constant_Voltage+0x13b8>)
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	4b64      	ldr	r3, [pc, #400]	; (80048b8 <Constant_Voltage+0x13bc>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4619      	mov	r1, r3
 800472a:	4610      	mov	r0, r2
 800472c:	f7fc fb46 	bl	8000dbc <__aeabi_fmul>
 8004730:	4603      	mov	r3, r0
 8004732:	461c      	mov	r4, r3
 8004734:	4b61      	ldr	r3, [pc, #388]	; (80048bc <Constant_Voltage+0x13c0>)
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	4b61      	ldr	r3, [pc, #388]	; (80048c0 <Constant_Voltage+0x13c4>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4619      	mov	r1, r3
 800473e:	4610      	mov	r0, r2
 8004740:	f7fc fb3c 	bl	8000dbc <__aeabi_fmul>
 8004744:	4603      	mov	r3, r0
 8004746:	4619      	mov	r1, r3
 8004748:	4620      	mov	r0, r4
 800474a:	f7fc fa2f 	bl	8000bac <__addsf3>
 800474e:	4603      	mov	r3, r0
 8004750:	461c      	mov	r4, r3
 8004752:	4b5c      	ldr	r3, [pc, #368]	; (80048c4 <Constant_Voltage+0x13c8>)
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	4b5c      	ldr	r3, [pc, #368]	; (80048c8 <Constant_Voltage+0x13cc>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4619      	mov	r1, r3
 800475c:	4610      	mov	r0, r2
 800475e:	f7fc fb2d 	bl	8000dbc <__aeabi_fmul>
 8004762:	4603      	mov	r3, r0
 8004764:	4619      	mov	r1, r3
 8004766:	4620      	mov	r0, r4
 8004768:	f7fc fa20 	bl	8000bac <__addsf3>
 800476c:	4603      	mov	r3, r0
 800476e:	461c      	mov	r4, r3
 8004770:	4b56      	ldr	r3, [pc, #344]	; (80048cc <Constant_Voltage+0x13d0>)
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	4b56      	ldr	r3, [pc, #344]	; (80048d0 <Constant_Voltage+0x13d4>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4619      	mov	r1, r3
 800477a:	4610      	mov	r0, r2
 800477c:	f7fc fb1e 	bl	8000dbc <__aeabi_fmul>
 8004780:	4603      	mov	r3, r0
 8004782:	4619      	mov	r1, r3
 8004784:	4620      	mov	r0, r4
 8004786:	f7fc fa11 	bl	8000bac <__addsf3>
 800478a:	4603      	mov	r3, r0
 800478c:	461c      	mov	r4, r3
 800478e:	4b51      	ldr	r3, [pc, #324]	; (80048d4 <Constant_Voltage+0x13d8>)
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	4b51      	ldr	r3, [pc, #324]	; (80048d8 <Constant_Voltage+0x13dc>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4619      	mov	r1, r3
 8004798:	4610      	mov	r0, r2
 800479a:	f7fc fb0f 	bl	8000dbc <__aeabi_fmul>
 800479e:	4603      	mov	r3, r0
 80047a0:	4619      	mov	r1, r3
 80047a2:	4620      	mov	r0, r4
 80047a4:	f7fc fa02 	bl	8000bac <__addsf3>
 80047a8:	4603      	mov	r3, r0
 80047aa:	461c      	mov	r4, r3
 80047ac:	4b4b      	ldr	r3, [pc, #300]	; (80048dc <Constant_Voltage+0x13e0>)
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	4b49      	ldr	r3, [pc, #292]	; (80048d8 <Constant_Voltage+0x13dc>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4619      	mov	r1, r3
 80047b6:	4610      	mov	r0, r2
 80047b8:	f7fc fb00 	bl	8000dbc <__aeabi_fmul>
 80047bc:	4603      	mov	r3, r0
 80047be:	4619      	mov	r1, r3
 80047c0:	4620      	mov	r0, r4
 80047c2:	f7fc f9f3 	bl	8000bac <__addsf3>
 80047c6:	4603      	mov	r3, r0
 80047c8:	461c      	mov	r4, r3
 80047ca:	4b45      	ldr	r3, [pc, #276]	; (80048e0 <Constant_Voltage+0x13e4>)
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	4b42      	ldr	r3, [pc, #264]	; (80048d8 <Constant_Voltage+0x13dc>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4619      	mov	r1, r3
 80047d4:	4610      	mov	r0, r2
 80047d6:	f7fc faf1 	bl	8000dbc <__aeabi_fmul>
 80047da:	4603      	mov	r3, r0
 80047dc:	4619      	mov	r1, r3
 80047de:	4620      	mov	r0, r4
 80047e0:	f7fc f9e4 	bl	8000bac <__addsf3>
 80047e4:	4603      	mov	r3, r0
 80047e6:	461a      	mov	r2, r3
 80047e8:	4b3e      	ldr	r3, [pc, #248]	; (80048e4 <Constant_Voltage+0x13e8>)
 80047ea:	601a      	str	r2, [r3, #0]
	B=(r8*oNS)+(r9*oZ)+(r10*oPS)+(r11*oPM)+(r12*oPB)+(r13*oPH)+(r14*oPH);
 80047ec:	4b3e      	ldr	r3, [pc, #248]	; (80048e8 <Constant_Voltage+0x13ec>)
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	4b3e      	ldr	r3, [pc, #248]	; (80048ec <Constant_Voltage+0x13f0>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4619      	mov	r1, r3
 80047f6:	4610      	mov	r0, r2
 80047f8:	f7fc fae0 	bl	8000dbc <__aeabi_fmul>
 80047fc:	4603      	mov	r3, r0
 80047fe:	461c      	mov	r4, r3
 8004800:	4b3b      	ldr	r3, [pc, #236]	; (80048f0 <Constant_Voltage+0x13f4>)
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	4b2c      	ldr	r3, [pc, #176]	; (80048b8 <Constant_Voltage+0x13bc>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4619      	mov	r1, r3
 800480a:	4610      	mov	r0, r2
 800480c:	f7fc fad6 	bl	8000dbc <__aeabi_fmul>
 8004810:	4603      	mov	r3, r0
 8004812:	4619      	mov	r1, r3
 8004814:	4620      	mov	r0, r4
 8004816:	f7fc f9c9 	bl	8000bac <__addsf3>
 800481a:	4603      	mov	r3, r0
 800481c:	461c      	mov	r4, r3
 800481e:	4b35      	ldr	r3, [pc, #212]	; (80048f4 <Constant_Voltage+0x13f8>)
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	4b27      	ldr	r3, [pc, #156]	; (80048c0 <Constant_Voltage+0x13c4>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4619      	mov	r1, r3
 8004828:	4610      	mov	r0, r2
 800482a:	f7fc fac7 	bl	8000dbc <__aeabi_fmul>
 800482e:	4603      	mov	r3, r0
 8004830:	4619      	mov	r1, r3
 8004832:	4620      	mov	r0, r4
 8004834:	f7fc f9ba 	bl	8000bac <__addsf3>
 8004838:	4603      	mov	r3, r0
 800483a:	461c      	mov	r4, r3
 800483c:	4b2e      	ldr	r3, [pc, #184]	; (80048f8 <Constant_Voltage+0x13fc>)
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	4b21      	ldr	r3, [pc, #132]	; (80048c8 <Constant_Voltage+0x13cc>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4619      	mov	r1, r3
 8004846:	4610      	mov	r0, r2
 8004848:	f7fc fab8 	bl	8000dbc <__aeabi_fmul>
 800484c:	4603      	mov	r3, r0
 800484e:	4619      	mov	r1, r3
 8004850:	4620      	mov	r0, r4
 8004852:	f7fc f9ab 	bl	8000bac <__addsf3>
 8004856:	4603      	mov	r3, r0
 8004858:	461c      	mov	r4, r3
 800485a:	4b28      	ldr	r3, [pc, #160]	; (80048fc <Constant_Voltage+0x1400>)
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	4b1c      	ldr	r3, [pc, #112]	; (80048d0 <Constant_Voltage+0x13d4>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4619      	mov	r1, r3
 8004864:	4610      	mov	r0, r2
 8004866:	f7fc faa9 	bl	8000dbc <__aeabi_fmul>
 800486a:	4603      	mov	r3, r0
 800486c:	4619      	mov	r1, r3
 800486e:	4620      	mov	r0, r4
 8004870:	f7fc f99c 	bl	8000bac <__addsf3>
 8004874:	e044      	b.n	8004900 <Constant_Voltage+0x1404>
 8004876:	bf00      	nop
 8004878:	20000d68 	.word	0x20000d68
 800487c:	20000d80 	.word	0x20000d80
 8004880:	200006d4 	.word	0x200006d4
 8004884:	200008fc 	.word	0x200008fc
 8004888:	20000da0 	.word	0x20000da0
 800488c:	20000824 	.word	0x20000824
 8004890:	200006b0 	.word	0x200006b0
 8004894:	200006fc 	.word	0x200006fc
 8004898:	20000db4 	.word	0x20000db4
 800489c:	20000d70 	.word	0x20000d70
 80048a0:	20000a2c 	.word	0x20000a2c
 80048a4:	20000a94 	.word	0x20000a94
 80048a8:	20000aa8 	.word	0x20000aa8
 80048ac:	20000a1c 	.word	0x20000a1c
 80048b0:	200009f0 	.word	0x200009f0
 80048b4:	20000db8 	.word	0x20000db8
 80048b8:	20000258 	.word	0x20000258
 80048bc:	20000ba4 	.word	0x20000ba4
 80048c0:	20000034 	.word	0x20000034
 80048c4:	200006c8 	.word	0x200006c8
 80048c8:	20000038 	.word	0x20000038
 80048cc:	20000804 	.word	0x20000804
 80048d0:	2000003c 	.word	0x2000003c
 80048d4:	20000da8 	.word	0x20000da8
 80048d8:	20000040 	.word	0x20000040
 80048dc:	200007f0 	.word	0x200007f0
 80048e0:	20000a90 	.word	0x20000a90
 80048e4:	200006f0 	.word	0x200006f0
 80048e8:	20000a00 	.word	0x20000a00
 80048ec:	20000030 	.word	0x20000030
 80048f0:	200006f8 	.word	0x200006f8
 80048f4:	200009e4 	.word	0x200009e4
 80048f8:	20000ba0 	.word	0x20000ba0
 80048fc:	20000d88 	.word	0x20000d88
 8004900:	4603      	mov	r3, r0
 8004902:	461c      	mov	r4, r3
 8004904:	4b91      	ldr	r3, [pc, #580]	; (8004b4c <Constant_Voltage+0x1650>)
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	4b91      	ldr	r3, [pc, #580]	; (8004b50 <Constant_Voltage+0x1654>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4619      	mov	r1, r3
 800490e:	4610      	mov	r0, r2
 8004910:	f7fc fa54 	bl	8000dbc <__aeabi_fmul>
 8004914:	4603      	mov	r3, r0
 8004916:	4619      	mov	r1, r3
 8004918:	4620      	mov	r0, r4
 800491a:	f7fc f947 	bl	8000bac <__addsf3>
 800491e:	4603      	mov	r3, r0
 8004920:	461c      	mov	r4, r3
 8004922:	4b8c      	ldr	r3, [pc, #560]	; (8004b54 <Constant_Voltage+0x1658>)
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	4b8a      	ldr	r3, [pc, #552]	; (8004b50 <Constant_Voltage+0x1654>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4619      	mov	r1, r3
 800492c:	4610      	mov	r0, r2
 800492e:	f7fc fa45 	bl	8000dbc <__aeabi_fmul>
 8004932:	4603      	mov	r3, r0
 8004934:	4619      	mov	r1, r3
 8004936:	4620      	mov	r0, r4
 8004938:	f7fc f938 	bl	8000bac <__addsf3>
 800493c:	4603      	mov	r3, r0
 800493e:	461a      	mov	r2, r3
 8004940:	4b85      	ldr	r3, [pc, #532]	; (8004b58 <Constant_Voltage+0x165c>)
 8004942:	601a      	str	r2, [r3, #0]
	C=(r15*oNM)+(r16*oNS)+(r17*oZ)+(r18*oPS)+(r19*oPM)+(r20*oPB)+(r21*oPH);
 8004944:	4b85      	ldr	r3, [pc, #532]	; (8004b5c <Constant_Voltage+0x1660>)
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	4b85      	ldr	r3, [pc, #532]	; (8004b60 <Constant_Voltage+0x1664>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4619      	mov	r1, r3
 800494e:	4610      	mov	r0, r2
 8004950:	f7fc fa34 	bl	8000dbc <__aeabi_fmul>
 8004954:	4603      	mov	r3, r0
 8004956:	461c      	mov	r4, r3
 8004958:	4b82      	ldr	r3, [pc, #520]	; (8004b64 <Constant_Voltage+0x1668>)
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	4b82      	ldr	r3, [pc, #520]	; (8004b68 <Constant_Voltage+0x166c>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4619      	mov	r1, r3
 8004962:	4610      	mov	r0, r2
 8004964:	f7fc fa2a 	bl	8000dbc <__aeabi_fmul>
 8004968:	4603      	mov	r3, r0
 800496a:	4619      	mov	r1, r3
 800496c:	4620      	mov	r0, r4
 800496e:	f7fc f91d 	bl	8000bac <__addsf3>
 8004972:	4603      	mov	r3, r0
 8004974:	461c      	mov	r4, r3
 8004976:	4b7d      	ldr	r3, [pc, #500]	; (8004b6c <Constant_Voltage+0x1670>)
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	4b7d      	ldr	r3, [pc, #500]	; (8004b70 <Constant_Voltage+0x1674>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4619      	mov	r1, r3
 8004980:	4610      	mov	r0, r2
 8004982:	f7fc fa1b 	bl	8000dbc <__aeabi_fmul>
 8004986:	4603      	mov	r3, r0
 8004988:	4619      	mov	r1, r3
 800498a:	4620      	mov	r0, r4
 800498c:	f7fc f90e 	bl	8000bac <__addsf3>
 8004990:	4603      	mov	r3, r0
 8004992:	461c      	mov	r4, r3
 8004994:	4b77      	ldr	r3, [pc, #476]	; (8004b74 <Constant_Voltage+0x1678>)
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	4b77      	ldr	r3, [pc, #476]	; (8004b78 <Constant_Voltage+0x167c>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4619      	mov	r1, r3
 800499e:	4610      	mov	r0, r2
 80049a0:	f7fc fa0c 	bl	8000dbc <__aeabi_fmul>
 80049a4:	4603      	mov	r3, r0
 80049a6:	4619      	mov	r1, r3
 80049a8:	4620      	mov	r0, r4
 80049aa:	f7fc f8ff 	bl	8000bac <__addsf3>
 80049ae:	4603      	mov	r3, r0
 80049b0:	461c      	mov	r4, r3
 80049b2:	4b72      	ldr	r3, [pc, #456]	; (8004b7c <Constant_Voltage+0x1680>)
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	4b72      	ldr	r3, [pc, #456]	; (8004b80 <Constant_Voltage+0x1684>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4619      	mov	r1, r3
 80049bc:	4610      	mov	r0, r2
 80049be:	f7fc f9fd 	bl	8000dbc <__aeabi_fmul>
 80049c2:	4603      	mov	r3, r0
 80049c4:	4619      	mov	r1, r3
 80049c6:	4620      	mov	r0, r4
 80049c8:	f7fc f8f0 	bl	8000bac <__addsf3>
 80049cc:	4603      	mov	r3, r0
 80049ce:	461c      	mov	r4, r3
 80049d0:	4b6c      	ldr	r3, [pc, #432]	; (8004b84 <Constant_Voltage+0x1688>)
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	4b6c      	ldr	r3, [pc, #432]	; (8004b88 <Constant_Voltage+0x168c>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4619      	mov	r1, r3
 80049da:	4610      	mov	r0, r2
 80049dc:	f7fc f9ee 	bl	8000dbc <__aeabi_fmul>
 80049e0:	4603      	mov	r3, r0
 80049e2:	4619      	mov	r1, r3
 80049e4:	4620      	mov	r0, r4
 80049e6:	f7fc f8e1 	bl	8000bac <__addsf3>
 80049ea:	4603      	mov	r3, r0
 80049ec:	461c      	mov	r4, r3
 80049ee:	4b67      	ldr	r3, [pc, #412]	; (8004b8c <Constant_Voltage+0x1690>)
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	4b57      	ldr	r3, [pc, #348]	; (8004b50 <Constant_Voltage+0x1654>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4619      	mov	r1, r3
 80049f8:	4610      	mov	r0, r2
 80049fa:	f7fc f9df 	bl	8000dbc <__aeabi_fmul>
 80049fe:	4603      	mov	r3, r0
 8004a00:	4619      	mov	r1, r3
 8004a02:	4620      	mov	r0, r4
 8004a04:	f7fc f8d2 	bl	8000bac <__addsf3>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	4b60      	ldr	r3, [pc, #384]	; (8004b90 <Constant_Voltage+0x1694>)
 8004a0e:	601a      	str	r2, [r3, #0]
	D=(r22*oNB)+(r23*oNM)+(r24*oNS)+(r25*oZ)+(r26*oPS)+(r27*oPM)+(r28*oPB);
 8004a10:	4b60      	ldr	r3, [pc, #384]	; (8004b94 <Constant_Voltage+0x1698>)
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	4b60      	ldr	r3, [pc, #384]	; (8004b98 <Constant_Voltage+0x169c>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4619      	mov	r1, r3
 8004a1a:	4610      	mov	r0, r2
 8004a1c:	f7fc f9ce 	bl	8000dbc <__aeabi_fmul>
 8004a20:	4603      	mov	r3, r0
 8004a22:	461c      	mov	r4, r3
 8004a24:	4b5d      	ldr	r3, [pc, #372]	; (8004b9c <Constant_Voltage+0x16a0>)
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	4b4d      	ldr	r3, [pc, #308]	; (8004b60 <Constant_Voltage+0x1664>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	4610      	mov	r0, r2
 8004a30:	f7fc f9c4 	bl	8000dbc <__aeabi_fmul>
 8004a34:	4603      	mov	r3, r0
 8004a36:	4619      	mov	r1, r3
 8004a38:	4620      	mov	r0, r4
 8004a3a:	f7fc f8b7 	bl	8000bac <__addsf3>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	461c      	mov	r4, r3
 8004a42:	4b57      	ldr	r3, [pc, #348]	; (8004ba0 <Constant_Voltage+0x16a4>)
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	4b48      	ldr	r3, [pc, #288]	; (8004b68 <Constant_Voltage+0x166c>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	4610      	mov	r0, r2
 8004a4e:	f7fc f9b5 	bl	8000dbc <__aeabi_fmul>
 8004a52:	4603      	mov	r3, r0
 8004a54:	4619      	mov	r1, r3
 8004a56:	4620      	mov	r0, r4
 8004a58:	f7fc f8a8 	bl	8000bac <__addsf3>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	461c      	mov	r4, r3
 8004a60:	4b50      	ldr	r3, [pc, #320]	; (8004ba4 <Constant_Voltage+0x16a8>)
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	4b42      	ldr	r3, [pc, #264]	; (8004b70 <Constant_Voltage+0x1674>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4619      	mov	r1, r3
 8004a6a:	4610      	mov	r0, r2
 8004a6c:	f7fc f9a6 	bl	8000dbc <__aeabi_fmul>
 8004a70:	4603      	mov	r3, r0
 8004a72:	4619      	mov	r1, r3
 8004a74:	4620      	mov	r0, r4
 8004a76:	f7fc f899 	bl	8000bac <__addsf3>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	461c      	mov	r4, r3
 8004a7e:	4b4a      	ldr	r3, [pc, #296]	; (8004ba8 <Constant_Voltage+0x16ac>)
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	4b3d      	ldr	r3, [pc, #244]	; (8004b78 <Constant_Voltage+0x167c>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4619      	mov	r1, r3
 8004a88:	4610      	mov	r0, r2
 8004a8a:	f7fc f997 	bl	8000dbc <__aeabi_fmul>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	4619      	mov	r1, r3
 8004a92:	4620      	mov	r0, r4
 8004a94:	f7fc f88a 	bl	8000bac <__addsf3>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	461c      	mov	r4, r3
 8004a9c:	4b43      	ldr	r3, [pc, #268]	; (8004bac <Constant_Voltage+0x16b0>)
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	4b37      	ldr	r3, [pc, #220]	; (8004b80 <Constant_Voltage+0x1684>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	4610      	mov	r0, r2
 8004aa8:	f7fc f988 	bl	8000dbc <__aeabi_fmul>
 8004aac:	4603      	mov	r3, r0
 8004aae:	4619      	mov	r1, r3
 8004ab0:	4620      	mov	r0, r4
 8004ab2:	f7fc f87b 	bl	8000bac <__addsf3>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	461c      	mov	r4, r3
 8004aba:	4b3d      	ldr	r3, [pc, #244]	; (8004bb0 <Constant_Voltage+0x16b4>)
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	4b32      	ldr	r3, [pc, #200]	; (8004b88 <Constant_Voltage+0x168c>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4619      	mov	r1, r3
 8004ac4:	4610      	mov	r0, r2
 8004ac6:	f7fc f979 	bl	8000dbc <__aeabi_fmul>
 8004aca:	4603      	mov	r3, r0
 8004acc:	4619      	mov	r1, r3
 8004ace:	4620      	mov	r0, r4
 8004ad0:	f7fc f86c 	bl	8000bac <__addsf3>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	461a      	mov	r2, r3
 8004ad8:	4b36      	ldr	r3, [pc, #216]	; (8004bb4 <Constant_Voltage+0x16b8>)
 8004ada:	601a      	str	r2, [r3, #0]
	E=(r29*oNH)+(r30*oNB)+(r31*oNM)+(r32*oNS)+(r33*oZ)+(r34*oPS)+(r35*oPM);
 8004adc:	4b36      	ldr	r3, [pc, #216]	; (8004bb8 <Constant_Voltage+0x16bc>)
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	4b36      	ldr	r3, [pc, #216]	; (8004bbc <Constant_Voltage+0x16c0>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	4610      	mov	r0, r2
 8004ae8:	f7fc f968 	bl	8000dbc <__aeabi_fmul>
 8004aec:	4603      	mov	r3, r0
 8004aee:	461c      	mov	r4, r3
 8004af0:	4b33      	ldr	r3, [pc, #204]	; (8004bc0 <Constant_Voltage+0x16c4>)
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	4b28      	ldr	r3, [pc, #160]	; (8004b98 <Constant_Voltage+0x169c>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4619      	mov	r1, r3
 8004afa:	4610      	mov	r0, r2
 8004afc:	f7fc f95e 	bl	8000dbc <__aeabi_fmul>
 8004b00:	4603      	mov	r3, r0
 8004b02:	4619      	mov	r1, r3
 8004b04:	4620      	mov	r0, r4
 8004b06:	f7fc f851 	bl	8000bac <__addsf3>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	461c      	mov	r4, r3
 8004b0e:	4b2d      	ldr	r3, [pc, #180]	; (8004bc4 <Constant_Voltage+0x16c8>)
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	4b13      	ldr	r3, [pc, #76]	; (8004b60 <Constant_Voltage+0x1664>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4619      	mov	r1, r3
 8004b18:	4610      	mov	r0, r2
 8004b1a:	f7fc f94f 	bl	8000dbc <__aeabi_fmul>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	4619      	mov	r1, r3
 8004b22:	4620      	mov	r0, r4
 8004b24:	f7fc f842 	bl	8000bac <__addsf3>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	461c      	mov	r4, r3
 8004b2c:	4b26      	ldr	r3, [pc, #152]	; (8004bc8 <Constant_Voltage+0x16cc>)
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	4b0d      	ldr	r3, [pc, #52]	; (8004b68 <Constant_Voltage+0x166c>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4619      	mov	r1, r3
 8004b36:	4610      	mov	r0, r2
 8004b38:	f7fc f940 	bl	8000dbc <__aeabi_fmul>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	4619      	mov	r1, r3
 8004b40:	4620      	mov	r0, r4
 8004b42:	f7fc f833 	bl	8000bac <__addsf3>
 8004b46:	4603      	mov	r3, r0
 8004b48:	461c      	mov	r4, r3
 8004b4a:	e03f      	b.n	8004bcc <Constant_Voltage+0x16d0>
 8004b4c:	20000dbc 	.word	0x20000dbc
 8004b50:	20000040 	.word	0x20000040
 8004b54:	20000678 	.word	0x20000678
 8004b58:	200008f8 	.word	0x200008f8
 8004b5c:	20000d8c 	.word	0x20000d8c
 8004b60:	2000002c 	.word	0x2000002c
 8004b64:	20000aa4 	.word	0x20000aa4
 8004b68:	20000030 	.word	0x20000030
 8004b6c:	200007e0 	.word	0x200007e0
 8004b70:	20000258 	.word	0x20000258
 8004b74:	20000a30 	.word	0x20000a30
 8004b78:	20000034 	.word	0x20000034
 8004b7c:	20000d84 	.word	0x20000d84
 8004b80:	20000038 	.word	0x20000038
 8004b84:	200009f8 	.word	0x200009f8
 8004b88:	2000003c 	.word	0x2000003c
 8004b8c:	200007f8 	.word	0x200007f8
 8004b90:	20000914 	.word	0x20000914
 8004b94:	20000c8c 	.word	0x20000c8c
 8004b98:	20000028 	.word	0x20000028
 8004b9c:	20000d9c 	.word	0x20000d9c
 8004ba0:	20000db0 	.word	0x20000db0
 8004ba4:	200006ac 	.word	0x200006ac
 8004ba8:	200007d0 	.word	0x200007d0
 8004bac:	20000a14 	.word	0x20000a14
 8004bb0:	20000684 	.word	0x20000684
 8004bb4:	20000674 	.word	0x20000674
 8004bb8:	200006a4 	.word	0x200006a4
 8004bbc:	20000024 	.word	0x20000024
 8004bc0:	20000b8c 	.word	0x20000b8c
 8004bc4:	200007e8 	.word	0x200007e8
 8004bc8:	2000082c 	.word	0x2000082c
 8004bcc:	4b91      	ldr	r3, [pc, #580]	; (8004e14 <Constant_Voltage+0x1918>)
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	4b91      	ldr	r3, [pc, #580]	; (8004e18 <Constant_Voltage+0x191c>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	4610      	mov	r0, r2
 8004bd8:	f7fc f8f0 	bl	8000dbc <__aeabi_fmul>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	4619      	mov	r1, r3
 8004be0:	4620      	mov	r0, r4
 8004be2:	f7fb ffe3 	bl	8000bac <__addsf3>
 8004be6:	4603      	mov	r3, r0
 8004be8:	461c      	mov	r4, r3
 8004bea:	4b8c      	ldr	r3, [pc, #560]	; (8004e1c <Constant_Voltage+0x1920>)
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	4b8c      	ldr	r3, [pc, #560]	; (8004e20 <Constant_Voltage+0x1924>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4619      	mov	r1, r3
 8004bf4:	4610      	mov	r0, r2
 8004bf6:	f7fc f8e1 	bl	8000dbc <__aeabi_fmul>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	4620      	mov	r0, r4
 8004c00:	f7fb ffd4 	bl	8000bac <__addsf3>
 8004c04:	4603      	mov	r3, r0
 8004c06:	461c      	mov	r4, r3
 8004c08:	4b86      	ldr	r3, [pc, #536]	; (8004e24 <Constant_Voltage+0x1928>)
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	4b86      	ldr	r3, [pc, #536]	; (8004e28 <Constant_Voltage+0x192c>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4619      	mov	r1, r3
 8004c12:	4610      	mov	r0, r2
 8004c14:	f7fc f8d2 	bl	8000dbc <__aeabi_fmul>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	4620      	mov	r0, r4
 8004c1e:	f7fb ffc5 	bl	8000bac <__addsf3>
 8004c22:	4603      	mov	r3, r0
 8004c24:	461a      	mov	r2, r3
 8004c26:	4b81      	ldr	r3, [pc, #516]	; (8004e2c <Constant_Voltage+0x1930>)
 8004c28:	601a      	str	r2, [r3, #0]
	F=(r36*oNH)+(r37*oNH)+(r38*oNB)+(r39*oNM)+(r40*oNS)+(r41*oZ)+(r42*oPS);
 8004c2a:	4b81      	ldr	r3, [pc, #516]	; (8004e30 <Constant_Voltage+0x1934>)
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	4b81      	ldr	r3, [pc, #516]	; (8004e34 <Constant_Voltage+0x1938>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4619      	mov	r1, r3
 8004c34:	4610      	mov	r0, r2
 8004c36:	f7fc f8c1 	bl	8000dbc <__aeabi_fmul>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	461c      	mov	r4, r3
 8004c3e:	4b7e      	ldr	r3, [pc, #504]	; (8004e38 <Constant_Voltage+0x193c>)
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	4b7c      	ldr	r3, [pc, #496]	; (8004e34 <Constant_Voltage+0x1938>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4619      	mov	r1, r3
 8004c48:	4610      	mov	r0, r2
 8004c4a:	f7fc f8b7 	bl	8000dbc <__aeabi_fmul>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	4619      	mov	r1, r3
 8004c52:	4620      	mov	r0, r4
 8004c54:	f7fb ffaa 	bl	8000bac <__addsf3>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	461c      	mov	r4, r3
 8004c5c:	4b77      	ldr	r3, [pc, #476]	; (8004e3c <Constant_Voltage+0x1940>)
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	4b77      	ldr	r3, [pc, #476]	; (8004e40 <Constant_Voltage+0x1944>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4619      	mov	r1, r3
 8004c66:	4610      	mov	r0, r2
 8004c68:	f7fc f8a8 	bl	8000dbc <__aeabi_fmul>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	4619      	mov	r1, r3
 8004c70:	4620      	mov	r0, r4
 8004c72:	f7fb ff9b 	bl	8000bac <__addsf3>
 8004c76:	4603      	mov	r3, r0
 8004c78:	461c      	mov	r4, r3
 8004c7a:	4b72      	ldr	r3, [pc, #456]	; (8004e44 <Constant_Voltage+0x1948>)
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	4b72      	ldr	r3, [pc, #456]	; (8004e48 <Constant_Voltage+0x194c>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4619      	mov	r1, r3
 8004c84:	4610      	mov	r0, r2
 8004c86:	f7fc f899 	bl	8000dbc <__aeabi_fmul>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	4619      	mov	r1, r3
 8004c8e:	4620      	mov	r0, r4
 8004c90:	f7fb ff8c 	bl	8000bac <__addsf3>
 8004c94:	4603      	mov	r3, r0
 8004c96:	461c      	mov	r4, r3
 8004c98:	4b6c      	ldr	r3, [pc, #432]	; (8004e4c <Constant_Voltage+0x1950>)
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	4b6c      	ldr	r3, [pc, #432]	; (8004e50 <Constant_Voltage+0x1954>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	4610      	mov	r0, r2
 8004ca4:	f7fc f88a 	bl	8000dbc <__aeabi_fmul>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	4619      	mov	r1, r3
 8004cac:	4620      	mov	r0, r4
 8004cae:	f7fb ff7d 	bl	8000bac <__addsf3>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	461c      	mov	r4, r3
 8004cb6:	4b67      	ldr	r3, [pc, #412]	; (8004e54 <Constant_Voltage+0x1958>)
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	4b57      	ldr	r3, [pc, #348]	; (8004e18 <Constant_Voltage+0x191c>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	4610      	mov	r0, r2
 8004cc2:	f7fc f87b 	bl	8000dbc <__aeabi_fmul>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	4619      	mov	r1, r3
 8004cca:	4620      	mov	r0, r4
 8004ccc:	f7fb ff6e 	bl	8000bac <__addsf3>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	461c      	mov	r4, r3
 8004cd4:	4b60      	ldr	r3, [pc, #384]	; (8004e58 <Constant_Voltage+0x195c>)
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	4b51      	ldr	r3, [pc, #324]	; (8004e20 <Constant_Voltage+0x1924>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4619      	mov	r1, r3
 8004cde:	4610      	mov	r0, r2
 8004ce0:	f7fc f86c 	bl	8000dbc <__aeabi_fmul>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	4620      	mov	r0, r4
 8004cea:	f7fb ff5f 	bl	8000bac <__addsf3>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	4b5a      	ldr	r3, [pc, #360]	; (8004e5c <Constant_Voltage+0x1960>)
 8004cf4:	601a      	str	r2, [r3, #0]
	G=(r43*oNH)+(r44*oNH)+(r45*oNH)+(r46*oNB)+(r47*oNM)+(r48*oNS)+(r49*oZ);
 8004cf6:	4b5a      	ldr	r3, [pc, #360]	; (8004e60 <Constant_Voltage+0x1964>)
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	4b4e      	ldr	r3, [pc, #312]	; (8004e34 <Constant_Voltage+0x1938>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4619      	mov	r1, r3
 8004d00:	4610      	mov	r0, r2
 8004d02:	f7fc f85b 	bl	8000dbc <__aeabi_fmul>
 8004d06:	4603      	mov	r3, r0
 8004d08:	461c      	mov	r4, r3
 8004d0a:	4b56      	ldr	r3, [pc, #344]	; (8004e64 <Constant_Voltage+0x1968>)
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	4b49      	ldr	r3, [pc, #292]	; (8004e34 <Constant_Voltage+0x1938>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4619      	mov	r1, r3
 8004d14:	4610      	mov	r0, r2
 8004d16:	f7fc f851 	bl	8000dbc <__aeabi_fmul>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	4620      	mov	r0, r4
 8004d20:	f7fb ff44 	bl	8000bac <__addsf3>
 8004d24:	4603      	mov	r3, r0
 8004d26:	461c      	mov	r4, r3
 8004d28:	4b4f      	ldr	r3, [pc, #316]	; (8004e68 <Constant_Voltage+0x196c>)
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	4b41      	ldr	r3, [pc, #260]	; (8004e34 <Constant_Voltage+0x1938>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4619      	mov	r1, r3
 8004d32:	4610      	mov	r0, r2
 8004d34:	f7fc f842 	bl	8000dbc <__aeabi_fmul>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	4620      	mov	r0, r4
 8004d3e:	f7fb ff35 	bl	8000bac <__addsf3>
 8004d42:	4603      	mov	r3, r0
 8004d44:	461c      	mov	r4, r3
 8004d46:	4b49      	ldr	r3, [pc, #292]	; (8004e6c <Constant_Voltage+0x1970>)
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	4b3d      	ldr	r3, [pc, #244]	; (8004e40 <Constant_Voltage+0x1944>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4619      	mov	r1, r3
 8004d50:	4610      	mov	r0, r2
 8004d52:	f7fc f833 	bl	8000dbc <__aeabi_fmul>
 8004d56:	4603      	mov	r3, r0
 8004d58:	4619      	mov	r1, r3
 8004d5a:	4620      	mov	r0, r4
 8004d5c:	f7fb ff26 	bl	8000bac <__addsf3>
 8004d60:	4603      	mov	r3, r0
 8004d62:	461c      	mov	r4, r3
 8004d64:	4b42      	ldr	r3, [pc, #264]	; (8004e70 <Constant_Voltage+0x1974>)
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	4b37      	ldr	r3, [pc, #220]	; (8004e48 <Constant_Voltage+0x194c>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	4610      	mov	r0, r2
 8004d70:	f7fc f824 	bl	8000dbc <__aeabi_fmul>
 8004d74:	4603      	mov	r3, r0
 8004d76:	4619      	mov	r1, r3
 8004d78:	4620      	mov	r0, r4
 8004d7a:	f7fb ff17 	bl	8000bac <__addsf3>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	461c      	mov	r4, r3
 8004d82:	4b3c      	ldr	r3, [pc, #240]	; (8004e74 <Constant_Voltage+0x1978>)
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	4b32      	ldr	r3, [pc, #200]	; (8004e50 <Constant_Voltage+0x1954>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	4610      	mov	r0, r2
 8004d8e:	f7fc f815 	bl	8000dbc <__aeabi_fmul>
 8004d92:	4603      	mov	r3, r0
 8004d94:	4619      	mov	r1, r3
 8004d96:	4620      	mov	r0, r4
 8004d98:	f7fb ff08 	bl	8000bac <__addsf3>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	461c      	mov	r4, r3
 8004da0:	4b35      	ldr	r3, [pc, #212]	; (8004e78 <Constant_Voltage+0x197c>)
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	4b1c      	ldr	r3, [pc, #112]	; (8004e18 <Constant_Voltage+0x191c>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4619      	mov	r1, r3
 8004daa:	4610      	mov	r0, r2
 8004dac:	f7fc f806 	bl	8000dbc <__aeabi_fmul>
 8004db0:	4603      	mov	r3, r0
 8004db2:	4619      	mov	r1, r3
 8004db4:	4620      	mov	r0, r4
 8004db6:	f7fb fef9 	bl	8000bac <__addsf3>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	4b2f      	ldr	r3, [pc, #188]	; (8004e7c <Constant_Voltage+0x1980>)
 8004dc0:	601a      	str	r2, [r3, #0]

	H=r1+r2+r3+r4+r5+r6+r7+r8+r9+r10+r11+r12+r13+r14+r15+r16+ r17+ r18+ r19+ r20+ r21+ r22+ r23+ r24+r25+r26+r27+r28+r29+r30+r31+r32+r33+r34+r35+r36+r37+r38+r39+r40+r41+r42+r43+r44+r45+r46+r47+r48+r49;
 8004dc2:	4b2f      	ldr	r3, [pc, #188]	; (8004e80 <Constant_Voltage+0x1984>)
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	4b2f      	ldr	r3, [pc, #188]	; (8004e84 <Constant_Voltage+0x1988>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4619      	mov	r1, r3
 8004dcc:	4610      	mov	r0, r2
 8004dce:	f7fb feed 	bl	8000bac <__addsf3>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	4b2c      	ldr	r3, [pc, #176]	; (8004e88 <Constant_Voltage+0x198c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4619      	mov	r1, r3
 8004ddc:	4610      	mov	r0, r2
 8004dde:	f7fb fee5 	bl	8000bac <__addsf3>
 8004de2:	4603      	mov	r3, r0
 8004de4:	461a      	mov	r2, r3
 8004de6:	4b29      	ldr	r3, [pc, #164]	; (8004e8c <Constant_Voltage+0x1990>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4619      	mov	r1, r3
 8004dec:	4610      	mov	r0, r2
 8004dee:	f7fb fedd 	bl	8000bac <__addsf3>
 8004df2:	4603      	mov	r3, r0
 8004df4:	461a      	mov	r2, r3
 8004df6:	4b26      	ldr	r3, [pc, #152]	; (8004e90 <Constant_Voltage+0x1994>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	4610      	mov	r0, r2
 8004dfe:	f7fb fed5 	bl	8000bac <__addsf3>
 8004e02:	4603      	mov	r3, r0
 8004e04:	461a      	mov	r2, r3
 8004e06:	4b23      	ldr	r3, [pc, #140]	; (8004e94 <Constant_Voltage+0x1998>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	4610      	mov	r0, r2
 8004e0e:	f7fb fecd 	bl	8000bac <__addsf3>
 8004e12:	e041      	b.n	8004e98 <Constant_Voltage+0x199c>
 8004e14:	20000a20 	.word	0x20000a20
 8004e18:	20000258 	.word	0x20000258
 8004e1c:	20000b88 	.word	0x20000b88
 8004e20:	20000034 	.word	0x20000034
 8004e24:	20000c88 	.word	0x20000c88
 8004e28:	20000038 	.word	0x20000038
 8004e2c:	20000c74 	.word	0x20000c74
 8004e30:	200006cc 	.word	0x200006cc
 8004e34:	20000024 	.word	0x20000024
 8004e38:	2000090c 	.word	0x2000090c
 8004e3c:	200009f4 	.word	0x200009f4
 8004e40:	20000028 	.word	0x20000028
 8004e44:	20000d78 	.word	0x20000d78
 8004e48:	2000002c 	.word	0x2000002c
 8004e4c:	20000a88 	.word	0x20000a88
 8004e50:	20000030 	.word	0x20000030
 8004e54:	200006b8 	.word	0x200006b8
 8004e58:	200006c0 	.word	0x200006c0
 8004e5c:	20000da4 	.word	0x20000da4
 8004e60:	20000d80 	.word	0x20000d80
 8004e64:	200008fc 	.word	0x200008fc
 8004e68:	20000824 	.word	0x20000824
 8004e6c:	200006fc 	.word	0x200006fc
 8004e70:	20000d70 	.word	0x20000d70
 8004e74:	20000a94 	.word	0x20000a94
 8004e78:	20000a1c 	.word	0x20000a1c
 8004e7c:	20000a04 	.word	0x20000a04
 8004e80:	20000db8 	.word	0x20000db8
 8004e84:	20000ba4 	.word	0x20000ba4
 8004e88:	200006c8 	.word	0x200006c8
 8004e8c:	20000804 	.word	0x20000804
 8004e90:	20000da8 	.word	0x20000da8
 8004e94:	200007f0 	.word	0x200007f0
 8004e98:	4603      	mov	r3, r0
 8004e9a:	461a      	mov	r2, r3
 8004e9c:	4b91      	ldr	r3, [pc, #580]	; (80050e4 <Constant_Voltage+0x1be8>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	4610      	mov	r0, r2
 8004ea4:	f7fb fe82 	bl	8000bac <__addsf3>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	461a      	mov	r2, r3
 8004eac:	4b8e      	ldr	r3, [pc, #568]	; (80050e8 <Constant_Voltage+0x1bec>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4619      	mov	r1, r3
 8004eb2:	4610      	mov	r0, r2
 8004eb4:	f7fb fe7a 	bl	8000bac <__addsf3>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	461a      	mov	r2, r3
 8004ebc:	4b8b      	ldr	r3, [pc, #556]	; (80050ec <Constant_Voltage+0x1bf0>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	4610      	mov	r0, r2
 8004ec4:	f7fb fe72 	bl	8000bac <__addsf3>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	461a      	mov	r2, r3
 8004ecc:	4b88      	ldr	r3, [pc, #544]	; (80050f0 <Constant_Voltage+0x1bf4>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	4610      	mov	r0, r2
 8004ed4:	f7fb fe6a 	bl	8000bac <__addsf3>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	461a      	mov	r2, r3
 8004edc:	4b85      	ldr	r3, [pc, #532]	; (80050f4 <Constant_Voltage+0x1bf8>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4619      	mov	r1, r3
 8004ee2:	4610      	mov	r0, r2
 8004ee4:	f7fb fe62 	bl	8000bac <__addsf3>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	461a      	mov	r2, r3
 8004eec:	4b82      	ldr	r3, [pc, #520]	; (80050f8 <Constant_Voltage+0x1bfc>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	4610      	mov	r0, r2
 8004ef4:	f7fb fe5a 	bl	8000bac <__addsf3>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	461a      	mov	r2, r3
 8004efc:	4b7f      	ldr	r3, [pc, #508]	; (80050fc <Constant_Voltage+0x1c00>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4619      	mov	r1, r3
 8004f02:	4610      	mov	r0, r2
 8004f04:	f7fb fe52 	bl	8000bac <__addsf3>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	4b7c      	ldr	r3, [pc, #496]	; (8005100 <Constant_Voltage+0x1c04>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4619      	mov	r1, r3
 8004f12:	4610      	mov	r0, r2
 8004f14:	f7fb fe4a 	bl	8000bac <__addsf3>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	4b79      	ldr	r3, [pc, #484]	; (8005104 <Constant_Voltage+0x1c08>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4619      	mov	r1, r3
 8004f22:	4610      	mov	r0, r2
 8004f24:	f7fb fe42 	bl	8000bac <__addsf3>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	4b76      	ldr	r3, [pc, #472]	; (8005108 <Constant_Voltage+0x1c0c>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4619      	mov	r1, r3
 8004f32:	4610      	mov	r0, r2
 8004f34:	f7fb fe3a 	bl	8000bac <__addsf3>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	4b73      	ldr	r3, [pc, #460]	; (800510c <Constant_Voltage+0x1c10>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4619      	mov	r1, r3
 8004f42:	4610      	mov	r0, r2
 8004f44:	f7fb fe32 	bl	8000bac <__addsf3>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	4b70      	ldr	r3, [pc, #448]	; (8005110 <Constant_Voltage+0x1c14>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4619      	mov	r1, r3
 8004f52:	4610      	mov	r0, r2
 8004f54:	f7fb fe2a 	bl	8000bac <__addsf3>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	4b6d      	ldr	r3, [pc, #436]	; (8005114 <Constant_Voltage+0x1c18>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4619      	mov	r1, r3
 8004f62:	4610      	mov	r0, r2
 8004f64:	f7fb fe22 	bl	8000bac <__addsf3>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	4b6a      	ldr	r3, [pc, #424]	; (8005118 <Constant_Voltage+0x1c1c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4619      	mov	r1, r3
 8004f72:	4610      	mov	r0, r2
 8004f74:	f7fb fe1a 	bl	8000bac <__addsf3>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	4b67      	ldr	r3, [pc, #412]	; (800511c <Constant_Voltage+0x1c20>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4619      	mov	r1, r3
 8004f82:	4610      	mov	r0, r2
 8004f84:	f7fb fe12 	bl	8000bac <__addsf3>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	4b64      	ldr	r3, [pc, #400]	; (8005120 <Constant_Voltage+0x1c24>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4619      	mov	r1, r3
 8004f92:	4610      	mov	r0, r2
 8004f94:	f7fb fe0a 	bl	8000bac <__addsf3>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	4b61      	ldr	r3, [pc, #388]	; (8005124 <Constant_Voltage+0x1c28>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4619      	mov	r1, r3
 8004fa2:	4610      	mov	r0, r2
 8004fa4:	f7fb fe02 	bl	8000bac <__addsf3>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	461a      	mov	r2, r3
 8004fac:	4b5e      	ldr	r3, [pc, #376]	; (8005128 <Constant_Voltage+0x1c2c>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4619      	mov	r1, r3
 8004fb2:	4610      	mov	r0, r2
 8004fb4:	f7fb fdfa 	bl	8000bac <__addsf3>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	461a      	mov	r2, r3
 8004fbc:	4b5b      	ldr	r3, [pc, #364]	; (800512c <Constant_Voltage+0x1c30>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	4610      	mov	r0, r2
 8004fc4:	f7fb fdf2 	bl	8000bac <__addsf3>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	461a      	mov	r2, r3
 8004fcc:	4b58      	ldr	r3, [pc, #352]	; (8005130 <Constant_Voltage+0x1c34>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4619      	mov	r1, r3
 8004fd2:	4610      	mov	r0, r2
 8004fd4:	f7fb fdea 	bl	8000bac <__addsf3>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	461a      	mov	r2, r3
 8004fdc:	4b55      	ldr	r3, [pc, #340]	; (8005134 <Constant_Voltage+0x1c38>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	4610      	mov	r0, r2
 8004fe4:	f7fb fde2 	bl	8000bac <__addsf3>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	461a      	mov	r2, r3
 8004fec:	4b52      	ldr	r3, [pc, #328]	; (8005138 <Constant_Voltage+0x1c3c>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4619      	mov	r1, r3
 8004ff2:	4610      	mov	r0, r2
 8004ff4:	f7fb fdda 	bl	8000bac <__addsf3>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	4b4f      	ldr	r3, [pc, #316]	; (800513c <Constant_Voltage+0x1c40>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4619      	mov	r1, r3
 8005002:	4610      	mov	r0, r2
 8005004:	f7fb fdd2 	bl	8000bac <__addsf3>
 8005008:	4603      	mov	r3, r0
 800500a:	461a      	mov	r2, r3
 800500c:	4b4c      	ldr	r3, [pc, #304]	; (8005140 <Constant_Voltage+0x1c44>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4619      	mov	r1, r3
 8005012:	4610      	mov	r0, r2
 8005014:	f7fb fdca 	bl	8000bac <__addsf3>
 8005018:	4603      	mov	r3, r0
 800501a:	461a      	mov	r2, r3
 800501c:	4b49      	ldr	r3, [pc, #292]	; (8005144 <Constant_Voltage+0x1c48>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4619      	mov	r1, r3
 8005022:	4610      	mov	r0, r2
 8005024:	f7fb fdc2 	bl	8000bac <__addsf3>
 8005028:	4603      	mov	r3, r0
 800502a:	461a      	mov	r2, r3
 800502c:	4b46      	ldr	r3, [pc, #280]	; (8005148 <Constant_Voltage+0x1c4c>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4619      	mov	r1, r3
 8005032:	4610      	mov	r0, r2
 8005034:	f7fb fdba 	bl	8000bac <__addsf3>
 8005038:	4603      	mov	r3, r0
 800503a:	461a      	mov	r2, r3
 800503c:	4b43      	ldr	r3, [pc, #268]	; (800514c <Constant_Voltage+0x1c50>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4619      	mov	r1, r3
 8005042:	4610      	mov	r0, r2
 8005044:	f7fb fdb2 	bl	8000bac <__addsf3>
 8005048:	4603      	mov	r3, r0
 800504a:	461a      	mov	r2, r3
 800504c:	4b40      	ldr	r3, [pc, #256]	; (8005150 <Constant_Voltage+0x1c54>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4619      	mov	r1, r3
 8005052:	4610      	mov	r0, r2
 8005054:	f7fb fdaa 	bl	8000bac <__addsf3>
 8005058:	4603      	mov	r3, r0
 800505a:	461a      	mov	r2, r3
 800505c:	4b3d      	ldr	r3, [pc, #244]	; (8005154 <Constant_Voltage+0x1c58>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4619      	mov	r1, r3
 8005062:	4610      	mov	r0, r2
 8005064:	f7fb fda2 	bl	8000bac <__addsf3>
 8005068:	4603      	mov	r3, r0
 800506a:	461a      	mov	r2, r3
 800506c:	4b3a      	ldr	r3, [pc, #232]	; (8005158 <Constant_Voltage+0x1c5c>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4619      	mov	r1, r3
 8005072:	4610      	mov	r0, r2
 8005074:	f7fb fd9a 	bl	8000bac <__addsf3>
 8005078:	4603      	mov	r3, r0
 800507a:	461a      	mov	r2, r3
 800507c:	4b37      	ldr	r3, [pc, #220]	; (800515c <Constant_Voltage+0x1c60>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4619      	mov	r1, r3
 8005082:	4610      	mov	r0, r2
 8005084:	f7fb fd92 	bl	8000bac <__addsf3>
 8005088:	4603      	mov	r3, r0
 800508a:	461a      	mov	r2, r3
 800508c:	4b34      	ldr	r3, [pc, #208]	; (8005160 <Constant_Voltage+0x1c64>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4619      	mov	r1, r3
 8005092:	4610      	mov	r0, r2
 8005094:	f7fb fd8a 	bl	8000bac <__addsf3>
 8005098:	4603      	mov	r3, r0
 800509a:	461a      	mov	r2, r3
 800509c:	4b31      	ldr	r3, [pc, #196]	; (8005164 <Constant_Voltage+0x1c68>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4619      	mov	r1, r3
 80050a2:	4610      	mov	r0, r2
 80050a4:	f7fb fd82 	bl	8000bac <__addsf3>
 80050a8:	4603      	mov	r3, r0
 80050aa:	461a      	mov	r2, r3
 80050ac:	4b2e      	ldr	r3, [pc, #184]	; (8005168 <Constant_Voltage+0x1c6c>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4619      	mov	r1, r3
 80050b2:	4610      	mov	r0, r2
 80050b4:	f7fb fd7a 	bl	8000bac <__addsf3>
 80050b8:	4603      	mov	r3, r0
 80050ba:	461a      	mov	r2, r3
 80050bc:	4b2b      	ldr	r3, [pc, #172]	; (800516c <Constant_Voltage+0x1c70>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4619      	mov	r1, r3
 80050c2:	4610      	mov	r0, r2
 80050c4:	f7fb fd72 	bl	8000bac <__addsf3>
 80050c8:	4603      	mov	r3, r0
 80050ca:	461a      	mov	r2, r3
 80050cc:	4b28      	ldr	r3, [pc, #160]	; (8005170 <Constant_Voltage+0x1c74>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4619      	mov	r1, r3
 80050d2:	4610      	mov	r0, r2
 80050d4:	f7fb fd6a 	bl	8000bac <__addsf3>
 80050d8:	4603      	mov	r3, r0
 80050da:	461a      	mov	r2, r3
 80050dc:	4b25      	ldr	r3, [pc, #148]	; (8005174 <Constant_Voltage+0x1c78>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	e04a      	b.n	8005178 <Constant_Voltage+0x1c7c>
 80050e2:	bf00      	nop
 80050e4:	20000a90 	.word	0x20000a90
 80050e8:	20000a00 	.word	0x20000a00
 80050ec:	200006f8 	.word	0x200006f8
 80050f0:	200009e4 	.word	0x200009e4
 80050f4:	20000ba0 	.word	0x20000ba0
 80050f8:	20000d88 	.word	0x20000d88
 80050fc:	20000dbc 	.word	0x20000dbc
 8005100:	20000678 	.word	0x20000678
 8005104:	20000d8c 	.word	0x20000d8c
 8005108:	20000aa4 	.word	0x20000aa4
 800510c:	200007e0 	.word	0x200007e0
 8005110:	20000a30 	.word	0x20000a30
 8005114:	20000d84 	.word	0x20000d84
 8005118:	200009f8 	.word	0x200009f8
 800511c:	200007f8 	.word	0x200007f8
 8005120:	20000c8c 	.word	0x20000c8c
 8005124:	20000d9c 	.word	0x20000d9c
 8005128:	20000db0 	.word	0x20000db0
 800512c:	200006ac 	.word	0x200006ac
 8005130:	200007d0 	.word	0x200007d0
 8005134:	20000a14 	.word	0x20000a14
 8005138:	20000684 	.word	0x20000684
 800513c:	200006a4 	.word	0x200006a4
 8005140:	20000b8c 	.word	0x20000b8c
 8005144:	200007e8 	.word	0x200007e8
 8005148:	2000082c 	.word	0x2000082c
 800514c:	20000a20 	.word	0x20000a20
 8005150:	20000b88 	.word	0x20000b88
 8005154:	20000c88 	.word	0x20000c88
 8005158:	200006cc 	.word	0x200006cc
 800515c:	2000090c 	.word	0x2000090c
 8005160:	200009f4 	.word	0x200009f4
 8005164:	20000d78 	.word	0x20000d78
 8005168:	20000a88 	.word	0x20000a88
 800516c:	200006b8 	.word	0x200006b8
 8005170:	200006c0 	.word	0x200006c0
 8005174:	20000d80 	.word	0x20000d80
 8005178:	4619      	mov	r1, r3
 800517a:	4610      	mov	r0, r2
 800517c:	f7fb fd16 	bl	8000bac <__addsf3>
 8005180:	4603      	mov	r3, r0
 8005182:	461a      	mov	r2, r3
 8005184:	4b72      	ldr	r3, [pc, #456]	; (8005350 <Constant_Voltage+0x1e54>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4619      	mov	r1, r3
 800518a:	4610      	mov	r0, r2
 800518c:	f7fb fd0e 	bl	8000bac <__addsf3>
 8005190:	4603      	mov	r3, r0
 8005192:	461a      	mov	r2, r3
 8005194:	4b6f      	ldr	r3, [pc, #444]	; (8005354 <Constant_Voltage+0x1e58>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4619      	mov	r1, r3
 800519a:	4610      	mov	r0, r2
 800519c:	f7fb fd06 	bl	8000bac <__addsf3>
 80051a0:	4603      	mov	r3, r0
 80051a2:	461a      	mov	r2, r3
 80051a4:	4b6c      	ldr	r3, [pc, #432]	; (8005358 <Constant_Voltage+0x1e5c>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4619      	mov	r1, r3
 80051aa:	4610      	mov	r0, r2
 80051ac:	f7fb fcfe 	bl	8000bac <__addsf3>
 80051b0:	4603      	mov	r3, r0
 80051b2:	461a      	mov	r2, r3
 80051b4:	4b69      	ldr	r3, [pc, #420]	; (800535c <Constant_Voltage+0x1e60>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4619      	mov	r1, r3
 80051ba:	4610      	mov	r0, r2
 80051bc:	f7fb fcf6 	bl	8000bac <__addsf3>
 80051c0:	4603      	mov	r3, r0
 80051c2:	461a      	mov	r2, r3
 80051c4:	4b66      	ldr	r3, [pc, #408]	; (8005360 <Constant_Voltage+0x1e64>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4619      	mov	r1, r3
 80051ca:	4610      	mov	r0, r2
 80051cc:	f7fb fcee 	bl	8000bac <__addsf3>
 80051d0:	4603      	mov	r3, r0
 80051d2:	461a      	mov	r2, r3
 80051d4:	4b63      	ldr	r3, [pc, #396]	; (8005364 <Constant_Voltage+0x1e68>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4619      	mov	r1, r3
 80051da:	4610      	mov	r0, r2
 80051dc:	f7fb fce6 	bl	8000bac <__addsf3>
 80051e0:	4603      	mov	r3, r0
 80051e2:	461a      	mov	r2, r3
 80051e4:	4b60      	ldr	r3, [pc, #384]	; (8005368 <Constant_Voltage+0x1e6c>)
 80051e6:	601a      	str	r2, [r3, #0]

	step=(A+B+C+D+E+F+G)/H;
 80051e8:	4b60      	ldr	r3, [pc, #384]	; (800536c <Constant_Voltage+0x1e70>)
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	4b60      	ldr	r3, [pc, #384]	; (8005370 <Constant_Voltage+0x1e74>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4619      	mov	r1, r3
 80051f2:	4610      	mov	r0, r2
 80051f4:	f7fb fcda 	bl	8000bac <__addsf3>
 80051f8:	4603      	mov	r3, r0
 80051fa:	461a      	mov	r2, r3
 80051fc:	4b5d      	ldr	r3, [pc, #372]	; (8005374 <Constant_Voltage+0x1e78>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4619      	mov	r1, r3
 8005202:	4610      	mov	r0, r2
 8005204:	f7fb fcd2 	bl	8000bac <__addsf3>
 8005208:	4603      	mov	r3, r0
 800520a:	461a      	mov	r2, r3
 800520c:	4b5a      	ldr	r3, [pc, #360]	; (8005378 <Constant_Voltage+0x1e7c>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4619      	mov	r1, r3
 8005212:	4610      	mov	r0, r2
 8005214:	f7fb fcca 	bl	8000bac <__addsf3>
 8005218:	4603      	mov	r3, r0
 800521a:	461a      	mov	r2, r3
 800521c:	4b57      	ldr	r3, [pc, #348]	; (800537c <Constant_Voltage+0x1e80>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4619      	mov	r1, r3
 8005222:	4610      	mov	r0, r2
 8005224:	f7fb fcc2 	bl	8000bac <__addsf3>
 8005228:	4603      	mov	r3, r0
 800522a:	461a      	mov	r2, r3
 800522c:	4b54      	ldr	r3, [pc, #336]	; (8005380 <Constant_Voltage+0x1e84>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4619      	mov	r1, r3
 8005232:	4610      	mov	r0, r2
 8005234:	f7fb fcba 	bl	8000bac <__addsf3>
 8005238:	4603      	mov	r3, r0
 800523a:	461a      	mov	r2, r3
 800523c:	4b51      	ldr	r3, [pc, #324]	; (8005384 <Constant_Voltage+0x1e88>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4619      	mov	r1, r3
 8005242:	4610      	mov	r0, r2
 8005244:	f7fb fcb2 	bl	8000bac <__addsf3>
 8005248:	4603      	mov	r3, r0
 800524a:	461a      	mov	r2, r3
 800524c:	4b46      	ldr	r3, [pc, #280]	; (8005368 <Constant_Voltage+0x1e6c>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4619      	mov	r1, r3
 8005252:	4610      	mov	r0, r2
 8005254:	f7fb fe66 	bl	8000f24 <__aeabi_fdiv>
 8005258:	4603      	mov	r3, r0
 800525a:	461a      	mov	r2, r3
 800525c:	4b4a      	ldr	r3, [pc, #296]	; (8005388 <Constant_Voltage+0x1e8c>)
 800525e:	601a      	str	r2, [r3, #0]

	dc=dc+step;
 8005260:	4b4a      	ldr	r3, [pc, #296]	; (800538c <Constant_Voltage+0x1e90>)
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	4b48      	ldr	r3, [pc, #288]	; (8005388 <Constant_Voltage+0x1e8c>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4619      	mov	r1, r3
 800526a:	4610      	mov	r0, r2
 800526c:	f7fb fc9e 	bl	8000bac <__addsf3>
 8005270:	4603      	mov	r3, r0
 8005272:	461a      	mov	r2, r3
 8005274:	4b45      	ldr	r3, [pc, #276]	; (800538c <Constant_Voltage+0x1e90>)
 8005276:	601a      	str	r2, [r3, #0]

	if(dc>=80)	dc=80;
 8005278:	4b44      	ldr	r3, [pc, #272]	; (800538c <Constant_Voltage+0x1e90>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4944      	ldr	r1, [pc, #272]	; (8005390 <Constant_Voltage+0x1e94>)
 800527e:	4618      	mov	r0, r3
 8005280:	f7fb ff4e 	bl	8001120 <__aeabi_fcmpge>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d002      	beq.n	8005290 <Constant_Voltage+0x1d94>
 800528a:	4b40      	ldr	r3, [pc, #256]	; (800538c <Constant_Voltage+0x1e90>)
 800528c:	4a40      	ldr	r2, [pc, #256]	; (8005390 <Constant_Voltage+0x1e94>)
 800528e:	601a      	str	r2, [r3, #0]
	if(dc<=0)	dc=0;
 8005290:	4b3e      	ldr	r3, [pc, #248]	; (800538c <Constant_Voltage+0x1e90>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f04f 0100 	mov.w	r1, #0
 8005298:	4618      	mov	r0, r3
 800529a:	f7fb ff37 	bl	800110c <__aeabi_fcmple>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d003      	beq.n	80052ac <Constant_Voltage+0x1db0>
 80052a4:	4b39      	ldr	r3, [pc, #228]	; (800538c <Constant_Voltage+0x1e90>)
 80052a6:	f04f 0200 	mov.w	r2, #0
 80052aa:	601a      	str	r2, [r3, #0]

	duty = dc/100;
 80052ac:	4b37      	ldr	r3, [pc, #220]	; (800538c <Constant_Voltage+0x1e90>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4938      	ldr	r1, [pc, #224]	; (8005394 <Constant_Voltage+0x1e98>)
 80052b2:	4618      	mov	r0, r3
 80052b4:	f7fb fe36 	bl	8000f24 <__aeabi_fdiv>
 80052b8:	4603      	mov	r3, r0
 80052ba:	461a      	mov	r2, r3
 80052bc:	4b36      	ldr	r3, [pc, #216]	; (8005398 <Constant_Voltage+0x1e9c>)
 80052be:	601a      	str	r2, [r3, #0]
	//	  uint32_t p = 1500000;
	//	  	while(p>0)
	//	  		p--;
	//	  HAL_GPIO_WritePin(GPIOC, Buzzer_Pin,0);
	//}
	if(	flag_trip_overvoltage == 1		||
 80052c0:	4b36      	ldr	r3, [pc, #216]	; (800539c <Constant_Voltage+0x1ea0>)
 80052c2:	781b      	ldrb	r3, [r3, #0]
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d027      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		flag_trip_overtemperature == 1	||
 80052c8:	4b35      	ldr	r3, [pc, #212]	; (80053a0 <Constant_Voltage+0x1ea4>)
 80052ca:	781b      	ldrb	r3, [r3, #0]
	if(	flag_trip_overvoltage == 1		||
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d023      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		flag_trip_undertemperature == 1	||
 80052d0:	4b34      	ldr	r3, [pc, #208]	; (80053a4 <Constant_Voltage+0x1ea8>)
 80052d2:	781b      	ldrb	r3, [r3, #0]
		flag_trip_overtemperature == 1	||
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d01f      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		flag_trip_overcurrentcharge == 1||
 80052d8:	4b33      	ldr	r3, [pc, #204]	; (80053a8 <Constant_Voltage+0x1eac>)
 80052da:	781b      	ldrb	r3, [r3, #0]
		flag_trip_undertemperature == 1	||
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d01b      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		flag_trip_SOCOverCharge == 1	||
 80052e0:	4b32      	ldr	r3, [pc, #200]	; (80053ac <Constant_Voltage+0x1eb0>)
 80052e2:	781b      	ldrb	r3, [r3, #0]
		flag_trip_overcurrentcharge == 1||
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d017      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		flag_trip_shortcircuit == 1		||
 80052e8:	4b31      	ldr	r3, [pc, #196]	; (80053b0 <Constant_Voltage+0x1eb4>)
 80052ea:	781b      	ldrb	r3, [r3, #0]
		flag_trip_SOCOverCharge == 1	||
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d013      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		flag_trip_systemfailure == 1	||
 80052f0:	4b30      	ldr	r3, [pc, #192]	; (80053b4 <Constant_Voltage+0x1eb8>)
 80052f2:	781b      	ldrb	r3, [r3, #0]
		flag_trip_shortcircuit == 1		||
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d00f      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		Flag_ChargerShortCircuit == 1	||
 80052f8:	4b2f      	ldr	r3, [pc, #188]	; (80053b8 <Constant_Voltage+0x1ebc>)
 80052fa:	781b      	ldrb	r3, [r3, #0]
		flag_trip_systemfailure == 1	||
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d00b      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		Flag_ChargerOverCurrent == 1	||
 8005300:	4b2e      	ldr	r3, [pc, #184]	; (80053bc <Constant_Voltage+0x1ec0>)
 8005302:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerShortCircuit == 1	||
 8005304:	2b01      	cmp	r3, #1
 8005306:	d007      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		Flag_ChargerOverTemperature == 1||
 8005308:	4b2d      	ldr	r3, [pc, #180]	; (80053c0 <Constant_Voltage+0x1ec4>)
 800530a:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverCurrent == 1	||
 800530c:	2b01      	cmp	r3, #1
 800530e:	d003      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		Flag_ChargerOverVoltage == 1	)
 8005310:	4b2c      	ldr	r3, [pc, #176]	; (80053c4 <Constant_Voltage+0x1ec8>)
 8005312:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverTemperature == 1||
 8005314:	2b01      	cmp	r3, #1
 8005316:	d106      	bne.n	8005326 <Constant_Voltage+0x1e2a>
		{
			duty=0;
 8005318:	4b1f      	ldr	r3, [pc, #124]	; (8005398 <Constant_Voltage+0x1e9c>)
 800531a:	f04f 0200 	mov.w	r2, #0
 800531e:	601a      	str	r2, [r3, #0]
			Charger_Mode = 2;
 8005320:	4b29      	ldr	r3, [pc, #164]	; (80053c8 <Constant_Voltage+0x1ecc>)
 8005322:	2202      	movs	r2, #2
 8005324:	701a      	strb	r2, [r3, #0]
		}
	TIM1->CCR1=duty*TIM1->ARR;
 8005326:	4b29      	ldr	r3, [pc, #164]	; (80053cc <Constant_Voltage+0x1ed0>)
 8005328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800532a:	4618      	mov	r0, r3
 800532c:	f7fb fcee 	bl	8000d0c <__aeabi_ui2f>
 8005330:	4602      	mov	r2, r0
 8005332:	4b19      	ldr	r3, [pc, #100]	; (8005398 <Constant_Voltage+0x1e9c>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4619      	mov	r1, r3
 8005338:	4610      	mov	r0, r2
 800533a:	f7fb fd3f 	bl	8000dbc <__aeabi_fmul>
 800533e:	4603      	mov	r3, r0
 8005340:	4c22      	ldr	r4, [pc, #136]	; (80053cc <Constant_Voltage+0x1ed0>)
 8005342:	4618      	mov	r0, r3
 8005344:	f7fb ff00 	bl	8001148 <__aeabi_f2uiz>
 8005348:	4603      	mov	r3, r0
 800534a:	6363      	str	r3, [r4, #52]	; 0x34
}
 800534c:	bf00      	nop
 800534e:	bd98      	pop	{r3, r4, r7, pc}
 8005350:	200008fc 	.word	0x200008fc
 8005354:	20000824 	.word	0x20000824
 8005358:	200006fc 	.word	0x200006fc
 800535c:	20000d70 	.word	0x20000d70
 8005360:	20000a94 	.word	0x20000a94
 8005364:	20000a1c 	.word	0x20000a1c
 8005368:	20000a84 	.word	0x20000a84
 800536c:	200006f0 	.word	0x200006f0
 8005370:	200008f8 	.word	0x200008f8
 8005374:	20000914 	.word	0x20000914
 8005378:	20000674 	.word	0x20000674
 800537c:	20000c74 	.word	0x20000c74
 8005380:	20000da4 	.word	0x20000da4
 8005384:	20000a04 	.word	0x20000a04
 8005388:	20000c70 	.word	0x20000c70
 800538c:	200006b4 	.word	0x200006b4
 8005390:	42a00000 	.word	0x42a00000
 8005394:	42c80000 	.word	0x42c80000
 8005398:	20000d5c 	.word	0x20000d5c
 800539c:	20000d90 	.word	0x20000d90
 80053a0:	200007cc 	.word	0x200007cc
 80053a4:	20000908 	.word	0x20000908
 80053a8:	20000a98 	.word	0x20000a98
 80053ac:	20000693 	.word	0x20000693
 80053b0:	200006a8 	.word	0x200006a8
 80053b4:	200006c4 	.word	0x200006c4
 80053b8:	20000808 	.word	0x20000808
 80053bc:	200007ec 	.word	0x200007ec
 80053c0:	200006e1 	.word	0x200006e1
 80053c4:	2000080c 	.word	0x2000080c
 80053c8:	20000700 	.word	0x20000700
 80053cc:	40010000 	.word	0x40010000

080053d0 <EEPROM_WriteData>:
		}
	}
}

void EEPROM_WriteData(uint16_t addr, uint8_t data)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b086      	sub	sp, #24
 80053d4:	af04      	add	r7, sp, #16
 80053d6:	4603      	mov	r3, r0
 80053d8:	460a      	mov	r2, r1
 80053da:	80fb      	strh	r3, [r7, #6]
 80053dc:	4613      	mov	r3, r2
 80053de:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c1,EEPROM_ADDRESS,addr,64,&data,1,10);
 80053e0:	88fa      	ldrh	r2, [r7, #6]
 80053e2:	230a      	movs	r3, #10
 80053e4:	9302      	str	r3, [sp, #8]
 80053e6:	2301      	movs	r3, #1
 80053e8:	9301      	str	r3, [sp, #4]
 80053ea:	1d7b      	adds	r3, r7, #5
 80053ec:	9300      	str	r3, [sp, #0]
 80053ee:	2340      	movs	r3, #64	; 0x40
 80053f0:	21a0      	movs	r1, #160	; 0xa0
 80053f2:	4805      	ldr	r0, [pc, #20]	; (8005408 <EEPROM_WriteData+0x38>)
 80053f4:	f005 fa1a 	bl	800a82c <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 80053f8:	2064      	movs	r0, #100	; 0x64
 80053fa:	f002 ff19 	bl	8008230 <HAL_Delay>
}
 80053fe:	bf00      	nop
 8005400:	3708      	adds	r7, #8
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	20000ea8 	.word	0x20000ea8

0800540c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b084      	sub	sp, #16
 8005410:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8005412:	463b      	mov	r3, r7
 8005414:	2200      	movs	r2, #0
 8005416:	601a      	str	r2, [r3, #0]
 8005418:	605a      	str	r2, [r3, #4]
 800541a:	609a      	str	r2, [r3, #8]
 800541c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800541e:	4b51      	ldr	r3, [pc, #324]	; (8005564 <MX_ADC1_Init+0x158>)
 8005420:	4a51      	ldr	r2, [pc, #324]	; (8005568 <MX_ADC1_Init+0x15c>)
 8005422:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8005424:	4b4f      	ldr	r3, [pc, #316]	; (8005564 <MX_ADC1_Init+0x158>)
 8005426:	2200      	movs	r2, #0
 8005428:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800542a:	4b4e      	ldr	r3, [pc, #312]	; (8005564 <MX_ADC1_Init+0x158>)
 800542c:	2200      	movs	r2, #0
 800542e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8005430:	4b4c      	ldr	r3, [pc, #304]	; (8005564 <MX_ADC1_Init+0x158>)
 8005432:	2201      	movs	r2, #1
 8005434:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005436:	4b4b      	ldr	r3, [pc, #300]	; (8005564 <MX_ADC1_Init+0x158>)
 8005438:	2201      	movs	r2, #1
 800543a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800543c:	4b49      	ldr	r3, [pc, #292]	; (8005564 <MX_ADC1_Init+0x158>)
 800543e:	2200      	movs	r2, #0
 8005440:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005442:	4b48      	ldr	r3, [pc, #288]	; (8005564 <MX_ADC1_Init+0x158>)
 8005444:	2200      	movs	r2, #0
 8005446:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005448:	4b46      	ldr	r3, [pc, #280]	; (8005564 <MX_ADC1_Init+0x158>)
 800544a:	4a48      	ldr	r2, [pc, #288]	; (800556c <MX_ADC1_Init+0x160>)
 800544c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800544e:	4b45      	ldr	r3, [pc, #276]	; (8005564 <MX_ADC1_Init+0x158>)
 8005450:	2200      	movs	r2, #0
 8005452:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 8005454:	4b43      	ldr	r3, [pc, #268]	; (8005564 <MX_ADC1_Init+0x158>)
 8005456:	2208      	movs	r2, #8
 8005458:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800545a:	4b42      	ldr	r3, [pc, #264]	; (8005564 <MX_ADC1_Init+0x158>)
 800545c:	2201      	movs	r2, #1
 800545e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005460:	4b40      	ldr	r3, [pc, #256]	; (8005564 <MX_ADC1_Init+0x158>)
 8005462:	2201      	movs	r2, #1
 8005464:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005466:	483f      	ldr	r0, [pc, #252]	; (8005564 <MX_ADC1_Init+0x158>)
 8005468:	f002 ff04 	bl	8008274 <HAL_ADC_Init>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d001      	beq.n	8005476 <MX_ADC1_Init+0x6a>
  {
    Error_Handler();
 8005472:	f001 f8ff 	bl	8006674 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005476:	2301      	movs	r3, #1
 8005478:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800547a:	2301      	movs	r3, #1
 800547c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 800547e:	2306      	movs	r3, #6
 8005480:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005482:	463b      	mov	r3, r7
 8005484:	4619      	mov	r1, r3
 8005486:	4837      	ldr	r0, [pc, #220]	; (8005564 <MX_ADC1_Init+0x158>)
 8005488:	f003 f81c 	bl	80084c4 <HAL_ADC_ConfigChannel>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d001      	beq.n	8005496 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8005492:	f001 f8ef 	bl	8006674 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8005496:	2302      	movs	r3, #2
 8005498:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800549a:	2302      	movs	r3, #2
 800549c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800549e:	463b      	mov	r3, r7
 80054a0:	4619      	mov	r1, r3
 80054a2:	4830      	ldr	r0, [pc, #192]	; (8005564 <MX_ADC1_Init+0x158>)
 80054a4:	f003 f80e 	bl	80084c4 <HAL_ADC_ConfigChannel>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d001      	beq.n	80054b2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80054ae:	f001 f8e1 	bl	8006674 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80054b2:	2303      	movs	r3, #3
 80054b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80054b6:	2303      	movs	r3, #3
 80054b8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80054ba:	463b      	mov	r3, r7
 80054bc:	4619      	mov	r1, r3
 80054be:	4829      	ldr	r0, [pc, #164]	; (8005564 <MX_ADC1_Init+0x158>)
 80054c0:	f003 f800 	bl	80084c4 <HAL_ADC_ConfigChannel>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d001      	beq.n	80054ce <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80054ca:	f001 f8d3 	bl	8006674 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80054ce:	230e      	movs	r3, #14
 80054d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80054d2:	2304      	movs	r3, #4
 80054d4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80054d6:	463b      	mov	r3, r7
 80054d8:	4619      	mov	r1, r3
 80054da:	4822      	ldr	r0, [pc, #136]	; (8005564 <MX_ADC1_Init+0x158>)
 80054dc:	f002 fff2 	bl	80084c4 <HAL_ADC_ConfigChannel>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d001      	beq.n	80054ea <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80054e6:	f001 f8c5 	bl	8006674 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80054ea:	230f      	movs	r3, #15
 80054ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80054ee:	2305      	movs	r3, #5
 80054f0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80054f2:	463b      	mov	r3, r7
 80054f4:	4619      	mov	r1, r3
 80054f6:	481b      	ldr	r0, [pc, #108]	; (8005564 <MX_ADC1_Init+0x158>)
 80054f8:	f002 ffe4 	bl	80084c4 <HAL_ADC_ConfigChannel>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d001      	beq.n	8005506 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8005502:	f001 f8b7 	bl	8006674 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8005506:	230b      	movs	r3, #11
 8005508:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 800550a:	2306      	movs	r3, #6
 800550c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800550e:	463b      	mov	r3, r7
 8005510:	4619      	mov	r1, r3
 8005512:	4814      	ldr	r0, [pc, #80]	; (8005564 <MX_ADC1_Init+0x158>)
 8005514:	f002 ffd6 	bl	80084c4 <HAL_ADC_ConfigChannel>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d001      	beq.n	8005522 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 800551e:	f001 f8a9 	bl	8006674 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8005522:	230c      	movs	r3, #12
 8005524:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8005526:	2307      	movs	r3, #7
 8005528:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800552a:	463b      	mov	r3, r7
 800552c:	4619      	mov	r1, r3
 800552e:	480d      	ldr	r0, [pc, #52]	; (8005564 <MX_ADC1_Init+0x158>)
 8005530:	f002 ffc8 	bl	80084c4 <HAL_ADC_ConfigChannel>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d001      	beq.n	800553e <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 800553a:	f001 f89b 	bl	8006674 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800553e:	2308      	movs	r3, #8
 8005540:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8005542:	2308      	movs	r3, #8
 8005544:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005546:	463b      	mov	r3, r7
 8005548:	4619      	mov	r1, r3
 800554a:	4806      	ldr	r0, [pc, #24]	; (8005564 <MX_ADC1_Init+0x158>)
 800554c:	f002 ffba 	bl	80084c4 <HAL_ADC_ConfigChannel>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d001      	beq.n	800555a <MX_ADC1_Init+0x14e>
  {
    Error_Handler();
 8005556:	f001 f88d 	bl	8006674 <Error_Handler>
  }

}
 800555a:	bf00      	nop
 800555c:	3710      	adds	r7, #16
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	20000dc4 	.word	0x20000dc4
 8005568:	40012000 	.word	0x40012000
 800556c:	0f000001 	.word	0x0f000001

08005570 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b08c      	sub	sp, #48	; 0x30
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005578:	f107 031c 	add.w	r3, r7, #28
 800557c:	2200      	movs	r2, #0
 800557e:	601a      	str	r2, [r3, #0]
 8005580:	605a      	str	r2, [r3, #4]
 8005582:	609a      	str	r2, [r3, #8]
 8005584:	60da      	str	r2, [r3, #12]
 8005586:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a4a      	ldr	r2, [pc, #296]	; (80056b8 <HAL_ADC_MspInit+0x148>)
 800558e:	4293      	cmp	r3, r2
 8005590:	f040 808d 	bne.w	80056ae <HAL_ADC_MspInit+0x13e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005594:	2300      	movs	r3, #0
 8005596:	61bb      	str	r3, [r7, #24]
 8005598:	4b48      	ldr	r3, [pc, #288]	; (80056bc <HAL_ADC_MspInit+0x14c>)
 800559a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800559c:	4a47      	ldr	r2, [pc, #284]	; (80056bc <HAL_ADC_MspInit+0x14c>)
 800559e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055a2:	6453      	str	r3, [r2, #68]	; 0x44
 80055a4:	4b45      	ldr	r3, [pc, #276]	; (80056bc <HAL_ADC_MspInit+0x14c>)
 80055a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ac:	61bb      	str	r3, [r7, #24]
 80055ae:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80055b0:	2300      	movs	r3, #0
 80055b2:	617b      	str	r3, [r7, #20]
 80055b4:	4b41      	ldr	r3, [pc, #260]	; (80056bc <HAL_ADC_MspInit+0x14c>)
 80055b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055b8:	4a40      	ldr	r2, [pc, #256]	; (80056bc <HAL_ADC_MspInit+0x14c>)
 80055ba:	f043 0304 	orr.w	r3, r3, #4
 80055be:	6313      	str	r3, [r2, #48]	; 0x30
 80055c0:	4b3e      	ldr	r3, [pc, #248]	; (80056bc <HAL_ADC_MspInit+0x14c>)
 80055c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c4:	f003 0304 	and.w	r3, r3, #4
 80055c8:	617b      	str	r3, [r7, #20]
 80055ca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055cc:	2300      	movs	r3, #0
 80055ce:	613b      	str	r3, [r7, #16]
 80055d0:	4b3a      	ldr	r3, [pc, #232]	; (80056bc <HAL_ADC_MspInit+0x14c>)
 80055d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055d4:	4a39      	ldr	r2, [pc, #228]	; (80056bc <HAL_ADC_MspInit+0x14c>)
 80055d6:	f043 0301 	orr.w	r3, r3, #1
 80055da:	6313      	str	r3, [r2, #48]	; 0x30
 80055dc:	4b37      	ldr	r3, [pc, #220]	; (80056bc <HAL_ADC_MspInit+0x14c>)
 80055de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e0:	f003 0301 	and.w	r3, r3, #1
 80055e4:	613b      	str	r3, [r7, #16]
 80055e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055e8:	2300      	movs	r3, #0
 80055ea:	60fb      	str	r3, [r7, #12]
 80055ec:	4b33      	ldr	r3, [pc, #204]	; (80056bc <HAL_ADC_MspInit+0x14c>)
 80055ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f0:	4a32      	ldr	r2, [pc, #200]	; (80056bc <HAL_ADC_MspInit+0x14c>)
 80055f2:	f043 0302 	orr.w	r3, r3, #2
 80055f6:	6313      	str	r3, [r2, #48]	; 0x30
 80055f8:	4b30      	ldr	r3, [pc, #192]	; (80056bc <HAL_ADC_MspInit+0x14c>)
 80055fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055fc:	f003 0302 	and.w	r3, r3, #2
 8005600:	60fb      	str	r3, [r7, #12]
 8005602:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
 8005604:	2336      	movs	r3, #54	; 0x36
 8005606:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005608:	2303      	movs	r3, #3
 800560a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800560c:	2300      	movs	r3, #0
 800560e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005610:	f107 031c 	add.w	r3, r7, #28
 8005614:	4619      	mov	r1, r3
 8005616:	482a      	ldr	r0, [pc, #168]	; (80056c0 <HAL_ADC_MspInit+0x150>)
 8005618:	f004 fcec 	bl	8009ff4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800561c:	230e      	movs	r3, #14
 800561e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005620:	2303      	movs	r3, #3
 8005622:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005624:	2300      	movs	r3, #0
 8005626:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005628:	f107 031c 	add.w	r3, r7, #28
 800562c:	4619      	mov	r1, r3
 800562e:	4825      	ldr	r0, [pc, #148]	; (80056c4 <HAL_ADC_MspInit+0x154>)
 8005630:	f004 fce0 	bl	8009ff4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005634:	2301      	movs	r3, #1
 8005636:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005638:	2303      	movs	r3, #3
 800563a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800563c:	2300      	movs	r3, #0
 800563e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005640:	f107 031c 	add.w	r3, r7, #28
 8005644:	4619      	mov	r1, r3
 8005646:	4820      	ldr	r0, [pc, #128]	; (80056c8 <HAL_ADC_MspInit+0x158>)
 8005648:	f004 fcd4 	bl	8009ff4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800564c:	4b1f      	ldr	r3, [pc, #124]	; (80056cc <HAL_ADC_MspInit+0x15c>)
 800564e:	4a20      	ldr	r2, [pc, #128]	; (80056d0 <HAL_ADC_MspInit+0x160>)
 8005650:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8005652:	4b1e      	ldr	r3, [pc, #120]	; (80056cc <HAL_ADC_MspInit+0x15c>)
 8005654:	2200      	movs	r2, #0
 8005656:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005658:	4b1c      	ldr	r3, [pc, #112]	; (80056cc <HAL_ADC_MspInit+0x15c>)
 800565a:	2200      	movs	r2, #0
 800565c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800565e:	4b1b      	ldr	r3, [pc, #108]	; (80056cc <HAL_ADC_MspInit+0x15c>)
 8005660:	2200      	movs	r2, #0
 8005662:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005664:	4b19      	ldr	r3, [pc, #100]	; (80056cc <HAL_ADC_MspInit+0x15c>)
 8005666:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800566a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800566c:	4b17      	ldr	r3, [pc, #92]	; (80056cc <HAL_ADC_MspInit+0x15c>)
 800566e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005672:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005674:	4b15      	ldr	r3, [pc, #84]	; (80056cc <HAL_ADC_MspInit+0x15c>)
 8005676:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800567a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800567c:	4b13      	ldr	r3, [pc, #76]	; (80056cc <HAL_ADC_MspInit+0x15c>)
 800567e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005682:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8005684:	4b11      	ldr	r3, [pc, #68]	; (80056cc <HAL_ADC_MspInit+0x15c>)
 8005686:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800568a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800568c:	4b0f      	ldr	r3, [pc, #60]	; (80056cc <HAL_ADC_MspInit+0x15c>)
 800568e:	2200      	movs	r2, #0
 8005690:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005692:	480e      	ldr	r0, [pc, #56]	; (80056cc <HAL_ADC_MspInit+0x15c>)
 8005694:	f004 f920 	bl	80098d8 <HAL_DMA_Init>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <HAL_ADC_MspInit+0x132>
    {
      Error_Handler();
 800569e:	f000 ffe9 	bl	8006674 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a09      	ldr	r2, [pc, #36]	; (80056cc <HAL_ADC_MspInit+0x15c>)
 80056a6:	639a      	str	r2, [r3, #56]	; 0x38
 80056a8:	4a08      	ldr	r2, [pc, #32]	; (80056cc <HAL_ADC_MspInit+0x15c>)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80056ae:	bf00      	nop
 80056b0:	3730      	adds	r7, #48	; 0x30
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}
 80056b6:	bf00      	nop
 80056b8:	40012000 	.word	0x40012000
 80056bc:	40023800 	.word	0x40023800
 80056c0:	40020800 	.word	0x40020800
 80056c4:	40020000 	.word	0x40020000
 80056c8:	40020400 	.word	0x40020400
 80056cc:	20000e0c 	.word	0x20000e0c
 80056d0:	40026410 	.word	0x40026410

080056d4 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 80056d8:	4b17      	ldr	r3, [pc, #92]	; (8005738 <MX_CAN1_Init+0x64>)
 80056da:	4a18      	ldr	r2, [pc, #96]	; (800573c <MX_CAN1_Init+0x68>)
 80056dc:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 80056de:	4b16      	ldr	r3, [pc, #88]	; (8005738 <MX_CAN1_Init+0x64>)
 80056e0:	2204      	movs	r2, #4
 80056e2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80056e4:	4b14      	ldr	r3, [pc, #80]	; (8005738 <MX_CAN1_Init+0x64>)
 80056e6:	2200      	movs	r2, #0
 80056e8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80056ea:	4b13      	ldr	r3, [pc, #76]	; (8005738 <MX_CAN1_Init+0x64>)
 80056ec:	2200      	movs	r2, #0
 80056ee:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 80056f0:	4b11      	ldr	r3, [pc, #68]	; (8005738 <MX_CAN1_Init+0x64>)
 80056f2:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 80056f6:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80056f8:	4b0f      	ldr	r3, [pc, #60]	; (8005738 <MX_CAN1_Init+0x64>)
 80056fa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80056fe:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8005700:	4b0d      	ldr	r3, [pc, #52]	; (8005738 <MX_CAN1_Init+0x64>)
 8005702:	2200      	movs	r2, #0
 8005704:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8005706:	4b0c      	ldr	r3, [pc, #48]	; (8005738 <MX_CAN1_Init+0x64>)
 8005708:	2200      	movs	r2, #0
 800570a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800570c:	4b0a      	ldr	r3, [pc, #40]	; (8005738 <MX_CAN1_Init+0x64>)
 800570e:	2200      	movs	r2, #0
 8005710:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8005712:	4b09      	ldr	r3, [pc, #36]	; (8005738 <MX_CAN1_Init+0x64>)
 8005714:	2200      	movs	r2, #0
 8005716:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8005718:	4b07      	ldr	r3, [pc, #28]	; (8005738 <MX_CAN1_Init+0x64>)
 800571a:	2200      	movs	r2, #0
 800571c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800571e:	4b06      	ldr	r3, [pc, #24]	; (8005738 <MX_CAN1_Init+0x64>)
 8005720:	2200      	movs	r2, #0
 8005722:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8005724:	4804      	ldr	r0, [pc, #16]	; (8005738 <MX_CAN1_Init+0x64>)
 8005726:	f003 f973 	bl	8008a10 <HAL_CAN_Init>
 800572a:	4603      	mov	r3, r0
 800572c:	2b00      	cmp	r3, #0
 800572e:	d001      	beq.n	8005734 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8005730:	f000 ffa0 	bl	8006674 <Error_Handler>
  }

}
 8005734:	bf00      	nop
 8005736:	bd80      	pop	{r7, pc}
 8005738:	20000e80 	.word	0x20000e80
 800573c:	40006400 	.word	0x40006400

08005740 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b08a      	sub	sp, #40	; 0x28
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005748:	f107 0314 	add.w	r3, r7, #20
 800574c:	2200      	movs	r2, #0
 800574e:	601a      	str	r2, [r3, #0]
 8005750:	605a      	str	r2, [r3, #4]
 8005752:	609a      	str	r2, [r3, #8]
 8005754:	60da      	str	r2, [r3, #12]
 8005756:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a21      	ldr	r2, [pc, #132]	; (80057e4 <HAL_CAN_MspInit+0xa4>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d13c      	bne.n	80057dc <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8005762:	2300      	movs	r3, #0
 8005764:	613b      	str	r3, [r7, #16]
 8005766:	4b20      	ldr	r3, [pc, #128]	; (80057e8 <HAL_CAN_MspInit+0xa8>)
 8005768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800576a:	4a1f      	ldr	r2, [pc, #124]	; (80057e8 <HAL_CAN_MspInit+0xa8>)
 800576c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005770:	6413      	str	r3, [r2, #64]	; 0x40
 8005772:	4b1d      	ldr	r3, [pc, #116]	; (80057e8 <HAL_CAN_MspInit+0xa8>)
 8005774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005776:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800577a:	613b      	str	r3, [r7, #16]
 800577c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800577e:	2300      	movs	r3, #0
 8005780:	60fb      	str	r3, [r7, #12]
 8005782:	4b19      	ldr	r3, [pc, #100]	; (80057e8 <HAL_CAN_MspInit+0xa8>)
 8005784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005786:	4a18      	ldr	r2, [pc, #96]	; (80057e8 <HAL_CAN_MspInit+0xa8>)
 8005788:	f043 0301 	orr.w	r3, r3, #1
 800578c:	6313      	str	r3, [r2, #48]	; 0x30
 800578e:	4b16      	ldr	r3, [pc, #88]	; (80057e8 <HAL_CAN_MspInit+0xa8>)
 8005790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005792:	f003 0301 	and.w	r3, r3, #1
 8005796:	60fb      	str	r3, [r7, #12]
 8005798:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800579a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800579e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057a0:	2302      	movs	r3, #2
 80057a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057a4:	2300      	movs	r3, #0
 80057a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057a8:	2303      	movs	r3, #3
 80057aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80057ac:	2309      	movs	r3, #9
 80057ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80057b0:	f107 0314 	add.w	r3, r7, #20
 80057b4:	4619      	mov	r1, r3
 80057b6:	480d      	ldr	r0, [pc, #52]	; (80057ec <HAL_CAN_MspInit+0xac>)
 80057b8:	f004 fc1c 	bl	8009ff4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 80057bc:	2200      	movs	r2, #0
 80057be:	2100      	movs	r1, #0
 80057c0:	2015      	movs	r0, #21
 80057c2:	f004 f852 	bl	800986a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80057c6:	2015      	movs	r0, #21
 80057c8:	f004 f86b 	bl	80098a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 80057cc:	2200      	movs	r2, #0
 80057ce:	2100      	movs	r1, #0
 80057d0:	2016      	movs	r0, #22
 80057d2:	f004 f84a 	bl	800986a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80057d6:	2016      	movs	r0, #22
 80057d8:	f004 f863 	bl	80098a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80057dc:	bf00      	nop
 80057de:	3728      	adds	r7, #40	; 0x28
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}
 80057e4:	40006400 	.word	0x40006400
 80057e8:	40023800 	.word	0x40023800
 80057ec:	40020000 	.word	0x40020000

080057f0 <CAN_Setting>:
  }
} 

/* USER CODE BEGIN 1 */
void CAN_Setting(void)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b08a      	sub	sp, #40	; 0x28
 80057f4:	af00      	add	r7, sp, #0
/* Configure the CAN Filter */
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterBank = 0;
 80057f6:	2300      	movs	r3, #0
 80057f8:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80057fa:	2300      	movs	r3, #0
 80057fc:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80057fe:	2301      	movs	r3, #1
 8005800:	61fb      	str	r3, [r7, #28]
	//sFilterConfig.FilterIdHigh = 0x00B0 << 5;
	sFilterConfig.FilterIdHigh = 0x0000;
 8005802:	2300      	movs	r3, #0
 8005804:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8005806:	2300      	movs	r3, #0
 8005808:	607b      	str	r3, [r7, #4]
	//sFilterConfig.FilterMaskIdHigh = 0x00B0 << 5;
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 800580a:	2300      	movs	r3, #0
 800580c:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 800580e:	2300      	movs	r3, #0
 8005810:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8005812:	2300      	movs	r3, #0
 8005814:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8005816:	2301      	movs	r3, #1
 8005818:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 800581a:	230e      	movs	r3, #14
 800581c:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) Error_Handler();
 800581e:	463b      	mov	r3, r7
 8005820:	4619      	mov	r1, r3
 8005822:	4810      	ldr	r0, [pc, #64]	; (8005864 <CAN_Setting+0x74>)
 8005824:	f003 f9f0 	bl	8008c08 <HAL_CAN_ConfigFilter>
 8005828:	4603      	mov	r3, r0
 800582a:	2b00      	cmp	r3, #0
 800582c:	d001      	beq.n	8005832 <CAN_Setting+0x42>
 800582e:	f000 ff21 	bl	8006674 <Error_Handler>

	/* Start the CAN peripheral */
	if (HAL_CAN_Start(&hcan1) != HAL_OK) Error_Handler();
 8005832:	480c      	ldr	r0, [pc, #48]	; (8005864 <CAN_Setting+0x74>)
 8005834:	f003 fac8 	bl	8008dc8 <HAL_CAN_Start>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d001      	beq.n	8005842 <CAN_Setting+0x52>
 800583e:	f000 ff19 	bl	8006674 <Error_Handler>

	/* Configure Transmission process */
	Tx_Header.TransmitGlobalTime = DISABLE;
 8005842:	4b09      	ldr	r3, [pc, #36]	; (8005868 <CAN_Setting+0x78>)
 8005844:	2200      	movs	r2, #0
 8005846:	751a      	strb	r2, [r3, #20]
	Tx_Header.RTR = CAN_RTR_DATA;
 8005848:	4b07      	ldr	r3, [pc, #28]	; (8005868 <CAN_Setting+0x78>)
 800584a:	2200      	movs	r2, #0
 800584c:	60da      	str	r2, [r3, #12]
	Tx_Header.IDE = CAN_ID_STD;
 800584e:	4b06      	ldr	r3, [pc, #24]	; (8005868 <CAN_Setting+0x78>)
 8005850:	2200      	movs	r2, #0
 8005852:	609a      	str	r2, [r3, #8]

	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8005854:	2102      	movs	r1, #2
 8005856:	4803      	ldr	r0, [pc, #12]	; (8005864 <CAN_Setting+0x74>)
 8005858:	f003 fce5 	bl	8009226 <HAL_CAN_ActivateNotification>
}
 800585c:	bf00      	nop
 800585e:	3728      	adds	r7, #40	; 0x28
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}
 8005864:	20000e80 	.word	0x20000e80
 8005868:	20001044 	.word	0x20001044

0800586c <CAN_Rx_Process>:
  Tx_Header.DLC = 8;
  if(HAL_CAN_AddTxMessage(&hcan1, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
}

void CAN_Rx_Process(void)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b082      	sub	sp, #8
 8005870:	af00      	add	r7, sp, #0
if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &Rx_Header, Rx_data)== HAL_OK){
 8005872:	4b50      	ldr	r3, [pc, #320]	; (80059b4 <CAN_Rx_Process+0x148>)
 8005874:	4a50      	ldr	r2, [pc, #320]	; (80059b8 <CAN_Rx_Process+0x14c>)
 8005876:	2100      	movs	r1, #0
 8005878:	4850      	ldr	r0, [pc, #320]	; (80059bc <CAN_Rx_Process+0x150>)
 800587a:	f003 fbc3 	bl	8009004 <HAL_CAN_GetRxMessage>
 800587e:	4603      	mov	r3, r0
 8005880:	2b00      	cmp	r3, #0
 8005882:	d107      	bne.n	8005894 <CAN_Rx_Process+0x28>
	HAL_GPIO_TogglePin(GPIOB, Led2_Pin);
 8005884:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005888:	484d      	ldr	r0, [pc, #308]	; (80059c0 <CAN_Rx_Process+0x154>)
 800588a:	f004 fd80 	bl	800a38e <HAL_GPIO_TogglePin>
	Communication_Flag = 1;
 800588e:	4b4d      	ldr	r3, [pc, #308]	; (80059c4 <CAN_Rx_Process+0x158>)
 8005890:	2201      	movs	r2, #1
 8005892:	701a      	strb	r2, [r3, #0]
}
		if(Handshaking==0){
 8005894:	4b4c      	ldr	r3, [pc, #304]	; (80059c8 <CAN_Rx_Process+0x15c>)
 8005896:	781b      	ldrb	r3, [r3, #0]
 8005898:	2b00      	cmp	r3, #0
 800589a:	f040 80dc 	bne.w	8005a56 <CAN_Rx_Process+0x1ea>
			if(identified == 0){
 800589e:	4b4b      	ldr	r3, [pc, #300]	; (80059cc <CAN_Rx_Process+0x160>)
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d129      	bne.n	80058fa <CAN_Rx_Process+0x8e>
				Tx_Header.StdId = 0x1B2;
 80058a6:	4b4a      	ldr	r3, [pc, #296]	; (80059d0 <CAN_Rx_Process+0x164>)
 80058a8:	f44f 72d9 	mov.w	r2, #434	; 0x1b2
 80058ac:	601a      	str	r2, [r3, #0]
				Tx_data[0] = 0;
 80058ae:	4b49      	ldr	r3, [pc, #292]	; (80059d4 <CAN_Rx_Process+0x168>)
 80058b0:	2200      	movs	r2, #0
 80058b2:	701a      	strb	r2, [r3, #0]
				Tx_data[1] = 0;
 80058b4:	4b47      	ldr	r3, [pc, #284]	; (80059d4 <CAN_Rx_Process+0x168>)
 80058b6:	2200      	movs	r2, #0
 80058b8:	705a      	strb	r2, [r3, #1]
				Tx_data[2] = 0;
 80058ba:	4b46      	ldr	r3, [pc, #280]	; (80059d4 <CAN_Rx_Process+0x168>)
 80058bc:	2200      	movs	r2, #0
 80058be:	709a      	strb	r2, [r3, #2]
				Tx_data[3] = 0;
 80058c0:	4b44      	ldr	r3, [pc, #272]	; (80059d4 <CAN_Rx_Process+0x168>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	70da      	strb	r2, [r3, #3]
				Tx_data[4] = 0;
 80058c6:	4b43      	ldr	r3, [pc, #268]	; (80059d4 <CAN_Rx_Process+0x168>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	711a      	strb	r2, [r3, #4]
				Tx_data[5] = 0;
 80058cc:	4b41      	ldr	r3, [pc, #260]	; (80059d4 <CAN_Rx_Process+0x168>)
 80058ce:	2200      	movs	r2, #0
 80058d0:	715a      	strb	r2, [r3, #5]
				Tx_data[6] = 0;
 80058d2:	4b40      	ldr	r3, [pc, #256]	; (80059d4 <CAN_Rx_Process+0x168>)
 80058d4:	2200      	movs	r2, #0
 80058d6:	719a      	strb	r2, [r3, #6]
				Tx_data[7] = 0x01;
 80058d8:	4b3e      	ldr	r3, [pc, #248]	; (80059d4 <CAN_Rx_Process+0x168>)
 80058da:	2201      	movs	r2, #1
 80058dc:	71da      	strb	r2, [r3, #7]
				Tx_Header.DLC = 8;
 80058de:	4b3c      	ldr	r3, [pc, #240]	; (80059d0 <CAN_Rx_Process+0x164>)
 80058e0:	2208      	movs	r2, #8
 80058e2:	611a      	str	r2, [r3, #16]
				if(HAL_CAN_AddTxMessage(&hcan1, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 80058e4:	4b3c      	ldr	r3, [pc, #240]	; (80059d8 <CAN_Rx_Process+0x16c>)
 80058e6:	4a3b      	ldr	r2, [pc, #236]	; (80059d4 <CAN_Rx_Process+0x168>)
 80058e8:	4939      	ldr	r1, [pc, #228]	; (80059d0 <CAN_Rx_Process+0x164>)
 80058ea:	4834      	ldr	r0, [pc, #208]	; (80059bc <CAN_Rx_Process+0x150>)
 80058ec:	f003 fab0 	bl	8008e50 <HAL_CAN_AddTxMessage>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d001      	beq.n	80058fa <CAN_Rx_Process+0x8e>
 80058f6:	f000 febd 	bl	8006674 <Error_Handler>
			}
		// CAN ID receive (Handshaking)
			if(Rx_Header.ExtId>>20==0x0E0){
 80058fa:	4b2f      	ldr	r3, [pc, #188]	; (80059b8 <CAN_Rx_Process+0x14c>)
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	0d1b      	lsrs	r3, r3, #20
 8005900:	2be0      	cmp	r3, #224	; 0xe0
 8005902:	f040 80a8 	bne.w	8005a56 <CAN_Rx_Process+0x1ea>
				if(Rx_data[6]==0x55 && identified==0){
 8005906:	4b2b      	ldr	r3, [pc, #172]	; (80059b4 <CAN_Rx_Process+0x148>)
 8005908:	799b      	ldrb	r3, [r3, #6]
 800590a:	2b55      	cmp	r3, #85	; 0x55
 800590c:	d12f      	bne.n	800596e <CAN_Rx_Process+0x102>
 800590e:	4b2f      	ldr	r3, [pc, #188]	; (80059cc <CAN_Rx_Process+0x160>)
 8005910:	781b      	ldrb	r3, [r3, #0]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d12b      	bne.n	800596e <CAN_Rx_Process+0x102>
					Tx_Header.StdId = 0x0E2;
 8005916:	4b2e      	ldr	r3, [pc, #184]	; (80059d0 <CAN_Rx_Process+0x164>)
 8005918:	22e2      	movs	r2, #226	; 0xe2
 800591a:	601a      	str	r2, [r3, #0]
					Tx_data[0] = 1;
 800591c:	4b2d      	ldr	r3, [pc, #180]	; (80059d4 <CAN_Rx_Process+0x168>)
 800591e:	2201      	movs	r2, #1
 8005920:	701a      	strb	r2, [r3, #0]
					Tx_data[1] = 2;
 8005922:	4b2c      	ldr	r3, [pc, #176]	; (80059d4 <CAN_Rx_Process+0x168>)
 8005924:	2202      	movs	r2, #2
 8005926:	705a      	strb	r2, [r3, #1]
					Tx_data[2] = 3;
 8005928:	4b2a      	ldr	r3, [pc, #168]	; (80059d4 <CAN_Rx_Process+0x168>)
 800592a:	2203      	movs	r2, #3
 800592c:	709a      	strb	r2, [r3, #2]
					Tx_data[3] = 4;
 800592e:	4b29      	ldr	r3, [pc, #164]	; (80059d4 <CAN_Rx_Process+0x168>)
 8005930:	2204      	movs	r2, #4
 8005932:	70da      	strb	r2, [r3, #3]
					Tx_data[4] = 5;
 8005934:	4b27      	ldr	r3, [pc, #156]	; (80059d4 <CAN_Rx_Process+0x168>)
 8005936:	2205      	movs	r2, #5
 8005938:	711a      	strb	r2, [r3, #4]
					Tx_data[5] = 6;
 800593a:	4b26      	ldr	r3, [pc, #152]	; (80059d4 <CAN_Rx_Process+0x168>)
 800593c:	2206      	movs	r2, #6
 800593e:	715a      	strb	r2, [r3, #5]
					Tx_data[6] = 0x55;
 8005940:	4b24      	ldr	r3, [pc, #144]	; (80059d4 <CAN_Rx_Process+0x168>)
 8005942:	2255      	movs	r2, #85	; 0x55
 8005944:	719a      	strb	r2, [r3, #6]
					Tx_data[7] = 8;
 8005946:	4b23      	ldr	r3, [pc, #140]	; (80059d4 <CAN_Rx_Process+0x168>)
 8005948:	2208      	movs	r2, #8
 800594a:	71da      	strb	r2, [r3, #7]

					Tx_Header.DLC = 8;
 800594c:	4b20      	ldr	r3, [pc, #128]	; (80059d0 <CAN_Rx_Process+0x164>)
 800594e:	2208      	movs	r2, #8
 8005950:	611a      	str	r2, [r3, #16]
					if(HAL_CAN_AddTxMessage(&hcan1, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 8005952:	4b21      	ldr	r3, [pc, #132]	; (80059d8 <CAN_Rx_Process+0x16c>)
 8005954:	4a1f      	ldr	r2, [pc, #124]	; (80059d4 <CAN_Rx_Process+0x168>)
 8005956:	491e      	ldr	r1, [pc, #120]	; (80059d0 <CAN_Rx_Process+0x164>)
 8005958:	4818      	ldr	r0, [pc, #96]	; (80059bc <CAN_Rx_Process+0x150>)
 800595a:	f003 fa79 	bl	8008e50 <HAL_CAN_AddTxMessage>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d001      	beq.n	8005968 <CAN_Rx_Process+0xfc>
 8005964:	f000 fe86 	bl	8006674 <Error_Handler>
					identified = 1;
 8005968:	4b18      	ldr	r3, [pc, #96]	; (80059cc <CAN_Rx_Process+0x160>)
 800596a:	2201      	movs	r2, #1
 800596c:	701a      	strb	r2, [r3, #0]
				}

				if(Rx_data[6]==0xAA && identified==1){
 800596e:	4b11      	ldr	r3, [pc, #68]	; (80059b4 <CAN_Rx_Process+0x148>)
 8005970:	799b      	ldrb	r3, [r3, #6]
 8005972:	2baa      	cmp	r3, #170	; 0xaa
 8005974:	d16f      	bne.n	8005a56 <CAN_Rx_Process+0x1ea>
 8005976:	4b15      	ldr	r3, [pc, #84]	; (80059cc <CAN_Rx_Process+0x160>)
 8005978:	781b      	ldrb	r3, [r3, #0]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d16b      	bne.n	8005a56 <CAN_Rx_Process+0x1ea>
					Tx_data[6] = 0xAA;
 800597e:	4b15      	ldr	r3, [pc, #84]	; (80059d4 <CAN_Rx_Process+0x168>)
 8005980:	22aa      	movs	r2, #170	; 0xaa
 8005982:	719a      	strb	r2, [r3, #6]
					if(HAL_CAN_AddTxMessage(&hcan1, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 8005984:	4b14      	ldr	r3, [pc, #80]	; (80059d8 <CAN_Rx_Process+0x16c>)
 8005986:	4a13      	ldr	r2, [pc, #76]	; (80059d4 <CAN_Rx_Process+0x168>)
 8005988:	4911      	ldr	r1, [pc, #68]	; (80059d0 <CAN_Rx_Process+0x164>)
 800598a:	480c      	ldr	r0, [pc, #48]	; (80059bc <CAN_Rx_Process+0x150>)
 800598c:	f003 fa60 	bl	8008e50 <HAL_CAN_AddTxMessage>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d001      	beq.n	800599a <CAN_Rx_Process+0x12e>
 8005996:	f000 fe6d 	bl	8006674 <Error_Handler>
					UNIQUE_Code = Rx_Header.ExtId & 0x000FFFFF;
 800599a:	4b07      	ldr	r3, [pc, #28]	; (80059b8 <CAN_Rx_Process+0x14c>)
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059a2:	4a0e      	ldr	r2, [pc, #56]	; (80059dc <CAN_Rx_Process+0x170>)
 80059a4:	6013      	str	r3, [r2, #0]
					Handshaking=1;
 80059a6:	4b08      	ldr	r3, [pc, #32]	; (80059c8 <CAN_Rx_Process+0x15c>)
 80059a8:	2201      	movs	r2, #1
 80059aa:	701a      	strb	r2, [r3, #0]

					uint32_t Delay_Charger = 20000000;
 80059ac:	4b0c      	ldr	r3, [pc, #48]	; (80059e0 <CAN_Rx_Process+0x174>)
 80059ae:	607b      	str	r3, [r7, #4]
					while(Delay_Charger>0)
 80059b0:	e01b      	b.n	80059ea <CAN_Rx_Process+0x17e>
 80059b2:	bf00      	nop
 80059b4:	20000e74 	.word	0x20000e74
 80059b8:	20001028 	.word	0x20001028
 80059bc:	20000e80 	.word	0x20000e80
 80059c0:	40020400 	.word	0x40020400
 80059c4:	200007ed 	.word	0x200007ed
 80059c8:	20000ab4 	.word	0x20000ab4
 80059cc:	2000025c 	.word	0x2000025c
 80059d0:	20001044 	.word	0x20001044
 80059d4:	20000e6c 	.word	0x20000e6c
 80059d8:	20000e7c 	.word	0x20000e7c
 80059dc:	20000a9c 	.word	0x20000a9c
 80059e0:	01312d00 	.word	0x01312d00
					Delay_Charger--;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	3b01      	subs	r3, #1
 80059e8:	607b      	str	r3, [r7, #4]
					while(Delay_Charger>0)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d1f9      	bne.n	80059e4 <CAN_Rx_Process+0x178>
					Charger_Mode=1;
 80059f0:	4b9c      	ldr	r3, [pc, #624]	; (8005c64 <CAN_Rx_Process+0x3f8>)
 80059f2:	2201      	movs	r2, #1
 80059f4:	701a      	strb	r2, [r3, #0]

					Tx_Header.StdId = 0x0C1;
 80059f6:	4b9c      	ldr	r3, [pc, #624]	; (8005c68 <CAN_Rx_Process+0x3fc>)
 80059f8:	22c1      	movs	r2, #193	; 0xc1
 80059fa:	601a      	str	r2, [r3, #0]
					Tx_data[0] = UNIQUE_Code >> 12;
 80059fc:	4b9b      	ldr	r3, [pc, #620]	; (8005c6c <CAN_Rx_Process+0x400>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	0b1b      	lsrs	r3, r3, #12
 8005a02:	b2da      	uxtb	r2, r3
 8005a04:	4b9a      	ldr	r3, [pc, #616]	; (8005c70 <CAN_Rx_Process+0x404>)
 8005a06:	701a      	strb	r2, [r3, #0]
					Tx_data[1] = UNIQUE_Code >> 4;
 8005a08:	4b98      	ldr	r3, [pc, #608]	; (8005c6c <CAN_Rx_Process+0x400>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	091b      	lsrs	r3, r3, #4
 8005a0e:	b2da      	uxtb	r2, r3
 8005a10:	4b97      	ldr	r3, [pc, #604]	; (8005c70 <CAN_Rx_Process+0x404>)
 8005a12:	705a      	strb	r2, [r3, #1]
					Tx_data[2] = UNIQUE_Code << 4;
 8005a14:	4b95      	ldr	r3, [pc, #596]	; (8005c6c <CAN_Rx_Process+0x400>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	011b      	lsls	r3, r3, #4
 8005a1c:	b2da      	uxtb	r2, r3
 8005a1e:	4b94      	ldr	r3, [pc, #592]	; (8005c70 <CAN_Rx_Process+0x404>)
 8005a20:	709a      	strb	r2, [r3, #2]
					Tx_data[3] = 0;
 8005a22:	4b93      	ldr	r3, [pc, #588]	; (8005c70 <CAN_Rx_Process+0x404>)
 8005a24:	2200      	movs	r2, #0
 8005a26:	70da      	strb	r2, [r3, #3]
					Tx_data[4] = 0;
 8005a28:	4b91      	ldr	r3, [pc, #580]	; (8005c70 <CAN_Rx_Process+0x404>)
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	711a      	strb	r2, [r3, #4]
					Tx_data[5] = 0;
 8005a2e:	4b90      	ldr	r3, [pc, #576]	; (8005c70 <CAN_Rx_Process+0x404>)
 8005a30:	2200      	movs	r2, #0
 8005a32:	715a      	strb	r2, [r3, #5]
					Tx_data[6] = 0;
 8005a34:	4b8e      	ldr	r3, [pc, #568]	; (8005c70 <CAN_Rx_Process+0x404>)
 8005a36:	2200      	movs	r2, #0
 8005a38:	719a      	strb	r2, [r3, #6]
					Tx_data[7] = 0;
 8005a3a:	4b8d      	ldr	r3, [pc, #564]	; (8005c70 <CAN_Rx_Process+0x404>)
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	71da      	strb	r2, [r3, #7]
					if(HAL_CAN_AddTxMessage(&hcan1, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 8005a40:	4b8c      	ldr	r3, [pc, #560]	; (8005c74 <CAN_Rx_Process+0x408>)
 8005a42:	4a8b      	ldr	r2, [pc, #556]	; (8005c70 <CAN_Rx_Process+0x404>)
 8005a44:	4988      	ldr	r1, [pc, #544]	; (8005c68 <CAN_Rx_Process+0x3fc>)
 8005a46:	488c      	ldr	r0, [pc, #560]	; (8005c78 <CAN_Rx_Process+0x40c>)
 8005a48:	f003 fa02 	bl	8008e50 <HAL_CAN_AddTxMessage>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d001      	beq.n	8005a56 <CAN_Rx_Process+0x1ea>
 8005a52:	f000 fe0f 	bl	8006674 <Error_Handler>
				}
			}
		}

		if(Handshaking==1){
 8005a56:	4b89      	ldr	r3, [pc, #548]	; (8005c7c <CAN_Rx_Process+0x410>)
 8005a58:	781b      	ldrb	r3, [r3, #0]
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	f040 8180 	bne.w	8005d60 <CAN_Rx_Process+0x4f4>
		// CAN ID receive #1 (0x7b1)
		if(Rx_Header.ExtId == (0x0B0<<20|UNIQUE_Code)){
 8005a60:	4b87      	ldr	r3, [pc, #540]	; (8005c80 <CAN_Rx_Process+0x414>)
 8005a62:	685a      	ldr	r2, [r3, #4]
 8005a64:	4b81      	ldr	r3, [pc, #516]	; (8005c6c <CAN_Rx_Process+0x400>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f043 6330 	orr.w	r3, r3, #184549376	; 0xb000000
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d11f      	bne.n	8005ab0 <CAN_Rx_Process+0x244>
			Batt_voltage.m_bytes[0] = Rx_data[0];
 8005a70:	4b84      	ldr	r3, [pc, #528]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005a72:	781a      	ldrb	r2, [r3, #0]
 8005a74:	4b84      	ldr	r3, [pc, #528]	; (8005c88 <CAN_Rx_Process+0x41c>)
 8005a76:	701a      	strb	r2, [r3, #0]
			Batt_voltage.m_bytes[1] = Rx_data[1];
 8005a78:	4b82      	ldr	r3, [pc, #520]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005a7a:	785a      	ldrb	r2, [r3, #1]
 8005a7c:	4b82      	ldr	r3, [pc, #520]	; (8005c88 <CAN_Rx_Process+0x41c>)
 8005a7e:	705a      	strb	r2, [r3, #1]
			Batt_current.m_bytes[0] = Rx_data[2];
 8005a80:	4b80      	ldr	r3, [pc, #512]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005a82:	789a      	ldrb	r2, [r3, #2]
 8005a84:	4b81      	ldr	r3, [pc, #516]	; (8005c8c <CAN_Rx_Process+0x420>)
 8005a86:	701a      	strb	r2, [r3, #0]
			Batt_current.m_bytes[1] = Rx_data[3];
 8005a88:	4b7e      	ldr	r3, [pc, #504]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005a8a:	78da      	ldrb	r2, [r3, #3]
 8005a8c:	4b7f      	ldr	r3, [pc, #508]	; (8005c8c <CAN_Rx_Process+0x420>)
 8005a8e:	705a      	strb	r2, [r3, #1]
			Batt_SOC.m_bytes[0] = Rx_data[4];
 8005a90:	4b7c      	ldr	r3, [pc, #496]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005a92:	791a      	ldrb	r2, [r3, #4]
 8005a94:	4b7e      	ldr	r3, [pc, #504]	; (8005c90 <CAN_Rx_Process+0x424>)
 8005a96:	701a      	strb	r2, [r3, #0]
			Batt_SOC.m_bytes[1] = Rx_data[5];
 8005a98:	4b7a      	ldr	r3, [pc, #488]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005a9a:	795a      	ldrb	r2, [r3, #5]
 8005a9c:	4b7c      	ldr	r3, [pc, #496]	; (8005c90 <CAN_Rx_Process+0x424>)
 8005a9e:	705a      	strb	r2, [r3, #1]
			Batt_temp.m_bytes[0] = Rx_data[6];
 8005aa0:	4b78      	ldr	r3, [pc, #480]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005aa2:	799a      	ldrb	r2, [r3, #6]
 8005aa4:	4b7b      	ldr	r3, [pc, #492]	; (8005c94 <CAN_Rx_Process+0x428>)
 8005aa6:	701a      	strb	r2, [r3, #0]
			Batt_temp.m_bytes[1] = Rx_data[7];
 8005aa8:	4b76      	ldr	r3, [pc, #472]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005aaa:	79da      	ldrb	r2, [r3, #7]
 8005aac:	4b79      	ldr	r3, [pc, #484]	; (8005c94 <CAN_Rx_Process+0x428>)
 8005aae:	705a      	strb	r2, [r3, #1]
		}

		// CAN ID receive #2 (0x7b2)
		if(Rx_Header.ExtId == (0x0B1<<20|UNIQUE_Code)){
 8005ab0:	4b73      	ldr	r3, [pc, #460]	; (8005c80 <CAN_Rx_Process+0x414>)
 8005ab2:	685a      	ldr	r2, [r3, #4]
 8005ab4:	4b6d      	ldr	r3, [pc, #436]	; (8005c6c <CAN_Rx_Process+0x400>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f043 6331 	orr.w	r3, r3, #185597952	; 0xb100000
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d161      	bne.n	8005b84 <CAN_Rx_Process+0x318>
			Batt_capacity.m_bytes[0] = Rx_data[0];
 8005ac0:	4b70      	ldr	r3, [pc, #448]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005ac2:	781a      	ldrb	r2, [r3, #0]
 8005ac4:	4b74      	ldr	r3, [pc, #464]	; (8005c98 <CAN_Rx_Process+0x42c>)
 8005ac6:	701a      	strb	r2, [r3, #0]
			Batt_capacity.m_bytes[1] = Rx_data[1];
 8005ac8:	4b6e      	ldr	r3, [pc, #440]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005aca:	785a      	ldrb	r2, [r3, #1]
 8005acc:	4b72      	ldr	r3, [pc, #456]	; (8005c98 <CAN_Rx_Process+0x42c>)
 8005ace:	705a      	strb	r2, [r3, #1]
			Batt_SOH.m_bytes[0] = Rx_data[2];
 8005ad0:	4b6c      	ldr	r3, [pc, #432]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005ad2:	789a      	ldrb	r2, [r3, #2]
 8005ad4:	4b71      	ldr	r3, [pc, #452]	; (8005c9c <CAN_Rx_Process+0x430>)
 8005ad6:	701a      	strb	r2, [r3, #0]
			Batt_SOH.m_bytes[1] = Rx_data[3];
 8005ad8:	4b6a      	ldr	r3, [pc, #424]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005ada:	78da      	ldrb	r2, [r3, #3]
 8005adc:	4b6f      	ldr	r3, [pc, #444]	; (8005c9c <CAN_Rx_Process+0x430>)
 8005ade:	705a      	strb	r2, [r3, #1]
			Batt_cycle.m_bytes[0] = Rx_data[4];
 8005ae0:	4b68      	ldr	r3, [pc, #416]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005ae2:	791a      	ldrb	r2, [r3, #4]
 8005ae4:	4b6e      	ldr	r3, [pc, #440]	; (8005ca0 <CAN_Rx_Process+0x434>)
 8005ae6:	701a      	strb	r2, [r3, #0]
			Batt_cycle.m_bytes[1] = Rx_data[5];
 8005ae8:	4b66      	ldr	r3, [pc, #408]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005aea:	795a      	ldrb	r2, [r3, #5]
 8005aec:	4b6c      	ldr	r3, [pc, #432]	; (8005ca0 <CAN_Rx_Process+0x434>)
 8005aee:	705a      	strb	r2, [r3, #1]

			flag_trip_shortcircuit = Rx_data[6]&0x01;
 8005af0:	4b64      	ldr	r3, [pc, #400]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005af2:	799b      	ldrb	r3, [r3, #6]
 8005af4:	f003 0301 	and.w	r3, r3, #1
 8005af8:	b2da      	uxtb	r2, r3
 8005afa:	4b6a      	ldr	r3, [pc, #424]	; (8005ca4 <CAN_Rx_Process+0x438>)
 8005afc:	701a      	strb	r2, [r3, #0]
			flag_trip_overcurrentdischarge = (Rx_data[6]>>1)&0x01;
 8005afe:	4b61      	ldr	r3, [pc, #388]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005b00:	799b      	ldrb	r3, [r3, #6]
 8005b02:	085b      	lsrs	r3, r3, #1
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	f003 0301 	and.w	r3, r3, #1
 8005b0a:	b2da      	uxtb	r2, r3
 8005b0c:	4b66      	ldr	r3, [pc, #408]	; (8005ca8 <CAN_Rx_Process+0x43c>)
 8005b0e:	701a      	strb	r2, [r3, #0]
			flag_trip_overcurrentcharge = (Rx_data[6]>>2)&0x01;
 8005b10:	4b5c      	ldr	r3, [pc, #368]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005b12:	799b      	ldrb	r3, [r3, #6]
 8005b14:	089b      	lsrs	r3, r3, #2
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	f003 0301 	and.w	r3, r3, #1
 8005b1c:	b2da      	uxtb	r2, r3
 8005b1e:	4b63      	ldr	r3, [pc, #396]	; (8005cac <CAN_Rx_Process+0x440>)
 8005b20:	701a      	strb	r2, [r3, #0]
			flag_trip_overtemperature = (Rx_data[6]>>3)&0x01;
 8005b22:	4b58      	ldr	r3, [pc, #352]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005b24:	799b      	ldrb	r3, [r3, #6]
 8005b26:	08db      	lsrs	r3, r3, #3
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	f003 0301 	and.w	r3, r3, #1
 8005b2e:	b2da      	uxtb	r2, r3
 8005b30:	4b5f      	ldr	r3, [pc, #380]	; (8005cb0 <CAN_Rx_Process+0x444>)
 8005b32:	701a      	strb	r2, [r3, #0]
			flag_trip_undertemperature = (Rx_data[6]>>4)&0x01;
 8005b34:	4b53      	ldr	r3, [pc, #332]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005b36:	799b      	ldrb	r3, [r3, #6]
 8005b38:	091b      	lsrs	r3, r3, #4
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	f003 0301 	and.w	r3, r3, #1
 8005b40:	b2da      	uxtb	r2, r3
 8005b42:	4b5c      	ldr	r3, [pc, #368]	; (8005cb4 <CAN_Rx_Process+0x448>)
 8005b44:	701a      	strb	r2, [r3, #0]
	//			flag_trip_overtemperature = (Rx_data[6]>>5)&0x01;
	//			flag_trip_undertemperature = (Rx_data[6]>>6)&0x01;
			flag_trip_unbalance = (Rx_data[6]>>7)&0x01;
 8005b46:	4b4f      	ldr	r3, [pc, #316]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005b48:	799b      	ldrb	r3, [r3, #6]
 8005b4a:	09db      	lsrs	r3, r3, #7
 8005b4c:	b2da      	uxtb	r2, r3
 8005b4e:	4b5a      	ldr	r3, [pc, #360]	; (8005cb8 <CAN_Rx_Process+0x44c>)
 8005b50:	701a      	strb	r2, [r3, #0]

			flag_trip_undervoltage = Rx_data[7]&0x01;
 8005b52:	4b4c      	ldr	r3, [pc, #304]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005b54:	79db      	ldrb	r3, [r3, #7]
 8005b56:	f003 0301 	and.w	r3, r3, #1
 8005b5a:	b2da      	uxtb	r2, r3
 8005b5c:	4b57      	ldr	r3, [pc, #348]	; (8005cbc <CAN_Rx_Process+0x450>)
 8005b5e:	701a      	strb	r2, [r3, #0]
			flag_trip_overvoltage = (Rx_data[7]<<1)&0x01;
 8005b60:	4b57      	ldr	r3, [pc, #348]	; (8005cc0 <CAN_Rx_Process+0x454>)
 8005b62:	2200      	movs	r2, #0
 8005b64:	701a      	strb	r2, [r3, #0]
			flag_trip_SOCOverDischarge = (Rx_data[7]<<2)&0x01;
 8005b66:	4b57      	ldr	r3, [pc, #348]	; (8005cc4 <CAN_Rx_Process+0x458>)
 8005b68:	2200      	movs	r2, #0
 8005b6a:	701a      	strb	r2, [r3, #0]
			flag_trip_systemfailure = (Rx_data[7]<<3)&0x01;
 8005b6c:	4b56      	ldr	r3, [pc, #344]	; (8005cc8 <CAN_Rx_Process+0x45c>)
 8005b6e:	2200      	movs	r2, #0
 8005b70:	701a      	strb	r2, [r3, #0]
			charge_state = (Rx_data[7]<<4)&0x01;
 8005b72:	4b56      	ldr	r3, [pc, #344]	; (8005ccc <CAN_Rx_Process+0x460>)
 8005b74:	2200      	movs	r2, #0
 8005b76:	701a      	strb	r2, [r3, #0]
			discharge_state = (Rx_data[7]<<5)&0x01;
 8005b78:	4b55      	ldr	r3, [pc, #340]	; (8005cd0 <CAN_Rx_Process+0x464>)
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	701a      	strb	r2, [r3, #0]
			sleep_state = (Rx_data[7]<<6)&0x01;
 8005b7e:	4b55      	ldr	r3, [pc, #340]	; (8005cd4 <CAN_Rx_Process+0x468>)
 8005b80:	2200      	movs	r2, #0
 8005b82:	701a      	strb	r2, [r3, #0]
		}


		// *********************** Start Cell  Voltage Data Send ******************************
		if(Rx_Header.ExtId == (0x0B4<<20|UNIQUE_Code)){
 8005b84:	4b3e      	ldr	r3, [pc, #248]	; (8005c80 <CAN_Rx_Process+0x414>)
 8005b86:	685a      	ldr	r2, [r3, #4]
 8005b88:	4b38      	ldr	r3, [pc, #224]	; (8005c6c <CAN_Rx_Process+0x400>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f043 6334 	orr.w	r3, r3, #188743680	; 0xb400000
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d11f      	bne.n	8005bd4 <CAN_Rx_Process+0x368>
			vcell_15databyte[0].m_bytes[1] = Rx_data[0];
 8005b94:	4b3b      	ldr	r3, [pc, #236]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005b96:	781a      	ldrb	r2, [r3, #0]
 8005b98:	4b4f      	ldr	r3, [pc, #316]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005b9a:	705a      	strb	r2, [r3, #1]
			vcell_15databyte[0].m_bytes[0] = Rx_data[1];
 8005b9c:	4b39      	ldr	r3, [pc, #228]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005b9e:	785a      	ldrb	r2, [r3, #1]
 8005ba0:	4b4d      	ldr	r3, [pc, #308]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005ba2:	701a      	strb	r2, [r3, #0]
			vcell_15databyte[1].m_bytes[1] = Rx_data[2];
 8005ba4:	4b37      	ldr	r3, [pc, #220]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005ba6:	789a      	ldrb	r2, [r3, #2]
 8005ba8:	4b4b      	ldr	r3, [pc, #300]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005baa:	715a      	strb	r2, [r3, #5]
			vcell_15databyte[1].m_bytes[0] = Rx_data[3];
 8005bac:	4b35      	ldr	r3, [pc, #212]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005bae:	78da      	ldrb	r2, [r3, #3]
 8005bb0:	4b49      	ldr	r3, [pc, #292]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005bb2:	711a      	strb	r2, [r3, #4]
			vcell_15databyte[2].m_bytes[1] = Rx_data[4];
 8005bb4:	4b33      	ldr	r3, [pc, #204]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005bb6:	791a      	ldrb	r2, [r3, #4]
 8005bb8:	4b47      	ldr	r3, [pc, #284]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005bba:	725a      	strb	r2, [r3, #9]
			vcell_15databyte[2].m_bytes[0] = Rx_data[5];
 8005bbc:	4b31      	ldr	r3, [pc, #196]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005bbe:	795a      	ldrb	r2, [r3, #5]
 8005bc0:	4b45      	ldr	r3, [pc, #276]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005bc2:	721a      	strb	r2, [r3, #8]
			vcell_15databyte[3].m_bytes[1] = Rx_data[6];
 8005bc4:	4b2f      	ldr	r3, [pc, #188]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005bc6:	799a      	ldrb	r2, [r3, #6]
 8005bc8:	4b43      	ldr	r3, [pc, #268]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005bca:	735a      	strb	r2, [r3, #13]
			vcell_15databyte[3].m_bytes[0] = Rx_data[7];
 8005bcc:	4b2d      	ldr	r3, [pc, #180]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005bce:	79da      	ldrb	r2, [r3, #7]
 8005bd0:	4b41      	ldr	r3, [pc, #260]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005bd2:	731a      	strb	r2, [r3, #12]
		}

		if(Rx_Header.ExtId == (0x0B5<<20|UNIQUE_Code)){
 8005bd4:	4b2a      	ldr	r3, [pc, #168]	; (8005c80 <CAN_Rx_Process+0x414>)
 8005bd6:	685a      	ldr	r2, [r3, #4]
 8005bd8:	4b24      	ldr	r3, [pc, #144]	; (8005c6c <CAN_Rx_Process+0x400>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f043 6335 	orr.w	r3, r3, #189792256	; 0xb500000
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d11f      	bne.n	8005c24 <CAN_Rx_Process+0x3b8>
			vcell_15databyte[4].m_bytes[1] = Rx_data[0];
 8005be4:	4b27      	ldr	r3, [pc, #156]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005be6:	781a      	ldrb	r2, [r3, #0]
 8005be8:	4b3b      	ldr	r3, [pc, #236]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005bea:	745a      	strb	r2, [r3, #17]
			vcell_15databyte[4].m_bytes[0] = Rx_data[1];
 8005bec:	4b25      	ldr	r3, [pc, #148]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005bee:	785a      	ldrb	r2, [r3, #1]
 8005bf0:	4b39      	ldr	r3, [pc, #228]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005bf2:	741a      	strb	r2, [r3, #16]
			vcell_15databyte[5].m_bytes[1] = Rx_data[2];
 8005bf4:	4b23      	ldr	r3, [pc, #140]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005bf6:	789a      	ldrb	r2, [r3, #2]
 8005bf8:	4b37      	ldr	r3, [pc, #220]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005bfa:	755a      	strb	r2, [r3, #21]
			vcell_15databyte[5].m_bytes[0] = Rx_data[3];
 8005bfc:	4b21      	ldr	r3, [pc, #132]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005bfe:	78da      	ldrb	r2, [r3, #3]
 8005c00:	4b35      	ldr	r3, [pc, #212]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005c02:	751a      	strb	r2, [r3, #20]
			vcell_15databyte[6].m_bytes[1] = Rx_data[4];
 8005c04:	4b1f      	ldr	r3, [pc, #124]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005c06:	791a      	ldrb	r2, [r3, #4]
 8005c08:	4b33      	ldr	r3, [pc, #204]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005c0a:	765a      	strb	r2, [r3, #25]
			vcell_15databyte[6].m_bytes[0] = Rx_data[5];
 8005c0c:	4b1d      	ldr	r3, [pc, #116]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005c0e:	795a      	ldrb	r2, [r3, #5]
 8005c10:	4b31      	ldr	r3, [pc, #196]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005c12:	761a      	strb	r2, [r3, #24]
			vcell_15databyte[7].m_bytes[1] = Rx_data[6];
 8005c14:	4b1b      	ldr	r3, [pc, #108]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005c16:	799a      	ldrb	r2, [r3, #6]
 8005c18:	4b2f      	ldr	r3, [pc, #188]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005c1a:	775a      	strb	r2, [r3, #29]
			vcell_15databyte[7].m_bytes[0] = Rx_data[7];
 8005c1c:	4b19      	ldr	r3, [pc, #100]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005c1e:	79da      	ldrb	r2, [r3, #7]
 8005c20:	4b2d      	ldr	r3, [pc, #180]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005c22:	771a      	strb	r2, [r3, #28]
		}

		if(Rx_Header.ExtId == (0x0B6<<20|UNIQUE_Code)){
 8005c24:	4b16      	ldr	r3, [pc, #88]	; (8005c80 <CAN_Rx_Process+0x414>)
 8005c26:	685a      	ldr	r2, [r3, #4]
 8005c28:	4b10      	ldr	r3, [pc, #64]	; (8005c6c <CAN_Rx_Process+0x400>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f043 6336 	orr.w	r3, r3, #190840832	; 0xb600000
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d165      	bne.n	8005d00 <CAN_Rx_Process+0x494>
			vcell_15databyte[8].m_bytes[1] = Rx_data[0];
 8005c34:	4b13      	ldr	r3, [pc, #76]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005c36:	781a      	ldrb	r2, [r3, #0]
 8005c38:	4b27      	ldr	r3, [pc, #156]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005c3a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			vcell_15databyte[8].m_bytes[0] = Rx_data[1];
 8005c3e:	4b11      	ldr	r3, [pc, #68]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005c40:	785a      	ldrb	r2, [r3, #1]
 8005c42:	4b25      	ldr	r3, [pc, #148]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005c44:	f883 2020 	strb.w	r2, [r3, #32]
			vcell_15databyte[9].m_bytes[1] = Rx_data[2];
 8005c48:	4b0e      	ldr	r3, [pc, #56]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005c4a:	789a      	ldrb	r2, [r3, #2]
 8005c4c:	4b22      	ldr	r3, [pc, #136]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005c4e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			vcell_15databyte[9].m_bytes[0] = Rx_data[3];
 8005c52:	4b0c      	ldr	r3, [pc, #48]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005c54:	78da      	ldrb	r2, [r3, #3]
 8005c56:	4b20      	ldr	r3, [pc, #128]	; (8005cd8 <CAN_Rx_Process+0x46c>)
 8005c58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			vcell_15databyte[10].m_bytes[1] = Rx_data[4];
 8005c5c:	4b09      	ldr	r3, [pc, #36]	; (8005c84 <CAN_Rx_Process+0x418>)
 8005c5e:	791a      	ldrb	r2, [r3, #4]
 8005c60:	e03c      	b.n	8005cdc <CAN_Rx_Process+0x470>
 8005c62:	bf00      	nop
 8005c64:	20000700 	.word	0x20000700
 8005c68:	20001044 	.word	0x20001044
 8005c6c:	20000a9c 	.word	0x20000a9c
 8005c70:	20000e6c 	.word	0x20000e6c
 8005c74:	20000e7c 	.word	0x20000e7c
 8005c78:	20000e80 	.word	0x20000e80
 8005c7c:	20000ab4 	.word	0x20000ab4
 8005c80:	20001028 	.word	0x20001028
 8005c84:	20000e74 	.word	0x20000e74
 8005c88:	20000dc0 	.word	0x20000dc0
 8005c8c:	20000a0c 	.word	0x20000a0c
 8005c90:	20000a44 	.word	0x20000a44
 8005c94:	20000a8c 	.word	0x20000a8c
 8005c98:	20000d6c 	.word	0x20000d6c
 8005c9c:	2000069c 	.word	0x2000069c
 8005ca0:	200009e8 	.word	0x200009e8
 8005ca4:	200006a8 	.word	0x200006a8
 8005ca8:	200009fc 	.word	0x200009fc
 8005cac:	20000a98 	.word	0x20000a98
 8005cb0:	200007cc 	.word	0x200007cc
 8005cb4:	20000908 	.word	0x20000908
 8005cb8:	20000692 	.word	0x20000692
 8005cbc:	20000909 	.word	0x20000909
 8005cc0:	20000d90 	.word	0x20000d90
 8005cc4:	20000aac 	.word	0x20000aac
 8005cc8:	200006c4 	.word	0x200006c4
 8005ccc:	20000b98 	.word	0x20000b98
 8005cd0:	200007f4 	.word	0x200007f4
 8005cd4:	20000d98 	.word	0x20000d98
 8005cd8:	20000a48 	.word	0x20000a48
 8005cdc:	4b45      	ldr	r3, [pc, #276]	; (8005df4 <CAN_Rx_Process+0x588>)
 8005cde:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
			vcell_15databyte[10].m_bytes[0] = Rx_data[5];
 8005ce2:	4b45      	ldr	r3, [pc, #276]	; (8005df8 <CAN_Rx_Process+0x58c>)
 8005ce4:	795a      	ldrb	r2, [r3, #5]
 8005ce6:	4b43      	ldr	r3, [pc, #268]	; (8005df4 <CAN_Rx_Process+0x588>)
 8005ce8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			vcell_15databyte[11].m_bytes[1] = Rx_data[6];
 8005cec:	4b42      	ldr	r3, [pc, #264]	; (8005df8 <CAN_Rx_Process+0x58c>)
 8005cee:	799a      	ldrb	r2, [r3, #6]
 8005cf0:	4b40      	ldr	r3, [pc, #256]	; (8005df4 <CAN_Rx_Process+0x588>)
 8005cf2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
			vcell_15databyte[11].m_bytes[0] = Rx_data[7];
 8005cf6:	4b40      	ldr	r3, [pc, #256]	; (8005df8 <CAN_Rx_Process+0x58c>)
 8005cf8:	79da      	ldrb	r2, [r3, #7]
 8005cfa:	4b3e      	ldr	r3, [pc, #248]	; (8005df4 <CAN_Rx_Process+0x588>)
 8005cfc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		}

		if(Rx_Header.ExtId == (0x0B7<<20|UNIQUE_Code)){
 8005d00:	4b3e      	ldr	r3, [pc, #248]	; (8005dfc <CAN_Rx_Process+0x590>)
 8005d02:	685a      	ldr	r2, [r3, #4]
 8005d04:	4b3e      	ldr	r3, [pc, #248]	; (8005e00 <CAN_Rx_Process+0x594>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f043 6337 	orr.w	r3, r3, #191889408	; 0xb700000
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d127      	bne.n	8005d60 <CAN_Rx_Process+0x4f4>
			vcell_15databyte[12].m_bytes[1] = Rx_data[0];
 8005d10:	4b39      	ldr	r3, [pc, #228]	; (8005df8 <CAN_Rx_Process+0x58c>)
 8005d12:	781a      	ldrb	r2, [r3, #0]
 8005d14:	4b37      	ldr	r3, [pc, #220]	; (8005df4 <CAN_Rx_Process+0x588>)
 8005d16:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			vcell_15databyte[12].m_bytes[0] = Rx_data[1];
 8005d1a:	4b37      	ldr	r3, [pc, #220]	; (8005df8 <CAN_Rx_Process+0x58c>)
 8005d1c:	785a      	ldrb	r2, [r3, #1]
 8005d1e:	4b35      	ldr	r3, [pc, #212]	; (8005df4 <CAN_Rx_Process+0x588>)
 8005d20:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			vcell_15databyte[13].m_bytes[1] = Rx_data[2];
 8005d24:	4b34      	ldr	r3, [pc, #208]	; (8005df8 <CAN_Rx_Process+0x58c>)
 8005d26:	789a      	ldrb	r2, [r3, #2]
 8005d28:	4b32      	ldr	r3, [pc, #200]	; (8005df4 <CAN_Rx_Process+0x588>)
 8005d2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
			vcell_15databyte[13].m_bytes[0] = Rx_data[3];
 8005d2e:	4b32      	ldr	r3, [pc, #200]	; (8005df8 <CAN_Rx_Process+0x58c>)
 8005d30:	78da      	ldrb	r2, [r3, #3]
 8005d32:	4b30      	ldr	r3, [pc, #192]	; (8005df4 <CAN_Rx_Process+0x588>)
 8005d34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
			vcell_15databyte[14].m_bytes[1] = Rx_data[4];
 8005d38:	4b2f      	ldr	r3, [pc, #188]	; (8005df8 <CAN_Rx_Process+0x58c>)
 8005d3a:	791a      	ldrb	r2, [r3, #4]
 8005d3c:	4b2d      	ldr	r3, [pc, #180]	; (8005df4 <CAN_Rx_Process+0x588>)
 8005d3e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			vcell_15databyte[14].m_bytes[0] = Rx_data[5];
 8005d42:	4b2d      	ldr	r3, [pc, #180]	; (8005df8 <CAN_Rx_Process+0x58c>)
 8005d44:	795a      	ldrb	r2, [r3, #5]
 8005d46:	4b2b      	ldr	r3, [pc, #172]	; (8005df4 <CAN_Rx_Process+0x588>)
 8005d48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			vcell_15databyte[15].m_bytes[1] = Rx_data[6];
 8005d4c:	4b2a      	ldr	r3, [pc, #168]	; (8005df8 <CAN_Rx_Process+0x58c>)
 8005d4e:	799a      	ldrb	r2, [r3, #6]
 8005d50:	4b28      	ldr	r3, [pc, #160]	; (8005df4 <CAN_Rx_Process+0x588>)
 8005d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
			vcell_15databyte[15].m_bytes[0] = Rx_data[7];
 8005d56:	4b28      	ldr	r3, [pc, #160]	; (8005df8 <CAN_Rx_Process+0x58c>)
 8005d58:	79da      	ldrb	r2, [r3, #7]
 8005d5a:	4b26      	ldr	r3, [pc, #152]	; (8005df4 <CAN_Rx_Process+0x588>)
 8005d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		}
		}
		// ******************************End Cell  Voltage Data Send**************************************
		BP_Voltage = Batt_voltage.m_uint16t/100;
 8005d60:	4b28      	ldr	r3, [pc, #160]	; (8005e04 <CAN_Rx_Process+0x598>)
 8005d62:	881b      	ldrh	r3, [r3, #0]
 8005d64:	4a28      	ldr	r2, [pc, #160]	; (8005e08 <CAN_Rx_Process+0x59c>)
 8005d66:	fba2 2303 	umull	r2, r3, r2, r3
 8005d6a:	095b      	lsrs	r3, r3, #5
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f7fa ffd0 	bl	8000d14 <__aeabi_i2f>
 8005d74:	4602      	mov	r2, r0
 8005d76:	4b25      	ldr	r3, [pc, #148]	; (8005e0c <CAN_Rx_Process+0x5a0>)
 8005d78:	601a      	str	r2, [r3, #0]
		BP_Current = (Batt_current.m_uint16t/100)-50;
 8005d7a:	4b25      	ldr	r3, [pc, #148]	; (8005e10 <CAN_Rx_Process+0x5a4>)
 8005d7c:	881b      	ldrh	r3, [r3, #0]
 8005d7e:	4a22      	ldr	r2, [pc, #136]	; (8005e08 <CAN_Rx_Process+0x59c>)
 8005d80:	fba2 2303 	umull	r2, r3, r2, r3
 8005d84:	095b      	lsrs	r3, r3, #5
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	3b32      	subs	r3, #50	; 0x32
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f7fa ffc2 	bl	8000d14 <__aeabi_i2f>
 8005d90:	4602      	mov	r2, r0
 8005d92:	4b20      	ldr	r3, [pc, #128]	; (8005e14 <CAN_Rx_Process+0x5a8>)
 8005d94:	601a      	str	r2, [r3, #0]
		BP_Temp = (Batt_temp.m_uint16t/10)-40;
 8005d96:	4b20      	ldr	r3, [pc, #128]	; (8005e18 <CAN_Rx_Process+0x5ac>)
 8005d98:	881b      	ldrh	r3, [r3, #0]
 8005d9a:	4a20      	ldr	r2, [pc, #128]	; (8005e1c <CAN_Rx_Process+0x5b0>)
 8005d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005da0:	08db      	lsrs	r3, r3, #3
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	3b28      	subs	r3, #40	; 0x28
 8005da6:	4618      	mov	r0, r3
 8005da8:	f7fa ffb4 	bl	8000d14 <__aeabi_i2f>
 8005dac:	4602      	mov	r2, r0
 8005dae:	4b1c      	ldr	r3, [pc, #112]	; (8005e20 <CAN_Rx_Process+0x5b4>)
 8005db0:	601a      	str	r2, [r3, #0]
		BP_SOC = Batt_SOC.m_uint16t;
 8005db2:	4b1c      	ldr	r3, [pc, #112]	; (8005e24 <CAN_Rx_Process+0x5b8>)
 8005db4:	881b      	ldrh	r3, [r3, #0]
 8005db6:	4618      	mov	r0, r3
 8005db8:	f7fa ffa8 	bl	8000d0c <__aeabi_ui2f>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	4b1a      	ldr	r3, [pc, #104]	; (8005e28 <CAN_Rx_Process+0x5bc>)
 8005dc0:	601a      	str	r2, [r3, #0]
		BP_Capacity = Batt_capacity.m_uint16t/100;
 8005dc2:	4b1a      	ldr	r3, [pc, #104]	; (8005e2c <CAN_Rx_Process+0x5c0>)
 8005dc4:	881b      	ldrh	r3, [r3, #0]
 8005dc6:	4a10      	ldr	r2, [pc, #64]	; (8005e08 <CAN_Rx_Process+0x59c>)
 8005dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005dcc:	095b      	lsrs	r3, r3, #5
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f7fa ff9f 	bl	8000d14 <__aeabi_i2f>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	4b15      	ldr	r3, [pc, #84]	; (8005e30 <CAN_Rx_Process+0x5c4>)
 8005dda:	601a      	str	r2, [r3, #0]
		BP_SOH = Batt_SOH.m_uint16t;
 8005ddc:	4b15      	ldr	r3, [pc, #84]	; (8005e34 <CAN_Rx_Process+0x5c8>)
 8005dde:	881b      	ldrh	r3, [r3, #0]
 8005de0:	4618      	mov	r0, r3
 8005de2:	f7fa ff93 	bl	8000d0c <__aeabi_ui2f>
 8005de6:	4602      	mov	r2, r0
 8005de8:	4b13      	ldr	r3, [pc, #76]	; (8005e38 <CAN_Rx_Process+0x5cc>)
 8005dea:	601a      	str	r2, [r3, #0]
//		BP_Cycle = Batt_cycle.m_uint16;

}
 8005dec:	bf00      	nop
 8005dee:	3708      	adds	r7, #8
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}
 8005df4:	20000a48 	.word	0x20000a48
 8005df8:	20000e74 	.word	0x20000e74
 8005dfc:	20001028 	.word	0x20001028
 8005e00:	20000a9c 	.word	0x20000a9c
 8005e04:	20000dc0 	.word	0x20000dc0
 8005e08:	51eb851f 	.word	0x51eb851f
 8005e0c:	200006dc 	.word	0x200006dc
 8005e10:	20000a0c 	.word	0x20000a0c
 8005e14:	20000a38 	.word	0x20000a38
 8005e18:	20000a8c 	.word	0x20000a8c
 8005e1c:	cccccccd 	.word	0xcccccccd
 8005e20:	20000900 	.word	0x20000900
 8005e24:	20000a44 	.word	0x20000a44
 8005e28:	200007e4 	.word	0x200007e4
 8005e2c:	20000d6c 	.word	0x20000d6c
 8005e30:	20000b94 	.word	0x20000b94
 8005e34:	2000069c 	.word	0x2000069c
 8005e38:	20000b84 	.word	0x20000b84

08005e3c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b082      	sub	sp, #8
 8005e40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005e42:	2300      	movs	r3, #0
 8005e44:	607b      	str	r3, [r7, #4]
 8005e46:	4b0c      	ldr	r3, [pc, #48]	; (8005e78 <MX_DMA_Init+0x3c>)
 8005e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e4a:	4a0b      	ldr	r2, [pc, #44]	; (8005e78 <MX_DMA_Init+0x3c>)
 8005e4c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005e50:	6313      	str	r3, [r2, #48]	; 0x30
 8005e52:	4b09      	ldr	r3, [pc, #36]	; (8005e78 <MX_DMA_Init+0x3c>)
 8005e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e5a:	607b      	str	r3, [r7, #4]
 8005e5c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8005e5e:	2200      	movs	r2, #0
 8005e60:	2100      	movs	r1, #0
 8005e62:	2038      	movs	r0, #56	; 0x38
 8005e64:	f003 fd01 	bl	800986a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8005e68:	2038      	movs	r0, #56	; 0x38
 8005e6a:	f003 fd1a 	bl	80098a2 <HAL_NVIC_EnableIRQ>

}
 8005e6e:	bf00      	nop
 8005e70:	3708      	adds	r7, #8
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}
 8005e76:	bf00      	nop
 8005e78:	40023800 	.word	0x40023800

08005e7c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b088      	sub	sp, #32
 8005e80:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e82:	f107 030c 	add.w	r3, r7, #12
 8005e86:	2200      	movs	r2, #0
 8005e88:	601a      	str	r2, [r3, #0]
 8005e8a:	605a      	str	r2, [r3, #4]
 8005e8c:	609a      	str	r2, [r3, #8]
 8005e8e:	60da      	str	r2, [r3, #12]
 8005e90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e92:	2300      	movs	r3, #0
 8005e94:	60bb      	str	r3, [r7, #8]
 8005e96:	4b31      	ldr	r3, [pc, #196]	; (8005f5c <MX_GPIO_Init+0xe0>)
 8005e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e9a:	4a30      	ldr	r2, [pc, #192]	; (8005f5c <MX_GPIO_Init+0xe0>)
 8005e9c:	f043 0304 	orr.w	r3, r3, #4
 8005ea0:	6313      	str	r3, [r2, #48]	; 0x30
 8005ea2:	4b2e      	ldr	r3, [pc, #184]	; (8005f5c <MX_GPIO_Init+0xe0>)
 8005ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ea6:	f003 0304 	and.w	r3, r3, #4
 8005eaa:	60bb      	str	r3, [r7, #8]
 8005eac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005eae:	2300      	movs	r3, #0
 8005eb0:	607b      	str	r3, [r7, #4]
 8005eb2:	4b2a      	ldr	r3, [pc, #168]	; (8005f5c <MX_GPIO_Init+0xe0>)
 8005eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb6:	4a29      	ldr	r2, [pc, #164]	; (8005f5c <MX_GPIO_Init+0xe0>)
 8005eb8:	f043 0301 	orr.w	r3, r3, #1
 8005ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8005ebe:	4b27      	ldr	r3, [pc, #156]	; (8005f5c <MX_GPIO_Init+0xe0>)
 8005ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ec2:	f003 0301 	and.w	r3, r3, #1
 8005ec6:	607b      	str	r3, [r7, #4]
 8005ec8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005eca:	2300      	movs	r3, #0
 8005ecc:	603b      	str	r3, [r7, #0]
 8005ece:	4b23      	ldr	r3, [pc, #140]	; (8005f5c <MX_GPIO_Init+0xe0>)
 8005ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ed2:	4a22      	ldr	r2, [pc, #136]	; (8005f5c <MX_GPIO_Init+0xe0>)
 8005ed4:	f043 0302 	orr.w	r3, r3, #2
 8005ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8005eda:	4b20      	ldr	r3, [pc, #128]	; (8005f5c <MX_GPIO_Init+0xe0>)
 8005edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ede:	f003 0302 	and.w	r3, r3, #2
 8005ee2:	603b      	str	r3, [r7, #0]
 8005ee4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Led1_Pin|Led2_Pin, GPIO_PIN_RESET);
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8005eec:	481c      	ldr	r0, [pc, #112]	; (8005f60 <MX_GPIO_Init+0xe4>)
 8005eee:	f004 fa36 	bl	800a35e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Led3_Pin|Buzzer_Pin, GPIO_PIN_RESET);
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005ef8:	481a      	ldr	r0, [pc, #104]	; (8005f64 <MX_GPIO_Init+0xe8>)
 8005efa:	f004 fa30 	bl	800a35e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Led1_Pin|Led2_Pin;
 8005efe:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005f02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005f04:	2301      	movs	r3, #1
 8005f06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f10:	f107 030c 	add.w	r3, r7, #12
 8005f14:	4619      	mov	r1, r3
 8005f16:	4812      	ldr	r0, [pc, #72]	; (8005f60 <MX_GPIO_Init+0xe4>)
 8005f18:	f004 f86c 	bl	8009ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Led3_Pin|Buzzer_Pin;
 8005f1c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8005f20:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005f22:	2301      	movs	r3, #1
 8005f24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f26:	2300      	movs	r3, #0
 8005f28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f2e:	f107 030c 	add.w	r3, r7, #12
 8005f32:	4619      	mov	r1, r3
 8005f34:	480b      	ldr	r0, [pc, #44]	; (8005f64 <MX_GPIO_Init+0xe8>)
 8005f36:	f004 f85d 	bl	8009ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button2_Pin;
 8005f3a:	2380      	movs	r3, #128	; 0x80
 8005f3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005f42:	2302      	movs	r3, #2
 8005f44:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Button2_GPIO_Port, &GPIO_InitStruct);
 8005f46:	f107 030c 	add.w	r3, r7, #12
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	4805      	ldr	r0, [pc, #20]	; (8005f64 <MX_GPIO_Init+0xe8>)
 8005f4e:	f004 f851 	bl	8009ff4 <HAL_GPIO_Init>

}
 8005f52:	bf00      	nop
 8005f54:	3720      	adds	r7, #32
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	40023800 	.word	0x40023800
 8005f60:	40020400 	.word	0x40020400
 8005f64:	40020800 	.word	0x40020800

08005f68 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8005f6c:	4b12      	ldr	r3, [pc, #72]	; (8005fb8 <MX_I2C1_Init+0x50>)
 8005f6e:	4a13      	ldr	r2, [pc, #76]	; (8005fbc <MX_I2C1_Init+0x54>)
 8005f70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8005f72:	4b11      	ldr	r3, [pc, #68]	; (8005fb8 <MX_I2C1_Init+0x50>)
 8005f74:	4a12      	ldr	r2, [pc, #72]	; (8005fc0 <MX_I2C1_Init+0x58>)
 8005f76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005f78:	4b0f      	ldr	r3, [pc, #60]	; (8005fb8 <MX_I2C1_Init+0x50>)
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8005f7e:	4b0e      	ldr	r3, [pc, #56]	; (8005fb8 <MX_I2C1_Init+0x50>)
 8005f80:	2200      	movs	r2, #0
 8005f82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005f84:	4b0c      	ldr	r3, [pc, #48]	; (8005fb8 <MX_I2C1_Init+0x50>)
 8005f86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005f8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005f8c:	4b0a      	ldr	r3, [pc, #40]	; (8005fb8 <MX_I2C1_Init+0x50>)
 8005f8e:	2200      	movs	r2, #0
 8005f90:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005f92:	4b09      	ldr	r3, [pc, #36]	; (8005fb8 <MX_I2C1_Init+0x50>)
 8005f94:	2200      	movs	r2, #0
 8005f96:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005f98:	4b07      	ldr	r3, [pc, #28]	; (8005fb8 <MX_I2C1_Init+0x50>)
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005f9e:	4b06      	ldr	r3, [pc, #24]	; (8005fb8 <MX_I2C1_Init+0x50>)
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005fa4:	4804      	ldr	r0, [pc, #16]	; (8005fb8 <MX_I2C1_Init+0x50>)
 8005fa6:	f004 fa0b 	bl	800a3c0 <HAL_I2C_Init>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d001      	beq.n	8005fb4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8005fb0:	f000 fb60 	bl	8006674 <Error_Handler>
  }

}
 8005fb4:	bf00      	nop
 8005fb6:	bd80      	pop	{r7, pc}
 8005fb8:	20000ea8 	.word	0x20000ea8
 8005fbc:	40005400 	.word	0x40005400
 8005fc0:	000186a0 	.word	0x000186a0

08005fc4 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8005fc8:	4b12      	ldr	r3, [pc, #72]	; (8006014 <MX_I2C2_Init+0x50>)
 8005fca:	4a13      	ldr	r2, [pc, #76]	; (8006018 <MX_I2C2_Init+0x54>)
 8005fcc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8005fce:	4b11      	ldr	r3, [pc, #68]	; (8006014 <MX_I2C2_Init+0x50>)
 8005fd0:	4a12      	ldr	r2, [pc, #72]	; (800601c <MX_I2C2_Init+0x58>)
 8005fd2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005fd4:	4b0f      	ldr	r3, [pc, #60]	; (8006014 <MX_I2C2_Init+0x50>)
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8005fda:	4b0e      	ldr	r3, [pc, #56]	; (8006014 <MX_I2C2_Init+0x50>)
 8005fdc:	2200      	movs	r2, #0
 8005fde:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005fe0:	4b0c      	ldr	r3, [pc, #48]	; (8006014 <MX_I2C2_Init+0x50>)
 8005fe2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005fe6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005fe8:	4b0a      	ldr	r3, [pc, #40]	; (8006014 <MX_I2C2_Init+0x50>)
 8005fea:	2200      	movs	r2, #0
 8005fec:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8005fee:	4b09      	ldr	r3, [pc, #36]	; (8006014 <MX_I2C2_Init+0x50>)
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005ff4:	4b07      	ldr	r3, [pc, #28]	; (8006014 <MX_I2C2_Init+0x50>)
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005ffa:	4b06      	ldr	r3, [pc, #24]	; (8006014 <MX_I2C2_Init+0x50>)
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8006000:	4804      	ldr	r0, [pc, #16]	; (8006014 <MX_I2C2_Init+0x50>)
 8006002:	f004 f9dd 	bl	800a3c0 <HAL_I2C_Init>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d001      	beq.n	8006010 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800600c:	f000 fb32 	bl	8006674 <Error_Handler>
  }

}
 8006010:	bf00      	nop
 8006012:	bd80      	pop	{r7, pc}
 8006014:	20000efc 	.word	0x20000efc
 8006018:	40005800 	.word	0x40005800
 800601c:	00061a80 	.word	0x00061a80

08006020 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b08c      	sub	sp, #48	; 0x30
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006028:	f107 031c 	add.w	r3, r7, #28
 800602c:	2200      	movs	r2, #0
 800602e:	601a      	str	r2, [r3, #0]
 8006030:	605a      	str	r2, [r3, #4]
 8006032:	609a      	str	r2, [r3, #8]
 8006034:	60da      	str	r2, [r3, #12]
 8006036:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a33      	ldr	r2, [pc, #204]	; (800610c <HAL_I2C_MspInit+0xec>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d12d      	bne.n	800609e <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006042:	2300      	movs	r3, #0
 8006044:	61bb      	str	r3, [r7, #24]
 8006046:	4b32      	ldr	r3, [pc, #200]	; (8006110 <HAL_I2C_MspInit+0xf0>)
 8006048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800604a:	4a31      	ldr	r2, [pc, #196]	; (8006110 <HAL_I2C_MspInit+0xf0>)
 800604c:	f043 0302 	orr.w	r3, r3, #2
 8006050:	6313      	str	r3, [r2, #48]	; 0x30
 8006052:	4b2f      	ldr	r3, [pc, #188]	; (8006110 <HAL_I2C_MspInit+0xf0>)
 8006054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006056:	f003 0302 	and.w	r3, r3, #2
 800605a:	61bb      	str	r3, [r7, #24]
 800605c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800605e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006062:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006064:	2312      	movs	r3, #18
 8006066:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006068:	2301      	movs	r3, #1
 800606a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800606c:	2303      	movs	r3, #3
 800606e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006070:	2304      	movs	r3, #4
 8006072:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006074:	f107 031c 	add.w	r3, r7, #28
 8006078:	4619      	mov	r1, r3
 800607a:	4826      	ldr	r0, [pc, #152]	; (8006114 <HAL_I2C_MspInit+0xf4>)
 800607c:	f003 ffba 	bl	8009ff4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006080:	2300      	movs	r3, #0
 8006082:	617b      	str	r3, [r7, #20]
 8006084:	4b22      	ldr	r3, [pc, #136]	; (8006110 <HAL_I2C_MspInit+0xf0>)
 8006086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006088:	4a21      	ldr	r2, [pc, #132]	; (8006110 <HAL_I2C_MspInit+0xf0>)
 800608a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800608e:	6413      	str	r3, [r2, #64]	; 0x40
 8006090:	4b1f      	ldr	r3, [pc, #124]	; (8006110 <HAL_I2C_MspInit+0xf0>)
 8006092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006094:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006098:	617b      	str	r3, [r7, #20]
 800609a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800609c:	e031      	b.n	8006102 <HAL_I2C_MspInit+0xe2>
  else if(i2cHandle->Instance==I2C2)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a1d      	ldr	r2, [pc, #116]	; (8006118 <HAL_I2C_MspInit+0xf8>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d12c      	bne.n	8006102 <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80060a8:	2300      	movs	r3, #0
 80060aa:	613b      	str	r3, [r7, #16]
 80060ac:	4b18      	ldr	r3, [pc, #96]	; (8006110 <HAL_I2C_MspInit+0xf0>)
 80060ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060b0:	4a17      	ldr	r2, [pc, #92]	; (8006110 <HAL_I2C_MspInit+0xf0>)
 80060b2:	f043 0302 	orr.w	r3, r3, #2
 80060b6:	6313      	str	r3, [r2, #48]	; 0x30
 80060b8:	4b15      	ldr	r3, [pc, #84]	; (8006110 <HAL_I2C_MspInit+0xf0>)
 80060ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060bc:	f003 0302 	and.w	r3, r3, #2
 80060c0:	613b      	str	r3, [r7, #16]
 80060c2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80060c4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80060c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80060ca:	2312      	movs	r3, #18
 80060cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80060ce:	2301      	movs	r3, #1
 80060d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060d2:	2303      	movs	r3, #3
 80060d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80060d6:	2304      	movs	r3, #4
 80060d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80060da:	f107 031c 	add.w	r3, r7, #28
 80060de:	4619      	mov	r1, r3
 80060e0:	480c      	ldr	r0, [pc, #48]	; (8006114 <HAL_I2C_MspInit+0xf4>)
 80060e2:	f003 ff87 	bl	8009ff4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80060e6:	2300      	movs	r3, #0
 80060e8:	60fb      	str	r3, [r7, #12]
 80060ea:	4b09      	ldr	r3, [pc, #36]	; (8006110 <HAL_I2C_MspInit+0xf0>)
 80060ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ee:	4a08      	ldr	r2, [pc, #32]	; (8006110 <HAL_I2C_MspInit+0xf0>)
 80060f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80060f4:	6413      	str	r3, [r2, #64]	; 0x40
 80060f6:	4b06      	ldr	r3, [pc, #24]	; (8006110 <HAL_I2C_MspInit+0xf0>)
 80060f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060fe:	60fb      	str	r3, [r7, #12]
 8006100:	68fb      	ldr	r3, [r7, #12]
}
 8006102:	bf00      	nop
 8006104:	3730      	adds	r7, #48	; 0x30
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
 800610a:	bf00      	nop
 800610c:	40005400 	.word	0x40005400
 8006110:	40023800 	.word	0x40023800
 8006114:	40020400 	.word	0x40020400
 8006118:	40005800 	.word	0x40005800

0800611c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	af00      	add	r7, sp, #0

  hiwdg.Instance = IWDG;
 8006120:	4b09      	ldr	r3, [pc, #36]	; (8006148 <MX_IWDG_Init+0x2c>)
 8006122:	4a0a      	ldr	r2, [pc, #40]	; (800614c <MX_IWDG_Init+0x30>)
 8006124:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8006126:	4b08      	ldr	r3, [pc, #32]	; (8006148 <MX_IWDG_Init+0x2c>)
 8006128:	2204      	movs	r2, #4
 800612a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 800612c:	4b06      	ldr	r3, [pc, #24]	; (8006148 <MX_IWDG_Init+0x2c>)
 800612e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8006132:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8006134:	4804      	ldr	r0, [pc, #16]	; (8006148 <MX_IWDG_Init+0x2c>)
 8006136:	f005 f83d 	bl	800b1b4 <HAL_IWDG_Init>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	d001      	beq.n	8006144 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8006140:	f000 fa98 	bl	8006674 <Error_Handler>
  }

}
 8006144:	bf00      	nop
 8006146:	bd80      	pop	{r7, pc}
 8006148:	20000f50 	.word	0x20000f50
 800614c:	40003000 	.word	0x40003000

08006150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006154:	f001 fffe 	bl	8008154 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006158:	f000 f840 	bl	80061dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800615c:	f7ff fe8e 	bl	8005e7c <MX_GPIO_Init>
  MX_DMA_Init();
 8006160:	f7ff fe6c 	bl	8005e3c <MX_DMA_Init>
  MX_I2C2_Init();
 8006164:	f7ff ff2e 	bl	8005fc4 <MX_I2C2_Init>
  MX_TIM1_Init();
 8006168:	f001 fcac 	bl	8007ac4 <MX_TIM1_Init>
  MX_CAN1_Init();
 800616c:	f7ff fab2 	bl	80056d4 <MX_CAN1_Init>
  MX_I2C1_Init();
 8006170:	f7ff fefa 	bl	8005f68 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8006174:	f001 ff0c 	bl	8007f90 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8006178:	f7ff f948 	bl	800540c <MX_ADC1_Init>
  MX_TIM2_Init();
 800617c:	f001 fd42 	bl	8007c04 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8006180:	f001 fedc 	bl	8007f3c <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8006184:	f001 fd8c 	bl	8007ca0 <MX_TIM3_Init>
  MX_IWDG_Init();
 8006188:	f7ff ffc8 	bl	800611c <MX_IWDG_Init>
  MX_TIM4_Init();
 800618c:	f001 fdd6 	bl	8007d3c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  Charger_Mode = 0;
 8006190:	4b0f      	ldr	r3, [pc, #60]	; (80061d0 <main+0x80>)
 8006192:	2200      	movs	r2, #0
 8006194:	701a      	strb	r2, [r3, #0]
  Eror_Code = 0;
 8006196:	4b0f      	ldr	r3, [pc, #60]	; (80061d4 <main+0x84>)
 8006198:	2200      	movs	r2, #0
 800619a:	701a      	strb	r2, [r3, #0]
  CHARGER_ON_Init();
 800619c:	f000 f8aa 	bl	80062f4 <CHARGER_ON_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  EEPROM_isDeviceReady(0XA0);
  EEPROM_WriteData(10, 15);
 80061a0:	210f      	movs	r1, #15
 80061a2:	200a      	movs	r0, #10
 80061a4:	f7ff f914 	bl	80053d0 <EEPROM_WriteData>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(Charger_Mode==1) 		Display_ChargeMode();
 80061a8:	4b09      	ldr	r3, [pc, #36]	; (80061d0 <main+0x80>)
 80061aa:	781b      	ldrb	r3, [r3, #0]
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d102      	bne.n	80061b6 <main+0x66>
 80061b0:	f000 f966 	bl	8006480 <Display_ChargeMode>
 80061b4:	e008      	b.n	80061c8 <main+0x78>
	  else if (Charger_Mode==2)	Display_ProtectionMode();
 80061b6:	4b06      	ldr	r3, [pc, #24]	; (80061d0 <main+0x80>)
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	2b02      	cmp	r3, #2
 80061bc:	d102      	bne.n	80061c4 <main+0x74>
 80061be:	f000 f933 	bl	8006428 <Display_ProtectionMode>
 80061c2:	e001      	b.n	80061c8 <main+0x78>
	  else						Display_StanbyMode();
 80061c4:	f000 f91a 	bl	80063fc <Display_StanbyMode>

	  HAL_IWDG_Refresh(&hiwdg);
 80061c8:	4803      	ldr	r0, [pc, #12]	; (80061d8 <main+0x88>)
 80061ca:	f005 f82c 	bl	800b226 <HAL_IWDG_Refresh>
	  if(Charger_Mode==1) 		Display_ChargeMode();
 80061ce:	e7eb      	b.n	80061a8 <main+0x58>
 80061d0:	20000700 	.word	0x20000700
 80061d4:	20000688 	.word	0x20000688
 80061d8:	20000f50 	.word	0x20000f50

080061dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b092      	sub	sp, #72	; 0x48
 80061e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80061e2:	f107 0318 	add.w	r3, r7, #24
 80061e6:	2230      	movs	r2, #48	; 0x30
 80061e8:	2100      	movs	r1, #0
 80061ea:	4618      	mov	r0, r3
 80061ec:	f007 f84a 	bl	800d284 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80061f0:	1d3b      	adds	r3, r7, #4
 80061f2:	2200      	movs	r2, #0
 80061f4:	601a      	str	r2, [r3, #0]
 80061f6:	605a      	str	r2, [r3, #4]
 80061f8:	609a      	str	r2, [r3, #8]
 80061fa:	60da      	str	r2, [r3, #12]
 80061fc:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80061fe:	230a      	movs	r3, #10
 8006200:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006202:	2301      	movs	r3, #1
 8006204:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006206:	2310      	movs	r3, #16
 8006208:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800620a:	2301      	movs	r3, #1
 800620c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800620e:	2302      	movs	r3, #2
 8006210:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006212:	2300      	movs	r3, #0
 8006214:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 13;
 8006216:	230d      	movs	r3, #13
 8006218:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 195;
 800621a:	23c3      	movs	r3, #195	; 0xc3
 800621c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800621e:	2302      	movs	r3, #2
 8006220:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8006222:	2304      	movs	r3, #4
 8006224:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006226:	f107 0318 	add.w	r3, r7, #24
 800622a:	4618      	mov	r0, r3
 800622c:	f005 f80a 	bl	800b244 <HAL_RCC_OscConfig>
 8006230:	4603      	mov	r3, r0
 8006232:	2b00      	cmp	r3, #0
 8006234:	d001      	beq.n	800623a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8006236:	f000 fa1d 	bl	8006674 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800623a:	230f      	movs	r3, #15
 800623c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800623e:	2302      	movs	r3, #2
 8006240:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006242:	2300      	movs	r3, #0
 8006244:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006246:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800624a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800624c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006250:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8006252:	1d3b      	adds	r3, r7, #4
 8006254:	2103      	movs	r1, #3
 8006256:	4618      	mov	r0, r3
 8006258:	f005 fa5e 	bl	800b718 <HAL_RCC_ClockConfig>
 800625c:	4603      	mov	r3, r0
 800625e:	2b00      	cmp	r3, #0
 8006260:	d001      	beq.n	8006266 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8006262:	f000 fa07 	bl	8006674 <Error_Handler>
  }
}
 8006266:	bf00      	nop
 8006268:	3748      	adds	r7, #72	; 0x48
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}
	...

08006270 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006270:	b480      	push	{r7}
 8006272:	b083      	sub	sp, #12
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
	if (hadc->Instance==ADC1)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a13      	ldr	r2, [pc, #76]	; (80062cc <HAL_ADC_ConvCpltCallback+0x5c>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d11f      	bne.n	80062c2 <HAL_ADC_ConvCpltCallback+0x52>
	{
		ADC_VoutN = ADC_value[0];
 8006282:	4b13      	ldr	r3, [pc, #76]	; (80062d0 <HAL_ADC_ConvCpltCallback+0x60>)
 8006284:	881a      	ldrh	r2, [r3, #0]
 8006286:	4b13      	ldr	r3, [pc, #76]	; (80062d4 <HAL_ADC_ConvCpltCallback+0x64>)
 8006288:	801a      	strh	r2, [r3, #0]
		ADC_VoutP = ADC_value[1];
 800628a:	4b11      	ldr	r3, [pc, #68]	; (80062d0 <HAL_ADC_ConvCpltCallback+0x60>)
 800628c:	885a      	ldrh	r2, [r3, #2]
 800628e:	4b12      	ldr	r3, [pc, #72]	; (80062d8 <HAL_ADC_ConvCpltCallback+0x68>)
 8006290:	801a      	strh	r2, [r3, #0]
		ADC_Iin = ADC_value[2];
 8006292:	4b0f      	ldr	r3, [pc, #60]	; (80062d0 <HAL_ADC_ConvCpltCallback+0x60>)
 8006294:	889a      	ldrh	r2, [r3, #4]
 8006296:	4b11      	ldr	r3, [pc, #68]	; (80062dc <HAL_ADC_ConvCpltCallback+0x6c>)
 8006298:	801a      	strh	r2, [r3, #0]
		ADC_temp1 = ADC_value[3];
 800629a:	4b0d      	ldr	r3, [pc, #52]	; (80062d0 <HAL_ADC_ConvCpltCallback+0x60>)
 800629c:	88da      	ldrh	r2, [r3, #6]
 800629e:	4b10      	ldr	r3, [pc, #64]	; (80062e0 <HAL_ADC_ConvCpltCallback+0x70>)
 80062a0:	801a      	strh	r2, [r3, #0]
		ADC_temp2 = ADC_value[4];
 80062a2:	4b0b      	ldr	r3, [pc, #44]	; (80062d0 <HAL_ADC_ConvCpltCallback+0x60>)
 80062a4:	891a      	ldrh	r2, [r3, #8]
 80062a6:	4b0f      	ldr	r3, [pc, #60]	; (80062e4 <HAL_ADC_ConvCpltCallback+0x74>)
 80062a8:	801a      	strh	r2, [r3, #0]
		ADC_VinN = ADC_value[5];
 80062aa:	4b09      	ldr	r3, [pc, #36]	; (80062d0 <HAL_ADC_ConvCpltCallback+0x60>)
 80062ac:	895a      	ldrh	r2, [r3, #10]
 80062ae:	4b0e      	ldr	r3, [pc, #56]	; (80062e8 <HAL_ADC_ConvCpltCallback+0x78>)
 80062b0:	801a      	strh	r2, [r3, #0]
		ADC_VinP = ADC_value[6];
 80062b2:	4b07      	ldr	r3, [pc, #28]	; (80062d0 <HAL_ADC_ConvCpltCallback+0x60>)
 80062b4:	899a      	ldrh	r2, [r3, #12]
 80062b6:	4b0d      	ldr	r3, [pc, #52]	; (80062ec <HAL_ADC_ConvCpltCallback+0x7c>)
 80062b8:	801a      	strh	r2, [r3, #0]
		ADC_Iout = ADC_value[7];
 80062ba:	4b05      	ldr	r3, [pc, #20]	; (80062d0 <HAL_ADC_ConvCpltCallback+0x60>)
 80062bc:	89da      	ldrh	r2, [r3, #14]
 80062be:	4b0c      	ldr	r3, [pc, #48]	; (80062f0 <HAL_ADC_ConvCpltCallback+0x80>)
 80062c0:	801a      	strh	r2, [r3, #0]
	}
}
 80062c2:	bf00      	nop
 80062c4:	370c      	adds	r7, #12
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bc80      	pop	{r7}
 80062ca:	4770      	bx	lr
 80062cc:	40012000 	.word	0x40012000
 80062d0:	20000814 	.word	0x20000814
 80062d4:	20000690 	.word	0x20000690
 80062d8:	20000800 	.word	0x20000800
 80062dc:	200006aa 	.word	0x200006aa
 80062e0:	2000080a 	.word	0x2000080a
 80062e4:	20000694 	.word	0x20000694
 80062e8:	20000a10 	.word	0x20000a10
 80062ec:	200006f4 	.word	0x200006f4
 80062f0:	200006d8 	.word	0x200006d8

080062f4 <CHARGER_ON_Init>:

void CHARGER_ON_Init(void)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	af00      	add	r7, sp, #0
	SSD1306_Init();
 80062f8:	f000 f9c2 	bl	8006680 <SSD1306_Init>
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80062fc:	2000      	movs	r0, #0
 80062fe:	f000 faad 	bl	800685c <SSD1306_Fill>
	SSD1306_UpdateScreen();
 8006302:	f000 fa7d 	bl	8006800 <SSD1306_UpdateScreen>

	HAL_GPIO_WritePin(GPIOC, Buzzer_Pin,1);
 8006306:	2201      	movs	r2, #1
 8006308:	f44f 7180 	mov.w	r1, #256	; 0x100
 800630c:	4831      	ldr	r0, [pc, #196]	; (80063d4 <CHARGER_ON_Init+0xe0>)
 800630e:	f004 f826 	bl	800a35e <HAL_GPIO_WritePin>
	HAL_Delay(300);
 8006312:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006316:	f001 ff8b 	bl	8008230 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 800631a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800631e:	482d      	ldr	r0, [pc, #180]	; (80063d4 <CHARGER_ON_Init+0xe0>)
 8006320:	f004 f835 	bl	800a38e <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8006324:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006328:	f001 ff82 	bl	8008230 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 800632c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006330:	4828      	ldr	r0, [pc, #160]	; (80063d4 <CHARGER_ON_Init+0xe0>)
 8006332:	f004 f82c 	bl	800a38e <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 8006336:	2064      	movs	r0, #100	; 0x64
 8006338:	f001 ff7a 	bl	8008230 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 800633c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006340:	4824      	ldr	r0, [pc, #144]	; (80063d4 <CHARGER_ON_Init+0xe0>)
 8006342:	f004 f824 	bl	800a38e <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 8006346:	2064      	movs	r0, #100	; 0x64
 8006348:	f001 ff72 	bl	8008230 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 800634c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006350:	4820      	ldr	r0, [pc, #128]	; (80063d4 <CHARGER_ON_Init+0xe0>)
 8006352:	f004 f81c 	bl	800a38e <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 8006356:	2064      	movs	r0, #100	; 0x64
 8006358:	f001 ff6a 	bl	8008230 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 800635c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006360:	481c      	ldr	r0, [pc, #112]	; (80063d4 <CHARGER_ON_Init+0xe0>)
 8006362:	f004 f814 	bl	800a38e <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 8006366:	2064      	movs	r0, #100	; 0x64
 8006368:	f001 ff62 	bl	8008230 <HAL_Delay>

	CAN_Setting();
 800636c:	f7ff fa40 	bl	80057f0 <CAN_Setting>

	SSD1306_GotoXY (15,10);
 8006370:	210a      	movs	r1, #10
 8006372:	200f      	movs	r0, #15
 8006374:	f000 fae8 	bl	8006948 <SSD1306_GotoXY>
	SSD1306_Puts ("GEN-I Charger", &Font_7x10, 1);
 8006378:	2201      	movs	r2, #1
 800637a:	4917      	ldr	r1, [pc, #92]	; (80063d8 <CHARGER_ON_Init+0xe4>)
 800637c:	4817      	ldr	r0, [pc, #92]	; (80063dc <CHARGER_ON_Init+0xe8>)
 800637e:	f000 fb79 	bl	8006a74 <SSD1306_Puts>
	SSD1306_GotoXY (50, 30);
 8006382:	211e      	movs	r1, #30
 8006384:	2032      	movs	r0, #50	; 0x32
 8006386:	f000 fadf 	bl	8006948 <SSD1306_GotoXY>
	SSD1306_Puts ("V1.0", &Font_7x10, 1);
 800638a:	2201      	movs	r2, #1
 800638c:	4912      	ldr	r1, [pc, #72]	; (80063d8 <CHARGER_ON_Init+0xe4>)
 800638e:	4814      	ldr	r0, [pc, #80]	; (80063e0 <CHARGER_ON_Init+0xec>)
 8006390:	f000 fb70 	bl	8006a74 <SSD1306_Puts>
	SSD1306_UpdateScreen(); //display
 8006394:	f000 fa34 	bl	8006800 <SSD1306_UpdateScreen>
	SSD1306_Fill (0);
 8006398:	2000      	movs	r0, #0
 800639a:	f000 fa5f 	bl	800685c <SSD1306_Fill>

	HAL_TIM_Base_Start(&htim1);
 800639e:	4811      	ldr	r0, [pc, #68]	; (80063e4 <CHARGER_ON_Init+0xf0>)
 80063a0:	f005 fbd1 	bl	800bb46 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80063a4:	2100      	movs	r1, #0
 80063a6:	480f      	ldr	r0, [pc, #60]	; (80063e4 <CHARGER_ON_Init+0xf0>)
 80063a8:	f005 fc48 	bl	800bc3c <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim2);
 80063ac:	480e      	ldr	r0, [pc, #56]	; (80063e8 <CHARGER_ON_Init+0xf4>)
 80063ae:	f005 fbed 	bl	800bb8c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 80063b2:	480e      	ldr	r0, [pc, #56]	; (80063ec <CHARGER_ON_Init+0xf8>)
 80063b4:	f005 fbea 	bl	800bb8c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 80063b8:	480d      	ldr	r0, [pc, #52]	; (80063f0 <CHARGER_ON_Init+0xfc>)
 80063ba:	f005 fbe7 	bl	800bb8c <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_value, 8);
 80063be:	2208      	movs	r2, #8
 80063c0:	490c      	ldr	r1, [pc, #48]	; (80063f4 <CHARGER_ON_Init+0x100>)
 80063c2:	480d      	ldr	r0, [pc, #52]	; (80063f8 <CHARGER_ON_Init+0x104>)
 80063c4:	f001 ff9a 	bl	80082fc <HAL_ADC_Start_DMA>
	HAL_Delay(1000);
 80063c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80063cc:	f001 ff30 	bl	8008230 <HAL_Delay>
//	Charger_Mode=1;
}
 80063d0:	bf00      	nop
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	40020800 	.word	0x40020800
 80063d8:	20000048 	.word	0x20000048
 80063dc:	0800f790 	.word	0x0800f790
 80063e0:	0800f7a0 	.word	0x0800f7a0
 80063e4:	200010f0 	.word	0x200010f0
 80063e8:	20001130 	.word	0x20001130
 80063ec:	200010b0 	.word	0x200010b0
 80063f0:	20001070 	.word	0x20001070
 80063f4:	20000814 	.word	0x20000814
 80063f8:	20000dc4 	.word	0x20000dc4

080063fc <Display_StanbyMode>:

void Display_StanbyMode(void){
 80063fc:	b580      	push	{r7, lr}
 80063fe:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8006400:	2000      	movs	r0, #0
 8006402:	f000 fa2b 	bl	800685c <SSD1306_Fill>
	SSD1306_GotoXY (20,30);
 8006406:	211e      	movs	r1, #30
 8006408:	2014      	movs	r0, #20
 800640a:	f000 fa9d 	bl	8006948 <SSD1306_GotoXY>
	SSD1306_Puts ("STANBY-Mode", &Font_7x10, 1);
 800640e:	2201      	movs	r2, #1
 8006410:	4903      	ldr	r1, [pc, #12]	; (8006420 <Display_StanbyMode+0x24>)
 8006412:	4804      	ldr	r0, [pc, #16]	; (8006424 <Display_StanbyMode+0x28>)
 8006414:	f000 fb2e 	bl	8006a74 <SSD1306_Puts>
	SSD1306_UpdateScreen(); //display
 8006418:	f000 f9f2 	bl	8006800 <SSD1306_UpdateScreen>
}
 800641c:	bf00      	nop
 800641e:	bd80      	pop	{r7, pc}
 8006420:	20000048 	.word	0x20000048
 8006424:	0800f7a8 	.word	0x0800f7a8

08006428 <Display_ProtectionMode>:

void Display_ProtectionMode(void){
 8006428:	b580      	push	{r7, lr}
 800642a:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 800642c:	2000      	movs	r0, #0
 800642e:	f000 fa15 	bl	800685c <SSD1306_Fill>
	SSD1306_GotoXY (20,10);
 8006432:	210a      	movs	r1, #10
 8006434:	2014      	movs	r0, #20
 8006436:	f000 fa87 	bl	8006948 <SSD1306_GotoXY>
	SSD1306_Puts ("FAULT Protect", &Font_7x10, 1);
 800643a:	2201      	movs	r2, #1
 800643c:	490b      	ldr	r1, [pc, #44]	; (800646c <Display_ProtectionMode+0x44>)
 800643e:	480c      	ldr	r0, [pc, #48]	; (8006470 <Display_ProtectionMode+0x48>)
 8006440:	f000 fb18 	bl	8006a74 <SSD1306_Puts>

	sprintf(buffer_i2c, "Eror =%2d", Eror_Code);
 8006444:	4b0b      	ldr	r3, [pc, #44]	; (8006474 <Display_ProtectionMode+0x4c>)
 8006446:	781b      	ldrb	r3, [r3, #0]
 8006448:	461a      	mov	r2, r3
 800644a:	490b      	ldr	r1, [pc, #44]	; (8006478 <Display_ProtectionMode+0x50>)
 800644c:	480b      	ldr	r0, [pc, #44]	; (800647c <Display_ProtectionMode+0x54>)
 800644e:	f007 fb71 	bl	800db34 <siprintf>
	SSD1306_GotoXY (20,30);
 8006452:	211e      	movs	r1, #30
 8006454:	2014      	movs	r0, #20
 8006456:	f000 fa77 	bl	8006948 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 800645a:	2201      	movs	r2, #1
 800645c:	4903      	ldr	r1, [pc, #12]	; (800646c <Display_ProtectionMode+0x44>)
 800645e:	4807      	ldr	r0, [pc, #28]	; (800647c <Display_ProtectionMode+0x54>)
 8006460:	f000 fb08 	bl	8006a74 <SSD1306_Puts>

	SSD1306_UpdateScreen(); //display
 8006464:	f000 f9cc 	bl	8006800 <SSD1306_UpdateScreen>
}
 8006468:	bf00      	nop
 800646a:	bd80      	pop	{r7, pc}
 800646c:	20000048 	.word	0x20000048
 8006470:	0800f7b4 	.word	0x0800f7b4
 8006474:	20000688 	.word	0x20000688
 8006478:	0800f7c4 	.word	0x0800f7c4
 800647c:	20000f5c 	.word	0x20000f5c

08006480 <Display_ChargeMode>:

void Display_ChargeMode(void){
 8006480:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006482:	b083      	sub	sp, #12
 8006484:	af02      	add	r7, sp, #8
	SSD1306_Fill (0);
 8006486:	2000      	movs	r0, #0
 8006488:	f000 f9e8 	bl	800685c <SSD1306_Fill>

	sprintf(buffer_i2c, "Charger - RUN");
 800648c:	4a63      	ldr	r2, [pc, #396]	; (800661c <Display_ChargeMode+0x19c>)
 800648e:	4b64      	ldr	r3, [pc, #400]	; (8006620 <Display_ChargeMode+0x1a0>)
 8006490:	4614      	mov	r4, r2
 8006492:	cb07      	ldmia	r3!, {r0, r1, r2}
 8006494:	6020      	str	r0, [r4, #0]
 8006496:	6061      	str	r1, [r4, #4]
 8006498:	60a2      	str	r2, [r4, #8]
 800649a:	881b      	ldrh	r3, [r3, #0]
 800649c:	81a3      	strh	r3, [r4, #12]
	SSD1306_GotoXY (12,0);
 800649e:	2100      	movs	r1, #0
 80064a0:	200c      	movs	r0, #12
 80064a2:	f000 fa51 	bl	8006948 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 80064a6:	2201      	movs	r2, #1
 80064a8:	495e      	ldr	r1, [pc, #376]	; (8006624 <Display_ChargeMode+0x1a4>)
 80064aa:	485c      	ldr	r0, [pc, #368]	; (800661c <Display_ChargeMode+0x19c>)
 80064ac:	f000 fae2 	bl	8006a74 <SSD1306_Puts>

	sprintf(buffer_i2c, "D = %4.1f | %4d   \r\n", dc, Batt_SOC.m_uint16t);
 80064b0:	4b5d      	ldr	r3, [pc, #372]	; (8006628 <Display_ChargeMode+0x1a8>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4618      	mov	r0, r3
 80064b6:	f7f9 fff3 	bl	80004a0 <__aeabi_f2d>
 80064ba:	460a      	mov	r2, r1
 80064bc:	4601      	mov	r1, r0
 80064be:	4b5b      	ldr	r3, [pc, #364]	; (800662c <Display_ChargeMode+0x1ac>)
 80064c0:	881b      	ldrh	r3, [r3, #0]
 80064c2:	9300      	str	r3, [sp, #0]
 80064c4:	4613      	mov	r3, r2
 80064c6:	460a      	mov	r2, r1
 80064c8:	4959      	ldr	r1, [pc, #356]	; (8006630 <Display_ChargeMode+0x1b0>)
 80064ca:	4854      	ldr	r0, [pc, #336]	; (800661c <Display_ChargeMode+0x19c>)
 80064cc:	f007 fb32 	bl	800db34 <siprintf>
	SSD1306_GotoXY (5,13);
 80064d0:	210d      	movs	r1, #13
 80064d2:	2005      	movs	r0, #5
 80064d4:	f000 fa38 	bl	8006948 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 80064d8:	2201      	movs	r2, #1
 80064da:	4952      	ldr	r1, [pc, #328]	; (8006624 <Display_ChargeMode+0x1a4>)
 80064dc:	484f      	ldr	r0, [pc, #316]	; (800661c <Display_ChargeMode+0x19c>)
 80064de:	f000 fac9 	bl	8006a74 <SSD1306_Puts>

	//sprintf(usart_Tx_buffer,"Test USART %d\r\n",(unsigned int)i);
	HAL_UART_Transmit_IT(&huart3, (uint8_t *)buffer_i2c, strlen(buffer_i2c));
 80064e2:	484e      	ldr	r0, [pc, #312]	; (800661c <Display_ChargeMode+0x19c>)
 80064e4:	f7f9 fe70 	bl	80001c8 <strlen>
 80064e8:	4603      	mov	r3, r0
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	461a      	mov	r2, r3
 80064ee:	494b      	ldr	r1, [pc, #300]	; (800661c <Display_ChargeMode+0x19c>)
 80064f0:	4850      	ldr	r0, [pc, #320]	; (8006634 <Display_ChargeMode+0x1b4>)
 80064f2:	f006 fa8b 	bl	800ca0c <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart1, (uint8_t *)buffer_i2c, strlen(buffer_i2c));
 80064f6:	4849      	ldr	r0, [pc, #292]	; (800661c <Display_ChargeMode+0x19c>)
 80064f8:	f7f9 fe66 	bl	80001c8 <strlen>
 80064fc:	4603      	mov	r3, r0
 80064fe:	b29b      	uxth	r3, r3
 8006500:	461a      	mov	r2, r3
 8006502:	4946      	ldr	r1, [pc, #280]	; (800661c <Display_ChargeMode+0x19c>)
 8006504:	484c      	ldr	r0, [pc, #304]	; (8006638 <Display_ChargeMode+0x1b8>)
 8006506:	f006 fa81 	bl	800ca0c <HAL_UART_Transmit_IT>

	HAL_Delay(10);
 800650a:	200a      	movs	r0, #10
 800650c:	f001 fe90 	bl	8008230 <HAL_Delay>

	sprintf(buffer_i2c, "T = %4.1f | %4.1f", Temp_T1, Temp_T2);
 8006510:	4b4a      	ldr	r3, [pc, #296]	; (800663c <Display_ChargeMode+0x1bc>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4618      	mov	r0, r3
 8006516:	f7f9 ffc3 	bl	80004a0 <__aeabi_f2d>
 800651a:	4605      	mov	r5, r0
 800651c:	460e      	mov	r6, r1
 800651e:	4b48      	ldr	r3, [pc, #288]	; (8006640 <Display_ChargeMode+0x1c0>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4618      	mov	r0, r3
 8006524:	f7f9 ffbc 	bl	80004a0 <__aeabi_f2d>
 8006528:	4603      	mov	r3, r0
 800652a:	460c      	mov	r4, r1
 800652c:	e9cd 3400 	strd	r3, r4, [sp]
 8006530:	462a      	mov	r2, r5
 8006532:	4633      	mov	r3, r6
 8006534:	4943      	ldr	r1, [pc, #268]	; (8006644 <Display_ChargeMode+0x1c4>)
 8006536:	4839      	ldr	r0, [pc, #228]	; (800661c <Display_ChargeMode+0x19c>)
 8006538:	f007 fafc 	bl	800db34 <siprintf>
	SSD1306_GotoXY (5,23);
 800653c:	2117      	movs	r1, #23
 800653e:	2005      	movs	r0, #5
 8006540:	f000 fa02 	bl	8006948 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 8006544:	2201      	movs	r2, #1
 8006546:	4937      	ldr	r1, [pc, #220]	; (8006624 <Display_ChargeMode+0x1a4>)
 8006548:	4834      	ldr	r0, [pc, #208]	; (800661c <Display_ChargeMode+0x19c>)
 800654a:	f000 fa93 	bl	8006a74 <SSD1306_Puts>

	sprintf(buffer_i2c, "V = %4.0f | %4.2f", ADC_VoltageResult, Voltage_Charger);
 800654e:	4b3e      	ldr	r3, [pc, #248]	; (8006648 <Display_ChargeMode+0x1c8>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4618      	mov	r0, r3
 8006554:	f7f9 ffa4 	bl	80004a0 <__aeabi_f2d>
 8006558:	4605      	mov	r5, r0
 800655a:	460e      	mov	r6, r1
 800655c:	4b3b      	ldr	r3, [pc, #236]	; (800664c <Display_ChargeMode+0x1cc>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4618      	mov	r0, r3
 8006562:	f7f9 ff9d 	bl	80004a0 <__aeabi_f2d>
 8006566:	4603      	mov	r3, r0
 8006568:	460c      	mov	r4, r1
 800656a:	e9cd 3400 	strd	r3, r4, [sp]
 800656e:	462a      	mov	r2, r5
 8006570:	4633      	mov	r3, r6
 8006572:	4937      	ldr	r1, [pc, #220]	; (8006650 <Display_ChargeMode+0x1d0>)
 8006574:	4829      	ldr	r0, [pc, #164]	; (800661c <Display_ChargeMode+0x19c>)
 8006576:	f007 fadd 	bl	800db34 <siprintf>
	SSD1306_GotoXY (5,33);
 800657a:	2121      	movs	r1, #33	; 0x21
 800657c:	2005      	movs	r0, #5
 800657e:	f000 f9e3 	bl	8006948 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 8006582:	2201      	movs	r2, #1
 8006584:	4927      	ldr	r1, [pc, #156]	; (8006624 <Display_ChargeMode+0x1a4>)
 8006586:	4825      	ldr	r0, [pc, #148]	; (800661c <Display_ChargeMode+0x19c>)
 8006588:	f000 fa74 	bl	8006a74 <SSD1306_Puts>

	sprintf(buffer_i2c, "A = %4.0f | %4.2f", ADC_Average_Iout, Current_Charger);
 800658c:	4b31      	ldr	r3, [pc, #196]	; (8006654 <Display_ChargeMode+0x1d4>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4618      	mov	r0, r3
 8006592:	f7f9 ff85 	bl	80004a0 <__aeabi_f2d>
 8006596:	4605      	mov	r5, r0
 8006598:	460e      	mov	r6, r1
 800659a:	4b2f      	ldr	r3, [pc, #188]	; (8006658 <Display_ChargeMode+0x1d8>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4618      	mov	r0, r3
 80065a0:	f7f9 ff7e 	bl	80004a0 <__aeabi_f2d>
 80065a4:	4603      	mov	r3, r0
 80065a6:	460c      	mov	r4, r1
 80065a8:	e9cd 3400 	strd	r3, r4, [sp]
 80065ac:	462a      	mov	r2, r5
 80065ae:	4633      	mov	r3, r6
 80065b0:	492a      	ldr	r1, [pc, #168]	; (800665c <Display_ChargeMode+0x1dc>)
 80065b2:	481a      	ldr	r0, [pc, #104]	; (800661c <Display_ChargeMode+0x19c>)
 80065b4:	f007 fabe 	bl	800db34 <siprintf>
	//(float)Batt_current.m_uint16t/100);
	SSD1306_GotoXY (5,43);
 80065b8:	212b      	movs	r1, #43	; 0x2b
 80065ba:	2005      	movs	r0, #5
 80065bc:	f000 f9c4 	bl	8006948 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 80065c0:	2201      	movs	r2, #1
 80065c2:	4918      	ldr	r1, [pc, #96]	; (8006624 <Display_ChargeMode+0x1a4>)
 80065c4:	4815      	ldr	r0, [pc, #84]	; (800661c <Display_ChargeMode+0x19c>)
 80065c6:	f000 fa55 	bl	8006a74 <SSD1306_Puts>

	sprintf(buffer_i2c, "E =%2d--%2d ", Eror_Code, LastEror_code);
 80065ca:	4b25      	ldr	r3, [pc, #148]	; (8006660 <Display_ChargeMode+0x1e0>)
 80065cc:	781b      	ldrb	r3, [r3, #0]
 80065ce:	461a      	mov	r2, r3
 80065d0:	4b24      	ldr	r3, [pc, #144]	; (8006664 <Display_ChargeMode+0x1e4>)
 80065d2:	781b      	ldrb	r3, [r3, #0]
 80065d4:	4924      	ldr	r1, [pc, #144]	; (8006668 <Display_ChargeMode+0x1e8>)
 80065d6:	4811      	ldr	r0, [pc, #68]	; (800661c <Display_ChargeMode+0x19c>)
 80065d8:	f007 faac 	bl	800db34 <siprintf>
	SSD1306_GotoXY (5,53);
 80065dc:	2135      	movs	r1, #53	; 0x35
 80065de:	2005      	movs	r0, #5
 80065e0:	f000 f9b2 	bl	8006948 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 80065e4:	2201      	movs	r2, #1
 80065e6:	490f      	ldr	r1, [pc, #60]	; (8006624 <Display_ChargeMode+0x1a4>)
 80065e8:	480c      	ldr	r0, [pc, #48]	; (800661c <Display_ChargeMode+0x19c>)
 80065ea:	f000 fa43 	bl	8006a74 <SSD1306_Puts>

	sprintf(buffer_i2c, "| %lx", UNIQUE_Code);
 80065ee:	4b1f      	ldr	r3, [pc, #124]	; (800666c <Display_ChargeMode+0x1ec>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	461a      	mov	r2, r3
 80065f4:	491e      	ldr	r1, [pc, #120]	; (8006670 <Display_ChargeMode+0x1f0>)
 80065f6:	4809      	ldr	r0, [pc, #36]	; (800661c <Display_ChargeMode+0x19c>)
 80065f8:	f007 fa9c 	bl	800db34 <siprintf>
	SSD1306_GotoXY (68,53);
 80065fc:	2135      	movs	r1, #53	; 0x35
 80065fe:	2044      	movs	r0, #68	; 0x44
 8006600:	f000 f9a2 	bl	8006948 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 8006604:	2201      	movs	r2, #1
 8006606:	4907      	ldr	r1, [pc, #28]	; (8006624 <Display_ChargeMode+0x1a4>)
 8006608:	4804      	ldr	r0, [pc, #16]	; (800661c <Display_ChargeMode+0x19c>)
 800660a:	f000 fa33 	bl	8006a74 <SSD1306_Puts>

	SSD1306_UpdateScreen(); //display
 800660e:	f000 f8f7 	bl	8006800 <SSD1306_UpdateScreen>
}
 8006612:	bf00      	nop
 8006614:	3704      	adds	r7, #4
 8006616:	46bd      	mov	sp, r7
 8006618:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800661a:	bf00      	nop
 800661c:	20000f5c 	.word	0x20000f5c
 8006620:	0800f7d0 	.word	0x0800f7d0
 8006624:	20000048 	.word	0x20000048
 8006628:	200006b4 	.word	0x200006b4
 800662c:	20000a44 	.word	0x20000a44
 8006630:	0800f7e0 	.word	0x0800f7e0
 8006634:	20001170 	.word	0x20001170
 8006638:	200011b0 	.word	0x200011b0
 800663c:	20000a3c 	.word	0x20000a3c
 8006640:	20000698 	.word	0x20000698
 8006644:	0800f7f8 	.word	0x0800f7f8
 8006648:	20000a40 	.word	0x20000a40
 800664c:	20000b90 	.word	0x20000b90
 8006650:	0800f80c 	.word	0x0800f80c
 8006654:	20000d74 	.word	0x20000d74
 8006658:	20000d58 	.word	0x20000d58
 800665c:	0800f820 	.word	0x0800f820
 8006660:	20000688 	.word	0x20000688
 8006664:	200006e0 	.word	0x200006e0
 8006668:	0800f834 	.word	0x0800f834
 800666c:	20000a9c 	.word	0x20000a9c
 8006670:	0800f844 	.word	0x0800f844

08006674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006674:	b480      	push	{r7}
 8006676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006678:	bf00      	nop
 800667a:	46bd      	mov	sp, r7
 800667c:	bc80      	pop	{r7}
 800667e:	4770      	bx	lr

08006680 <SSD1306_Init>:
} SSD1306_t;

/* Private variable */
static SSD1306_t SSD1306;

uint8_t SSD1306_Init(void) {
 8006680:	b580      	push	{r7, lr}
 8006682:	b082      	sub	sp, #8
 8006684:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8006686:	f000 fa1b 	bl	8006ac0 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c2, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800668a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800668e:	2201      	movs	r2, #1
 8006690:	2178      	movs	r1, #120	; 0x78
 8006692:	4858      	ldr	r0, [pc, #352]	; (80067f4 <SSD1306_Init+0x174>)
 8006694:	f004 f9c4 	bl	800aa20 <HAL_I2C_IsDeviceReady>
 8006698:	4603      	mov	r3, r0
 800669a:	2b00      	cmp	r3, #0
 800669c:	d001      	beq.n	80066a2 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800669e:	2300      	movs	r3, #0
 80066a0:	e0a3      	b.n	80067ea <SSD1306_Init+0x16a>
	}
	
	/* A little delay */
	uint32_t p = 250000;
 80066a2:	4b55      	ldr	r3, [pc, #340]	; (80067f8 <SSD1306_Init+0x178>)
 80066a4:	607b      	str	r3, [r7, #4]
	while(p>0)
 80066a6:	e002      	b.n	80066ae <SSD1306_Init+0x2e>
		p--;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	3b01      	subs	r3, #1
 80066ac:	607b      	str	r3, [r7, #4]
	while(p>0)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d1f9      	bne.n	80066a8 <SSD1306_Init+0x28>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80066b4:	22ae      	movs	r2, #174	; 0xae
 80066b6:	2100      	movs	r1, #0
 80066b8:	2078      	movs	r0, #120	; 0x78
 80066ba:	f000 fa6f 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80066be:	2220      	movs	r2, #32
 80066c0:	2100      	movs	r1, #0
 80066c2:	2078      	movs	r0, #120	; 0x78
 80066c4:	f000 fa6a 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80066c8:	2210      	movs	r2, #16
 80066ca:	2100      	movs	r1, #0
 80066cc:	2078      	movs	r0, #120	; 0x78
 80066ce:	f000 fa65 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80066d2:	22b0      	movs	r2, #176	; 0xb0
 80066d4:	2100      	movs	r1, #0
 80066d6:	2078      	movs	r0, #120	; 0x78
 80066d8:	f000 fa60 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80066dc:	22c8      	movs	r2, #200	; 0xc8
 80066de:	2100      	movs	r1, #0
 80066e0:	2078      	movs	r0, #120	; 0x78
 80066e2:	f000 fa5b 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80066e6:	2200      	movs	r2, #0
 80066e8:	2100      	movs	r1, #0
 80066ea:	2078      	movs	r0, #120	; 0x78
 80066ec:	f000 fa56 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80066f0:	2210      	movs	r2, #16
 80066f2:	2100      	movs	r1, #0
 80066f4:	2078      	movs	r0, #120	; 0x78
 80066f6:	f000 fa51 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80066fa:	2240      	movs	r2, #64	; 0x40
 80066fc:	2100      	movs	r1, #0
 80066fe:	2078      	movs	r0, #120	; 0x78
 8006700:	f000 fa4c 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8006704:	2281      	movs	r2, #129	; 0x81
 8006706:	2100      	movs	r1, #0
 8006708:	2078      	movs	r0, #120	; 0x78
 800670a:	f000 fa47 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 800670e:	22ff      	movs	r2, #255	; 0xff
 8006710:	2100      	movs	r1, #0
 8006712:	2078      	movs	r0, #120	; 0x78
 8006714:	f000 fa42 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8006718:	22a1      	movs	r2, #161	; 0xa1
 800671a:	2100      	movs	r1, #0
 800671c:	2078      	movs	r0, #120	; 0x78
 800671e:	f000 fa3d 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8006722:	22a6      	movs	r2, #166	; 0xa6
 8006724:	2100      	movs	r1, #0
 8006726:	2078      	movs	r0, #120	; 0x78
 8006728:	f000 fa38 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800672c:	22a8      	movs	r2, #168	; 0xa8
 800672e:	2100      	movs	r1, #0
 8006730:	2078      	movs	r0, #120	; 0x78
 8006732:	f000 fa33 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8006736:	223f      	movs	r2, #63	; 0x3f
 8006738:	2100      	movs	r1, #0
 800673a:	2078      	movs	r0, #120	; 0x78
 800673c:	f000 fa2e 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8006740:	22a4      	movs	r2, #164	; 0xa4
 8006742:	2100      	movs	r1, #0
 8006744:	2078      	movs	r0, #120	; 0x78
 8006746:	f000 fa29 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 800674a:	22d3      	movs	r2, #211	; 0xd3
 800674c:	2100      	movs	r1, #0
 800674e:	2078      	movs	r0, #120	; 0x78
 8006750:	f000 fa24 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8006754:	2200      	movs	r2, #0
 8006756:	2100      	movs	r1, #0
 8006758:	2078      	movs	r0, #120	; 0x78
 800675a:	f000 fa1f 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 800675e:	22d5      	movs	r2, #213	; 0xd5
 8006760:	2100      	movs	r1, #0
 8006762:	2078      	movs	r0, #120	; 0x78
 8006764:	f000 fa1a 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8006768:	22f0      	movs	r2, #240	; 0xf0
 800676a:	2100      	movs	r1, #0
 800676c:	2078      	movs	r0, #120	; 0x78
 800676e:	f000 fa15 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8006772:	22d9      	movs	r2, #217	; 0xd9
 8006774:	2100      	movs	r1, #0
 8006776:	2078      	movs	r0, #120	; 0x78
 8006778:	f000 fa10 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800677c:	2222      	movs	r2, #34	; 0x22
 800677e:	2100      	movs	r1, #0
 8006780:	2078      	movs	r0, #120	; 0x78
 8006782:	f000 fa0b 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8006786:	22da      	movs	r2, #218	; 0xda
 8006788:	2100      	movs	r1, #0
 800678a:	2078      	movs	r0, #120	; 0x78
 800678c:	f000 fa06 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8006790:	2212      	movs	r2, #18
 8006792:	2100      	movs	r1, #0
 8006794:	2078      	movs	r0, #120	; 0x78
 8006796:	f000 fa01 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 800679a:	22db      	movs	r2, #219	; 0xdb
 800679c:	2100      	movs	r1, #0
 800679e:	2078      	movs	r0, #120	; 0x78
 80067a0:	f000 f9fc 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80067a4:	2220      	movs	r2, #32
 80067a6:	2100      	movs	r1, #0
 80067a8:	2078      	movs	r0, #120	; 0x78
 80067aa:	f000 f9f7 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80067ae:	228d      	movs	r2, #141	; 0x8d
 80067b0:	2100      	movs	r1, #0
 80067b2:	2078      	movs	r0, #120	; 0x78
 80067b4:	f000 f9f2 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80067b8:	2214      	movs	r2, #20
 80067ba:	2100      	movs	r1, #0
 80067bc:	2078      	movs	r0, #120	; 0x78
 80067be:	f000 f9ed 	bl	8006b9c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80067c2:	22af      	movs	r2, #175	; 0xaf
 80067c4:	2100      	movs	r1, #0
 80067c6:	2078      	movs	r0, #120	; 0x78
 80067c8:	f000 f9e8 	bl	8006b9c <ssd1306_I2C_Write>
	
	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80067cc:	2000      	movs	r0, #0
 80067ce:	f000 f845 	bl	800685c <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80067d2:	f000 f815 	bl	8006800 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80067d6:	4b09      	ldr	r3, [pc, #36]	; (80067fc <SSD1306_Init+0x17c>)
 80067d8:	2200      	movs	r2, #0
 80067da:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80067dc:	4b07      	ldr	r3, [pc, #28]	; (80067fc <SSD1306_Init+0x17c>)
 80067de:	2200      	movs	r2, #0
 80067e0:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80067e2:	4b06      	ldr	r3, [pc, #24]	; (80067fc <SSD1306_Init+0x17c>)
 80067e4:	2201      	movs	r2, #1
 80067e6:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80067e8:	2301      	movs	r3, #1
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3708      	adds	r7, #8
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}
 80067f2:	bf00      	nop
 80067f4:	20000efc 	.word	0x20000efc
 80067f8:	0003d090 	.word	0x0003d090
 80067fc:	20000660 	.word	0x20000660

08006800 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8006800:	b580      	push	{r7, lr}
 8006802:	b082      	sub	sp, #8
 8006804:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8006806:	2300      	movs	r3, #0
 8006808:	71fb      	strb	r3, [r7, #7]
 800680a:	e01d      	b.n	8006848 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 800680c:	79fb      	ldrb	r3, [r7, #7]
 800680e:	3b50      	subs	r3, #80	; 0x50
 8006810:	b2db      	uxtb	r3, r3
 8006812:	461a      	mov	r2, r3
 8006814:	2100      	movs	r1, #0
 8006816:	2078      	movs	r0, #120	; 0x78
 8006818:	f000 f9c0 	bl	8006b9c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800681c:	2200      	movs	r2, #0
 800681e:	2100      	movs	r1, #0
 8006820:	2078      	movs	r0, #120	; 0x78
 8006822:	f000 f9bb 	bl	8006b9c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8006826:	2210      	movs	r2, #16
 8006828:	2100      	movs	r1, #0
 800682a:	2078      	movs	r0, #120	; 0x78
 800682c:	f000 f9b6 	bl	8006b9c <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8006830:	79fb      	ldrb	r3, [r7, #7]
 8006832:	01db      	lsls	r3, r3, #7
 8006834:	4a08      	ldr	r2, [pc, #32]	; (8006858 <SSD1306_UpdateScreen+0x58>)
 8006836:	441a      	add	r2, r3
 8006838:	2380      	movs	r3, #128	; 0x80
 800683a:	2140      	movs	r1, #64	; 0x40
 800683c:	2078      	movs	r0, #120	; 0x78
 800683e:	f000 f953 	bl	8006ae8 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8006842:	79fb      	ldrb	r3, [r7, #7]
 8006844:	3301      	adds	r3, #1
 8006846:	71fb      	strb	r3, [r7, #7]
 8006848:	79fb      	ldrb	r3, [r7, #7]
 800684a:	2b07      	cmp	r3, #7
 800684c:	d9de      	bls.n	800680c <SSD1306_UpdateScreen+0xc>
	}
}
 800684e:	bf00      	nop
 8006850:	3708      	adds	r7, #8
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}
 8006856:	bf00      	nop
 8006858:	20000260 	.word	0x20000260

0800685c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 800685c:	b580      	push	{r7, lr}
 800685e:	b082      	sub	sp, #8
 8006860:	af00      	add	r7, sp, #0
 8006862:	4603      	mov	r3, r0
 8006864:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0x100, sizeof(SSD1306_Buffer));
 8006866:	79fb      	ldrb	r3, [r7, #7]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d101      	bne.n	8006870 <SSD1306_Fill+0x14>
 800686c:	2300      	movs	r3, #0
 800686e:	e001      	b.n	8006874 <SSD1306_Fill+0x18>
 8006870:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006874:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006878:	4619      	mov	r1, r3
 800687a:	4803      	ldr	r0, [pc, #12]	; (8006888 <SSD1306_Fill+0x2c>)
 800687c:	f006 fd02 	bl	800d284 <memset>
}
 8006880:	bf00      	nop
 8006882:	3708      	adds	r7, #8
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}
 8006888:	20000260 	.word	0x20000260

0800688c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	4603      	mov	r3, r0
 8006894:	80fb      	strh	r3, [r7, #6]
 8006896:	460b      	mov	r3, r1
 8006898:	80bb      	strh	r3, [r7, #4]
 800689a:	4613      	mov	r3, r2
 800689c:	70fb      	strb	r3, [r7, #3]
	if (
 800689e:	88fb      	ldrh	r3, [r7, #6]
 80068a0:	2b7f      	cmp	r3, #127	; 0x7f
 80068a2:	d848      	bhi.n	8006936 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80068a4:	88bb      	ldrh	r3, [r7, #4]
 80068a6:	2b3f      	cmp	r3, #63	; 0x3f
 80068a8:	d845      	bhi.n	8006936 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80068aa:	4b25      	ldr	r3, [pc, #148]	; (8006940 <SSD1306_DrawPixel+0xb4>)
 80068ac:	791b      	ldrb	r3, [r3, #4]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d006      	beq.n	80068c0 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80068b2:	78fb      	ldrb	r3, [r7, #3]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	bf0c      	ite	eq
 80068b8:	2301      	moveq	r3, #1
 80068ba:	2300      	movne	r3, #0
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80068c0:	78fb      	ldrb	r3, [r7, #3]
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d11a      	bne.n	80068fc <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80068c6:	88fa      	ldrh	r2, [r7, #6]
 80068c8:	88bb      	ldrh	r3, [r7, #4]
 80068ca:	08db      	lsrs	r3, r3, #3
 80068cc:	b298      	uxth	r0, r3
 80068ce:	4603      	mov	r3, r0
 80068d0:	01db      	lsls	r3, r3, #7
 80068d2:	4413      	add	r3, r2
 80068d4:	4a1b      	ldr	r2, [pc, #108]	; (8006944 <SSD1306_DrawPixel+0xb8>)
 80068d6:	5cd3      	ldrb	r3, [r2, r3]
 80068d8:	b25a      	sxtb	r2, r3
 80068da:	88bb      	ldrh	r3, [r7, #4]
 80068dc:	f003 0307 	and.w	r3, r3, #7
 80068e0:	2101      	movs	r1, #1
 80068e2:	fa01 f303 	lsl.w	r3, r1, r3
 80068e6:	b25b      	sxtb	r3, r3
 80068e8:	4313      	orrs	r3, r2
 80068ea:	b259      	sxtb	r1, r3
 80068ec:	88fa      	ldrh	r2, [r7, #6]
 80068ee:	4603      	mov	r3, r0
 80068f0:	01db      	lsls	r3, r3, #7
 80068f2:	4413      	add	r3, r2
 80068f4:	b2c9      	uxtb	r1, r1
 80068f6:	4a13      	ldr	r2, [pc, #76]	; (8006944 <SSD1306_DrawPixel+0xb8>)
 80068f8:	54d1      	strb	r1, [r2, r3]
 80068fa:	e01d      	b.n	8006938 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80068fc:	88fa      	ldrh	r2, [r7, #6]
 80068fe:	88bb      	ldrh	r3, [r7, #4]
 8006900:	08db      	lsrs	r3, r3, #3
 8006902:	b298      	uxth	r0, r3
 8006904:	4603      	mov	r3, r0
 8006906:	01db      	lsls	r3, r3, #7
 8006908:	4413      	add	r3, r2
 800690a:	4a0e      	ldr	r2, [pc, #56]	; (8006944 <SSD1306_DrawPixel+0xb8>)
 800690c:	5cd3      	ldrb	r3, [r2, r3]
 800690e:	b25a      	sxtb	r2, r3
 8006910:	88bb      	ldrh	r3, [r7, #4]
 8006912:	f003 0307 	and.w	r3, r3, #7
 8006916:	2101      	movs	r1, #1
 8006918:	fa01 f303 	lsl.w	r3, r1, r3
 800691c:	b25b      	sxtb	r3, r3
 800691e:	43db      	mvns	r3, r3
 8006920:	b25b      	sxtb	r3, r3
 8006922:	4013      	ands	r3, r2
 8006924:	b259      	sxtb	r1, r3
 8006926:	88fa      	ldrh	r2, [r7, #6]
 8006928:	4603      	mov	r3, r0
 800692a:	01db      	lsls	r3, r3, #7
 800692c:	4413      	add	r3, r2
 800692e:	b2c9      	uxtb	r1, r1
 8006930:	4a04      	ldr	r2, [pc, #16]	; (8006944 <SSD1306_DrawPixel+0xb8>)
 8006932:	54d1      	strb	r1, [r2, r3]
 8006934:	e000      	b.n	8006938 <SSD1306_DrawPixel+0xac>
		return;
 8006936:	bf00      	nop
	}
}
 8006938:	370c      	adds	r7, #12
 800693a:	46bd      	mov	sp, r7
 800693c:	bc80      	pop	{r7}
 800693e:	4770      	bx	lr
 8006940:	20000660 	.word	0x20000660
 8006944:	20000260 	.word	0x20000260

08006948 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8006948:	b480      	push	{r7}
 800694a:	b083      	sub	sp, #12
 800694c:	af00      	add	r7, sp, #0
 800694e:	4603      	mov	r3, r0
 8006950:	460a      	mov	r2, r1
 8006952:	80fb      	strh	r3, [r7, #6]
 8006954:	4613      	mov	r3, r2
 8006956:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8006958:	4a05      	ldr	r2, [pc, #20]	; (8006970 <SSD1306_GotoXY+0x28>)
 800695a:	88fb      	ldrh	r3, [r7, #6]
 800695c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800695e:	4a04      	ldr	r2, [pc, #16]	; (8006970 <SSD1306_GotoXY+0x28>)
 8006960:	88bb      	ldrh	r3, [r7, #4]
 8006962:	8053      	strh	r3, [r2, #2]
}
 8006964:	bf00      	nop
 8006966:	370c      	adds	r7, #12
 8006968:	46bd      	mov	sp, r7
 800696a:	bc80      	pop	{r7}
 800696c:	4770      	bx	lr
 800696e:	bf00      	nop
 8006970:	20000660 	.word	0x20000660

08006974 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006974:	b580      	push	{r7, lr}
 8006976:	b086      	sub	sp, #24
 8006978:	af00      	add	r7, sp, #0
 800697a:	4603      	mov	r3, r0
 800697c:	6039      	str	r1, [r7, #0]
 800697e:	71fb      	strb	r3, [r7, #7]
 8006980:	4613      	mov	r3, r2
 8006982:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006984:	4b3a      	ldr	r3, [pc, #232]	; (8006a70 <SSD1306_Putc+0xfc>)
 8006986:	881b      	ldrh	r3, [r3, #0]
 8006988:	461a      	mov	r2, r3
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	4413      	add	r3, r2
	if (
 8006990:	2b7f      	cmp	r3, #127	; 0x7f
 8006992:	dc07      	bgt.n	80069a4 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8006994:	4b36      	ldr	r3, [pc, #216]	; (8006a70 <SSD1306_Putc+0xfc>)
 8006996:	885b      	ldrh	r3, [r3, #2]
 8006998:	461a      	mov	r2, r3
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	785b      	ldrb	r3, [r3, #1]
 800699e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80069a0:	2b3f      	cmp	r3, #63	; 0x3f
 80069a2:	dd01      	ble.n	80069a8 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80069a4:	2300      	movs	r3, #0
 80069a6:	e05e      	b.n	8006a66 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80069a8:	2300      	movs	r3, #0
 80069aa:	617b      	str	r3, [r7, #20]
 80069ac:	e04b      	b.n	8006a46 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	685a      	ldr	r2, [r3, #4]
 80069b2:	79fb      	ldrb	r3, [r7, #7]
 80069b4:	3b20      	subs	r3, #32
 80069b6:	6839      	ldr	r1, [r7, #0]
 80069b8:	7849      	ldrb	r1, [r1, #1]
 80069ba:	fb01 f303 	mul.w	r3, r1, r3
 80069be:	4619      	mov	r1, r3
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	440b      	add	r3, r1
 80069c4:	005b      	lsls	r3, r3, #1
 80069c6:	4413      	add	r3, r2
 80069c8:	881b      	ldrh	r3, [r3, #0]
 80069ca:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80069cc:	2300      	movs	r3, #0
 80069ce:	613b      	str	r3, [r7, #16]
 80069d0:	e030      	b.n	8006a34 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	fa02 f303 	lsl.w	r3, r2, r3
 80069da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d010      	beq.n	8006a04 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80069e2:	4b23      	ldr	r3, [pc, #140]	; (8006a70 <SSD1306_Putc+0xfc>)
 80069e4:	881a      	ldrh	r2, [r3, #0]
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	4413      	add	r3, r2
 80069ec:	b298      	uxth	r0, r3
 80069ee:	4b20      	ldr	r3, [pc, #128]	; (8006a70 <SSD1306_Putc+0xfc>)
 80069f0:	885a      	ldrh	r2, [r3, #2]
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	4413      	add	r3, r2
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	79ba      	ldrb	r2, [r7, #6]
 80069fc:	4619      	mov	r1, r3
 80069fe:	f7ff ff45 	bl	800688c <SSD1306_DrawPixel>
 8006a02:	e014      	b.n	8006a2e <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8006a04:	4b1a      	ldr	r3, [pc, #104]	; (8006a70 <SSD1306_Putc+0xfc>)
 8006a06:	881a      	ldrh	r2, [r3, #0]
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	4413      	add	r3, r2
 8006a0e:	b298      	uxth	r0, r3
 8006a10:	4b17      	ldr	r3, [pc, #92]	; (8006a70 <SSD1306_Putc+0xfc>)
 8006a12:	885a      	ldrh	r2, [r3, #2]
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	b29b      	uxth	r3, r3
 8006a18:	4413      	add	r3, r2
 8006a1a:	b299      	uxth	r1, r3
 8006a1c:	79bb      	ldrb	r3, [r7, #6]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	bf0c      	ite	eq
 8006a22:	2301      	moveq	r3, #1
 8006a24:	2300      	movne	r3, #0
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	461a      	mov	r2, r3
 8006a2a:	f7ff ff2f 	bl	800688c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	3301      	adds	r3, #1
 8006a32:	613b      	str	r3, [r7, #16]
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	461a      	mov	r2, r3
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d3c8      	bcc.n	80069d2 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	3301      	adds	r3, #1
 8006a44:	617b      	str	r3, [r7, #20]
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	785b      	ldrb	r3, [r3, #1]
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d3ad      	bcc.n	80069ae <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8006a52:	4b07      	ldr	r3, [pc, #28]	; (8006a70 <SSD1306_Putc+0xfc>)
 8006a54:	881a      	ldrh	r2, [r3, #0]
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	781b      	ldrb	r3, [r3, #0]
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	4413      	add	r3, r2
 8006a5e:	b29a      	uxth	r2, r3
 8006a60:	4b03      	ldr	r3, [pc, #12]	; (8006a70 <SSD1306_Putc+0xfc>)
 8006a62:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8006a64:	79fb      	ldrb	r3, [r7, #7]
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3718      	adds	r7, #24
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	20000660 	.word	0x20000660

08006a74 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	60b9      	str	r1, [r7, #8]
 8006a7e:	4613      	mov	r3, r2
 8006a80:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8006a82:	e012      	b.n	8006aaa <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	781b      	ldrb	r3, [r3, #0]
 8006a88:	79fa      	ldrb	r2, [r7, #7]
 8006a8a:	68b9      	ldr	r1, [r7, #8]
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f7ff ff71 	bl	8006974 <SSD1306_Putc>
 8006a92:	4603      	mov	r3, r0
 8006a94:	461a      	mov	r2, r3
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	781b      	ldrb	r3, [r3, #0]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d002      	beq.n	8006aa4 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	e008      	b.n	8006ab6 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	3301      	adds	r3, #1
 8006aa8:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	781b      	ldrb	r3, [r3, #0]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d1e8      	bne.n	8006a84 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	781b      	ldrb	r3, [r3, #0]
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3710      	adds	r7, #16
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}
	...

08006ac0 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8006ac0:	b480      	push	{r7}
 8006ac2:	b083      	sub	sp, #12
 8006ac4:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 350000;
 8006ac6:	4b07      	ldr	r3, [pc, #28]	; (8006ae4 <ssd1306_I2C_Init+0x24>)
 8006ac8:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006aca:	e002      	b.n	8006ad2 <ssd1306_I2C_Init+0x12>
		p--;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	3b01      	subs	r3, #1
 8006ad0:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d1f9      	bne.n	8006acc <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c2);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8006ad8:	bf00      	nop
 8006ada:	370c      	adds	r7, #12
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bc80      	pop	{r7}
 8006ae0:	4770      	bx	lr
 8006ae2:	bf00      	nop
 8006ae4:	00055730 	.word	0x00055730

08006ae8 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8006ae8:	b5b0      	push	{r4, r5, r7, lr}
 8006aea:	b088      	sub	sp, #32
 8006aec:	af02      	add	r7, sp, #8
 8006aee:	603a      	str	r2, [r7, #0]
 8006af0:	461a      	mov	r2, r3
 8006af2:	4603      	mov	r3, r0
 8006af4:	71fb      	strb	r3, [r7, #7]
 8006af6:	460b      	mov	r3, r1
 8006af8:	71bb      	strb	r3, [r7, #6]
 8006afa:	4613      	mov	r3, r2
 8006afc:	80bb      	strh	r3, [r7, #4]
 8006afe:	466b      	mov	r3, sp
 8006b00:	461d      	mov	r5, r3
	uint8_t dt[count + 1];
 8006b02:	88bb      	ldrh	r3, [r7, #4]
 8006b04:	1c58      	adds	r0, r3, #1
 8006b06:	1e43      	subs	r3, r0, #1
 8006b08:	613b      	str	r3, [r7, #16]
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	4619      	mov	r1, r3
 8006b0e:	f04f 0200 	mov.w	r2, #0
 8006b12:	f04f 0300 	mov.w	r3, #0
 8006b16:	f04f 0400 	mov.w	r4, #0
 8006b1a:	00d4      	lsls	r4, r2, #3
 8006b1c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006b20:	00cb      	lsls	r3, r1, #3
 8006b22:	4603      	mov	r3, r0
 8006b24:	4619      	mov	r1, r3
 8006b26:	f04f 0200 	mov.w	r2, #0
 8006b2a:	f04f 0300 	mov.w	r3, #0
 8006b2e:	f04f 0400 	mov.w	r4, #0
 8006b32:	00d4      	lsls	r4, r2, #3
 8006b34:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006b38:	00cb      	lsls	r3, r1, #3
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	3307      	adds	r3, #7
 8006b3e:	08db      	lsrs	r3, r3, #3
 8006b40:	00db      	lsls	r3, r3, #3
 8006b42:	ebad 0d03 	sub.w	sp, sp, r3
 8006b46:	ab02      	add	r3, sp, #8
 8006b48:	3300      	adds	r3, #0
 8006b4a:	60fb      	str	r3, [r7, #12]
	dt[0] = reg;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	79ba      	ldrb	r2, [r7, #6]
 8006b50:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 1; i <= count; i++)
 8006b52:	2301      	movs	r3, #1
 8006b54:	75fb      	strb	r3, [r7, #23]
 8006b56:	e00a      	b.n	8006b6e <ssd1306_I2C_WriteMulti+0x86>
		dt[i] = data[i-1];
 8006b58:	7dfb      	ldrb	r3, [r7, #23]
 8006b5a:	3b01      	subs	r3, #1
 8006b5c:	683a      	ldr	r2, [r7, #0]
 8006b5e:	441a      	add	r2, r3
 8006b60:	7dfb      	ldrb	r3, [r7, #23]
 8006b62:	7811      	ldrb	r1, [r2, #0]
 8006b64:	68fa      	ldr	r2, [r7, #12]
 8006b66:	54d1      	strb	r1, [r2, r3]
	for(i = 1; i <= count; i++)
 8006b68:	7dfb      	ldrb	r3, [r7, #23]
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	75fb      	strb	r3, [r7, #23]
 8006b6e:	7dfb      	ldrb	r3, [r7, #23]
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	88ba      	ldrh	r2, [r7, #4]
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d2ef      	bcs.n	8006b58 <ssd1306_I2C_WriteMulti+0x70>
	HAL_I2C_Master_Transmit(&hi2c2, address, dt, count, 10);
 8006b78:	79fb      	ldrb	r3, [r7, #7]
 8006b7a:	b299      	uxth	r1, r3
 8006b7c:	68fa      	ldr	r2, [r7, #12]
 8006b7e:	88b8      	ldrh	r0, [r7, #4]
 8006b80:	230a      	movs	r3, #10
 8006b82:	9300      	str	r3, [sp, #0]
 8006b84:	4603      	mov	r3, r0
 8006b86:	4804      	ldr	r0, [pc, #16]	; (8006b98 <ssd1306_I2C_WriteMulti+0xb0>)
 8006b88:	f003 fd52 	bl	800a630 <HAL_I2C_Master_Transmit>
 8006b8c:	46ad      	mov	sp, r5
}
 8006b8e:	bf00      	nop
 8006b90:	3718      	adds	r7, #24
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bdb0      	pop	{r4, r5, r7, pc}
 8006b96:	bf00      	nop
 8006b98:	20000efc 	.word	0x20000efc

08006b9c <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b086      	sub	sp, #24
 8006ba0:	af02      	add	r7, sp, #8
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	71fb      	strb	r3, [r7, #7]
 8006ba6:	460b      	mov	r3, r1
 8006ba8:	71bb      	strb	r3, [r7, #6]
 8006baa:	4613      	mov	r3, r2
 8006bac:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8006bae:	79bb      	ldrb	r3, [r7, #6]
 8006bb0:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8006bb2:	797b      	ldrb	r3, [r7, #5]
 8006bb4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c2, address, dt, 2, 10);
 8006bb6:	79fb      	ldrb	r3, [r7, #7]
 8006bb8:	b299      	uxth	r1, r3
 8006bba:	f107 020c 	add.w	r2, r7, #12
 8006bbe:	230a      	movs	r3, #10
 8006bc0:	9300      	str	r3, [sp, #0]
 8006bc2:	2302      	movs	r3, #2
 8006bc4:	4803      	ldr	r0, [pc, #12]	; (8006bd4 <ssd1306_I2C_Write+0x38>)
 8006bc6:	f003 fd33 	bl	800a630 <HAL_I2C_Master_Transmit>
}
 8006bca:	bf00      	nop
 8006bcc:	3710      	adds	r7, #16
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
 8006bd2:	bf00      	nop
 8006bd4:	20000efc 	.word	0x20000efc

08006bd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b083      	sub	sp, #12
 8006bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006bde:	2300      	movs	r3, #0
 8006be0:	607b      	str	r3, [r7, #4]
 8006be2:	4b0f      	ldr	r3, [pc, #60]	; (8006c20 <HAL_MspInit+0x48>)
 8006be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006be6:	4a0e      	ldr	r2, [pc, #56]	; (8006c20 <HAL_MspInit+0x48>)
 8006be8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006bec:	6453      	str	r3, [r2, #68]	; 0x44
 8006bee:	4b0c      	ldr	r3, [pc, #48]	; (8006c20 <HAL_MspInit+0x48>)
 8006bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bf2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006bf6:	607b      	str	r3, [r7, #4]
 8006bf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	603b      	str	r3, [r7, #0]
 8006bfe:	4b08      	ldr	r3, [pc, #32]	; (8006c20 <HAL_MspInit+0x48>)
 8006c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c02:	4a07      	ldr	r2, [pc, #28]	; (8006c20 <HAL_MspInit+0x48>)
 8006c04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c08:	6413      	str	r3, [r2, #64]	; 0x40
 8006c0a:	4b05      	ldr	r3, [pc, #20]	; (8006c20 <HAL_MspInit+0x48>)
 8006c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c12:	603b      	str	r3, [r7, #0]
 8006c14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006c16:	bf00      	nop
 8006c18:	370c      	adds	r7, #12
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bc80      	pop	{r7}
 8006c1e:	4770      	bx	lr
 8006c20:	40023800 	.word	0x40023800

08006c24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006c24:	b480      	push	{r7}
 8006c26:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006c28:	bf00      	nop
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bc80      	pop	{r7}
 8006c2e:	4770      	bx	lr

08006c30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006c30:	b480      	push	{r7}
 8006c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006c34:	e7fe      	b.n	8006c34 <HardFault_Handler+0x4>

08006c36 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006c36:	b480      	push	{r7}
 8006c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006c3a:	e7fe      	b.n	8006c3a <MemManage_Handler+0x4>

08006c3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006c40:	e7fe      	b.n	8006c40 <BusFault_Handler+0x4>

08006c42 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006c42:	b480      	push	{r7}
 8006c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006c46:	e7fe      	b.n	8006c46 <UsageFault_Handler+0x4>

08006c48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006c4c:	bf00      	nop
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bc80      	pop	{r7}
 8006c52:	4770      	bx	lr

08006c54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006c54:	b480      	push	{r7}
 8006c56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006c58:	bf00      	nop
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bc80      	pop	{r7}
 8006c5e:	4770      	bx	lr

08006c60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006c60:	b480      	push	{r7}
 8006c62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006c64:	bf00      	nop
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bc80      	pop	{r7}
 8006c6a:	4770      	bx	lr

08006c6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006c70:	f001 fac2 	bl	80081f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006c74:	bf00      	nop
 8006c76:	bd80      	pop	{r7, pc}

08006c78 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8006c7c:	4802      	ldr	r0, [pc, #8]	; (8006c88 <CAN1_RX1_IRQHandler+0x10>)
 8006c7e:	f002 faf7 	bl	8009270 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8006c82:	bf00      	nop
 8006c84:	bd80      	pop	{r7, pc}
 8006c86:	bf00      	nop
 8006c88:	20000e80 	.word	0x20000e80

08006c8c <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8006c90:	4802      	ldr	r0, [pc, #8]	; (8006c9c <CAN1_SCE_IRQHandler+0x10>)
 8006c92:	f002 faed 	bl	8009270 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8006c96:	bf00      	nop
 8006c98:	bd80      	pop	{r7, pc}
 8006c9a:	bf00      	nop
 8006c9c:	20000e80 	.word	0x20000e80

08006ca0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006ca0:	b5b0      	push	{r4, r5, r7, lr}
 8006ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

	CAN_Rx_Process();	//can receive handle
 8006ca4:	f7fe fde2 	bl	800586c <CAN_Rx_Process>

	// *********************** Sensing Process (ADC average) ******************************

	ADC_SUM_Iin = ADC_SUM_Iin - ADC_Array_Iin[i];		//delete old data
 8006ca8:	4ba1      	ldr	r3, [pc, #644]	; (8006f30 <TIM2_IRQHandler+0x290>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4aa1      	ldr	r2, [pc, #644]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006cae:	7812      	ldrb	r2, [r2, #0]
 8006cb0:	4611      	mov	r1, r2
 8006cb2:	4aa1      	ldr	r2, [pc, #644]	; (8006f38 <TIM2_IRQHandler+0x298>)
 8006cb4:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8006cb8:	1a9b      	subs	r3, r3, r2
 8006cba:	4a9d      	ldr	r2, [pc, #628]	; (8006f30 <TIM2_IRQHandler+0x290>)
 8006cbc:	6013      	str	r3, [r2, #0]
	ADC_SUM_VinN = ADC_SUM_VinN - ADC_Array_VinN[i];
 8006cbe:	4b9f      	ldr	r3, [pc, #636]	; (8006f3c <TIM2_IRQHandler+0x29c>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a9c      	ldr	r2, [pc, #624]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006cc4:	7812      	ldrb	r2, [r2, #0]
 8006cc6:	4611      	mov	r1, r2
 8006cc8:	4a9d      	ldr	r2, [pc, #628]	; (8006f40 <TIM2_IRQHandler+0x2a0>)
 8006cca:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8006cce:	1a9b      	subs	r3, r3, r2
 8006cd0:	4a9a      	ldr	r2, [pc, #616]	; (8006f3c <TIM2_IRQHandler+0x29c>)
 8006cd2:	6013      	str	r3, [r2, #0]
	ADC_SUM_VinP = ADC_SUM_VinP - ADC_Array_VinP[i];
 8006cd4:	4b9b      	ldr	r3, [pc, #620]	; (8006f44 <TIM2_IRQHandler+0x2a4>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a96      	ldr	r2, [pc, #600]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006cda:	7812      	ldrb	r2, [r2, #0]
 8006cdc:	4611      	mov	r1, r2
 8006cde:	4a9a      	ldr	r2, [pc, #616]	; (8006f48 <TIM2_IRQHandler+0x2a8>)
 8006ce0:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8006ce4:	1a9b      	subs	r3, r3, r2
 8006ce6:	4a97      	ldr	r2, [pc, #604]	; (8006f44 <TIM2_IRQHandler+0x2a4>)
 8006ce8:	6013      	str	r3, [r2, #0]
	ADC_SUM_Iout = ADC_SUM_Iout - ADC_Array_Iout[i];
 8006cea:	4b98      	ldr	r3, [pc, #608]	; (8006f4c <TIM2_IRQHandler+0x2ac>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a91      	ldr	r2, [pc, #580]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006cf0:	7812      	ldrb	r2, [r2, #0]
 8006cf2:	4611      	mov	r1, r2
 8006cf4:	4a96      	ldr	r2, [pc, #600]	; (8006f50 <TIM2_IRQHandler+0x2b0>)
 8006cf6:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8006cfa:	1a9b      	subs	r3, r3, r2
 8006cfc:	4a93      	ldr	r2, [pc, #588]	; (8006f4c <TIM2_IRQHandler+0x2ac>)
 8006cfe:	6013      	str	r3, [r2, #0]
	ADC_SUM_VoutN = ADC_SUM_VoutN - ADC_Array_VoutN[i];
 8006d00:	4b94      	ldr	r3, [pc, #592]	; (8006f54 <TIM2_IRQHandler+0x2b4>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a8b      	ldr	r2, [pc, #556]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006d06:	7812      	ldrb	r2, [r2, #0]
 8006d08:	4611      	mov	r1, r2
 8006d0a:	4a93      	ldr	r2, [pc, #588]	; (8006f58 <TIM2_IRQHandler+0x2b8>)
 8006d0c:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8006d10:	1a9b      	subs	r3, r3, r2
 8006d12:	4a90      	ldr	r2, [pc, #576]	; (8006f54 <TIM2_IRQHandler+0x2b4>)
 8006d14:	6013      	str	r3, [r2, #0]
	ADC_SUM_VoutP = ADC_SUM_VoutP - ADC_Array_VoutP[i];
 8006d16:	4b91      	ldr	r3, [pc, #580]	; (8006f5c <TIM2_IRQHandler+0x2bc>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a86      	ldr	r2, [pc, #536]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006d1c:	7812      	ldrb	r2, [r2, #0]
 8006d1e:	4611      	mov	r1, r2
 8006d20:	4a8f      	ldr	r2, [pc, #572]	; (8006f60 <TIM2_IRQHandler+0x2c0>)
 8006d22:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8006d26:	1a9b      	subs	r3, r3, r2
 8006d28:	4a8c      	ldr	r2, [pc, #560]	; (8006f5c <TIM2_IRQHandler+0x2bc>)
 8006d2a:	6013      	str	r3, [r2, #0]

	ADC_Array_Iin[i] = ADC_Iin;				//save data from ADC read
 8006d2c:	4b81      	ldr	r3, [pc, #516]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	461a      	mov	r2, r3
 8006d32:	4b8c      	ldr	r3, [pc, #560]	; (8006f64 <TIM2_IRQHandler+0x2c4>)
 8006d34:	8819      	ldrh	r1, [r3, #0]
 8006d36:	4b80      	ldr	r3, [pc, #512]	; (8006f38 <TIM2_IRQHandler+0x298>)
 8006d38:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	ADC_Array_VinN[i] = ADC_VinN;
 8006d3c:	4b7d      	ldr	r3, [pc, #500]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006d3e:	781b      	ldrb	r3, [r3, #0]
 8006d40:	461a      	mov	r2, r3
 8006d42:	4b89      	ldr	r3, [pc, #548]	; (8006f68 <TIM2_IRQHandler+0x2c8>)
 8006d44:	8819      	ldrh	r1, [r3, #0]
 8006d46:	4b7e      	ldr	r3, [pc, #504]	; (8006f40 <TIM2_IRQHandler+0x2a0>)
 8006d48:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	ADC_Array_VinP[i] = ADC_VinP;
 8006d4c:	4b79      	ldr	r3, [pc, #484]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006d4e:	781b      	ldrb	r3, [r3, #0]
 8006d50:	461a      	mov	r2, r3
 8006d52:	4b86      	ldr	r3, [pc, #536]	; (8006f6c <TIM2_IRQHandler+0x2cc>)
 8006d54:	8819      	ldrh	r1, [r3, #0]
 8006d56:	4b7c      	ldr	r3, [pc, #496]	; (8006f48 <TIM2_IRQHandler+0x2a8>)
 8006d58:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	ADC_Array_Iout[i] = ADC_Iout;
 8006d5c:	4b75      	ldr	r3, [pc, #468]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	461a      	mov	r2, r3
 8006d62:	4b83      	ldr	r3, [pc, #524]	; (8006f70 <TIM2_IRQHandler+0x2d0>)
 8006d64:	8819      	ldrh	r1, [r3, #0]
 8006d66:	4b7a      	ldr	r3, [pc, #488]	; (8006f50 <TIM2_IRQHandler+0x2b0>)
 8006d68:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	ADC_Array_VoutN[i] = ADC_VoutN;
 8006d6c:	4b71      	ldr	r3, [pc, #452]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006d6e:	781b      	ldrb	r3, [r3, #0]
 8006d70:	461a      	mov	r2, r3
 8006d72:	4b80      	ldr	r3, [pc, #512]	; (8006f74 <TIM2_IRQHandler+0x2d4>)
 8006d74:	8819      	ldrh	r1, [r3, #0]
 8006d76:	4b78      	ldr	r3, [pc, #480]	; (8006f58 <TIM2_IRQHandler+0x2b8>)
 8006d78:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	ADC_Array_VoutP[i] = ADC_VoutP;
 8006d7c:	4b6d      	ldr	r3, [pc, #436]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006d7e:	781b      	ldrb	r3, [r3, #0]
 8006d80:	461a      	mov	r2, r3
 8006d82:	4b7d      	ldr	r3, [pc, #500]	; (8006f78 <TIM2_IRQHandler+0x2d8>)
 8006d84:	8819      	ldrh	r1, [r3, #0]
 8006d86:	4b76      	ldr	r3, [pc, #472]	; (8006f60 <TIM2_IRQHandler+0x2c0>)
 8006d88:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	ADC_SUM_Iin = ADC_SUM_Iin + ADC_Array_Iin[i];		//summing data and add new data
 8006d8c:	4b69      	ldr	r3, [pc, #420]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	461a      	mov	r2, r3
 8006d92:	4b69      	ldr	r3, [pc, #420]	; (8006f38 <TIM2_IRQHandler+0x298>)
 8006d94:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006d98:	461a      	mov	r2, r3
 8006d9a:	4b65      	ldr	r3, [pc, #404]	; (8006f30 <TIM2_IRQHandler+0x290>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4413      	add	r3, r2
 8006da0:	4a63      	ldr	r2, [pc, #396]	; (8006f30 <TIM2_IRQHandler+0x290>)
 8006da2:	6013      	str	r3, [r2, #0]
	ADC_SUM_VinN = ADC_SUM_VinN + ADC_Array_VinN[i];
 8006da4:	4b63      	ldr	r3, [pc, #396]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	461a      	mov	r2, r3
 8006daa:	4b65      	ldr	r3, [pc, #404]	; (8006f40 <TIM2_IRQHandler+0x2a0>)
 8006dac:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006db0:	461a      	mov	r2, r3
 8006db2:	4b62      	ldr	r3, [pc, #392]	; (8006f3c <TIM2_IRQHandler+0x29c>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4413      	add	r3, r2
 8006db8:	4a60      	ldr	r2, [pc, #384]	; (8006f3c <TIM2_IRQHandler+0x29c>)
 8006dba:	6013      	str	r3, [r2, #0]
	ADC_SUM_VinP = ADC_SUM_VinP + ADC_Array_VinP[i];
 8006dbc:	4b5d      	ldr	r3, [pc, #372]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006dbe:	781b      	ldrb	r3, [r3, #0]
 8006dc0:	461a      	mov	r2, r3
 8006dc2:	4b61      	ldr	r3, [pc, #388]	; (8006f48 <TIM2_IRQHandler+0x2a8>)
 8006dc4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006dc8:	461a      	mov	r2, r3
 8006dca:	4b5e      	ldr	r3, [pc, #376]	; (8006f44 <TIM2_IRQHandler+0x2a4>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4413      	add	r3, r2
 8006dd0:	4a5c      	ldr	r2, [pc, #368]	; (8006f44 <TIM2_IRQHandler+0x2a4>)
 8006dd2:	6013      	str	r3, [r2, #0]
	ADC_SUM_Iout = ADC_SUM_Iout + ADC_Array_Iout[i];
 8006dd4:	4b57      	ldr	r3, [pc, #348]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006dd6:	781b      	ldrb	r3, [r3, #0]
 8006dd8:	461a      	mov	r2, r3
 8006dda:	4b5d      	ldr	r3, [pc, #372]	; (8006f50 <TIM2_IRQHandler+0x2b0>)
 8006ddc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006de0:	461a      	mov	r2, r3
 8006de2:	4b5a      	ldr	r3, [pc, #360]	; (8006f4c <TIM2_IRQHandler+0x2ac>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4413      	add	r3, r2
 8006de8:	4a58      	ldr	r2, [pc, #352]	; (8006f4c <TIM2_IRQHandler+0x2ac>)
 8006dea:	6013      	str	r3, [r2, #0]
	ADC_SUM_VoutN = ADC_SUM_VoutN + ADC_Array_VoutP[i];
 8006dec:	4b51      	ldr	r3, [pc, #324]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006dee:	781b      	ldrb	r3, [r3, #0]
 8006df0:	461a      	mov	r2, r3
 8006df2:	4b5b      	ldr	r3, [pc, #364]	; (8006f60 <TIM2_IRQHandler+0x2c0>)
 8006df4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006df8:	461a      	mov	r2, r3
 8006dfa:	4b56      	ldr	r3, [pc, #344]	; (8006f54 <TIM2_IRQHandler+0x2b4>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4413      	add	r3, r2
 8006e00:	4a54      	ldr	r2, [pc, #336]	; (8006f54 <TIM2_IRQHandler+0x2b4>)
 8006e02:	6013      	str	r3, [r2, #0]
	ADC_SUM_VoutP = ADC_SUM_VoutP + ADC_Array_VoutP[i];
 8006e04:	4b4b      	ldr	r3, [pc, #300]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006e06:	781b      	ldrb	r3, [r3, #0]
 8006e08:	461a      	mov	r2, r3
 8006e0a:	4b55      	ldr	r3, [pc, #340]	; (8006f60 <TIM2_IRQHandler+0x2c0>)
 8006e0c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006e10:	461a      	mov	r2, r3
 8006e12:	4b52      	ldr	r3, [pc, #328]	; (8006f5c <TIM2_IRQHandler+0x2bc>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4413      	add	r3, r2
 8006e18:	4a50      	ldr	r2, [pc, #320]	; (8006f5c <TIM2_IRQHandler+0x2bc>)
 8006e1a:	6013      	str	r3, [r2, #0]

	ADC_Average_Iin = (float) ADC_SUM_Iin / maxdata;	//calculate average data
 8006e1c:	4b44      	ldr	r3, [pc, #272]	; (8006f30 <TIM2_IRQHandler+0x290>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4618      	mov	r0, r3
 8006e22:	f7f9 ff77 	bl	8000d14 <__aeabi_i2f>
 8006e26:	4603      	mov	r3, r0
 8006e28:	4954      	ldr	r1, [pc, #336]	; (8006f7c <TIM2_IRQHandler+0x2dc>)
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f7fa f87a 	bl	8000f24 <__aeabi_fdiv>
 8006e30:	4603      	mov	r3, r0
 8006e32:	461a      	mov	r2, r3
 8006e34:	4b52      	ldr	r3, [pc, #328]	; (8006f80 <TIM2_IRQHandler+0x2e0>)
 8006e36:	601a      	str	r2, [r3, #0]
	ADC_Average_VinN = (float) ADC_SUM_VinN / maxdata;
 8006e38:	4b40      	ldr	r3, [pc, #256]	; (8006f3c <TIM2_IRQHandler+0x29c>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f7f9 ff69 	bl	8000d14 <__aeabi_i2f>
 8006e42:	4603      	mov	r3, r0
 8006e44:	494d      	ldr	r1, [pc, #308]	; (8006f7c <TIM2_IRQHandler+0x2dc>)
 8006e46:	4618      	mov	r0, r3
 8006e48:	f7fa f86c 	bl	8000f24 <__aeabi_fdiv>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	461a      	mov	r2, r3
 8006e50:	4b4c      	ldr	r3, [pc, #304]	; (8006f84 <TIM2_IRQHandler+0x2e4>)
 8006e52:	601a      	str	r2, [r3, #0]
	ADC_Average_VinP = (float) ADC_SUM_VinP / maxdata;
 8006e54:	4b3b      	ldr	r3, [pc, #236]	; (8006f44 <TIM2_IRQHandler+0x2a4>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f7f9 ff5b 	bl	8000d14 <__aeabi_i2f>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	4946      	ldr	r1, [pc, #280]	; (8006f7c <TIM2_IRQHandler+0x2dc>)
 8006e62:	4618      	mov	r0, r3
 8006e64:	f7fa f85e 	bl	8000f24 <__aeabi_fdiv>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	4b46      	ldr	r3, [pc, #280]	; (8006f88 <TIM2_IRQHandler+0x2e8>)
 8006e6e:	601a      	str	r2, [r3, #0]
	ADC_Average_Iout = (float) ADC_SUM_Iout / maxdata;
 8006e70:	4b36      	ldr	r3, [pc, #216]	; (8006f4c <TIM2_IRQHandler+0x2ac>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4618      	mov	r0, r3
 8006e76:	f7f9 ff4d 	bl	8000d14 <__aeabi_i2f>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	493f      	ldr	r1, [pc, #252]	; (8006f7c <TIM2_IRQHandler+0x2dc>)
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f7fa f850 	bl	8000f24 <__aeabi_fdiv>
 8006e84:	4603      	mov	r3, r0
 8006e86:	461a      	mov	r2, r3
 8006e88:	4b40      	ldr	r3, [pc, #256]	; (8006f8c <TIM2_IRQHandler+0x2ec>)
 8006e8a:	601a      	str	r2, [r3, #0]
	ADC_Average_VoutN = (float) ADC_SUM_VoutN / maxdata;
 8006e8c:	4b31      	ldr	r3, [pc, #196]	; (8006f54 <TIM2_IRQHandler+0x2b4>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4618      	mov	r0, r3
 8006e92:	f7f9 ff3f 	bl	8000d14 <__aeabi_i2f>
 8006e96:	4603      	mov	r3, r0
 8006e98:	4938      	ldr	r1, [pc, #224]	; (8006f7c <TIM2_IRQHandler+0x2dc>)
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f7fa f842 	bl	8000f24 <__aeabi_fdiv>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	4b3a      	ldr	r3, [pc, #232]	; (8006f90 <TIM2_IRQHandler+0x2f0>)
 8006ea6:	601a      	str	r2, [r3, #0]
	ADC_Average_VoutP = (float) ADC_SUM_VoutP / maxdata;
 8006ea8:	4b2c      	ldr	r3, [pc, #176]	; (8006f5c <TIM2_IRQHandler+0x2bc>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4618      	mov	r0, r3
 8006eae:	f7f9 ff31 	bl	8000d14 <__aeabi_i2f>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	4931      	ldr	r1, [pc, #196]	; (8006f7c <TIM2_IRQHandler+0x2dc>)
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f7fa f834 	bl	8000f24 <__aeabi_fdiv>
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	4b34      	ldr	r3, [pc, #208]	; (8006f94 <TIM2_IRQHandler+0x2f4>)
 8006ec2:	601a      	str	r2, [r3, #0]

	i++;
 8006ec4:	4b1b      	ldr	r3, [pc, #108]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006ec6:	781b      	ldrb	r3, [r3, #0]
 8006ec8:	3301      	adds	r3, #1
 8006eca:	b2da      	uxtb	r2, r3
 8006ecc:	4b19      	ldr	r3, [pc, #100]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006ece:	701a      	strb	r2, [r3, #0]
	i = i % maxdata;
 8006ed0:	4b18      	ldr	r3, [pc, #96]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	4a30      	ldr	r2, [pc, #192]	; (8006f98 <TIM2_IRQHandler+0x2f8>)
 8006ed6:	fba2 1203 	umull	r1, r2, r2, r3
 8006eda:	0952      	lsrs	r2, r2, #5
 8006edc:	2164      	movs	r1, #100	; 0x64
 8006ede:	fb01 f202 	mul.w	r2, r1, r2
 8006ee2:	1a9b      	subs	r3, r3, r2
 8006ee4:	b2da      	uxtb	r2, r3
 8006ee6:	4b13      	ldr	r3, [pc, #76]	; (8006f34 <TIM2_IRQHandler+0x294>)
 8006ee8:	701a      	strb	r2, [r3, #0]

	//Current value calculation and calibration
	Current_Charger = 0.0125*ADC_Average_Iout - 24.845 - OFFSET_CurrentSense;
 8006eea:	4b28      	ldr	r3, [pc, #160]	; (8006f8c <TIM2_IRQHandler+0x2ec>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f7f9 fad6 	bl	80004a0 <__aeabi_f2d>
 8006ef4:	a30a      	add	r3, pc, #40	; (adr r3, 8006f20 <TIM2_IRQHandler+0x280>)
 8006ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006efa:	f7f9 fb29 	bl	8000550 <__aeabi_dmul>
 8006efe:	4603      	mov	r3, r0
 8006f00:	460c      	mov	r4, r1
 8006f02:	4618      	mov	r0, r3
 8006f04:	4621      	mov	r1, r4
 8006f06:	a308      	add	r3, pc, #32	; (adr r3, 8006f28 <TIM2_IRQHandler+0x288>)
 8006f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f0c:	f7f9 f968 	bl	80001e0 <__aeabi_dsub>
 8006f10:	4603      	mov	r3, r0
 8006f12:	460c      	mov	r4, r1
 8006f14:	4625      	mov	r5, r4
 8006f16:	461c      	mov	r4, r3
 8006f18:	4b20      	ldr	r3, [pc, #128]	; (8006f9c <TIM2_IRQHandler+0x2fc>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	e040      	b.n	8006fa0 <TIM2_IRQHandler+0x300>
 8006f1e:	bf00      	nop
 8006f20:	9999999a 	.word	0x9999999a
 8006f24:	3f899999 	.word	0x3f899999
 8006f28:	eb851eb8 	.word	0xeb851eb8
 8006f2c:	4038d851 	.word	0x4038d851
 8006f30:	200006e4 	.word	0x200006e4
 8006f34:	20001060 	.word	0x20001060
 8006f38:	20000704 	.word	0x20000704
 8006f3c:	200009e0 	.word	0x200009e0
 8006f40:	20000abc 	.word	0x20000abc
 8006f44:	20000c7c 	.word	0x20000c7c
 8006f48:	20000ba8 	.word	0x20000ba8
 8006f4c:	20000a34 	.word	0x20000a34
 8006f50:	20000918 	.word	0x20000918
 8006f54:	2000067c 	.word	0x2000067c
 8006f58:	20000830 	.word	0x20000830
 8006f5c:	200006ec 	.word	0x200006ec
 8006f60:	20000c90 	.word	0x20000c90
 8006f64:	200006aa 	.word	0x200006aa
 8006f68:	20000a10 	.word	0x20000a10
 8006f6c:	200006f4 	.word	0x200006f4
 8006f70:	200006d8 	.word	0x200006d8
 8006f74:	20000690 	.word	0x20000690
 8006f78:	20000800 	.word	0x20000800
 8006f7c:	42c80000 	.word	0x42c80000
 8006f80:	20000910 	.word	0x20000910
 8006f84:	200007dc 	.word	0x200007dc
 8006f88:	20000a24 	.word	0x20000a24
 8006f8c:	20000d74 	.word	0x20000d74
 8006f90:	20000680 	.word	0x20000680
 8006f94:	200007fc 	.word	0x200007fc
 8006f98:	51eb851f 	.word	0x51eb851f
 8006f9c:	200007d8 	.word	0x200007d8
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f7f9 fa7d 	bl	80004a0 <__aeabi_f2d>
 8006fa6:	4602      	mov	r2, r0
 8006fa8:	460b      	mov	r3, r1
 8006faa:	4620      	mov	r0, r4
 8006fac:	4629      	mov	r1, r5
 8006fae:	f7f9 f917 	bl	80001e0 <__aeabi_dsub>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	460c      	mov	r4, r1
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	4621      	mov	r1, r4
 8006fba:	f7f9 fda1 	bl	8000b00 <__aeabi_d2f>
 8006fbe:	4602      	mov	r2, r0
 8006fc0:	4bb5      	ldr	r3, [pc, #724]	; (8007298 <TIM2_IRQHandler+0x5f8>)
 8006fc2:	601a      	str	r2, [r3, #0]
	OFFSET_Calibration = 0.0125*ADC_Average_Iout - 24.845;
 8006fc4:	4bb5      	ldr	r3, [pc, #724]	; (800729c <TIM2_IRQHandler+0x5fc>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f7f9 fa69 	bl	80004a0 <__aeabi_f2d>
 8006fce:	a3a4      	add	r3, pc, #656	; (adr r3, 8007260 <TIM2_IRQHandler+0x5c0>)
 8006fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd4:	f7f9 fabc 	bl	8000550 <__aeabi_dmul>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	460c      	mov	r4, r1
 8006fdc:	4618      	mov	r0, r3
 8006fde:	4621      	mov	r1, r4
 8006fe0:	a3a1      	add	r3, pc, #644	; (adr r3, 8007268 <TIM2_IRQHandler+0x5c8>)
 8006fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fe6:	f7f9 f8fb 	bl	80001e0 <__aeabi_dsub>
 8006fea:	4603      	mov	r3, r0
 8006fec:	460c      	mov	r4, r1
 8006fee:	4618      	mov	r0, r3
 8006ff0:	4621      	mov	r1, r4
 8006ff2:	f7f9 fd85 	bl	8000b00 <__aeabi_d2f>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	4ba9      	ldr	r3, [pc, #676]	; (80072a0 <TIM2_IRQHandler+0x600>)
 8006ffa:	601a      	str	r2, [r3, #0]
	if (Current_Charger<=0)
 8006ffc:	4ba6      	ldr	r3, [pc, #664]	; (8007298 <TIM2_IRQHandler+0x5f8>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f04f 0100 	mov.w	r1, #0
 8007004:	4618      	mov	r0, r3
 8007006:	f7fa f881 	bl	800110c <__aeabi_fcmple>
 800700a:	4603      	mov	r3, r0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d003      	beq.n	8007018 <TIM2_IRQHandler+0x378>
		Current_Charger = 0;
 8007010:	4ba1      	ldr	r3, [pc, #644]	; (8007298 <TIM2_IRQHandler+0x5f8>)
 8007012:	f04f 0200 	mov.w	r2, #0
 8007016:	601a      	str	r2, [r3, #0]

	//Voltage value calculation and calibration
	ADC_VoltageResult = fabs (ADC_Average_VoutN - ADC_Average_VoutP);
 8007018:	4ba2      	ldr	r3, [pc, #648]	; (80072a4 <TIM2_IRQHandler+0x604>)
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	4ba2      	ldr	r3, [pc, #648]	; (80072a8 <TIM2_IRQHandler+0x608>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4619      	mov	r1, r3
 8007022:	4610      	mov	r0, r2
 8007024:	f7f9 fdc0 	bl	8000ba8 <__aeabi_fsub>
 8007028:	4603      	mov	r3, r0
 800702a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800702e:	4a9f      	ldr	r2, [pc, #636]	; (80072ac <TIM2_IRQHandler+0x60c>)
 8007030:	6013      	str	r3, [r2, #0]
	Voltage_Charger = ADC_VoltageResult*0.0275-0.018;
 8007032:	4b9e      	ldr	r3, [pc, #632]	; (80072ac <TIM2_IRQHandler+0x60c>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4618      	mov	r0, r3
 8007038:	f7f9 fa32 	bl	80004a0 <__aeabi_f2d>
 800703c:	a38c      	add	r3, pc, #560	; (adr r3, 8007270 <TIM2_IRQHandler+0x5d0>)
 800703e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007042:	f7f9 fa85 	bl	8000550 <__aeabi_dmul>
 8007046:	4603      	mov	r3, r0
 8007048:	460c      	mov	r4, r1
 800704a:	4618      	mov	r0, r3
 800704c:	4621      	mov	r1, r4
 800704e:	a38a      	add	r3, pc, #552	; (adr r3, 8007278 <TIM2_IRQHandler+0x5d8>)
 8007050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007054:	f7f9 f8c4 	bl	80001e0 <__aeabi_dsub>
 8007058:	4603      	mov	r3, r0
 800705a:	460c      	mov	r4, r1
 800705c:	4618      	mov	r0, r3
 800705e:	4621      	mov	r1, r4
 8007060:	f7f9 fd4e 	bl	8000b00 <__aeabi_d2f>
 8007064:	4602      	mov	r2, r0
 8007066:	4b92      	ldr	r3, [pc, #584]	; (80072b0 <TIM2_IRQHandler+0x610>)
 8007068:	601a      	str	r2, [r3, #0]
	if(Voltage_Charger <= 0)
 800706a:	4b91      	ldr	r3, [pc, #580]	; (80072b0 <TIM2_IRQHandler+0x610>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f04f 0100 	mov.w	r1, #0
 8007072:	4618      	mov	r0, r3
 8007074:	f7fa f84a 	bl	800110c <__aeabi_fcmple>
 8007078:	4603      	mov	r3, r0
 800707a:	2b00      	cmp	r3, #0
 800707c:	d003      	beq.n	8007086 <TIM2_IRQHandler+0x3e6>
		Voltage_Charger = 0;
 800707e:	4b8c      	ldr	r3, [pc, #560]	; (80072b0 <TIM2_IRQHandler+0x610>)
 8007080:	f04f 0200 	mov.w	r2, #0
 8007084:	601a      	str	r2, [r3, #0]

	Temp_delay_calc++;
 8007086:	4b8b      	ldr	r3, [pc, #556]	; (80072b4 <TIM2_IRQHandler+0x614>)
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	3301      	adds	r3, #1
 800708c:	b2da      	uxtb	r2, r3
 800708e:	4b89      	ldr	r3, [pc, #548]	; (80072b4 <TIM2_IRQHandler+0x614>)
 8007090:	701a      	strb	r2, [r3, #0]

	if(Temp_delay_calc >= 100)
 8007092:	4b88      	ldr	r3, [pc, #544]	; (80072b4 <TIM2_IRQHandler+0x614>)
 8007094:	781b      	ldrb	r3, [r3, #0]
 8007096:	2b63      	cmp	r3, #99	; 0x63
 8007098:	d96e      	bls.n	8007178 <TIM2_IRQHandler+0x4d8>
	{
		Temp_delay_calc = 0;
 800709a:	4b86      	ldr	r3, [pc, #536]	; (80072b4 <TIM2_IRQHandler+0x614>)
 800709c:	2200      	movs	r2, #0
 800709e:	701a      	strb	r2, [r3, #0]
		Res_T1 = ADC_temp1*10000/(3900-ADC_temp1); 	// 10000 => R1 , 3900 => Vcc dalam nilai digital
 80070a0:	4b85      	ldr	r3, [pc, #532]	; (80072b8 <TIM2_IRQHandler+0x618>)
 80070a2:	881b      	ldrh	r3, [r3, #0]
 80070a4:	461a      	mov	r2, r3
 80070a6:	f242 7310 	movw	r3, #10000	; 0x2710
 80070aa:	fb03 f202 	mul.w	r2, r3, r2
 80070ae:	4b82      	ldr	r3, [pc, #520]	; (80072b8 <TIM2_IRQHandler+0x618>)
 80070b0:	881b      	ldrh	r3, [r3, #0]
 80070b2:	f5c3 6373 	rsb	r3, r3, #3888	; 0xf30
 80070b6:	330c      	adds	r3, #12
 80070b8:	fb92 f3f3 	sdiv	r3, r2, r3
 80070bc:	4618      	mov	r0, r3
 80070be:	f7f9 fe29 	bl	8000d14 <__aeabi_i2f>
 80070c2:	4602      	mov	r2, r0
 80070c4:	4b7d      	ldr	r3, [pc, #500]	; (80072bc <TIM2_IRQHandler+0x61c>)
 80070c6:	601a      	str	r2, [r3, #0]
		Temp_T1 = -24.05*log(Res_T1) + 246.41;			//1 / a + b (Ln RT / R25) + c b (Ln RT / R25)2
 80070c8:	4b7c      	ldr	r3, [pc, #496]	; (80072bc <TIM2_IRQHandler+0x61c>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4618      	mov	r0, r3
 80070ce:	f7f9 f9e7 	bl	80004a0 <__aeabi_f2d>
 80070d2:	4603      	mov	r3, r0
 80070d4:	460c      	mov	r4, r1
 80070d6:	4618      	mov	r0, r3
 80070d8:	4621      	mov	r1, r4
 80070da:	f008 f917 	bl	800f30c <log>
 80070de:	a368      	add	r3, pc, #416	; (adr r3, 8007280 <TIM2_IRQHandler+0x5e0>)
 80070e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e4:	f7f9 fa34 	bl	8000550 <__aeabi_dmul>
 80070e8:	4603      	mov	r3, r0
 80070ea:	460c      	mov	r4, r1
 80070ec:	4618      	mov	r0, r3
 80070ee:	4621      	mov	r1, r4
 80070f0:	a365      	add	r3, pc, #404	; (adr r3, 8007288 <TIM2_IRQHandler+0x5e8>)
 80070f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f6:	f7f9 f875 	bl	80001e4 <__adddf3>
 80070fa:	4603      	mov	r3, r0
 80070fc:	460c      	mov	r4, r1
 80070fe:	4618      	mov	r0, r3
 8007100:	4621      	mov	r1, r4
 8007102:	f7f9 fcfd 	bl	8000b00 <__aeabi_d2f>
 8007106:	4602      	mov	r2, r0
 8007108:	4b6d      	ldr	r3, [pc, #436]	; (80072c0 <TIM2_IRQHandler+0x620>)
 800710a:	601a      	str	r2, [r3, #0]
		Res_T2 = ADC_temp2*10000/(3900-ADC_temp2);
 800710c:	4b6d      	ldr	r3, [pc, #436]	; (80072c4 <TIM2_IRQHandler+0x624>)
 800710e:	881b      	ldrh	r3, [r3, #0]
 8007110:	461a      	mov	r2, r3
 8007112:	f242 7310 	movw	r3, #10000	; 0x2710
 8007116:	fb03 f202 	mul.w	r2, r3, r2
 800711a:	4b6a      	ldr	r3, [pc, #424]	; (80072c4 <TIM2_IRQHandler+0x624>)
 800711c:	881b      	ldrh	r3, [r3, #0]
 800711e:	f5c3 6373 	rsb	r3, r3, #3888	; 0xf30
 8007122:	330c      	adds	r3, #12
 8007124:	fb92 f3f3 	sdiv	r3, r2, r3
 8007128:	4618      	mov	r0, r3
 800712a:	f7f9 fdf3 	bl	8000d14 <__aeabi_i2f>
 800712e:	4602      	mov	r2, r0
 8007130:	4b65      	ldr	r3, [pc, #404]	; (80072c8 <TIM2_IRQHandler+0x628>)
 8007132:	601a      	str	r2, [r3, #0]
		Temp_T2 = -24.05*log(Res_T2) + 246.41;			//1 / a + b (Ln RT / R25) + c b (Ln RT / R25)2
 8007134:	4b64      	ldr	r3, [pc, #400]	; (80072c8 <TIM2_IRQHandler+0x628>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4618      	mov	r0, r3
 800713a:	f7f9 f9b1 	bl	80004a0 <__aeabi_f2d>
 800713e:	4603      	mov	r3, r0
 8007140:	460c      	mov	r4, r1
 8007142:	4618      	mov	r0, r3
 8007144:	4621      	mov	r1, r4
 8007146:	f008 f8e1 	bl	800f30c <log>
 800714a:	a34d      	add	r3, pc, #308	; (adr r3, 8007280 <TIM2_IRQHandler+0x5e0>)
 800714c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007150:	f7f9 f9fe 	bl	8000550 <__aeabi_dmul>
 8007154:	4603      	mov	r3, r0
 8007156:	460c      	mov	r4, r1
 8007158:	4618      	mov	r0, r3
 800715a:	4621      	mov	r1, r4
 800715c:	a34a      	add	r3, pc, #296	; (adr r3, 8007288 <TIM2_IRQHandler+0x5e8>)
 800715e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007162:	f7f9 f83f 	bl	80001e4 <__adddf3>
 8007166:	4603      	mov	r3, r0
 8007168:	460c      	mov	r4, r1
 800716a:	4618      	mov	r0, r3
 800716c:	4621      	mov	r1, r4
 800716e:	f7f9 fcc7 	bl	8000b00 <__aeabi_d2f>
 8007172:	4602      	mov	r2, r0
 8007174:	4b55      	ldr	r3, [pc, #340]	; (80072cc <TIM2_IRQHandler+0x62c>)
 8007176:	601a      	str	r2, [r3, #0]
	// *********************** end of Sensing Process (ADC average) ******************************


	// ***********************Charge or standby State ******************************

	if (Charger_Mode == 1){	//charge mode
 8007178:	4b55      	ldr	r3, [pc, #340]	; (80072d0 <TIM2_IRQHandler+0x630>)
 800717a:	781b      	ldrb	r3, [r3, #0]
 800717c:	2b01      	cmp	r3, #1
 800717e:	f040 8104 	bne.w	800738a <TIM2_IRQHandler+0x6ea>

		if(	flag_trip_overvoltage == 1		||
 8007182:	4b54      	ldr	r3, [pc, #336]	; (80072d4 <TIM2_IRQHandler+0x634>)
 8007184:	781b      	ldrb	r3, [r3, #0]
 8007186:	2b01      	cmp	r3, #1
 8007188:	d027      	beq.n	80071da <TIM2_IRQHandler+0x53a>
			flag_trip_overtemperature == 1	||
 800718a:	4b53      	ldr	r3, [pc, #332]	; (80072d8 <TIM2_IRQHandler+0x638>)
 800718c:	781b      	ldrb	r3, [r3, #0]
		if(	flag_trip_overvoltage == 1		||
 800718e:	2b01      	cmp	r3, #1
 8007190:	d023      	beq.n	80071da <TIM2_IRQHandler+0x53a>
			flag_trip_undertemperature == 1	||
 8007192:	4b52      	ldr	r3, [pc, #328]	; (80072dc <TIM2_IRQHandler+0x63c>)
 8007194:	781b      	ldrb	r3, [r3, #0]
			flag_trip_overtemperature == 1	||
 8007196:	2b01      	cmp	r3, #1
 8007198:	d01f      	beq.n	80071da <TIM2_IRQHandler+0x53a>
			flag_trip_overcurrentcharge == 1||
 800719a:	4b51      	ldr	r3, [pc, #324]	; (80072e0 <TIM2_IRQHandler+0x640>)
 800719c:	781b      	ldrb	r3, [r3, #0]
			flag_trip_undertemperature == 1	||
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d01b      	beq.n	80071da <TIM2_IRQHandler+0x53a>
			flag_trip_SOCOverCharge == 1	||
 80071a2:	4b50      	ldr	r3, [pc, #320]	; (80072e4 <TIM2_IRQHandler+0x644>)
 80071a4:	781b      	ldrb	r3, [r3, #0]
			flag_trip_overcurrentcharge == 1||
 80071a6:	2b01      	cmp	r3, #1
 80071a8:	d017      	beq.n	80071da <TIM2_IRQHandler+0x53a>
			flag_trip_shortcircuit == 1		||
 80071aa:	4b4f      	ldr	r3, [pc, #316]	; (80072e8 <TIM2_IRQHandler+0x648>)
 80071ac:	781b      	ldrb	r3, [r3, #0]
			flag_trip_SOCOverCharge == 1	||
 80071ae:	2b01      	cmp	r3, #1
 80071b0:	d013      	beq.n	80071da <TIM2_IRQHandler+0x53a>
			flag_trip_systemfailure == 1	||
 80071b2:	4b4e      	ldr	r3, [pc, #312]	; (80072ec <TIM2_IRQHandler+0x64c>)
 80071b4:	781b      	ldrb	r3, [r3, #0]
			flag_trip_shortcircuit == 1		||
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d00f      	beq.n	80071da <TIM2_IRQHandler+0x53a>
			Flag_ChargerShortCircuit == 1	||
 80071ba:	4b4d      	ldr	r3, [pc, #308]	; (80072f0 <TIM2_IRQHandler+0x650>)
 80071bc:	781b      	ldrb	r3, [r3, #0]
			flag_trip_systemfailure == 1	||
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d00b      	beq.n	80071da <TIM2_IRQHandler+0x53a>
			Flag_ChargerOverCurrent == 1	||
 80071c2:	4b4c      	ldr	r3, [pc, #304]	; (80072f4 <TIM2_IRQHandler+0x654>)
 80071c4:	781b      	ldrb	r3, [r3, #0]
			Flag_ChargerShortCircuit == 1	||
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d007      	beq.n	80071da <TIM2_IRQHandler+0x53a>
			Flag_ChargerOverTemperature == 1||
 80071ca:	4b4b      	ldr	r3, [pc, #300]	; (80072f8 <TIM2_IRQHandler+0x658>)
 80071cc:	781b      	ldrb	r3, [r3, #0]
			Flag_ChargerOverCurrent == 1	||
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d003      	beq.n	80071da <TIM2_IRQHandler+0x53a>
			Flag_ChargerOverVoltage == 1	)
 80071d2:	4b4a      	ldr	r3, [pc, #296]	; (80072fc <TIM2_IRQHandler+0x65c>)
 80071d4:	781b      	ldrb	r3, [r3, #0]
			Flag_ChargerOverTemperature == 1||
 80071d6:	2b01      	cmp	r3, #1
 80071d8:	d11b      	bne.n	8007212 <TIM2_IRQHandler+0x572>
			{
				duty=0;
 80071da:	4b49      	ldr	r3, [pc, #292]	; (8007300 <TIM2_IRQHandler+0x660>)
 80071dc:	f04f 0200 	mov.w	r2, #0
 80071e0:	601a      	str	r2, [r3, #0]
				htim1.Instance->CCR1=duty*TIM1->ARR;
 80071e2:	4b48      	ldr	r3, [pc, #288]	; (8007304 <TIM2_IRQHandler+0x664>)
 80071e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7f9 fd90 	bl	8000d0c <__aeabi_ui2f>
 80071ec:	4602      	mov	r2, r0
 80071ee:	4b44      	ldr	r3, [pc, #272]	; (8007300 <TIM2_IRQHandler+0x660>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4619      	mov	r1, r3
 80071f4:	4610      	mov	r0, r2
 80071f6:	f7f9 fde1 	bl	8000dbc <__aeabi_fmul>
 80071fa:	4603      	mov	r3, r0
 80071fc:	461a      	mov	r2, r3
 80071fe:	4b42      	ldr	r3, [pc, #264]	; (8007308 <TIM2_IRQHandler+0x668>)
 8007200:	681c      	ldr	r4, [r3, #0]
 8007202:	4610      	mov	r0, r2
 8007204:	f7f9 ffa0 	bl	8001148 <__aeabi_f2uiz>
 8007208:	4603      	mov	r3, r0
 800720a:	6363      	str	r3, [r4, #52]	; 0x34
				Charger_Mode = 2;
 800720c:	4b30      	ldr	r3, [pc, #192]	; (80072d0 <TIM2_IRQHandler+0x630>)
 800720e:	2202      	movs	r2, #2
 8007210:	701a      	strb	r2, [r3, #0]
			}

		Fault_Check();
 8007212:	f000 fac1 	bl	8007798 <Fault_Check>
		htim1.Instance->CCR1=duty*TIM1->ARR;
 8007216:	4b3b      	ldr	r3, [pc, #236]	; (8007304 <TIM2_IRQHandler+0x664>)
 8007218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800721a:	4618      	mov	r0, r3
 800721c:	f7f9 fd76 	bl	8000d0c <__aeabi_ui2f>
 8007220:	4602      	mov	r2, r0
 8007222:	4b37      	ldr	r3, [pc, #220]	; (8007300 <TIM2_IRQHandler+0x660>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4619      	mov	r1, r3
 8007228:	4610      	mov	r0, r2
 800722a:	f7f9 fdc7 	bl	8000dbc <__aeabi_fmul>
 800722e:	4603      	mov	r3, r0
 8007230:	461a      	mov	r2, r3
 8007232:	4b35      	ldr	r3, [pc, #212]	; (8007308 <TIM2_IRQHandler+0x668>)
 8007234:	681c      	ldr	r4, [r3, #0]
 8007236:	4610      	mov	r0, r2
 8007238:	f7f9 ff86 	bl	8001148 <__aeabi_f2uiz>
 800723c:	4603      	mov	r3, r0
 800723e:	6363      	str	r3, [r4, #52]	; 0x34
		if(duty>=0.9)
 8007240:	4b2f      	ldr	r3, [pc, #188]	; (8007300 <TIM2_IRQHandler+0x660>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4618      	mov	r0, r3
 8007246:	f7f9 f92b 	bl	80004a0 <__aeabi_f2d>
 800724a:	a311      	add	r3, pc, #68	; (adr r3, 8007290 <TIM2_IRQHandler+0x5f0>)
 800724c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007250:	f7f9 fc04 	bl	8000a5c <__aeabi_dcmpge>
 8007254:	4603      	mov	r3, r0
 8007256:	2b00      	cmp	r3, #0
 8007258:	e058      	b.n	800730c <TIM2_IRQHandler+0x66c>
 800725a:	bf00      	nop
 800725c:	f3af 8000 	nop.w
 8007260:	9999999a 	.word	0x9999999a
 8007264:	3f899999 	.word	0x3f899999
 8007268:	eb851eb8 	.word	0xeb851eb8
 800726c:	4038d851 	.word	0x4038d851
 8007270:	c28f5c29 	.word	0xc28f5c29
 8007274:	3f9c28f5 	.word	0x3f9c28f5
 8007278:	8d4fdf3b 	.word	0x8d4fdf3b
 800727c:	3f926e97 	.word	0x3f926e97
 8007280:	cccccccd 	.word	0xcccccccd
 8007284:	c0380ccc 	.word	0xc0380ccc
 8007288:	b851eb85 	.word	0xb851eb85
 800728c:	406ecd1e 	.word	0x406ecd1e
 8007290:	cccccccd 	.word	0xcccccccd
 8007294:	3feccccc 	.word	0x3feccccc
 8007298:	20000d58 	.word	0x20000d58
 800729c:	20000d74 	.word	0x20000d74
 80072a0:	200006d0 	.word	0x200006d0
 80072a4:	20000680 	.word	0x20000680
 80072a8:	200007fc 	.word	0x200007fc
 80072ac:	20000a40 	.word	0x20000a40
 80072b0:	20000b90 	.word	0x20000b90
 80072b4:	20001068 	.word	0x20001068
 80072b8:	2000080a 	.word	0x2000080a
 80072bc:	20000810 	.word	0x20000810
 80072c0:	20000a3c 	.word	0x20000a3c
 80072c4:	20000694 	.word	0x20000694
 80072c8:	20000ab8 	.word	0x20000ab8
 80072cc:	20000698 	.word	0x20000698
 80072d0:	20000700 	.word	0x20000700
 80072d4:	20000d90 	.word	0x20000d90
 80072d8:	200007cc 	.word	0x200007cc
 80072dc:	20000908 	.word	0x20000908
 80072e0:	20000a98 	.word	0x20000a98
 80072e4:	20000693 	.word	0x20000693
 80072e8:	200006a8 	.word	0x200006a8
 80072ec:	200006c4 	.word	0x200006c4
 80072f0:	20000808 	.word	0x20000808
 80072f4:	200007ec 	.word	0x200007ec
 80072f8:	200006e1 	.word	0x200006e1
 80072fc:	2000080c 	.word	0x2000080c
 8007300:	20000d5c 	.word	0x20000d5c
 8007304:	40010000 	.word	0x40010000
 8007308:	200010f0 	.word	0x200010f0
 800730c:	d003      	beq.n	8007316 <TIM2_IRQHandler+0x676>
			duty=0;
 800730e:	4b76      	ldr	r3, [pc, #472]	; (80074e8 <TIM2_IRQHandler+0x848>)
 8007310:	f04f 0200 	mov.w	r2, #0
 8007314:	601a      	str	r2, [r3, #0]

		if(Batt_SOC.m_uint16t>70){
 8007316:	4b75      	ldr	r3, [pc, #468]	; (80074ec <TIM2_IRQHandler+0x84c>)
 8007318:	881b      	ldrh	r3, [r3, #0]
 800731a:	2b46      	cmp	r3, #70	; 0x46
 800731c:	d901      	bls.n	8007322 <TIM2_IRQHandler+0x682>
			Constant_Voltage();
 800731e:	f7fc f8ed 	bl	80034fc <Constant_Voltage>
		}

		if(Batt_SOC.m_uint16t<=70){
 8007322:	4b72      	ldr	r3, [pc, #456]	; (80074ec <TIM2_IRQHandler+0x84c>)
 8007324:	881b      	ldrh	r3, [r3, #0]
 8007326:	2b46      	cmp	r3, #70	; 0x46
 8007328:	d801      	bhi.n	800732e <TIM2_IRQHandler+0x68e>
			Constant_Current();
 800732a:	f7fa f8b1 	bl	8001490 <Constant_Current>
		}

		//Clearing Charger Decrease rating flag
		if (flag_Derating == 1 && Temp_T1<=(SetProtection_Temp1-15) && Temp_T2<=(SetProtection_Temp2-25)){
 800732e:	4b70      	ldr	r3, [pc, #448]	; (80074f0 <TIM2_IRQHandler+0x850>)
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	2b01      	cmp	r3, #1
 8007334:	d122      	bne.n	800737c <TIM2_IRQHandler+0x6dc>
 8007336:	4b6f      	ldr	r3, [pc, #444]	; (80074f4 <TIM2_IRQHandler+0x854>)
 8007338:	781b      	ldrb	r3, [r3, #0]
 800733a:	3b0f      	subs	r3, #15
 800733c:	4618      	mov	r0, r3
 800733e:	f7f9 fce9 	bl	8000d14 <__aeabi_i2f>
 8007342:	4602      	mov	r2, r0
 8007344:	4b6c      	ldr	r3, [pc, #432]	; (80074f8 <TIM2_IRQHandler+0x858>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4619      	mov	r1, r3
 800734a:	4610      	mov	r0, r2
 800734c:	f7f9 fee8 	bl	8001120 <__aeabi_fcmpge>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d012      	beq.n	800737c <TIM2_IRQHandler+0x6dc>
 8007356:	4b69      	ldr	r3, [pc, #420]	; (80074fc <TIM2_IRQHandler+0x85c>)
 8007358:	781b      	ldrb	r3, [r3, #0]
 800735a:	3b19      	subs	r3, #25
 800735c:	4618      	mov	r0, r3
 800735e:	f7f9 fcd9 	bl	8000d14 <__aeabi_i2f>
 8007362:	4602      	mov	r2, r0
 8007364:	4b66      	ldr	r3, [pc, #408]	; (8007500 <TIM2_IRQHandler+0x860>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4619      	mov	r1, r3
 800736a:	4610      	mov	r0, r2
 800736c:	f7f9 fed8 	bl	8001120 <__aeabi_fcmpge>
 8007370:	4603      	mov	r3, r0
 8007372:	2b00      	cmp	r3, #0
 8007374:	d002      	beq.n	800737c <TIM2_IRQHandler+0x6dc>
			flag_Derating = 0;
 8007376:	4b5e      	ldr	r3, [pc, #376]	; (80074f0 <TIM2_IRQHandler+0x850>)
 8007378:	2200      	movs	r2, #0
 800737a:	701a      	strb	r2, [r3, #0]
		}

		L=0; Tbuzz=999;
 800737c:	4b61      	ldr	r3, [pc, #388]	; (8007504 <TIM2_IRQHandler+0x864>)
 800737e:	2200      	movs	r2, #0
 8007380:	701a      	strb	r2, [r3, #0]
 8007382:	4b61      	ldr	r3, [pc, #388]	; (8007508 <TIM2_IRQHandler+0x868>)
 8007384:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007388:	801a      	strh	r2, [r3, #0]
	}

	if(Charger_Mode == 0){	//standby mode
 800738a:	4b60      	ldr	r3, [pc, #384]	; (800750c <TIM2_IRQHandler+0x86c>)
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d121      	bne.n	80073d6 <TIM2_IRQHandler+0x736>
		duty=0;
 8007392:	4b55      	ldr	r3, [pc, #340]	; (80074e8 <TIM2_IRQHandler+0x848>)
 8007394:	f04f 0200 	mov.w	r2, #0
 8007398:	601a      	str	r2, [r3, #0]
		htim1.Instance->CCR1=duty*TIM1->ARR;
 800739a:	4b5d      	ldr	r3, [pc, #372]	; (8007510 <TIM2_IRQHandler+0x870>)
 800739c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800739e:	4618      	mov	r0, r3
 80073a0:	f7f9 fcb4 	bl	8000d0c <__aeabi_ui2f>
 80073a4:	4602      	mov	r2, r0
 80073a6:	4b50      	ldr	r3, [pc, #320]	; (80074e8 <TIM2_IRQHandler+0x848>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4619      	mov	r1, r3
 80073ac:	4610      	mov	r0, r2
 80073ae:	f7f9 fd05 	bl	8000dbc <__aeabi_fmul>
 80073b2:	4603      	mov	r3, r0
 80073b4:	461a      	mov	r2, r3
 80073b6:	4b57      	ldr	r3, [pc, #348]	; (8007514 <TIM2_IRQHandler+0x874>)
 80073b8:	681c      	ldr	r4, [r3, #0]
 80073ba:	4610      	mov	r0, r2
 80073bc:	f7f9 fec4 	bl	8001148 <__aeabi_f2uiz>
 80073c0:	4603      	mov	r3, r0
 80073c2:	6363      	str	r3, [r4, #52]	; 0x34
		Clear_ProtectionFlag();
 80073c4:	f000 f9aa 	bl	800771c <Clear_ProtectionFlag>
		Eror_Code = 0;
 80073c8:	4b53      	ldr	r3, [pc, #332]	; (8007518 <TIM2_IRQHandler+0x878>)
 80073ca:	2200      	movs	r2, #0
 80073cc:	701a      	strb	r2, [r3, #0]
		OFFSET_CurrentSense = OFFSET_Calibration;
 80073ce:	4b53      	ldr	r3, [pc, #332]	; (800751c <TIM2_IRQHandler+0x87c>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a53      	ldr	r2, [pc, #332]	; (8007520 <TIM2_IRQHandler+0x880>)
 80073d4:	6013      	str	r3, [r2, #0]
	}

	if(Charger_Mode == 2){	//Protection mode
 80073d6:	4b4d      	ldr	r3, [pc, #308]	; (800750c <TIM2_IRQHandler+0x86c>)
 80073d8:	781b      	ldrb	r3, [r3, #0]
 80073da:	2b02      	cmp	r3, #2
 80073dc:	d17c      	bne.n	80074d8 <TIM2_IRQHandler+0x838>
		Tbuzz=Tbuzz+1;
 80073de:	4b4a      	ldr	r3, [pc, #296]	; (8007508 <TIM2_IRQHandler+0x868>)
 80073e0:	881b      	ldrh	r3, [r3, #0]
 80073e2:	3301      	adds	r3, #1
 80073e4:	b29a      	uxth	r2, r3
 80073e6:	4b48      	ldr	r3, [pc, #288]	; (8007508 <TIM2_IRQHandler+0x868>)
 80073e8:	801a      	strh	r2, [r3, #0]
		if (Tbuzz==1000 && L<=5){
 80073ea:	4b47      	ldr	r3, [pc, #284]	; (8007508 <TIM2_IRQHandler+0x868>)
 80073ec:	881b      	ldrh	r3, [r3, #0]
 80073ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80073f2:	d116      	bne.n	8007422 <TIM2_IRQHandler+0x782>
 80073f4:	4b43      	ldr	r3, [pc, #268]	; (8007504 <TIM2_IRQHandler+0x864>)
 80073f6:	781b      	ldrb	r3, [r3, #0]
 80073f8:	2b05      	cmp	r3, #5
 80073fa:	d812      	bhi.n	8007422 <TIM2_IRQHandler+0x782>
			HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 80073fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007400:	4848      	ldr	r0, [pc, #288]	; (8007524 <TIM2_IRQHandler+0x884>)
 8007402:	f002 ffc4 	bl	800a38e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOB, Led1_Pin);
 8007406:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800740a:	4847      	ldr	r0, [pc, #284]	; (8007528 <TIM2_IRQHandler+0x888>)
 800740c:	f002 ffbf 	bl	800a38e <HAL_GPIO_TogglePin>
			Tbuzz=0; L+=1;
 8007410:	4b3d      	ldr	r3, [pc, #244]	; (8007508 <TIM2_IRQHandler+0x868>)
 8007412:	2200      	movs	r2, #0
 8007414:	801a      	strh	r2, [r3, #0]
 8007416:	4b3b      	ldr	r3, [pc, #236]	; (8007504 <TIM2_IRQHandler+0x864>)
 8007418:	781b      	ldrb	r3, [r3, #0]
 800741a:	3301      	adds	r3, #1
 800741c:	b2da      	uxtb	r2, r3
 800741e:	4b39      	ldr	r3, [pc, #228]	; (8007504 <TIM2_IRQHandler+0x864>)
 8007420:	701a      	strb	r2, [r3, #0]
		}

		if (HAL_GPIO_ReadPin(GPIOC, Button2_Pin)==1){
 8007422:	2180      	movs	r1, #128	; 0x80
 8007424:	483f      	ldr	r0, [pc, #252]	; (8007524 <TIM2_IRQHandler+0x884>)
 8007426:	f002 ff83 	bl	800a330 <HAL_GPIO_ReadPin>
 800742a:	4603      	mov	r3, r0
 800742c:	2b01      	cmp	r3, #1
 800742e:	d112      	bne.n	8007456 <TIM2_IRQHandler+0x7b6>
			HAL_GPIO_TogglePin(GPIOC, Led3_Pin);
 8007430:	2140      	movs	r1, #64	; 0x40
 8007432:	483c      	ldr	r0, [pc, #240]	; (8007524 <TIM2_IRQHandler+0x884>)
 8007434:	f002 ffab 	bl	800a38e <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(GPIOC, Buzzer_Pin, 0);
 8007438:	2200      	movs	r2, #0
 800743a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800743e:	4839      	ldr	r0, [pc, #228]	; (8007524 <TIM2_IRQHandler+0x884>)
 8007440:	f002 ff8d 	bl	800a35e <HAL_GPIO_WritePin>
			Clear_ProtectionFlag();
 8007444:	f000 f96a 	bl	800771c <Clear_ProtectionFlag>
			dc=0; Charger_Mode =1;
 8007448:	4b38      	ldr	r3, [pc, #224]	; (800752c <TIM2_IRQHandler+0x88c>)
 800744a:	f04f 0200 	mov.w	r2, #0
 800744e:	601a      	str	r2, [r3, #0]
 8007450:	4b2e      	ldr	r3, [pc, #184]	; (800750c <TIM2_IRQHandler+0x86c>)
 8007452:	2201      	movs	r2, #1
 8007454:	701a      	strb	r2, [r3, #0]
		}

		//Clearing Charger Over Temperature
		if (Flag_ChargerOverTemperature == 1 && Temp_T1<=(SetProtection_Temp1-10) && Temp_T2<=(SetProtection_Temp2-10) && L>5){
 8007456:	4b36      	ldr	r3, [pc, #216]	; (8007530 <TIM2_IRQHandler+0x890>)
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	2b01      	cmp	r3, #1
 800745c:	d12d      	bne.n	80074ba <TIM2_IRQHandler+0x81a>
 800745e:	4b25      	ldr	r3, [pc, #148]	; (80074f4 <TIM2_IRQHandler+0x854>)
 8007460:	781b      	ldrb	r3, [r3, #0]
 8007462:	3b0a      	subs	r3, #10
 8007464:	4618      	mov	r0, r3
 8007466:	f7f9 fc55 	bl	8000d14 <__aeabi_i2f>
 800746a:	4602      	mov	r2, r0
 800746c:	4b22      	ldr	r3, [pc, #136]	; (80074f8 <TIM2_IRQHandler+0x858>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4619      	mov	r1, r3
 8007472:	4610      	mov	r0, r2
 8007474:	f7f9 fe54 	bl	8001120 <__aeabi_fcmpge>
 8007478:	4603      	mov	r3, r0
 800747a:	2b00      	cmp	r3, #0
 800747c:	d01d      	beq.n	80074ba <TIM2_IRQHandler+0x81a>
 800747e:	4b1f      	ldr	r3, [pc, #124]	; (80074fc <TIM2_IRQHandler+0x85c>)
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	3b0a      	subs	r3, #10
 8007484:	4618      	mov	r0, r3
 8007486:	f7f9 fc45 	bl	8000d14 <__aeabi_i2f>
 800748a:	4602      	mov	r2, r0
 800748c:	4b1c      	ldr	r3, [pc, #112]	; (8007500 <TIM2_IRQHandler+0x860>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4619      	mov	r1, r3
 8007492:	4610      	mov	r0, r2
 8007494:	f7f9 fe44 	bl	8001120 <__aeabi_fcmpge>
 8007498:	4603      	mov	r3, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d00d      	beq.n	80074ba <TIM2_IRQHandler+0x81a>
 800749e:	4b19      	ldr	r3, [pc, #100]	; (8007504 <TIM2_IRQHandler+0x864>)
 80074a0:	781b      	ldrb	r3, [r3, #0]
 80074a2:	2b05      	cmp	r3, #5
 80074a4:	d909      	bls.n	80074ba <TIM2_IRQHandler+0x81a>
			Flag_ChargerOverTemperature = 0;
 80074a6:	4b22      	ldr	r3, [pc, #136]	; (8007530 <TIM2_IRQHandler+0x890>)
 80074a8:	2200      	movs	r2, #0
 80074aa:	701a      	strb	r2, [r3, #0]
			dc=0; Charger_Mode =1;
 80074ac:	4b1f      	ldr	r3, [pc, #124]	; (800752c <TIM2_IRQHandler+0x88c>)
 80074ae:	f04f 0200 	mov.w	r2, #0
 80074b2:	601a      	str	r2, [r3, #0]
 80074b4:	4b15      	ldr	r3, [pc, #84]	; (800750c <TIM2_IRQHandler+0x86c>)
 80074b6:	2201      	movs	r2, #1
 80074b8:	701a      	strb	r2, [r3, #0]
		}

		//Clearing Battery Over Temperature
		if (flag_trip_overtemperature == 0 && LastFlag_OverTemperature == 1){
 80074ba:	4b1e      	ldr	r3, [pc, #120]	; (8007534 <TIM2_IRQHandler+0x894>)
 80074bc:	781b      	ldrb	r3, [r3, #0]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d10a      	bne.n	80074d8 <TIM2_IRQHandler+0x838>
 80074c2:	4b1d      	ldr	r3, [pc, #116]	; (8007538 <TIM2_IRQHandler+0x898>)
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d106      	bne.n	80074d8 <TIM2_IRQHandler+0x838>
			dc=0; Charger_Mode =1;
 80074ca:	4b18      	ldr	r3, [pc, #96]	; (800752c <TIM2_IRQHandler+0x88c>)
 80074cc:	f04f 0200 	mov.w	r2, #0
 80074d0:	601a      	str	r2, [r3, #0]
 80074d2:	4b0e      	ldr	r3, [pc, #56]	; (800750c <TIM2_IRQHandler+0x86c>)
 80074d4:	2201      	movs	r2, #1
 80074d6:	701a      	strb	r2, [r3, #0]
		}
	}

	Eror_CodeCheck();
 80074d8:	f000 f888 	bl	80075ec <Eror_CodeCheck>

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80074dc:	4817      	ldr	r0, [pc, #92]	; (800753c <TIM2_IRQHandler+0x89c>)
 80074de:	f004 fbeb 	bl	800bcb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80074e2:	bf00      	nop
 80074e4:	bdb0      	pop	{r4, r5, r7, pc}
 80074e6:	bf00      	nop
 80074e8:	20000d5c 	.word	0x20000d5c
 80074ec:	20000a44 	.word	0x20000a44
 80074f0:	20000c80 	.word	0x20000c80
 80074f4:	20000055 	.word	0x20000055
 80074f8:	20000a3c 	.word	0x20000a3c
 80074fc:	20000056 	.word	0x20000056
 8007500:	20000698 	.word	0x20000698
 8007504:	20000666 	.word	0x20000666
 8007508:	20000050 	.word	0x20000050
 800750c:	20000700 	.word	0x20000700
 8007510:	40010000 	.word	0x40010000
 8007514:	200010f0 	.word	0x200010f0
 8007518:	20000688 	.word	0x20000688
 800751c:	200006d0 	.word	0x200006d0
 8007520:	200007d8 	.word	0x200007d8
 8007524:	40020800 	.word	0x40020800
 8007528:	40020400 	.word	0x40020400
 800752c:	200006b4 	.word	0x200006b4
 8007530:	200006e1 	.word	0x200006e1
 8007534:	200007cc 	.word	0x200007cc
 8007538:	20000a18 	.word	0x20000a18
 800753c:	20001130 	.word	0x20001130

08007540 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
//	CAN_Tx_Process();
	SS+=1;
 8007544:	4b10      	ldr	r3, [pc, #64]	; (8007588 <TIM3_IRQHandler+0x48>)
 8007546:	781b      	ldrb	r3, [r3, #0]
 8007548:	3301      	adds	r3, #1
 800754a:	b2da      	uxtb	r2, r3
 800754c:	4b0e      	ldr	r3, [pc, #56]	; (8007588 <TIM3_IRQHandler+0x48>)
 800754e:	701a      	strb	r2, [r3, #0]
	if(SS >= 30 && Handshaking ==1){
 8007550:	4b0d      	ldr	r3, [pc, #52]	; (8007588 <TIM3_IRQHandler+0x48>)
 8007552:	781b      	ldrb	r3, [r3, #0]
 8007554:	2b1d      	cmp	r3, #29
 8007556:	d911      	bls.n	800757c <TIM3_IRQHandler+0x3c>
 8007558:	4b0c      	ldr	r3, [pc, #48]	; (800758c <TIM3_IRQHandler+0x4c>)
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	2b01      	cmp	r3, #1
 800755e:	d10d      	bne.n	800757c <TIM3_IRQHandler+0x3c>
		if(Communication_Flag == 1) Communication_Flag = 0;
 8007560:	4b0b      	ldr	r3, [pc, #44]	; (8007590 <TIM3_IRQHandler+0x50>)
 8007562:	781b      	ldrb	r3, [r3, #0]
 8007564:	2b01      	cmp	r3, #1
 8007566:	d103      	bne.n	8007570 <TIM3_IRQHandler+0x30>
 8007568:	4b09      	ldr	r3, [pc, #36]	; (8007590 <TIM3_IRQHandler+0x50>)
 800756a:	2200      	movs	r2, #0
 800756c:	701a      	strb	r2, [r3, #0]
 800756e:	e002      	b.n	8007576 <TIM3_IRQHandler+0x36>
		else Flag_ChargerLostCommunication = 1;
 8007570:	4b08      	ldr	r3, [pc, #32]	; (8007594 <TIM3_IRQHandler+0x54>)
 8007572:	2201      	movs	r2, #1
 8007574:	701a      	strb	r2, [r3, #0]
		SS = 0;
 8007576:	4b04      	ldr	r3, [pc, #16]	; (8007588 <TIM3_IRQHandler+0x48>)
 8007578:	2200      	movs	r2, #0
 800757a:	701a      	strb	r2, [r3, #0]
	}


  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800757c:	4806      	ldr	r0, [pc, #24]	; (8007598 <TIM3_IRQHandler+0x58>)
 800757e:	f004 fb9b 	bl	800bcb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8007582:	bf00      	nop
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	20000667 	.word	0x20000667
 800758c:	20000ab4 	.word	0x20000ab4
 8007590:	200007ed 	.word	0x200007ed
 8007594:	20000a08 	.word	0x20000a08
 8007598:	200010b0 	.word	0x200010b0

0800759c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
//	CAN_Rx_Process();	//can receive handle

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80075a0:	4802      	ldr	r0, [pc, #8]	; (80075ac <TIM4_IRQHandler+0x10>)
 80075a2:	f004 fb89 	bl	800bcb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80075a6:	bf00      	nop
 80075a8:	bd80      	pop	{r7, pc}
 80075aa:	bf00      	nop
 80075ac:	20001070 	.word	0x20001070

080075b0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80075b4:	4802      	ldr	r0, [pc, #8]	; (80075c0 <USART1_IRQHandler+0x10>)
 80075b6:	f005 fa6d 	bl	800ca94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80075ba:	bf00      	nop
 80075bc:	bd80      	pop	{r7, pc}
 80075be:	bf00      	nop
 80075c0:	200011b0 	.word	0x200011b0

080075c4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80075c8:	4802      	ldr	r0, [pc, #8]	; (80075d4 <USART3_IRQHandler+0x10>)
 80075ca:	f005 fa63 	bl	800ca94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80075ce:	bf00      	nop
 80075d0:	bd80      	pop	{r7, pc}
 80075d2:	bf00      	nop
 80075d4:	20001170 	.word	0x20001170

080075d8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80075dc:	4802      	ldr	r0, [pc, #8]	; (80075e8 <DMA2_Stream0_IRQHandler+0x10>)
 80075de:	f002 faa3 	bl	8009b28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80075e2:	bf00      	nop
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	bf00      	nop
 80075e8:	20000e0c 	.word	0x20000e0c

080075ec <Eror_CodeCheck>:

/* USER CODE BEGIN 1 */

void Eror_CodeCheck(void)
{
 80075ec:	b480      	push	{r7}
 80075ee:	af00      	add	r7, sp, #0
	if (flag_trip_shortcircuit==1)
 80075f0:	4b3a      	ldr	r3, [pc, #232]	; (80076dc <Eror_CodeCheck+0xf0>)
 80075f2:	781b      	ldrb	r3, [r3, #0]
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d103      	bne.n	8007600 <Eror_CodeCheck+0x14>
		Eror_Code=1;	//Battery Pack short circuit
 80075f8:	4b39      	ldr	r3, [pc, #228]	; (80076e0 <Eror_CodeCheck+0xf4>)
 80075fa:	2201      	movs	r2, #1
 80075fc:	701a      	strb	r2, [r3, #0]
		Eror_Code=18;	//Charger Over Current
	else if(Flag_ChargerLostCommunication==1)
		Eror_Code=19;
//	else
//		Eror_Code=0;
}
 80075fe:	e069      	b.n	80076d4 <Eror_CodeCheck+0xe8>
	else if (flag_trip_overcurrentcharge==1)
 8007600:	4b38      	ldr	r3, [pc, #224]	; (80076e4 <Eror_CodeCheck+0xf8>)
 8007602:	781b      	ldrb	r3, [r3, #0]
 8007604:	2b01      	cmp	r3, #1
 8007606:	d103      	bne.n	8007610 <Eror_CodeCheck+0x24>
		Eror_Code=3;	//Battery Pack over current charge
 8007608:	4b35      	ldr	r3, [pc, #212]	; (80076e0 <Eror_CodeCheck+0xf4>)
 800760a:	2203      	movs	r2, #3
 800760c:	701a      	strb	r2, [r3, #0]
}
 800760e:	e061      	b.n	80076d4 <Eror_CodeCheck+0xe8>
	else if (flag_trip_overtemperature==1){
 8007610:	4b35      	ldr	r3, [pc, #212]	; (80076e8 <Eror_CodeCheck+0xfc>)
 8007612:	781b      	ldrb	r3, [r3, #0]
 8007614:	2b01      	cmp	r3, #1
 8007616:	d106      	bne.n	8007626 <Eror_CodeCheck+0x3a>
		Eror_Code=4;	//Battery Pack over temperature
 8007618:	4b31      	ldr	r3, [pc, #196]	; (80076e0 <Eror_CodeCheck+0xf4>)
 800761a:	2204      	movs	r2, #4
 800761c:	701a      	strb	r2, [r3, #0]
		LastFlag_OverTemperature = 1;
 800761e:	4b33      	ldr	r3, [pc, #204]	; (80076ec <Eror_CodeCheck+0x100>)
 8007620:	2201      	movs	r2, #1
 8007622:	701a      	strb	r2, [r3, #0]
}
 8007624:	e056      	b.n	80076d4 <Eror_CodeCheck+0xe8>
	else if (flag_trip_undertemperature==1)
 8007626:	4b32      	ldr	r3, [pc, #200]	; (80076f0 <Eror_CodeCheck+0x104>)
 8007628:	781b      	ldrb	r3, [r3, #0]
 800762a:	2b01      	cmp	r3, #1
 800762c:	d103      	bne.n	8007636 <Eror_CodeCheck+0x4a>
		Eror_Code=5;	//Battery Pack under temperature
 800762e:	4b2c      	ldr	r3, [pc, #176]	; (80076e0 <Eror_CodeCheck+0xf4>)
 8007630:	2205      	movs	r2, #5
 8007632:	701a      	strb	r2, [r3, #0]
}
 8007634:	e04e      	b.n	80076d4 <Eror_CodeCheck+0xe8>
	else if (flag_trip_unbalance==1)
 8007636:	4b2f      	ldr	r3, [pc, #188]	; (80076f4 <Eror_CodeCheck+0x108>)
 8007638:	781b      	ldrb	r3, [r3, #0]
 800763a:	2b01      	cmp	r3, #1
 800763c:	d103      	bne.n	8007646 <Eror_CodeCheck+0x5a>
		Eror_Code=8;	//Battery Pack unbalance
 800763e:	4b28      	ldr	r3, [pc, #160]	; (80076e0 <Eror_CodeCheck+0xf4>)
 8007640:	2208      	movs	r2, #8
 8007642:	701a      	strb	r2, [r3, #0]
}
 8007644:	e046      	b.n	80076d4 <Eror_CodeCheck+0xe8>
	else if (flag_trip_undervoltage==1)
 8007646:	4b2c      	ldr	r3, [pc, #176]	; (80076f8 <Eror_CodeCheck+0x10c>)
 8007648:	781b      	ldrb	r3, [r3, #0]
 800764a:	2b01      	cmp	r3, #1
 800764c:	d103      	bne.n	8007656 <Eror_CodeCheck+0x6a>
		Eror_Code=9;	//Battery Pack under voltage
 800764e:	4b24      	ldr	r3, [pc, #144]	; (80076e0 <Eror_CodeCheck+0xf4>)
 8007650:	2209      	movs	r2, #9
 8007652:	701a      	strb	r2, [r3, #0]
}
 8007654:	e03e      	b.n	80076d4 <Eror_CodeCheck+0xe8>
	else if (flag_trip_overvoltage==1)
 8007656:	4b29      	ldr	r3, [pc, #164]	; (80076fc <Eror_CodeCheck+0x110>)
 8007658:	781b      	ldrb	r3, [r3, #0]
 800765a:	2b01      	cmp	r3, #1
 800765c:	d103      	bne.n	8007666 <Eror_CodeCheck+0x7a>
		Eror_Code=10;	//Battery Pack over voltage
 800765e:	4b20      	ldr	r3, [pc, #128]	; (80076e0 <Eror_CodeCheck+0xf4>)
 8007660:	220a      	movs	r2, #10
 8007662:	701a      	strb	r2, [r3, #0]
}
 8007664:	e036      	b.n	80076d4 <Eror_CodeCheck+0xe8>
	else if (flag_trip_systemfailure==1)
 8007666:	4b26      	ldr	r3, [pc, #152]	; (8007700 <Eror_CodeCheck+0x114>)
 8007668:	781b      	ldrb	r3, [r3, #0]
 800766a:	2b01      	cmp	r3, #1
 800766c:	d103      	bne.n	8007676 <Eror_CodeCheck+0x8a>
			Eror_Code=12;	//Battery Pack system failure
 800766e:	4b1c      	ldr	r3, [pc, #112]	; (80076e0 <Eror_CodeCheck+0xf4>)
 8007670:	220c      	movs	r2, #12
 8007672:	701a      	strb	r2, [r3, #0]
}
 8007674:	e02e      	b.n	80076d4 <Eror_CodeCheck+0xe8>
	else if (Flag_ChargerUnderVoltage==1)
 8007676:	4b23      	ldr	r3, [pc, #140]	; (8007704 <Eror_CodeCheck+0x118>)
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	2b01      	cmp	r3, #1
 800767c:	d103      	bne.n	8007686 <Eror_CodeCheck+0x9a>
		Eror_Code=13;	//Charger Under Voltage
 800767e:	4b18      	ldr	r3, [pc, #96]	; (80076e0 <Eror_CodeCheck+0xf4>)
 8007680:	220d      	movs	r2, #13
 8007682:	701a      	strb	r2, [r3, #0]
}
 8007684:	e026      	b.n	80076d4 <Eror_CodeCheck+0xe8>
	else if (Flag_ChargerUnderTemperature==1)
 8007686:	4b20      	ldr	r3, [pc, #128]	; (8007708 <Eror_CodeCheck+0x11c>)
 8007688:	781b      	ldrb	r3, [r3, #0]
 800768a:	2b01      	cmp	r3, #1
 800768c:	d103      	bne.n	8007696 <Eror_CodeCheck+0xaa>
		Eror_Code=15;	//Charger Under Temperature
 800768e:	4b14      	ldr	r3, [pc, #80]	; (80076e0 <Eror_CodeCheck+0xf4>)
 8007690:	220f      	movs	r2, #15
 8007692:	701a      	strb	r2, [r3, #0]
}
 8007694:	e01e      	b.n	80076d4 <Eror_CodeCheck+0xe8>
	else if (Flag_ChargerShortCircuit==1)
 8007696:	4b1d      	ldr	r3, [pc, #116]	; (800770c <Eror_CodeCheck+0x120>)
 8007698:	781b      	ldrb	r3, [r3, #0]
 800769a:	2b01      	cmp	r3, #1
 800769c:	d103      	bne.n	80076a6 <Eror_CodeCheck+0xba>
		Eror_Code=16;	//Charger Short Circuit
 800769e:	4b10      	ldr	r3, [pc, #64]	; (80076e0 <Eror_CodeCheck+0xf4>)
 80076a0:	2210      	movs	r2, #16
 80076a2:	701a      	strb	r2, [r3, #0]
}
 80076a4:	e016      	b.n	80076d4 <Eror_CodeCheck+0xe8>
	else if (Flag_ChargerOverCurrent==1)
 80076a6:	4b1a      	ldr	r3, [pc, #104]	; (8007710 <Eror_CodeCheck+0x124>)
 80076a8:	781b      	ldrb	r3, [r3, #0]
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d103      	bne.n	80076b6 <Eror_CodeCheck+0xca>
		Eror_Code=17;	//Charger Over Current
 80076ae:	4b0c      	ldr	r3, [pc, #48]	; (80076e0 <Eror_CodeCheck+0xf4>)
 80076b0:	2211      	movs	r2, #17
 80076b2:	701a      	strb	r2, [r3, #0]
}
 80076b4:	e00e      	b.n	80076d4 <Eror_CodeCheck+0xe8>
	else if (Flag_ChargerOverVoltage==1)
 80076b6:	4b17      	ldr	r3, [pc, #92]	; (8007714 <Eror_CodeCheck+0x128>)
 80076b8:	781b      	ldrb	r3, [r3, #0]
 80076ba:	2b01      	cmp	r3, #1
 80076bc:	d103      	bne.n	80076c6 <Eror_CodeCheck+0xda>
		Eror_Code=18;	//Charger Over Current
 80076be:	4b08      	ldr	r3, [pc, #32]	; (80076e0 <Eror_CodeCheck+0xf4>)
 80076c0:	2212      	movs	r2, #18
 80076c2:	701a      	strb	r2, [r3, #0]
}
 80076c4:	e006      	b.n	80076d4 <Eror_CodeCheck+0xe8>
	else if(Flag_ChargerLostCommunication==1)
 80076c6:	4b14      	ldr	r3, [pc, #80]	; (8007718 <Eror_CodeCheck+0x12c>)
 80076c8:	781b      	ldrb	r3, [r3, #0]
 80076ca:	2b01      	cmp	r3, #1
 80076cc:	d102      	bne.n	80076d4 <Eror_CodeCheck+0xe8>
		Eror_Code=19;
 80076ce:	4b04      	ldr	r3, [pc, #16]	; (80076e0 <Eror_CodeCheck+0xf4>)
 80076d0:	2213      	movs	r2, #19
 80076d2:	701a      	strb	r2, [r3, #0]
}
 80076d4:	bf00      	nop
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bc80      	pop	{r7}
 80076da:	4770      	bx	lr
 80076dc:	200006a8 	.word	0x200006a8
 80076e0:	20000688 	.word	0x20000688
 80076e4:	20000a98 	.word	0x20000a98
 80076e8:	200007cc 	.word	0x200007cc
 80076ec:	20000a18 	.word	0x20000a18
 80076f0:	20000908 	.word	0x20000908
 80076f4:	20000692 	.word	0x20000692
 80076f8:	20000909 	.word	0x20000909
 80076fc:	20000d90 	.word	0x20000d90
 8007700:	200006c4 	.word	0x200006c4
 8007704:	200007d4 	.word	0x200007d4
 8007708:	20000dac 	.word	0x20000dac
 800770c:	20000808 	.word	0x20000808
 8007710:	200007ec 	.word	0x200007ec
 8007714:	2000080c 	.word	0x2000080c
 8007718:	20000a08 	.word	0x20000a08

0800771c <Clear_ProtectionFlag>:

void Clear_ProtectionFlag(void)
{
 800771c:	b480      	push	{r7}
 800771e:	af00      	add	r7, sp, #0
	flag_trip_overvoltage = 0;
 8007720:	4b12      	ldr	r3, [pc, #72]	; (800776c <Clear_ProtectionFlag+0x50>)
 8007722:	2200      	movs	r2, #0
 8007724:	701a      	strb	r2, [r3, #0]
	flag_trip_overtemperature = 0;
 8007726:	4b12      	ldr	r3, [pc, #72]	; (8007770 <Clear_ProtectionFlag+0x54>)
 8007728:	2200      	movs	r2, #0
 800772a:	701a      	strb	r2, [r3, #0]
	flag_trip_undertemperature = 0;
 800772c:	4b11      	ldr	r3, [pc, #68]	; (8007774 <Clear_ProtectionFlag+0x58>)
 800772e:	2200      	movs	r2, #0
 8007730:	701a      	strb	r2, [r3, #0]
	flag_trip_overcurrentcharge = 0;
 8007732:	4b11      	ldr	r3, [pc, #68]	; (8007778 <Clear_ProtectionFlag+0x5c>)
 8007734:	2200      	movs	r2, #0
 8007736:	701a      	strb	r2, [r3, #0]
	flag_trip_SOCOverCharge = 0;
 8007738:	4b10      	ldr	r3, [pc, #64]	; (800777c <Clear_ProtectionFlag+0x60>)
 800773a:	2200      	movs	r2, #0
 800773c:	701a      	strb	r2, [r3, #0]
	flag_trip_shortcircuit = 0;
 800773e:	4b10      	ldr	r3, [pc, #64]	; (8007780 <Clear_ProtectionFlag+0x64>)
 8007740:	2200      	movs	r2, #0
 8007742:	701a      	strb	r2, [r3, #0]
	flag_trip_systemfailure = 0;
 8007744:	4b0f      	ldr	r3, [pc, #60]	; (8007784 <Clear_ProtectionFlag+0x68>)
 8007746:	2200      	movs	r2, #0
 8007748:	701a      	strb	r2, [r3, #0]
	Flag_ChargerOverCurrent = 0;
 800774a:	4b0f      	ldr	r3, [pc, #60]	; (8007788 <Clear_ProtectionFlag+0x6c>)
 800774c:	2200      	movs	r2, #0
 800774e:	701a      	strb	r2, [r3, #0]
	Flag_ChargerOverTemperature = 0;
 8007750:	4b0e      	ldr	r3, [pc, #56]	; (800778c <Clear_ProtectionFlag+0x70>)
 8007752:	2200      	movs	r2, #0
 8007754:	701a      	strb	r2, [r3, #0]
	Flag_ChargerOverVoltage = 0;
 8007756:	4b0e      	ldr	r3, [pc, #56]	; (8007790 <Clear_ProtectionFlag+0x74>)
 8007758:	2200      	movs	r2, #0
 800775a:	701a      	strb	r2, [r3, #0]
	Flag_ChargerLostCommunication = 0;
 800775c:	4b0d      	ldr	r3, [pc, #52]	; (8007794 <Clear_ProtectionFlag+0x78>)
 800775e:	2200      	movs	r2, #0
 8007760:	701a      	strb	r2, [r3, #0]
}
 8007762:	bf00      	nop
 8007764:	46bd      	mov	sp, r7
 8007766:	bc80      	pop	{r7}
 8007768:	4770      	bx	lr
 800776a:	bf00      	nop
 800776c:	20000d90 	.word	0x20000d90
 8007770:	200007cc 	.word	0x200007cc
 8007774:	20000908 	.word	0x20000908
 8007778:	20000a98 	.word	0x20000a98
 800777c:	20000693 	.word	0x20000693
 8007780:	200006a8 	.word	0x200006a8
 8007784:	200006c4 	.word	0x200006c4
 8007788:	200007ec 	.word	0x200007ec
 800778c:	200006e1 	.word	0x200006e1
 8007790:	2000080c 	.word	0x2000080c
 8007794:	20000a08 	.word	0x20000a08

08007798 <Fault_Check>:

void Fault_Check(void)
{
 8007798:	b5b0      	push	{r4, r5, r7, lr}
 800779a:	af00      	add	r7, sp, #0
	if(Current_Charger >= SetProtection_ShortCircuit){
 800779c:	4b88      	ldr	r3, [pc, #544]	; (80079c0 <Fault_Check+0x228>)
 800779e:	781b      	ldrb	r3, [r3, #0]
 80077a0:	4618      	mov	r0, r3
 80077a2:	f7f9 fab7 	bl	8000d14 <__aeabi_i2f>
 80077a6:	4602      	mov	r2, r0
 80077a8:	4b86      	ldr	r3, [pc, #536]	; (80079c4 <Fault_Check+0x22c>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	4619      	mov	r1, r3
 80077ae:	4610      	mov	r0, r2
 80077b0:	f7f9 fcac 	bl	800110c <__aeabi_fcmple>
 80077b4:	4603      	mov	r3, r0
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d009      	beq.n	80077ce <Fault_Check+0x36>
		Flag_ChargerShortCircuit=1;
 80077ba:	4b83      	ldr	r3, [pc, #524]	; (80079c8 <Fault_Check+0x230>)
 80077bc:	2201      	movs	r2, #1
 80077be:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOC, Buzzer_Pin,1);
 80077c0:	2201      	movs	r2, #1
 80077c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80077c6:	4881      	ldr	r0, [pc, #516]	; (80079cc <Fault_Check+0x234>)
 80077c8:	f002 fdc9 	bl	800a35e <HAL_GPIO_WritePin>
		if (Eror_Code != 0) LastEror_code = Eror_Code;
		Eror_Code = 0;
		TripTime_OverCurrent = 0;
		Count_TripTime -= 0.001;
	}
}
 80077cc:	e0ef      	b.n	80079ae <Fault_Check+0x216>
	else if((SetProtection_OverCurrent - Current_Charger)<=0 && Flag_ChargerOverCurrent==0 ){
 80077ce:	4b80      	ldr	r3, [pc, #512]	; (80079d0 <Fault_Check+0x238>)
 80077d0:	781b      	ldrb	r3, [r3, #0]
 80077d2:	4618      	mov	r0, r3
 80077d4:	f7f9 fa9e 	bl	8000d14 <__aeabi_i2f>
 80077d8:	4602      	mov	r2, r0
 80077da:	4b7a      	ldr	r3, [pc, #488]	; (80079c4 <Fault_Check+0x22c>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4619      	mov	r1, r3
 80077e0:	4610      	mov	r0, r2
 80077e2:	f7f9 f9e1 	bl	8000ba8 <__aeabi_fsub>
 80077e6:	4603      	mov	r3, r0
 80077e8:	f04f 0100 	mov.w	r1, #0
 80077ec:	4618      	mov	r0, r3
 80077ee:	f7f9 fc8d 	bl	800110c <__aeabi_fcmple>
 80077f2:	4603      	mov	r3, r0
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d058      	beq.n	80078aa <Fault_Check+0x112>
 80077f8:	4b76      	ldr	r3, [pc, #472]	; (80079d4 <Fault_Check+0x23c>)
 80077fa:	781b      	ldrb	r3, [r3, #0]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d154      	bne.n	80078aa <Fault_Check+0x112>
		Eror_Code=17;
 8007800:	4b75      	ldr	r3, [pc, #468]	; (80079d8 <Fault_Check+0x240>)
 8007802:	2211      	movs	r2, #17
 8007804:	701a      	strb	r2, [r3, #0]
		TripTime_OverCurrent = 2/(((Current_Charger/SetProtection_OverCurrent)*(Current_Charger/SetProtection_OverCurrent))-1);
 8007806:	4b6f      	ldr	r3, [pc, #444]	; (80079c4 <Fault_Check+0x22c>)
 8007808:	681c      	ldr	r4, [r3, #0]
 800780a:	4b71      	ldr	r3, [pc, #452]	; (80079d0 <Fault_Check+0x238>)
 800780c:	781b      	ldrb	r3, [r3, #0]
 800780e:	4618      	mov	r0, r3
 8007810:	f7f9 fa80 	bl	8000d14 <__aeabi_i2f>
 8007814:	4603      	mov	r3, r0
 8007816:	4619      	mov	r1, r3
 8007818:	4620      	mov	r0, r4
 800781a:	f7f9 fb83 	bl	8000f24 <__aeabi_fdiv>
 800781e:	4603      	mov	r3, r0
 8007820:	461d      	mov	r5, r3
 8007822:	4b68      	ldr	r3, [pc, #416]	; (80079c4 <Fault_Check+0x22c>)
 8007824:	681c      	ldr	r4, [r3, #0]
 8007826:	4b6a      	ldr	r3, [pc, #424]	; (80079d0 <Fault_Check+0x238>)
 8007828:	781b      	ldrb	r3, [r3, #0]
 800782a:	4618      	mov	r0, r3
 800782c:	f7f9 fa72 	bl	8000d14 <__aeabi_i2f>
 8007830:	4603      	mov	r3, r0
 8007832:	4619      	mov	r1, r3
 8007834:	4620      	mov	r0, r4
 8007836:	f7f9 fb75 	bl	8000f24 <__aeabi_fdiv>
 800783a:	4603      	mov	r3, r0
 800783c:	4619      	mov	r1, r3
 800783e:	4628      	mov	r0, r5
 8007840:	f7f9 fabc 	bl	8000dbc <__aeabi_fmul>
 8007844:	4603      	mov	r3, r0
 8007846:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800784a:	4618      	mov	r0, r3
 800784c:	f7f9 f9ac 	bl	8000ba8 <__aeabi_fsub>
 8007850:	4603      	mov	r3, r0
 8007852:	4619      	mov	r1, r3
 8007854:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8007858:	f7f9 fb64 	bl	8000f24 <__aeabi_fdiv>
 800785c:	4603      	mov	r3, r0
 800785e:	461a      	mov	r2, r3
 8007860:	4b5e      	ldr	r3, [pc, #376]	; (80079dc <Fault_Check+0x244>)
 8007862:	601a      	str	r2, [r3, #0]
		Count_TripTime += 0.001;
 8007864:	4b5e      	ldr	r3, [pc, #376]	; (80079e0 <Fault_Check+0x248>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4618      	mov	r0, r3
 800786a:	f7f8 fe19 	bl	80004a0 <__aeabi_f2d>
 800786e:	a352      	add	r3, pc, #328	; (adr r3, 80079b8 <Fault_Check+0x220>)
 8007870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007874:	f7f8 fcb6 	bl	80001e4 <__adddf3>
 8007878:	4603      	mov	r3, r0
 800787a:	460c      	mov	r4, r1
 800787c:	4618      	mov	r0, r3
 800787e:	4621      	mov	r1, r4
 8007880:	f7f9 f93e 	bl	8000b00 <__aeabi_d2f>
 8007884:	4602      	mov	r2, r0
 8007886:	4b56      	ldr	r3, [pc, #344]	; (80079e0 <Fault_Check+0x248>)
 8007888:	601a      	str	r2, [r3, #0]
		if(Count_TripTime >= TripTime_OverCurrent){
 800788a:	4b55      	ldr	r3, [pc, #340]	; (80079e0 <Fault_Check+0x248>)
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	4b53      	ldr	r3, [pc, #332]	; (80079dc <Fault_Check+0x244>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4619      	mov	r1, r3
 8007894:	4610      	mov	r0, r2
 8007896:	f7f9 fc43 	bl	8001120 <__aeabi_fcmpge>
 800789a:	4603      	mov	r3, r0
 800789c:	2b00      	cmp	r3, #0
 800789e:	f000 8086 	beq.w	80079ae <Fault_Check+0x216>
			Flag_ChargerOverCurrent=1;
 80078a2:	4b4c      	ldr	r3, [pc, #304]	; (80079d4 <Fault_Check+0x23c>)
 80078a4:	2201      	movs	r2, #1
 80078a6:	701a      	strb	r2, [r3, #0]
		if(Count_TripTime >= TripTime_OverCurrent){
 80078a8:	e081      	b.n	80079ae <Fault_Check+0x216>
	else if ( Temp_T1 >= (SetProtection_Temp1-15)  || Temp_T2 >= (SetProtection_Temp2-15)){
 80078aa:	4b4e      	ldr	r3, [pc, #312]	; (80079e4 <Fault_Check+0x24c>)
 80078ac:	781b      	ldrb	r3, [r3, #0]
 80078ae:	3b0f      	subs	r3, #15
 80078b0:	4618      	mov	r0, r3
 80078b2:	f7f9 fa2f 	bl	8000d14 <__aeabi_i2f>
 80078b6:	4602      	mov	r2, r0
 80078b8:	4b4b      	ldr	r3, [pc, #300]	; (80079e8 <Fault_Check+0x250>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4619      	mov	r1, r3
 80078be:	4610      	mov	r0, r2
 80078c0:	f7f9 fc24 	bl	800110c <__aeabi_fcmple>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d10f      	bne.n	80078ea <Fault_Check+0x152>
 80078ca:	4b48      	ldr	r3, [pc, #288]	; (80079ec <Fault_Check+0x254>)
 80078cc:	781b      	ldrb	r3, [r3, #0]
 80078ce:	3b0f      	subs	r3, #15
 80078d0:	4618      	mov	r0, r3
 80078d2:	f7f9 fa1f 	bl	8000d14 <__aeabi_i2f>
 80078d6:	4602      	mov	r2, r0
 80078d8:	4b45      	ldr	r3, [pc, #276]	; (80079f0 <Fault_Check+0x258>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4619      	mov	r1, r3
 80078de:	4610      	mov	r0, r2
 80078e0:	f7f9 fc14 	bl	800110c <__aeabi_fcmple>
 80078e4:	4603      	mov	r3, r0
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d02b      	beq.n	8007942 <Fault_Check+0x1aa>
		flag_Derating = 1;
 80078ea:	4b42      	ldr	r3, [pc, #264]	; (80079f4 <Fault_Check+0x25c>)
 80078ec:	2201      	movs	r2, #1
 80078ee:	701a      	strb	r2, [r3, #0]
		Eror_Code = 14;
 80078f0:	4b39      	ldr	r3, [pc, #228]	; (80079d8 <Fault_Check+0x240>)
 80078f2:	220e      	movs	r2, #14
 80078f4:	701a      	strb	r2, [r3, #0]
		if(Temp_T1 >= SetProtection_Temp1 || Temp_T2 >= SetProtection_Temp2){
 80078f6:	4b3b      	ldr	r3, [pc, #236]	; (80079e4 <Fault_Check+0x24c>)
 80078f8:	781b      	ldrb	r3, [r3, #0]
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7f9 fa0a 	bl	8000d14 <__aeabi_i2f>
 8007900:	4602      	mov	r2, r0
 8007902:	4b39      	ldr	r3, [pc, #228]	; (80079e8 <Fault_Check+0x250>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4619      	mov	r1, r3
 8007908:	4610      	mov	r0, r2
 800790a:	f7f9 fbff 	bl	800110c <__aeabi_fcmple>
 800790e:	4603      	mov	r3, r0
 8007910:	2b00      	cmp	r3, #0
 8007912:	d10f      	bne.n	8007934 <Fault_Check+0x19c>
 8007914:	4b35      	ldr	r3, [pc, #212]	; (80079ec <Fault_Check+0x254>)
 8007916:	781b      	ldrb	r3, [r3, #0]
 8007918:	4618      	mov	r0, r3
 800791a:	f7f9 f9fb 	bl	8000d14 <__aeabi_i2f>
 800791e:	4602      	mov	r2, r0
 8007920:	4b33      	ldr	r3, [pc, #204]	; (80079f0 <Fault_Check+0x258>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4619      	mov	r1, r3
 8007926:	4610      	mov	r0, r2
 8007928:	f7f9 fbf0 	bl	800110c <__aeabi_fcmple>
 800792c:	4603      	mov	r3, r0
 800792e:	2b00      	cmp	r3, #0
 8007930:	d100      	bne.n	8007934 <Fault_Check+0x19c>
 8007932:	e03c      	b.n	80079ae <Fault_Check+0x216>
			Flag_ChargerOverTemperature = 1;
 8007934:	4b30      	ldr	r3, [pc, #192]	; (80079f8 <Fault_Check+0x260>)
 8007936:	2201      	movs	r2, #1
 8007938:	701a      	strb	r2, [r3, #0]
			Charger_Mode = 2;
 800793a:	4b30      	ldr	r3, [pc, #192]	; (80079fc <Fault_Check+0x264>)
 800793c:	2202      	movs	r2, #2
 800793e:	701a      	strb	r2, [r3, #0]
		if(Temp_T1 >= SetProtection_Temp1 || Temp_T2 >= SetProtection_Temp2){
 8007940:	e035      	b.n	80079ae <Fault_Check+0x216>
	else if(Voltage_Charger >= SetProtection_OverVoltage){
 8007942:	4b2f      	ldr	r3, [pc, #188]	; (8007a00 <Fault_Check+0x268>)
 8007944:	781b      	ldrb	r3, [r3, #0]
 8007946:	4618      	mov	r0, r3
 8007948:	f7f9 f9e4 	bl	8000d14 <__aeabi_i2f>
 800794c:	4602      	mov	r2, r0
 800794e:	4b2d      	ldr	r3, [pc, #180]	; (8007a04 <Fault_Check+0x26c>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4619      	mov	r1, r3
 8007954:	4610      	mov	r0, r2
 8007956:	f7f9 fbd9 	bl	800110c <__aeabi_fcmple>
 800795a:	4603      	mov	r3, r0
 800795c:	2b00      	cmp	r3, #0
 800795e:	d003      	beq.n	8007968 <Fault_Check+0x1d0>
		Flag_ChargerOverVoltage=1;
 8007960:	4b29      	ldr	r3, [pc, #164]	; (8007a08 <Fault_Check+0x270>)
 8007962:	2201      	movs	r2, #1
 8007964:	701a      	strb	r2, [r3, #0]
}
 8007966:	e022      	b.n	80079ae <Fault_Check+0x216>
		if (Eror_Code != 0) LastEror_code = Eror_Code;
 8007968:	4b1b      	ldr	r3, [pc, #108]	; (80079d8 <Fault_Check+0x240>)
 800796a:	781b      	ldrb	r3, [r3, #0]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d003      	beq.n	8007978 <Fault_Check+0x1e0>
 8007970:	4b19      	ldr	r3, [pc, #100]	; (80079d8 <Fault_Check+0x240>)
 8007972:	781a      	ldrb	r2, [r3, #0]
 8007974:	4b25      	ldr	r3, [pc, #148]	; (8007a0c <Fault_Check+0x274>)
 8007976:	701a      	strb	r2, [r3, #0]
		Eror_Code = 0;
 8007978:	4b17      	ldr	r3, [pc, #92]	; (80079d8 <Fault_Check+0x240>)
 800797a:	2200      	movs	r2, #0
 800797c:	701a      	strb	r2, [r3, #0]
		TripTime_OverCurrent = 0;
 800797e:	4b17      	ldr	r3, [pc, #92]	; (80079dc <Fault_Check+0x244>)
 8007980:	f04f 0200 	mov.w	r2, #0
 8007984:	601a      	str	r2, [r3, #0]
		Count_TripTime -= 0.001;
 8007986:	4b16      	ldr	r3, [pc, #88]	; (80079e0 <Fault_Check+0x248>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4618      	mov	r0, r3
 800798c:	f7f8 fd88 	bl	80004a0 <__aeabi_f2d>
 8007990:	a309      	add	r3, pc, #36	; (adr r3, 80079b8 <Fault_Check+0x220>)
 8007992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007996:	f7f8 fc23 	bl	80001e0 <__aeabi_dsub>
 800799a:	4603      	mov	r3, r0
 800799c:	460c      	mov	r4, r1
 800799e:	4618      	mov	r0, r3
 80079a0:	4621      	mov	r1, r4
 80079a2:	f7f9 f8ad 	bl	8000b00 <__aeabi_d2f>
 80079a6:	4602      	mov	r2, r0
 80079a8:	4b0d      	ldr	r3, [pc, #52]	; (80079e0 <Fault_Check+0x248>)
 80079aa:	601a      	str	r2, [r3, #0]
}
 80079ac:	e7ff      	b.n	80079ae <Fault_Check+0x216>
 80079ae:	bf00      	nop
 80079b0:	bdb0      	pop	{r4, r5, r7, pc}
 80079b2:	bf00      	nop
 80079b4:	f3af 8000 	nop.w
 80079b8:	d2f1a9fc 	.word	0xd2f1a9fc
 80079bc:	3f50624d 	.word	0x3f50624d
 80079c0:	20000052 	.word	0x20000052
 80079c4:	20000d58 	.word	0x20000d58
 80079c8:	20000808 	.word	0x20000808
 80079cc:	40020800 	.word	0x40020800
 80079d0:	20000053 	.word	0x20000053
 80079d4:	200007ec 	.word	0x200007ec
 80079d8:	20000688 	.word	0x20000688
 80079dc:	20001064 	.word	0x20001064
 80079e0:	2000106c 	.word	0x2000106c
 80079e4:	20000055 	.word	0x20000055
 80079e8:	20000a3c 	.word	0x20000a3c
 80079ec:	20000056 	.word	0x20000056
 80079f0:	20000698 	.word	0x20000698
 80079f4:	20000c80 	.word	0x20000c80
 80079f8:	200006e1 	.word	0x200006e1
 80079fc:	20000700 	.word	0x20000700
 8007a00:	20000054 	.word	0x20000054
 8007a04:	20000b90 	.word	0x20000b90
 8007a08:	2000080c 	.word	0x2000080c
 8007a0c:	200006e0 	.word	0x200006e0

08007a10 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b084      	sub	sp, #16
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007a18:	4b11      	ldr	r3, [pc, #68]	; (8007a60 <_sbrk+0x50>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d102      	bne.n	8007a26 <_sbrk+0x16>
		heap_end = &end;
 8007a20:	4b0f      	ldr	r3, [pc, #60]	; (8007a60 <_sbrk+0x50>)
 8007a22:	4a10      	ldr	r2, [pc, #64]	; (8007a64 <_sbrk+0x54>)
 8007a24:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007a26:	4b0e      	ldr	r3, [pc, #56]	; (8007a60 <_sbrk+0x50>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007a2c:	4b0c      	ldr	r3, [pc, #48]	; (8007a60 <_sbrk+0x50>)
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	4413      	add	r3, r2
 8007a34:	466a      	mov	r2, sp
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d907      	bls.n	8007a4a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8007a3a:	f005 fbf9 	bl	800d230 <__errno>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	230c      	movs	r3, #12
 8007a42:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007a44:	f04f 33ff 	mov.w	r3, #4294967295
 8007a48:	e006      	b.n	8007a58 <_sbrk+0x48>
	}

	heap_end += incr;
 8007a4a:	4b05      	ldr	r3, [pc, #20]	; (8007a60 <_sbrk+0x50>)
 8007a4c:	681a      	ldr	r2, [r3, #0]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	4413      	add	r3, r2
 8007a52:	4a03      	ldr	r2, [pc, #12]	; (8007a60 <_sbrk+0x50>)
 8007a54:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007a56:	68fb      	ldr	r3, [r7, #12]
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3710      	adds	r7, #16
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bd80      	pop	{r7, pc}
 8007a60:	20000668 	.word	0x20000668
 8007a64:	200011f8 	.word	0x200011f8

08007a68 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007a6c:	4b12      	ldr	r3, [pc, #72]	; (8007ab8 <SystemInit+0x50>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a11      	ldr	r2, [pc, #68]	; (8007ab8 <SystemInit+0x50>)
 8007a72:	f043 0301 	orr.w	r3, r3, #1
 8007a76:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007a78:	4b0f      	ldr	r3, [pc, #60]	; (8007ab8 <SystemInit+0x50>)
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8007a7e:	4b0e      	ldr	r3, [pc, #56]	; (8007ab8 <SystemInit+0x50>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4a0d      	ldr	r2, [pc, #52]	; (8007ab8 <SystemInit+0x50>)
 8007a84:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007a88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a8c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8007a8e:	4b0a      	ldr	r3, [pc, #40]	; (8007ab8 <SystemInit+0x50>)
 8007a90:	4a0a      	ldr	r2, [pc, #40]	; (8007abc <SystemInit+0x54>)
 8007a92:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007a94:	4b08      	ldr	r3, [pc, #32]	; (8007ab8 <SystemInit+0x50>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	4a07      	ldr	r2, [pc, #28]	; (8007ab8 <SystemInit+0x50>)
 8007a9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007a9e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007aa0:	4b05      	ldr	r3, [pc, #20]	; (8007ab8 <SystemInit+0x50>)
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007aa6:	4b06      	ldr	r3, [pc, #24]	; (8007ac0 <SystemInit+0x58>)
 8007aa8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007aac:	609a      	str	r2, [r3, #8]
#endif
}
 8007aae:	bf00      	nop
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bc80      	pop	{r7}
 8007ab4:	4770      	bx	lr
 8007ab6:	bf00      	nop
 8007ab8:	40023800 	.word	0x40023800
 8007abc:	24003010 	.word	0x24003010
 8007ac0:	e000ed00 	.word	0xe000ed00

08007ac4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b096      	sub	sp, #88	; 0x58
 8007ac8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007aca:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8007ace:	2200      	movs	r2, #0
 8007ad0:	601a      	str	r2, [r3, #0]
 8007ad2:	605a      	str	r2, [r3, #4]
 8007ad4:	609a      	str	r2, [r3, #8]
 8007ad6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007ad8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007adc:	2200      	movs	r2, #0
 8007ade:	601a      	str	r2, [r3, #0]
 8007ae0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007ae2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	601a      	str	r2, [r3, #0]
 8007aea:	605a      	str	r2, [r3, #4]
 8007aec:	609a      	str	r2, [r3, #8]
 8007aee:	60da      	str	r2, [r3, #12]
 8007af0:	611a      	str	r2, [r3, #16]
 8007af2:	615a      	str	r2, [r3, #20]
 8007af4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007af6:	1d3b      	adds	r3, r7, #4
 8007af8:	2220      	movs	r2, #32
 8007afa:	2100      	movs	r1, #0
 8007afc:	4618      	mov	r0, r3
 8007afe:	f005 fbc1 	bl	800d284 <memset>

  htim1.Instance = TIM1;
 8007b02:	4b3e      	ldr	r3, [pc, #248]	; (8007bfc <MX_TIM1_Init+0x138>)
 8007b04:	4a3e      	ldr	r2, [pc, #248]	; (8007c00 <MX_TIM1_Init+0x13c>)
 8007b06:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8007b08:	4b3c      	ldr	r3, [pc, #240]	; (8007bfc <MX_TIM1_Init+0x138>)
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007b0e:	4b3b      	ldr	r3, [pc, #236]	; (8007bfc <MX_TIM1_Init+0x138>)
 8007b10:	2200      	movs	r2, #0
 8007b12:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5999;
 8007b14:	4b39      	ldr	r3, [pc, #228]	; (8007bfc <MX_TIM1_Init+0x138>)
 8007b16:	f241 726f 	movw	r2, #5999	; 0x176f
 8007b1a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007b1c:	4b37      	ldr	r3, [pc, #220]	; (8007bfc <MX_TIM1_Init+0x138>)
 8007b1e:	2200      	movs	r2, #0
 8007b20:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007b22:	4b36      	ldr	r3, [pc, #216]	; (8007bfc <MX_TIM1_Init+0x138>)
 8007b24:	2200      	movs	r2, #0
 8007b26:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007b28:	4b34      	ldr	r3, [pc, #208]	; (8007bfc <MX_TIM1_Init+0x138>)
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8007b2e:	4833      	ldr	r0, [pc, #204]	; (8007bfc <MX_TIM1_Init+0x138>)
 8007b30:	f003 ffde 	bl	800baf0 <HAL_TIM_Base_Init>
 8007b34:	4603      	mov	r3, r0
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d001      	beq.n	8007b3e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8007b3a:	f7fe fd9b 	bl	8006674 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007b3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007b42:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8007b44:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8007b48:	4619      	mov	r1, r3
 8007b4a:	482c      	ldr	r0, [pc, #176]	; (8007bfc <MX_TIM1_Init+0x138>)
 8007b4c:	f004 fa82 	bl	800c054 <HAL_TIM_ConfigClockSource>
 8007b50:	4603      	mov	r3, r0
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d001      	beq.n	8007b5a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8007b56:	f7fe fd8d 	bl	8006674 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8007b5a:	4828      	ldr	r0, [pc, #160]	; (8007bfc <MX_TIM1_Init+0x138>)
 8007b5c:	f004 f839 	bl	800bbd2 <HAL_TIM_PWM_Init>
 8007b60:	4603      	mov	r3, r0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d001      	beq.n	8007b6a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8007b66:	f7fe fd85 	bl	8006674 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007b72:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007b76:	4619      	mov	r1, r3
 8007b78:	4820      	ldr	r0, [pc, #128]	; (8007bfc <MX_TIM1_Init+0x138>)
 8007b7a:	f004 fe53 	bl	800c824 <HAL_TIMEx_MasterConfigSynchronization>
 8007b7e:	4603      	mov	r3, r0
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d001      	beq.n	8007b88 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8007b84:	f7fe fd76 	bl	8006674 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007b88:	2360      	movs	r3, #96	; 0x60
 8007b8a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007b90:	2300      	movs	r3, #0
 8007b92:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007b94:	2300      	movs	r3, #0
 8007b96:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007ba4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007ba8:	2200      	movs	r2, #0
 8007baa:	4619      	mov	r1, r3
 8007bac:	4813      	ldr	r0, [pc, #76]	; (8007bfc <MX_TIM1_Init+0x138>)
 8007bae:	f004 f98b 	bl	800bec8 <HAL_TIM_PWM_ConfigChannel>
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d001      	beq.n	8007bbc <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8007bb8:	f7fe fd5c 	bl	8006674 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007bcc:	2300      	movs	r3, #0
 8007bce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007bd0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007bd4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007bda:	1d3b      	adds	r3, r7, #4
 8007bdc:	4619      	mov	r1, r3
 8007bde:	4807      	ldr	r0, [pc, #28]	; (8007bfc <MX_TIM1_Init+0x138>)
 8007be0:	f004 fe64 	bl	800c8ac <HAL_TIMEx_ConfigBreakDeadTime>
 8007be4:	4603      	mov	r3, r0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d001      	beq.n	8007bee <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8007bea:	f7fe fd43 	bl	8006674 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8007bee:	4803      	ldr	r0, [pc, #12]	; (8007bfc <MX_TIM1_Init+0x138>)
 8007bf0:	f000 f96a 	bl	8007ec8 <HAL_TIM_MspPostInit>

}
 8007bf4:	bf00      	nop
 8007bf6:	3758      	adds	r7, #88	; 0x58
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}
 8007bfc:	200010f0 	.word	0x200010f0
 8007c00:	40010000 	.word	0x40010000

08007c04 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b086      	sub	sp, #24
 8007c08:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007c0a:	f107 0308 	add.w	r3, r7, #8
 8007c0e:	2200      	movs	r2, #0
 8007c10:	601a      	str	r2, [r3, #0]
 8007c12:	605a      	str	r2, [r3, #4]
 8007c14:	609a      	str	r2, [r3, #8]
 8007c16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c18:	463b      	mov	r3, r7
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	601a      	str	r2, [r3, #0]
 8007c1e:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8007c20:	4b1e      	ldr	r3, [pc, #120]	; (8007c9c <MX_TIM2_Init+0x98>)
 8007c22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007c26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 599;
 8007c28:	4b1c      	ldr	r3, [pc, #112]	; (8007c9c <MX_TIM2_Init+0x98>)
 8007c2a:	f240 2257 	movw	r2, #599	; 0x257
 8007c2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c30:	4b1a      	ldr	r3, [pc, #104]	; (8007c9c <MX_TIM2_Init+0x98>)
 8007c32:	2200      	movs	r2, #0
 8007c34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8007c36:	4b19      	ldr	r3, [pc, #100]	; (8007c9c <MX_TIM2_Init+0x98>)
 8007c38:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007c3c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007c3e:	4b17      	ldr	r3, [pc, #92]	; (8007c9c <MX_TIM2_Init+0x98>)
 8007c40:	2200      	movs	r2, #0
 8007c42:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007c44:	4b15      	ldr	r3, [pc, #84]	; (8007c9c <MX_TIM2_Init+0x98>)
 8007c46:	2200      	movs	r2, #0
 8007c48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007c4a:	4814      	ldr	r0, [pc, #80]	; (8007c9c <MX_TIM2_Init+0x98>)
 8007c4c:	f003 ff50 	bl	800baf0 <HAL_TIM_Base_Init>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d001      	beq.n	8007c5a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8007c56:	f7fe fd0d 	bl	8006674 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007c5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c5e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007c60:	f107 0308 	add.w	r3, r7, #8
 8007c64:	4619      	mov	r1, r3
 8007c66:	480d      	ldr	r0, [pc, #52]	; (8007c9c <MX_TIM2_Init+0x98>)
 8007c68:	f004 f9f4 	bl	800c054 <HAL_TIM_ConfigClockSource>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d001      	beq.n	8007c76 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8007c72:	f7fe fcff 	bl	8006674 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007c76:	2300      	movs	r3, #0
 8007c78:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007c7e:	463b      	mov	r3, r7
 8007c80:	4619      	mov	r1, r3
 8007c82:	4806      	ldr	r0, [pc, #24]	; (8007c9c <MX_TIM2_Init+0x98>)
 8007c84:	f004 fdce 	bl	800c824 <HAL_TIMEx_MasterConfigSynchronization>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d001      	beq.n	8007c92 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8007c8e:	f7fe fcf1 	bl	8006674 <Error_Handler>
  }

}
 8007c92:	bf00      	nop
 8007c94:	3718      	adds	r7, #24
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}
 8007c9a:	bf00      	nop
 8007c9c:	20001130 	.word	0x20001130

08007ca0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b086      	sub	sp, #24
 8007ca4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007ca6:	f107 0308 	add.w	r3, r7, #8
 8007caa:	2200      	movs	r2, #0
 8007cac:	601a      	str	r2, [r3, #0]
 8007cae:	605a      	str	r2, [r3, #4]
 8007cb0:	609a      	str	r2, [r3, #8]
 8007cb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007cb4:	463b      	mov	r3, r7
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	601a      	str	r2, [r3, #0]
 8007cba:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8007cbc:	4b1d      	ldr	r3, [pc, #116]	; (8007d34 <MX_TIM3_Init+0x94>)
 8007cbe:	4a1e      	ldr	r2, [pc, #120]	; (8007d38 <MX_TIM3_Init+0x98>)
 8007cc0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 599;
 8007cc2:	4b1c      	ldr	r3, [pc, #112]	; (8007d34 <MX_TIM3_Init+0x94>)
 8007cc4:	f240 2257 	movw	r2, #599	; 0x257
 8007cc8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007cca:	4b1a      	ldr	r3, [pc, #104]	; (8007d34 <MX_TIM3_Init+0x94>)
 8007ccc:	2200      	movs	r2, #0
 8007cce:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8007cd0:	4b18      	ldr	r3, [pc, #96]	; (8007d34 <MX_TIM3_Init+0x94>)
 8007cd2:	f242 720f 	movw	r2, #9999	; 0x270f
 8007cd6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007cd8:	4b16      	ldr	r3, [pc, #88]	; (8007d34 <MX_TIM3_Init+0x94>)
 8007cda:	2200      	movs	r2, #0
 8007cdc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007cde:	4b15      	ldr	r3, [pc, #84]	; (8007d34 <MX_TIM3_Init+0x94>)
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8007ce4:	4813      	ldr	r0, [pc, #76]	; (8007d34 <MX_TIM3_Init+0x94>)
 8007ce6:	f003 ff03 	bl	800baf0 <HAL_TIM_Base_Init>
 8007cea:	4603      	mov	r3, r0
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d001      	beq.n	8007cf4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8007cf0:	f7fe fcc0 	bl	8006674 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007cf4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007cf8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8007cfa:	f107 0308 	add.w	r3, r7, #8
 8007cfe:	4619      	mov	r1, r3
 8007d00:	480c      	ldr	r0, [pc, #48]	; (8007d34 <MX_TIM3_Init+0x94>)
 8007d02:	f004 f9a7 	bl	800c054 <HAL_TIM_ConfigClockSource>
 8007d06:	4603      	mov	r3, r0
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d001      	beq.n	8007d10 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8007d0c:	f7fe fcb2 	bl	8006674 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007d10:	2300      	movs	r3, #0
 8007d12:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007d14:	2300      	movs	r3, #0
 8007d16:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007d18:	463b      	mov	r3, r7
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	4805      	ldr	r0, [pc, #20]	; (8007d34 <MX_TIM3_Init+0x94>)
 8007d1e:	f004 fd81 	bl	800c824 <HAL_TIMEx_MasterConfigSynchronization>
 8007d22:	4603      	mov	r3, r0
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d001      	beq.n	8007d2c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8007d28:	f7fe fca4 	bl	8006674 <Error_Handler>
  }

}
 8007d2c:	bf00      	nop
 8007d2e:	3718      	adds	r7, #24
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}
 8007d34:	200010b0 	.word	0x200010b0
 8007d38:	40000400 	.word	0x40000400

08007d3c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b086      	sub	sp, #24
 8007d40:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007d42:	f107 0308 	add.w	r3, r7, #8
 8007d46:	2200      	movs	r2, #0
 8007d48:	601a      	str	r2, [r3, #0]
 8007d4a:	605a      	str	r2, [r3, #4]
 8007d4c:	609a      	str	r2, [r3, #8]
 8007d4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007d50:	463b      	mov	r3, r7
 8007d52:	2200      	movs	r2, #0
 8007d54:	601a      	str	r2, [r3, #0]
 8007d56:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8007d58:	4b1d      	ldr	r3, [pc, #116]	; (8007dd0 <MX_TIM4_Init+0x94>)
 8007d5a:	4a1e      	ldr	r2, [pc, #120]	; (8007dd4 <MX_TIM4_Init+0x98>)
 8007d5c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8007d5e:	4b1c      	ldr	r3, [pc, #112]	; (8007dd0 <MX_TIM4_Init+0x94>)
 8007d60:	2200      	movs	r2, #0
 8007d62:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d64:	4b1a      	ldr	r3, [pc, #104]	; (8007dd0 <MX_TIM4_Init+0x94>)
 8007d66:	2200      	movs	r2, #0
 8007d68:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 5900;
 8007d6a:	4b19      	ldr	r3, [pc, #100]	; (8007dd0 <MX_TIM4_Init+0x94>)
 8007d6c:	f241 720c 	movw	r2, #5900	; 0x170c
 8007d70:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007d72:	4b17      	ldr	r3, [pc, #92]	; (8007dd0 <MX_TIM4_Init+0x94>)
 8007d74:	2200      	movs	r2, #0
 8007d76:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007d78:	4b15      	ldr	r3, [pc, #84]	; (8007dd0 <MX_TIM4_Init+0x94>)
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8007d7e:	4814      	ldr	r0, [pc, #80]	; (8007dd0 <MX_TIM4_Init+0x94>)
 8007d80:	f003 feb6 	bl	800baf0 <HAL_TIM_Base_Init>
 8007d84:	4603      	mov	r3, r0
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d001      	beq.n	8007d8e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8007d8a:	f7fe fc73 	bl	8006674 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007d8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007d92:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8007d94:	f107 0308 	add.w	r3, r7, #8
 8007d98:	4619      	mov	r1, r3
 8007d9a:	480d      	ldr	r0, [pc, #52]	; (8007dd0 <MX_TIM4_Init+0x94>)
 8007d9c:	f004 f95a 	bl	800c054 <HAL_TIM_ConfigClockSource>
 8007da0:	4603      	mov	r3, r0
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d001      	beq.n	8007daa <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8007da6:	f7fe fc65 	bl	8006674 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007daa:	2300      	movs	r3, #0
 8007dac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007dae:	2300      	movs	r3, #0
 8007db0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007db2:	463b      	mov	r3, r7
 8007db4:	4619      	mov	r1, r3
 8007db6:	4806      	ldr	r0, [pc, #24]	; (8007dd0 <MX_TIM4_Init+0x94>)
 8007db8:	f004 fd34 	bl	800c824 <HAL_TIMEx_MasterConfigSynchronization>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d001      	beq.n	8007dc6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8007dc2:	f7fe fc57 	bl	8006674 <Error_Handler>
  }

}
 8007dc6:	bf00      	nop
 8007dc8:	3718      	adds	r7, #24
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}
 8007dce:	bf00      	nop
 8007dd0:	20001070 	.word	0x20001070
 8007dd4:	40000800 	.word	0x40000800

08007dd8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b086      	sub	sp, #24
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a34      	ldr	r2, [pc, #208]	; (8007eb8 <HAL_TIM_Base_MspInit+0xe0>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d10e      	bne.n	8007e08 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007dea:	2300      	movs	r3, #0
 8007dec:	617b      	str	r3, [r7, #20]
 8007dee:	4b33      	ldr	r3, [pc, #204]	; (8007ebc <HAL_TIM_Base_MspInit+0xe4>)
 8007df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007df2:	4a32      	ldr	r2, [pc, #200]	; (8007ebc <HAL_TIM_Base_MspInit+0xe4>)
 8007df4:	f043 0301 	orr.w	r3, r3, #1
 8007df8:	6453      	str	r3, [r2, #68]	; 0x44
 8007dfa:	4b30      	ldr	r3, [pc, #192]	; (8007ebc <HAL_TIM_Base_MspInit+0xe4>)
 8007dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dfe:	f003 0301 	and.w	r3, r3, #1
 8007e02:	617b      	str	r3, [r7, #20]
 8007e04:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8007e06:	e052      	b.n	8007eae <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM2)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e10:	d116      	bne.n	8007e40 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007e12:	2300      	movs	r3, #0
 8007e14:	613b      	str	r3, [r7, #16]
 8007e16:	4b29      	ldr	r3, [pc, #164]	; (8007ebc <HAL_TIM_Base_MspInit+0xe4>)
 8007e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e1a:	4a28      	ldr	r2, [pc, #160]	; (8007ebc <HAL_TIM_Base_MspInit+0xe4>)
 8007e1c:	f043 0301 	orr.w	r3, r3, #1
 8007e20:	6413      	str	r3, [r2, #64]	; 0x40
 8007e22:	4b26      	ldr	r3, [pc, #152]	; (8007ebc <HAL_TIM_Base_MspInit+0xe4>)
 8007e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e26:	f003 0301 	and.w	r3, r3, #1
 8007e2a:	613b      	str	r3, [r7, #16]
 8007e2c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8007e2e:	2200      	movs	r2, #0
 8007e30:	2100      	movs	r1, #0
 8007e32:	201c      	movs	r0, #28
 8007e34:	f001 fd19 	bl	800986a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8007e38:	201c      	movs	r0, #28
 8007e3a:	f001 fd32 	bl	80098a2 <HAL_NVIC_EnableIRQ>
}
 8007e3e:	e036      	b.n	8007eae <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM3)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a1e      	ldr	r2, [pc, #120]	; (8007ec0 <HAL_TIM_Base_MspInit+0xe8>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d116      	bne.n	8007e78 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	60fb      	str	r3, [r7, #12]
 8007e4e:	4b1b      	ldr	r3, [pc, #108]	; (8007ebc <HAL_TIM_Base_MspInit+0xe4>)
 8007e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e52:	4a1a      	ldr	r2, [pc, #104]	; (8007ebc <HAL_TIM_Base_MspInit+0xe4>)
 8007e54:	f043 0302 	orr.w	r3, r3, #2
 8007e58:	6413      	str	r3, [r2, #64]	; 0x40
 8007e5a:	4b18      	ldr	r3, [pc, #96]	; (8007ebc <HAL_TIM_Base_MspInit+0xe4>)
 8007e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e5e:	f003 0302 	and.w	r3, r3, #2
 8007e62:	60fb      	str	r3, [r7, #12]
 8007e64:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8007e66:	2200      	movs	r2, #0
 8007e68:	2100      	movs	r1, #0
 8007e6a:	201d      	movs	r0, #29
 8007e6c:	f001 fcfd 	bl	800986a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007e70:	201d      	movs	r0, #29
 8007e72:	f001 fd16 	bl	80098a2 <HAL_NVIC_EnableIRQ>
}
 8007e76:	e01a      	b.n	8007eae <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a11      	ldr	r2, [pc, #68]	; (8007ec4 <HAL_TIM_Base_MspInit+0xec>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d115      	bne.n	8007eae <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007e82:	2300      	movs	r3, #0
 8007e84:	60bb      	str	r3, [r7, #8]
 8007e86:	4b0d      	ldr	r3, [pc, #52]	; (8007ebc <HAL_TIM_Base_MspInit+0xe4>)
 8007e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8a:	4a0c      	ldr	r2, [pc, #48]	; (8007ebc <HAL_TIM_Base_MspInit+0xe4>)
 8007e8c:	f043 0304 	orr.w	r3, r3, #4
 8007e90:	6413      	str	r3, [r2, #64]	; 0x40
 8007e92:	4b0a      	ldr	r3, [pc, #40]	; (8007ebc <HAL_TIM_Base_MspInit+0xe4>)
 8007e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e96:	f003 0304 	and.w	r3, r3, #4
 8007e9a:	60bb      	str	r3, [r7, #8]
 8007e9c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	2100      	movs	r1, #0
 8007ea2:	201e      	movs	r0, #30
 8007ea4:	f001 fce1 	bl	800986a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8007ea8:	201e      	movs	r0, #30
 8007eaa:	f001 fcfa 	bl	80098a2 <HAL_NVIC_EnableIRQ>
}
 8007eae:	bf00      	nop
 8007eb0:	3718      	adds	r7, #24
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	40010000 	.word	0x40010000
 8007ebc:	40023800 	.word	0x40023800
 8007ec0:	40000400 	.word	0x40000400
 8007ec4:	40000800 	.word	0x40000800

08007ec8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b088      	sub	sp, #32
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ed0:	f107 030c 	add.w	r3, r7, #12
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	601a      	str	r2, [r3, #0]
 8007ed8:	605a      	str	r2, [r3, #4]
 8007eda:	609a      	str	r2, [r3, #8]
 8007edc:	60da      	str	r2, [r3, #12]
 8007ede:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a12      	ldr	r2, [pc, #72]	; (8007f30 <HAL_TIM_MspPostInit+0x68>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d11e      	bne.n	8007f28 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007eea:	2300      	movs	r3, #0
 8007eec:	60bb      	str	r3, [r7, #8]
 8007eee:	4b11      	ldr	r3, [pc, #68]	; (8007f34 <HAL_TIM_MspPostInit+0x6c>)
 8007ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ef2:	4a10      	ldr	r2, [pc, #64]	; (8007f34 <HAL_TIM_MspPostInit+0x6c>)
 8007ef4:	f043 0301 	orr.w	r3, r3, #1
 8007ef8:	6313      	str	r3, [r2, #48]	; 0x30
 8007efa:	4b0e      	ldr	r3, [pc, #56]	; (8007f34 <HAL_TIM_MspPostInit+0x6c>)
 8007efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007efe:	f003 0301 	and.w	r3, r3, #1
 8007f02:	60bb      	str	r3, [r7, #8]
 8007f04:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007f06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007f0a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f0c:	2302      	movs	r3, #2
 8007f0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f10:	2300      	movs	r3, #0
 8007f12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f14:	2303      	movs	r3, #3
 8007f16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f1c:	f107 030c 	add.w	r3, r7, #12
 8007f20:	4619      	mov	r1, r3
 8007f22:	4805      	ldr	r0, [pc, #20]	; (8007f38 <HAL_TIM_MspPostInit+0x70>)
 8007f24:	f002 f866 	bl	8009ff4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8007f28:	bf00      	nop
 8007f2a:	3720      	adds	r7, #32
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}
 8007f30:	40010000 	.word	0x40010000
 8007f34:	40023800 	.word	0x40023800
 8007f38:	40020000 	.word	0x40020000

08007f3c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8007f40:	4b11      	ldr	r3, [pc, #68]	; (8007f88 <MX_USART1_UART_Init+0x4c>)
 8007f42:	4a12      	ldr	r2, [pc, #72]	; (8007f8c <MX_USART1_UART_Init+0x50>)
 8007f44:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8007f46:	4b10      	ldr	r3, [pc, #64]	; (8007f88 <MX_USART1_UART_Init+0x4c>)
 8007f48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007f4c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8007f4e:	4b0e      	ldr	r3, [pc, #56]	; (8007f88 <MX_USART1_UART_Init+0x4c>)
 8007f50:	2200      	movs	r2, #0
 8007f52:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007f54:	4b0c      	ldr	r3, [pc, #48]	; (8007f88 <MX_USART1_UART_Init+0x4c>)
 8007f56:	2200      	movs	r2, #0
 8007f58:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8007f5a:	4b0b      	ldr	r3, [pc, #44]	; (8007f88 <MX_USART1_UART_Init+0x4c>)
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007f60:	4b09      	ldr	r3, [pc, #36]	; (8007f88 <MX_USART1_UART_Init+0x4c>)
 8007f62:	220c      	movs	r2, #12
 8007f64:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007f66:	4b08      	ldr	r3, [pc, #32]	; (8007f88 <MX_USART1_UART_Init+0x4c>)
 8007f68:	2200      	movs	r2, #0
 8007f6a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007f6c:	4b06      	ldr	r3, [pc, #24]	; (8007f88 <MX_USART1_UART_Init+0x4c>)
 8007f6e:	2200      	movs	r2, #0
 8007f70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007f72:	4805      	ldr	r0, [pc, #20]	; (8007f88 <MX_USART1_UART_Init+0x4c>)
 8007f74:	f004 fcfd 	bl	800c972 <HAL_UART_Init>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d001      	beq.n	8007f82 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8007f7e:	f7fe fb79 	bl	8006674 <Error_Handler>
  }

}
 8007f82:	bf00      	nop
 8007f84:	bd80      	pop	{r7, pc}
 8007f86:	bf00      	nop
 8007f88:	200011b0 	.word	0x200011b0
 8007f8c:	40011000 	.word	0x40011000

08007f90 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8007f94:	4b11      	ldr	r3, [pc, #68]	; (8007fdc <MX_USART3_UART_Init+0x4c>)
 8007f96:	4a12      	ldr	r2, [pc, #72]	; (8007fe0 <MX_USART3_UART_Init+0x50>)
 8007f98:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8007f9a:	4b10      	ldr	r3, [pc, #64]	; (8007fdc <MX_USART3_UART_Init+0x4c>)
 8007f9c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007fa0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8007fa2:	4b0e      	ldr	r3, [pc, #56]	; (8007fdc <MX_USART3_UART_Init+0x4c>)
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8007fa8:	4b0c      	ldr	r3, [pc, #48]	; (8007fdc <MX_USART3_UART_Init+0x4c>)
 8007faa:	2200      	movs	r2, #0
 8007fac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8007fae:	4b0b      	ldr	r3, [pc, #44]	; (8007fdc <MX_USART3_UART_Init+0x4c>)
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8007fb4:	4b09      	ldr	r3, [pc, #36]	; (8007fdc <MX_USART3_UART_Init+0x4c>)
 8007fb6:	220c      	movs	r2, #12
 8007fb8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007fba:	4b08      	ldr	r3, [pc, #32]	; (8007fdc <MX_USART3_UART_Init+0x4c>)
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8007fc0:	4b06      	ldr	r3, [pc, #24]	; (8007fdc <MX_USART3_UART_Init+0x4c>)
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8007fc6:	4805      	ldr	r0, [pc, #20]	; (8007fdc <MX_USART3_UART_Init+0x4c>)
 8007fc8:	f004 fcd3 	bl	800c972 <HAL_UART_Init>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d001      	beq.n	8007fd6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8007fd2:	f7fe fb4f 	bl	8006674 <Error_Handler>
  }

}
 8007fd6:	bf00      	nop
 8007fd8:	bd80      	pop	{r7, pc}
 8007fda:	bf00      	nop
 8007fdc:	20001170 	.word	0x20001170
 8007fe0:	40004800 	.word	0x40004800

08007fe4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b08c      	sub	sp, #48	; 0x30
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007fec:	f107 031c 	add.w	r3, r7, #28
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	601a      	str	r2, [r3, #0]
 8007ff4:	605a      	str	r2, [r3, #4]
 8007ff6:	609a      	str	r2, [r3, #8]
 8007ff8:	60da      	str	r2, [r3, #12]
 8007ffa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a3a      	ldr	r2, [pc, #232]	; (80080ec <HAL_UART_MspInit+0x108>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d134      	bne.n	8008070 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8008006:	2300      	movs	r3, #0
 8008008:	61bb      	str	r3, [r7, #24]
 800800a:	4b39      	ldr	r3, [pc, #228]	; (80080f0 <HAL_UART_MspInit+0x10c>)
 800800c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800800e:	4a38      	ldr	r2, [pc, #224]	; (80080f0 <HAL_UART_MspInit+0x10c>)
 8008010:	f043 0310 	orr.w	r3, r3, #16
 8008014:	6453      	str	r3, [r2, #68]	; 0x44
 8008016:	4b36      	ldr	r3, [pc, #216]	; (80080f0 <HAL_UART_MspInit+0x10c>)
 8008018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800801a:	f003 0310 	and.w	r3, r3, #16
 800801e:	61bb      	str	r3, [r7, #24]
 8008020:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008022:	2300      	movs	r3, #0
 8008024:	617b      	str	r3, [r7, #20]
 8008026:	4b32      	ldr	r3, [pc, #200]	; (80080f0 <HAL_UART_MspInit+0x10c>)
 8008028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800802a:	4a31      	ldr	r2, [pc, #196]	; (80080f0 <HAL_UART_MspInit+0x10c>)
 800802c:	f043 0302 	orr.w	r3, r3, #2
 8008030:	6313      	str	r3, [r2, #48]	; 0x30
 8008032:	4b2f      	ldr	r3, [pc, #188]	; (80080f0 <HAL_UART_MspInit+0x10c>)
 8008034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008036:	f003 0302 	and.w	r3, r3, #2
 800803a:	617b      	str	r3, [r7, #20]
 800803c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800803e:	23c0      	movs	r3, #192	; 0xc0
 8008040:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008042:	2302      	movs	r3, #2
 8008044:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008046:	2300      	movs	r3, #0
 8008048:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800804a:	2303      	movs	r3, #3
 800804c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800804e:	2307      	movs	r3, #7
 8008050:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008052:	f107 031c 	add.w	r3, r7, #28
 8008056:	4619      	mov	r1, r3
 8008058:	4826      	ldr	r0, [pc, #152]	; (80080f4 <HAL_UART_MspInit+0x110>)
 800805a:	f001 ffcb 	bl	8009ff4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800805e:	2200      	movs	r2, #0
 8008060:	2101      	movs	r1, #1
 8008062:	2025      	movs	r0, #37	; 0x25
 8008064:	f001 fc01 	bl	800986a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8008068:	2025      	movs	r0, #37	; 0x25
 800806a:	f001 fc1a 	bl	80098a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800806e:	e039      	b.n	80080e4 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART3)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a20      	ldr	r2, [pc, #128]	; (80080f8 <HAL_UART_MspInit+0x114>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d134      	bne.n	80080e4 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 800807a:	2300      	movs	r3, #0
 800807c:	613b      	str	r3, [r7, #16]
 800807e:	4b1c      	ldr	r3, [pc, #112]	; (80080f0 <HAL_UART_MspInit+0x10c>)
 8008080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008082:	4a1b      	ldr	r2, [pc, #108]	; (80080f0 <HAL_UART_MspInit+0x10c>)
 8008084:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008088:	6413      	str	r3, [r2, #64]	; 0x40
 800808a:	4b19      	ldr	r3, [pc, #100]	; (80080f0 <HAL_UART_MspInit+0x10c>)
 800808c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800808e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008092:	613b      	str	r3, [r7, #16]
 8008094:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008096:	2300      	movs	r3, #0
 8008098:	60fb      	str	r3, [r7, #12]
 800809a:	4b15      	ldr	r3, [pc, #84]	; (80080f0 <HAL_UART_MspInit+0x10c>)
 800809c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800809e:	4a14      	ldr	r2, [pc, #80]	; (80080f0 <HAL_UART_MspInit+0x10c>)
 80080a0:	f043 0304 	orr.w	r3, r3, #4
 80080a4:	6313      	str	r3, [r2, #48]	; 0x30
 80080a6:	4b12      	ldr	r3, [pc, #72]	; (80080f0 <HAL_UART_MspInit+0x10c>)
 80080a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080aa:	f003 0304 	and.w	r3, r3, #4
 80080ae:	60fb      	str	r3, [r7, #12]
 80080b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80080b2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80080b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80080b8:	2302      	movs	r3, #2
 80080ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080bc:	2300      	movs	r3, #0
 80080be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80080c0:	2303      	movs	r3, #3
 80080c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80080c4:	2307      	movs	r3, #7
 80080c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80080c8:	f107 031c 	add.w	r3, r7, #28
 80080cc:	4619      	mov	r1, r3
 80080ce:	480b      	ldr	r0, [pc, #44]	; (80080fc <HAL_UART_MspInit+0x118>)
 80080d0:	f001 ff90 	bl	8009ff4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 80080d4:	2200      	movs	r2, #0
 80080d6:	2101      	movs	r1, #1
 80080d8:	2027      	movs	r0, #39	; 0x27
 80080da:	f001 fbc6 	bl	800986a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80080de:	2027      	movs	r0, #39	; 0x27
 80080e0:	f001 fbdf 	bl	80098a2 <HAL_NVIC_EnableIRQ>
}
 80080e4:	bf00      	nop
 80080e6:	3730      	adds	r7, #48	; 0x30
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}
 80080ec:	40011000 	.word	0x40011000
 80080f0:	40023800 	.word	0x40023800
 80080f4:	40020400 	.word	0x40020400
 80080f8:	40004800 	.word	0x40004800
 80080fc:	40020800 	.word	0x40020800

08008100 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8008100:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008138 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8008104:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008106:	e003      	b.n	8008110 <LoopCopyDataInit>

08008108 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008108:	4b0c      	ldr	r3, [pc, #48]	; (800813c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800810a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800810c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800810e:	3104      	adds	r1, #4

08008110 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008110:	480b      	ldr	r0, [pc, #44]	; (8008140 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8008112:	4b0c      	ldr	r3, [pc, #48]	; (8008144 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008114:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008116:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008118:	d3f6      	bcc.n	8008108 <CopyDataInit>
  ldr  r2, =_sbss
 800811a:	4a0b      	ldr	r2, [pc, #44]	; (8008148 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800811c:	e002      	b.n	8008124 <LoopFillZerobss>

0800811e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800811e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008120:	f842 3b04 	str.w	r3, [r2], #4

08008124 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008124:	4b09      	ldr	r3, [pc, #36]	; (800814c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8008126:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008128:	d3f9      	bcc.n	800811e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800812a:	f7ff fc9d 	bl	8007a68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800812e:	f005 f885 	bl	800d23c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008132:	f7fe f80d 	bl	8006150 <main>
  bx  lr    
 8008136:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8008138:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800813c:	0801024c 	.word	0x0801024c
  ldr  r0, =_sdata
 8008140:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008144:	20000238 	.word	0x20000238
  ldr  r2, =_sbss
 8008148:	20000238 	.word	0x20000238
  ldr  r3, = _ebss
 800814c:	200011f8 	.word	0x200011f8

08008150 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008150:	e7fe      	b.n	8008150 <ADC_IRQHandler>
	...

08008154 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008158:	4b0e      	ldr	r3, [pc, #56]	; (8008194 <HAL_Init+0x40>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	4a0d      	ldr	r2, [pc, #52]	; (8008194 <HAL_Init+0x40>)
 800815e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008162:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8008164:	4b0b      	ldr	r3, [pc, #44]	; (8008194 <HAL_Init+0x40>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a0a      	ldr	r2, [pc, #40]	; (8008194 <HAL_Init+0x40>)
 800816a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800816e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008170:	4b08      	ldr	r3, [pc, #32]	; (8008194 <HAL_Init+0x40>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4a07      	ldr	r2, [pc, #28]	; (8008194 <HAL_Init+0x40>)
 8008176:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800817a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800817c:	2003      	movs	r0, #3
 800817e:	f001 fb69 	bl	8009854 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008182:	2000      	movs	r0, #0
 8008184:	f000 f808 	bl	8008198 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8008188:	f7fe fd26 	bl	8006bd8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800818c:	2300      	movs	r3, #0
}
 800818e:	4618      	mov	r0, r3
 8008190:	bd80      	pop	{r7, pc}
 8008192:	bf00      	nop
 8008194:	40023c00 	.word	0x40023c00

08008198 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b082      	sub	sp, #8
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80081a0:	4b12      	ldr	r3, [pc, #72]	; (80081ec <HAL_InitTick+0x54>)
 80081a2:	681a      	ldr	r2, [r3, #0]
 80081a4:	4b12      	ldr	r3, [pc, #72]	; (80081f0 <HAL_InitTick+0x58>)
 80081a6:	781b      	ldrb	r3, [r3, #0]
 80081a8:	4619      	mov	r1, r3
 80081aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80081ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80081b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80081b6:	4618      	mov	r0, r3
 80081b8:	f001 fb81 	bl	80098be <HAL_SYSTICK_Config>
 80081bc:	4603      	mov	r3, r0
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d001      	beq.n	80081c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80081c2:	2301      	movs	r3, #1
 80081c4:	e00e      	b.n	80081e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2b0f      	cmp	r3, #15
 80081ca:	d80a      	bhi.n	80081e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80081cc:	2200      	movs	r2, #0
 80081ce:	6879      	ldr	r1, [r7, #4]
 80081d0:	f04f 30ff 	mov.w	r0, #4294967295
 80081d4:	f001 fb49 	bl	800986a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80081d8:	4a06      	ldr	r2, [pc, #24]	; (80081f4 <HAL_InitTick+0x5c>)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80081de:	2300      	movs	r3, #0
 80081e0:	e000      	b.n	80081e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80081e2:	2301      	movs	r3, #1
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	3708      	adds	r7, #8
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}
 80081ec:	20000058 	.word	0x20000058
 80081f0:	20000060 	.word	0x20000060
 80081f4:	2000005c 	.word	0x2000005c

080081f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80081f8:	b480      	push	{r7}
 80081fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80081fc:	4b05      	ldr	r3, [pc, #20]	; (8008214 <HAL_IncTick+0x1c>)
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	461a      	mov	r2, r3
 8008202:	4b05      	ldr	r3, [pc, #20]	; (8008218 <HAL_IncTick+0x20>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4413      	add	r3, r2
 8008208:	4a03      	ldr	r2, [pc, #12]	; (8008218 <HAL_IncTick+0x20>)
 800820a:	6013      	str	r3, [r2, #0]
}
 800820c:	bf00      	nop
 800820e:	46bd      	mov	sp, r7
 8008210:	bc80      	pop	{r7}
 8008212:	4770      	bx	lr
 8008214:	20000060 	.word	0x20000060
 8008218:	200011f0 	.word	0x200011f0

0800821c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800821c:	b480      	push	{r7}
 800821e:	af00      	add	r7, sp, #0
  return uwTick;
 8008220:	4b02      	ldr	r3, [pc, #8]	; (800822c <HAL_GetTick+0x10>)
 8008222:	681b      	ldr	r3, [r3, #0]
}
 8008224:	4618      	mov	r0, r3
 8008226:	46bd      	mov	sp, r7
 8008228:	bc80      	pop	{r7}
 800822a:	4770      	bx	lr
 800822c:	200011f0 	.word	0x200011f0

08008230 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b084      	sub	sp, #16
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008238:	f7ff fff0 	bl	800821c <HAL_GetTick>
 800823c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008248:	d005      	beq.n	8008256 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800824a:	4b09      	ldr	r3, [pc, #36]	; (8008270 <HAL_Delay+0x40>)
 800824c:	781b      	ldrb	r3, [r3, #0]
 800824e:	461a      	mov	r2, r3
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	4413      	add	r3, r2
 8008254:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008256:	bf00      	nop
 8008258:	f7ff ffe0 	bl	800821c <HAL_GetTick>
 800825c:	4602      	mov	r2, r0
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	1ad3      	subs	r3, r2, r3
 8008262:	68fa      	ldr	r2, [r7, #12]
 8008264:	429a      	cmp	r2, r3
 8008266:	d8f7      	bhi.n	8008258 <HAL_Delay+0x28>
  {
  }
}
 8008268:	bf00      	nop
 800826a:	3710      	adds	r7, #16
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}
 8008270:	20000060 	.word	0x20000060

08008274 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b084      	sub	sp, #16
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800827c:	2300      	movs	r3, #0
 800827e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d101      	bne.n	800828a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8008286:	2301      	movs	r3, #1
 8008288:	e033      	b.n	80082f2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800828e:	2b00      	cmp	r3, #0
 8008290:	d109      	bne.n	80082a6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f7fd f96c 	bl	8005570 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2200      	movs	r2, #0
 800829c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2200      	movs	r2, #0
 80082a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082aa:	f003 0310 	and.w	r3, r3, #16
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d118      	bne.n	80082e4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082b6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80082ba:	f023 0302 	bic.w	r3, r3, #2
 80082be:	f043 0202 	orr.w	r2, r3, #2
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 fa1c 	bl	8008704 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082d6:	f023 0303 	bic.w	r3, r3, #3
 80082da:	f043 0201 	orr.w	r2, r3, #1
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	641a      	str	r2, [r3, #64]	; 0x40
 80082e2:	e001      	b.n	80082e8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80082e4:	2301      	movs	r3, #1
 80082e6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2200      	movs	r2, #0
 80082ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80082f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	3710      	adds	r7, #16
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}
	...

080082fc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b086      	sub	sp, #24
 8008300:	af00      	add	r7, sp, #0
 8008302:	60f8      	str	r0, [r7, #12]
 8008304:	60b9      	str	r1, [r7, #8]
 8008306:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8008308:	2300      	movs	r3, #0
 800830a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008312:	2b01      	cmp	r3, #1
 8008314:	d101      	bne.n	800831a <HAL_ADC_Start_DMA+0x1e>
 8008316:	2302      	movs	r3, #2
 8008318:	e0af      	b.n	800847a <HAL_ADC_Start_DMA+0x17e>
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	2201      	movs	r2, #1
 800831e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	f003 0301 	and.w	r3, r3, #1
 800832c:	2b01      	cmp	r3, #1
 800832e:	d018      	beq.n	8008362 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	689a      	ldr	r2, [r3, #8]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f042 0201 	orr.w	r2, r2, #1
 800833e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8008340:	4b50      	ldr	r3, [pc, #320]	; (8008484 <HAL_ADC_Start_DMA+0x188>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a50      	ldr	r2, [pc, #320]	; (8008488 <HAL_ADC_Start_DMA+0x18c>)
 8008346:	fba2 2303 	umull	r2, r3, r2, r3
 800834a:	0c9a      	lsrs	r2, r3, #18
 800834c:	4613      	mov	r3, r2
 800834e:	005b      	lsls	r3, r3, #1
 8008350:	4413      	add	r3, r2
 8008352:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8008354:	e002      	b.n	800835c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	3b01      	subs	r3, #1
 800835a:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1f9      	bne.n	8008356 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	689b      	ldr	r3, [r3, #8]
 8008368:	f003 0301 	and.w	r3, r3, #1
 800836c:	2b01      	cmp	r3, #1
 800836e:	f040 8083 	bne.w	8008478 <HAL_ADC_Start_DMA+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008376:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800837a:	f023 0301 	bic.w	r3, r3, #1
 800837e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008390:	2b00      	cmp	r3, #0
 8008392:	d007      	beq.n	80083a4 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008398:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800839c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80083ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083b0:	d106      	bne.n	80083c0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083b6:	f023 0206 	bic.w	r2, r3, #6
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	645a      	str	r2, [r3, #68]	; 0x44
 80083be:	e002      	b.n	80083c6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	2200      	movs	r2, #0
 80083c4:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	2200      	movs	r2, #0
 80083ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083d2:	4a2e      	ldr	r2, [pc, #184]	; (800848c <HAL_ADC_Start_DMA+0x190>)
 80083d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083da:	4a2d      	ldr	r2, [pc, #180]	; (8008490 <HAL_ADC_Start_DMA+0x194>)
 80083dc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083e2:	4a2c      	ldr	r2, [pc, #176]	; (8008494 <HAL_ADC_Start_DMA+0x198>)
 80083e4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80083ee:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	685a      	ldr	r2, [r3, #4]
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80083fe:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	689a      	ldr	r2, [r3, #8]
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800840e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	334c      	adds	r3, #76	; 0x4c
 800841a:	4619      	mov	r1, r3
 800841c:	68ba      	ldr	r2, [r7, #8]
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	f001 fb08 	bl	8009a34 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8008424:	4b1c      	ldr	r3, [pc, #112]	; (8008498 <HAL_ADC_Start_DMA+0x19c>)
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	f003 031f 	and.w	r3, r3, #31
 800842c:	2b00      	cmp	r3, #0
 800842e:	d10f      	bne.n	8008450 <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	689b      	ldr	r3, [r3, #8]
 8008436:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800843a:	2b00      	cmp	r3, #0
 800843c:	d11c      	bne.n	8008478 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	689a      	ldr	r2, [r3, #8]
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800844c:	609a      	str	r2, [r3, #8]
 800844e:	e013      	b.n	8008478 <HAL_ADC_Start_DMA+0x17c>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	4a11      	ldr	r2, [pc, #68]	; (800849c <HAL_ADC_Start_DMA+0x1a0>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d10e      	bne.n	8008478 <HAL_ADC_Start_DMA+0x17c>
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	689b      	ldr	r3, [r3, #8]
 8008460:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008464:	2b00      	cmp	r3, #0
 8008466:	d107      	bne.n	8008478 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	689a      	ldr	r2, [r3, #8]
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8008476:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8008478:	2300      	movs	r3, #0
}
 800847a:	4618      	mov	r0, r3
 800847c:	3718      	adds	r7, #24
 800847e:	46bd      	mov	sp, r7
 8008480:	bd80      	pop	{r7, pc}
 8008482:	bf00      	nop
 8008484:	20000058 	.word	0x20000058
 8008488:	431bde83 	.word	0x431bde83
 800848c:	0800890d 	.word	0x0800890d
 8008490:	080089c7 	.word	0x080089c7
 8008494:	080089e3 	.word	0x080089e3
 8008498:	40012300 	.word	0x40012300
 800849c:	40012000 	.word	0x40012000

080084a0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80084a0:	b480      	push	{r7}
 80084a2:	b083      	sub	sp, #12
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80084a8:	bf00      	nop
 80084aa:	370c      	adds	r7, #12
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bc80      	pop	{r7}
 80084b0:	4770      	bx	lr

080084b2 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80084b2:	b480      	push	{r7}
 80084b4:	b083      	sub	sp, #12
 80084b6:	af00      	add	r7, sp, #0
 80084b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80084ba:	bf00      	nop
 80084bc:	370c      	adds	r7, #12
 80084be:	46bd      	mov	sp, r7
 80084c0:	bc80      	pop	{r7}
 80084c2:	4770      	bx	lr

080084c4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80084c4:	b480      	push	{r7}
 80084c6:	b085      	sub	sp, #20
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80084ce:	2300      	movs	r3, #0
 80084d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d101      	bne.n	80084e0 <HAL_ADC_ConfigChannel+0x1c>
 80084dc:	2302      	movs	r3, #2
 80084de:	e103      	b.n	80086e8 <HAL_ADC_ConfigChannel+0x224>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2201      	movs	r2, #1
 80084e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	2b09      	cmp	r3, #9
 80084ee:	d925      	bls.n	800853c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	68d9      	ldr	r1, [r3, #12]
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	b29b      	uxth	r3, r3
 80084fc:	461a      	mov	r2, r3
 80084fe:	4613      	mov	r3, r2
 8008500:	005b      	lsls	r3, r3, #1
 8008502:	4413      	add	r3, r2
 8008504:	3b1e      	subs	r3, #30
 8008506:	2207      	movs	r2, #7
 8008508:	fa02 f303 	lsl.w	r3, r2, r3
 800850c:	43da      	mvns	r2, r3
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	400a      	ands	r2, r1
 8008514:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	68d9      	ldr	r1, [r3, #12]
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	689a      	ldr	r2, [r3, #8]
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	b29b      	uxth	r3, r3
 8008526:	4618      	mov	r0, r3
 8008528:	4603      	mov	r3, r0
 800852a:	005b      	lsls	r3, r3, #1
 800852c:	4403      	add	r3, r0
 800852e:	3b1e      	subs	r3, #30
 8008530:	409a      	lsls	r2, r3
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	430a      	orrs	r2, r1
 8008538:	60da      	str	r2, [r3, #12]
 800853a:	e022      	b.n	8008582 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	6919      	ldr	r1, [r3, #16]
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	b29b      	uxth	r3, r3
 8008548:	461a      	mov	r2, r3
 800854a:	4613      	mov	r3, r2
 800854c:	005b      	lsls	r3, r3, #1
 800854e:	4413      	add	r3, r2
 8008550:	2207      	movs	r2, #7
 8008552:	fa02 f303 	lsl.w	r3, r2, r3
 8008556:	43da      	mvns	r2, r3
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	400a      	ands	r2, r1
 800855e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	6919      	ldr	r1, [r3, #16]
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	689a      	ldr	r2, [r3, #8]
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	b29b      	uxth	r3, r3
 8008570:	4618      	mov	r0, r3
 8008572:	4603      	mov	r3, r0
 8008574:	005b      	lsls	r3, r3, #1
 8008576:	4403      	add	r3, r0
 8008578:	409a      	lsls	r2, r3
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	430a      	orrs	r2, r1
 8008580:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	2b06      	cmp	r3, #6
 8008588:	d824      	bhi.n	80085d4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	685a      	ldr	r2, [r3, #4]
 8008594:	4613      	mov	r3, r2
 8008596:	009b      	lsls	r3, r3, #2
 8008598:	4413      	add	r3, r2
 800859a:	3b05      	subs	r3, #5
 800859c:	221f      	movs	r2, #31
 800859e:	fa02 f303 	lsl.w	r3, r2, r3
 80085a2:	43da      	mvns	r2, r3
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	400a      	ands	r2, r1
 80085aa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	b29b      	uxth	r3, r3
 80085b8:	4618      	mov	r0, r3
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	685a      	ldr	r2, [r3, #4]
 80085be:	4613      	mov	r3, r2
 80085c0:	009b      	lsls	r3, r3, #2
 80085c2:	4413      	add	r3, r2
 80085c4:	3b05      	subs	r3, #5
 80085c6:	fa00 f203 	lsl.w	r2, r0, r3
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	430a      	orrs	r2, r1
 80085d0:	635a      	str	r2, [r3, #52]	; 0x34
 80085d2:	e04c      	b.n	800866e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	685b      	ldr	r3, [r3, #4]
 80085d8:	2b0c      	cmp	r3, #12
 80085da:	d824      	bhi.n	8008626 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	685a      	ldr	r2, [r3, #4]
 80085e6:	4613      	mov	r3, r2
 80085e8:	009b      	lsls	r3, r3, #2
 80085ea:	4413      	add	r3, r2
 80085ec:	3b23      	subs	r3, #35	; 0x23
 80085ee:	221f      	movs	r2, #31
 80085f0:	fa02 f303 	lsl.w	r3, r2, r3
 80085f4:	43da      	mvns	r2, r3
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	400a      	ands	r2, r1
 80085fc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	b29b      	uxth	r3, r3
 800860a:	4618      	mov	r0, r3
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	685a      	ldr	r2, [r3, #4]
 8008610:	4613      	mov	r3, r2
 8008612:	009b      	lsls	r3, r3, #2
 8008614:	4413      	add	r3, r2
 8008616:	3b23      	subs	r3, #35	; 0x23
 8008618:	fa00 f203 	lsl.w	r2, r0, r3
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	430a      	orrs	r2, r1
 8008622:	631a      	str	r2, [r3, #48]	; 0x30
 8008624:	e023      	b.n	800866e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	685a      	ldr	r2, [r3, #4]
 8008630:	4613      	mov	r3, r2
 8008632:	009b      	lsls	r3, r3, #2
 8008634:	4413      	add	r3, r2
 8008636:	3b41      	subs	r3, #65	; 0x41
 8008638:	221f      	movs	r2, #31
 800863a:	fa02 f303 	lsl.w	r3, r2, r3
 800863e:	43da      	mvns	r2, r3
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	400a      	ands	r2, r1
 8008646:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	b29b      	uxth	r3, r3
 8008654:	4618      	mov	r0, r3
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	685a      	ldr	r2, [r3, #4]
 800865a:	4613      	mov	r3, r2
 800865c:	009b      	lsls	r3, r3, #2
 800865e:	4413      	add	r3, r2
 8008660:	3b41      	subs	r3, #65	; 0x41
 8008662:	fa00 f203 	lsl.w	r2, r0, r3
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	430a      	orrs	r2, r1
 800866c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a20      	ldr	r2, [pc, #128]	; (80086f4 <HAL_ADC_ConfigChannel+0x230>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d109      	bne.n	800868c <HAL_ADC_ConfigChannel+0x1c8>
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	2b12      	cmp	r3, #18
 800867e:	d105      	bne.n	800868c <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8008680:	4b1d      	ldr	r3, [pc, #116]	; (80086f8 <HAL_ADC_ConfigChannel+0x234>)
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	4a1c      	ldr	r2, [pc, #112]	; (80086f8 <HAL_ADC_ConfigChannel+0x234>)
 8008686:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800868a:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a18      	ldr	r2, [pc, #96]	; (80086f4 <HAL_ADC_ConfigChannel+0x230>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d123      	bne.n	80086de <HAL_ADC_ConfigChannel+0x21a>
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	2b10      	cmp	r3, #16
 800869c:	d003      	beq.n	80086a6 <HAL_ADC_ConfigChannel+0x1e2>
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	2b11      	cmp	r3, #17
 80086a4:	d11b      	bne.n	80086de <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80086a6:	4b14      	ldr	r3, [pc, #80]	; (80086f8 <HAL_ADC_ConfigChannel+0x234>)
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	4a13      	ldr	r2, [pc, #76]	; (80086f8 <HAL_ADC_ConfigChannel+0x234>)
 80086ac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80086b0:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2b10      	cmp	r3, #16
 80086b8:	d111      	bne.n	80086de <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80086ba:	4b10      	ldr	r3, [pc, #64]	; (80086fc <HAL_ADC_ConfigChannel+0x238>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	4a10      	ldr	r2, [pc, #64]	; (8008700 <HAL_ADC_ConfigChannel+0x23c>)
 80086c0:	fba2 2303 	umull	r2, r3, r2, r3
 80086c4:	0c9a      	lsrs	r2, r3, #18
 80086c6:	4613      	mov	r3, r2
 80086c8:	009b      	lsls	r3, r3, #2
 80086ca:	4413      	add	r3, r2
 80086cc:	005b      	lsls	r3, r3, #1
 80086ce:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80086d0:	e002      	b.n	80086d8 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	3b01      	subs	r3, #1
 80086d6:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d1f9      	bne.n	80086d2 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2200      	movs	r2, #0
 80086e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80086e6:	2300      	movs	r3, #0
}
 80086e8:	4618      	mov	r0, r3
 80086ea:	3714      	adds	r7, #20
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bc80      	pop	{r7}
 80086f0:	4770      	bx	lr
 80086f2:	bf00      	nop
 80086f4:	40012000 	.word	0x40012000
 80086f8:	40012300 	.word	0x40012300
 80086fc:	20000058 	.word	0x20000058
 8008700:	431bde83 	.word	0x431bde83

08008704 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008704:	b480      	push	{r7}
 8008706:	b085      	sub	sp, #20
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800870c:	4b7d      	ldr	r3, [pc, #500]	; (8008904 <ADC_Init+0x200>)
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	4a7c      	ldr	r2, [pc, #496]	; (8008904 <ADC_Init+0x200>)
 8008712:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8008716:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8008718:	4b7a      	ldr	r3, [pc, #488]	; (8008904 <ADC_Init+0x200>)
 800871a:	685a      	ldr	r2, [r3, #4]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	4978      	ldr	r1, [pc, #480]	; (8008904 <ADC_Init+0x200>)
 8008722:	4313      	orrs	r3, r2
 8008724:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	685a      	ldr	r2, [r3, #4]
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008734:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	6859      	ldr	r1, [r3, #4]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	691b      	ldr	r3, [r3, #16]
 8008740:	021a      	lsls	r2, r3, #8
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	430a      	orrs	r2, r1
 8008748:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	685a      	ldr	r2, [r3, #4]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8008758:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	6859      	ldr	r1, [r3, #4]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	689a      	ldr	r2, [r3, #8]
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	430a      	orrs	r2, r1
 800876a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	689a      	ldr	r2, [r3, #8]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800877a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	6899      	ldr	r1, [r3, #8]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	68da      	ldr	r2, [r3, #12]
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	430a      	orrs	r2, r1
 800878c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008792:	4a5d      	ldr	r2, [pc, #372]	; (8008908 <ADC_Init+0x204>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d022      	beq.n	80087de <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	689a      	ldr	r2, [r3, #8]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80087a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	6899      	ldr	r1, [r3, #8]
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	430a      	orrs	r2, r1
 80087b8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	689a      	ldr	r2, [r3, #8]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80087c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	6899      	ldr	r1, [r3, #8]
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	430a      	orrs	r2, r1
 80087da:	609a      	str	r2, [r3, #8]
 80087dc:	e00f      	b.n	80087fe <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	689a      	ldr	r2, [r3, #8]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80087ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	689a      	ldr	r2, [r3, #8]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80087fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	689a      	ldr	r2, [r3, #8]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f022 0202 	bic.w	r2, r2, #2
 800880c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	6899      	ldr	r1, [r3, #8]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	699b      	ldr	r3, [r3, #24]
 8008818:	005a      	lsls	r2, r3, #1
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	430a      	orrs	r2, r1
 8008820:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6a1b      	ldr	r3, [r3, #32]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d027      	beq.n	800887a <ADC_Init+0x176>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	685a      	ldr	r2, [r3, #4]
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008838:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	685a      	ldr	r2, [r3, #4]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8008848:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800884e:	3b01      	subs	r3, #1
 8008850:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8008854:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008856:	68fa      	ldr	r2, [r7, #12]
 8008858:	fa92 f2a2 	rbit	r2, r2
 800885c:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800885e:	68ba      	ldr	r2, [r7, #8]
 8008860:	fab2 f282 	clz	r2, r2
 8008864:	b2d2      	uxtb	r2, r2
 8008866:	fa03 f102 	lsl.w	r1, r3, r2
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	685a      	ldr	r2, [r3, #4]
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	430a      	orrs	r2, r1
 8008876:	605a      	str	r2, [r3, #4]
 8008878:	e007      	b.n	800888a <ADC_Init+0x186>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	685a      	ldr	r2, [r3, #4]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008888:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8008898:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	69db      	ldr	r3, [r3, #28]
 80088a4:	3b01      	subs	r3, #1
 80088a6:	051a      	lsls	r2, r3, #20
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	430a      	orrs	r2, r1
 80088ae:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	689a      	ldr	r2, [r3, #8]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80088be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	6899      	ldr	r1, [r3, #8]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088ca:	025a      	lsls	r2, r3, #9
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	430a      	orrs	r2, r1
 80088d2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	689a      	ldr	r2, [r3, #8]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80088e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	6899      	ldr	r1, [r3, #8]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	695b      	ldr	r3, [r3, #20]
 80088ee:	029a      	lsls	r2, r3, #10
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	430a      	orrs	r2, r1
 80088f6:	609a      	str	r2, [r3, #8]
}
 80088f8:	bf00      	nop
 80088fa:	3714      	adds	r7, #20
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bc80      	pop	{r7}
 8008900:	4770      	bx	lr
 8008902:	bf00      	nop
 8008904:	40012300 	.word	0x40012300
 8008908:	0f000001 	.word	0x0f000001

0800890c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b084      	sub	sp, #16
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008918:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800891e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008922:	2b00      	cmp	r3, #0
 8008924:	d13c      	bne.n	80089a0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800892a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	689b      	ldr	r3, [r3, #8]
 8008938:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800893c:	2b00      	cmp	r3, #0
 800893e:	d12b      	bne.n	8008998 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008944:	2b00      	cmp	r3, #0
 8008946:	d127      	bne.n	8008998 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800894e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008952:	2b00      	cmp	r3, #0
 8008954:	d006      	beq.n	8008964 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	689b      	ldr	r3, [r3, #8]
 800895c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8008960:	2b00      	cmp	r3, #0
 8008962:	d119      	bne.n	8008998 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	685a      	ldr	r2, [r3, #4]
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f022 0220 	bic.w	r2, r2, #32
 8008972:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008978:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008984:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008988:	2b00      	cmp	r3, #0
 800898a:	d105      	bne.n	8008998 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008990:	f043 0201 	orr.w	r2, r3, #1
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008998:	68f8      	ldr	r0, [r7, #12]
 800899a:	f7fd fc69 	bl	8006270 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800899e:	e00e      	b.n	80089be <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089a4:	f003 0310 	and.w	r3, r3, #16
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d003      	beq.n	80089b4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80089ac:	68f8      	ldr	r0, [r7, #12]
 80089ae:	f7ff fd80 	bl	80084b2 <HAL_ADC_ErrorCallback>
}
 80089b2:	e004      	b.n	80089be <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	4798      	blx	r3
}
 80089be:	bf00      	nop
 80089c0:	3710      	adds	r7, #16
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}

080089c6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80089c6:	b580      	push	{r7, lr}
 80089c8:	b084      	sub	sp, #16
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089d2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80089d4:	68f8      	ldr	r0, [r7, #12]
 80089d6:	f7ff fd63 	bl	80084a0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80089da:	bf00      	nop
 80089dc:	3710      	adds	r7, #16
 80089de:	46bd      	mov	sp, r7
 80089e0:	bd80      	pop	{r7, pc}

080089e2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80089e2:	b580      	push	{r7, lr}
 80089e4:	b084      	sub	sp, #16
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089ee:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2240      	movs	r2, #64	; 0x40
 80089f4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089fa:	f043 0204 	orr.w	r2, r3, #4
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8008a02:	68f8      	ldr	r0, [r7, #12]
 8008a04:	f7ff fd55 	bl	80084b2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008a08:	bf00      	nop
 8008a0a:	3710      	adds	r7, #16
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}

08008a10 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b084      	sub	sp, #16
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d101      	bne.n	8008a22 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8008a1e:	2301      	movs	r3, #1
 8008a20:	e0ed      	b.n	8008bfe <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008a28:	b2db      	uxtb	r3, r3
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d102      	bne.n	8008a34 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f7fc fe86 	bl	8005740 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	681a      	ldr	r2, [r3, #0]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f022 0202 	bic.w	r2, r2, #2
 8008a42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008a44:	f7ff fbea 	bl	800821c <HAL_GetTick>
 8008a48:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8008a4a:	e012      	b.n	8008a72 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008a4c:	f7ff fbe6 	bl	800821c <HAL_GetTick>
 8008a50:	4602      	mov	r2, r0
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	1ad3      	subs	r3, r2, r3
 8008a56:	2b0a      	cmp	r3, #10
 8008a58:	d90b      	bls.n	8008a72 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a5e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2205      	movs	r2, #5
 8008a6a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8008a6e:	2301      	movs	r3, #1
 8008a70:	e0c5      	b.n	8008bfe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	685b      	ldr	r3, [r3, #4]
 8008a78:	f003 0302 	and.w	r3, r3, #2
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d1e5      	bne.n	8008a4c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	681a      	ldr	r2, [r3, #0]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f042 0201 	orr.w	r2, r2, #1
 8008a8e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008a90:	f7ff fbc4 	bl	800821c <HAL_GetTick>
 8008a94:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8008a96:	e012      	b.n	8008abe <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008a98:	f7ff fbc0 	bl	800821c <HAL_GetTick>
 8008a9c:	4602      	mov	r2, r0
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	1ad3      	subs	r3, r2, r3
 8008aa2:	2b0a      	cmp	r3, #10
 8008aa4:	d90b      	bls.n	8008abe <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008aaa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2205      	movs	r2, #5
 8008ab6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8008aba:	2301      	movs	r3, #1
 8008abc:	e09f      	b.n	8008bfe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	685b      	ldr	r3, [r3, #4]
 8008ac4:	f003 0301 	and.w	r3, r3, #1
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d0e5      	beq.n	8008a98 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	7e1b      	ldrb	r3, [r3, #24]
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	d108      	bne.n	8008ae6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008ae2:	601a      	str	r2, [r3, #0]
 8008ae4:	e007      	b.n	8008af6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	681a      	ldr	r2, [r3, #0]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008af4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	7e5b      	ldrb	r3, [r3, #25]
 8008afa:	2b01      	cmp	r3, #1
 8008afc:	d108      	bne.n	8008b10 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	681a      	ldr	r2, [r3, #0]
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b0c:	601a      	str	r2, [r3, #0]
 8008b0e:	e007      	b.n	8008b20 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	681a      	ldr	r2, [r3, #0]
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b1e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	7e9b      	ldrb	r3, [r3, #26]
 8008b24:	2b01      	cmp	r3, #1
 8008b26:	d108      	bne.n	8008b3a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	681a      	ldr	r2, [r3, #0]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f042 0220 	orr.w	r2, r2, #32
 8008b36:	601a      	str	r2, [r3, #0]
 8008b38:	e007      	b.n	8008b4a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f022 0220 	bic.w	r2, r2, #32
 8008b48:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	7edb      	ldrb	r3, [r3, #27]
 8008b4e:	2b01      	cmp	r3, #1
 8008b50:	d108      	bne.n	8008b64 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	681a      	ldr	r2, [r3, #0]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f022 0210 	bic.w	r2, r2, #16
 8008b60:	601a      	str	r2, [r3, #0]
 8008b62:	e007      	b.n	8008b74 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	681a      	ldr	r2, [r3, #0]
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f042 0210 	orr.w	r2, r2, #16
 8008b72:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	7f1b      	ldrb	r3, [r3, #28]
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d108      	bne.n	8008b8e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f042 0208 	orr.w	r2, r2, #8
 8008b8a:	601a      	str	r2, [r3, #0]
 8008b8c:	e007      	b.n	8008b9e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	681a      	ldr	r2, [r3, #0]
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f022 0208 	bic.w	r2, r2, #8
 8008b9c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	7f5b      	ldrb	r3, [r3, #29]
 8008ba2:	2b01      	cmp	r3, #1
 8008ba4:	d108      	bne.n	8008bb8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f042 0204 	orr.w	r2, r2, #4
 8008bb4:	601a      	str	r2, [r3, #0]
 8008bb6:	e007      	b.n	8008bc8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	681a      	ldr	r2, [r3, #0]
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f022 0204 	bic.w	r2, r2, #4
 8008bc6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	689a      	ldr	r2, [r3, #8]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	68db      	ldr	r3, [r3, #12]
 8008bd0:	431a      	orrs	r2, r3
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	691b      	ldr	r3, [r3, #16]
 8008bd6:	431a      	orrs	r2, r3
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	695b      	ldr	r3, [r3, #20]
 8008bdc:	ea42 0103 	orr.w	r1, r2, r3
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	685b      	ldr	r3, [r3, #4]
 8008be4:	1e5a      	subs	r2, r3, #1
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	430a      	orrs	r2, r1
 8008bec:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8008bfc:	2300      	movs	r3, #0
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3710      	adds	r7, #16
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}
	...

08008c08 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b087      	sub	sp, #28
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
 8008c10:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008c1e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8008c20:	7cfb      	ldrb	r3, [r7, #19]
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	d003      	beq.n	8008c2e <HAL_CAN_ConfigFilter+0x26>
 8008c26:	7cfb      	ldrb	r3, [r7, #19]
 8008c28:	2b02      	cmp	r3, #2
 8008c2a:	f040 80be 	bne.w	8008daa <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8008c2e:	4b65      	ldr	r3, [pc, #404]	; (8008dc4 <HAL_CAN_ConfigFilter+0x1bc>)
 8008c30:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8008c32:	697b      	ldr	r3, [r7, #20]
 8008c34:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008c38:	f043 0201 	orr.w	r2, r3, #1
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008c48:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8008c4c:	697b      	ldr	r3, [r7, #20]
 8008c4e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8008c52:	697b      	ldr	r3, [r7, #20]
 8008c54:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c5c:	021b      	lsls	r3, r3, #8
 8008c5e:	431a      	orrs	r2, r3
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	695b      	ldr	r3, [r3, #20]
 8008c6a:	f003 031f 	and.w	r3, r3, #31
 8008c6e:	2201      	movs	r2, #1
 8008c70:	fa02 f303 	lsl.w	r3, r2, r3
 8008c74:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8008c76:	697b      	ldr	r3, [r7, #20]
 8008c78:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	43db      	mvns	r3, r3
 8008c80:	401a      	ands	r2, r3
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	69db      	ldr	r3, [r3, #28]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d123      	bne.n	8008cd8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	43db      	mvns	r3, r3
 8008c9a:	401a      	ands	r2, r3
 8008c9c:	697b      	ldr	r3, [r7, #20]
 8008c9e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	68db      	ldr	r3, [r3, #12]
 8008ca6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8008cae:	683a      	ldr	r2, [r7, #0]
 8008cb0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8008cb2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	3248      	adds	r2, #72	; 0x48
 8008cb8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8008ccc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8008cce:	6979      	ldr	r1, [r7, #20]
 8008cd0:	3348      	adds	r3, #72	; 0x48
 8008cd2:	00db      	lsls	r3, r3, #3
 8008cd4:	440b      	add	r3, r1
 8008cd6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	69db      	ldr	r3, [r3, #28]
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	d122      	bne.n	8008d26 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	431a      	orrs	r2, r3
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8008cfc:	683a      	ldr	r2, [r7, #0]
 8008cfe:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8008d00:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	3248      	adds	r2, #72	; 0x48
 8008d06:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	689b      	ldr	r3, [r3, #8]
 8008d0e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8008d1a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8008d1c:	6979      	ldr	r1, [r7, #20]
 8008d1e:	3348      	adds	r3, #72	; 0x48
 8008d20:	00db      	lsls	r3, r3, #3
 8008d22:	440b      	add	r3, r1
 8008d24:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	699b      	ldr	r3, [r3, #24]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d109      	bne.n	8008d42 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	43db      	mvns	r3, r3
 8008d38:	401a      	ands	r2, r3
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8008d40:	e007      	b.n	8008d52 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	431a      	orrs	r2, r3
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	691b      	ldr	r3, [r3, #16]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d109      	bne.n	8008d6e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	43db      	mvns	r3, r3
 8008d64:	401a      	ands	r2, r3
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8008d6c:	e007      	b.n	8008d7e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	431a      	orrs	r2, r3
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	6a1b      	ldr	r3, [r3, #32]
 8008d82:	2b01      	cmp	r3, #1
 8008d84:	d107      	bne.n	8008d96 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8008d86:	697b      	ldr	r3, [r7, #20]
 8008d88:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	431a      	orrs	r2, r3
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008d9c:	f023 0201 	bic.w	r2, r3, #1
 8008da0:	697b      	ldr	r3, [r7, #20]
 8008da2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8008da6:	2300      	movs	r3, #0
 8008da8:	e006      	b.n	8008db8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dae:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8008db6:	2301      	movs	r3, #1
  }
}
 8008db8:	4618      	mov	r0, r3
 8008dba:	371c      	adds	r7, #28
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	bc80      	pop	{r7}
 8008dc0:	4770      	bx	lr
 8008dc2:	bf00      	nop
 8008dc4:	40006400 	.word	0x40006400

08008dc8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b084      	sub	sp, #16
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	2b01      	cmp	r3, #1
 8008dda:	d12e      	bne.n	8008e3a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2202      	movs	r2, #2
 8008de0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	681a      	ldr	r2, [r3, #0]
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f022 0201 	bic.w	r2, r2, #1
 8008df2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008df4:	f7ff fa12 	bl	800821c <HAL_GetTick>
 8008df8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8008dfa:	e012      	b.n	8008e22 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008dfc:	f7ff fa0e 	bl	800821c <HAL_GetTick>
 8008e00:	4602      	mov	r2, r0
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	1ad3      	subs	r3, r2, r3
 8008e06:	2b0a      	cmp	r3, #10
 8008e08:	d90b      	bls.n	8008e22 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e0e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2205      	movs	r2, #5
 8008e1a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	e012      	b.n	8008e48 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	f003 0301 	and.w	r3, r3, #1
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d1e5      	bne.n	8008dfc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2200      	movs	r2, #0
 8008e34:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8008e36:	2300      	movs	r3, #0
 8008e38:	e006      	b.n	8008e48 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e3e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8008e46:	2301      	movs	r3, #1
  }
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	3710      	adds	r7, #16
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}

08008e50 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b089      	sub	sp, #36	; 0x24
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	60f8      	str	r0, [r7, #12]
 8008e58:	60b9      	str	r1, [r7, #8]
 8008e5a:	607a      	str	r2, [r7, #4]
 8008e5c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008e64:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	689b      	ldr	r3, [r3, #8]
 8008e6c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8008e6e:	7ffb      	ldrb	r3, [r7, #31]
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d003      	beq.n	8008e7c <HAL_CAN_AddTxMessage+0x2c>
 8008e74:	7ffb      	ldrb	r3, [r7, #31]
 8008e76:	2b02      	cmp	r3, #2
 8008e78:	f040 80b8 	bne.w	8008fec <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8008e7c:	69bb      	ldr	r3, [r7, #24]
 8008e7e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d10a      	bne.n	8008e9c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8008e86:	69bb      	ldr	r3, [r7, #24]
 8008e88:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d105      	bne.n	8008e9c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8008e90:	69bb      	ldr	r3, [r7, #24]
 8008e92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	f000 80a0 	beq.w	8008fdc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8008e9c:	69bb      	ldr	r3, [r7, #24]
 8008e9e:	0e1b      	lsrs	r3, r3, #24
 8008ea0:	f003 0303 	and.w	r3, r3, #3
 8008ea4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	2b02      	cmp	r3, #2
 8008eaa:	d907      	bls.n	8008ebc <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eb0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	e09e      	b.n	8008ffa <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8008ebc:	2201      	movs	r2, #1
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	409a      	lsls	r2, r3
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	689b      	ldr	r3, [r3, #8]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d10d      	bne.n	8008eea <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8008ed8:	68f9      	ldr	r1, [r7, #12]
 8008eda:	6809      	ldr	r1, [r1, #0]
 8008edc:	431a      	orrs	r2, r3
 8008ede:	697b      	ldr	r3, [r7, #20]
 8008ee0:	3318      	adds	r3, #24
 8008ee2:	011b      	lsls	r3, r3, #4
 8008ee4:	440b      	add	r3, r1
 8008ee6:	601a      	str	r2, [r3, #0]
 8008ee8:	e00f      	b.n	8008f0a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	685b      	ldr	r3, [r3, #4]
 8008eee:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8008ef4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8008efa:	68f9      	ldr	r1, [r7, #12]
 8008efc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8008efe:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8008f00:	697b      	ldr	r3, [r7, #20]
 8008f02:	3318      	adds	r3, #24
 8008f04:	011b      	lsls	r3, r3, #4
 8008f06:	440b      	add	r3, r1
 8008f08:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	6819      	ldr	r1, [r3, #0]
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	691a      	ldr	r2, [r3, #16]
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	3318      	adds	r3, #24
 8008f16:	011b      	lsls	r3, r3, #4
 8008f18:	440b      	add	r3, r1
 8008f1a:	3304      	adds	r3, #4
 8008f1c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	7d1b      	ldrb	r3, [r3, #20]
 8008f22:	2b01      	cmp	r3, #1
 8008f24:	d111      	bne.n	8008f4a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681a      	ldr	r2, [r3, #0]
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	3318      	adds	r3, #24
 8008f2e:	011b      	lsls	r3, r3, #4
 8008f30:	4413      	add	r3, r2
 8008f32:	3304      	adds	r3, #4
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	68fa      	ldr	r2, [r7, #12]
 8008f38:	6811      	ldr	r1, [r2, #0]
 8008f3a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	3318      	adds	r3, #24
 8008f42:	011b      	lsls	r3, r3, #4
 8008f44:	440b      	add	r3, r1
 8008f46:	3304      	adds	r3, #4
 8008f48:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	3307      	adds	r3, #7
 8008f4e:	781b      	ldrb	r3, [r3, #0]
 8008f50:	061a      	lsls	r2, r3, #24
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	3306      	adds	r3, #6
 8008f56:	781b      	ldrb	r3, [r3, #0]
 8008f58:	041b      	lsls	r3, r3, #16
 8008f5a:	431a      	orrs	r2, r3
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	3305      	adds	r3, #5
 8008f60:	781b      	ldrb	r3, [r3, #0]
 8008f62:	021b      	lsls	r3, r3, #8
 8008f64:	4313      	orrs	r3, r2
 8008f66:	687a      	ldr	r2, [r7, #4]
 8008f68:	3204      	adds	r2, #4
 8008f6a:	7812      	ldrb	r2, [r2, #0]
 8008f6c:	4610      	mov	r0, r2
 8008f6e:	68fa      	ldr	r2, [r7, #12]
 8008f70:	6811      	ldr	r1, [r2, #0]
 8008f72:	ea43 0200 	orr.w	r2, r3, r0
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	011b      	lsls	r3, r3, #4
 8008f7a:	440b      	add	r3, r1
 8008f7c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8008f80:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	3303      	adds	r3, #3
 8008f86:	781b      	ldrb	r3, [r3, #0]
 8008f88:	061a      	lsls	r2, r3, #24
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	3302      	adds	r3, #2
 8008f8e:	781b      	ldrb	r3, [r3, #0]
 8008f90:	041b      	lsls	r3, r3, #16
 8008f92:	431a      	orrs	r2, r3
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	3301      	adds	r3, #1
 8008f98:	781b      	ldrb	r3, [r3, #0]
 8008f9a:	021b      	lsls	r3, r3, #8
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	7812      	ldrb	r2, [r2, #0]
 8008fa2:	4610      	mov	r0, r2
 8008fa4:	68fa      	ldr	r2, [r7, #12]
 8008fa6:	6811      	ldr	r1, [r2, #0]
 8008fa8:	ea43 0200 	orr.w	r2, r3, r0
 8008fac:	697b      	ldr	r3, [r7, #20]
 8008fae:	011b      	lsls	r3, r3, #4
 8008fb0:	440b      	add	r3, r1
 8008fb2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8008fb6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681a      	ldr	r2, [r3, #0]
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	3318      	adds	r3, #24
 8008fc0:	011b      	lsls	r3, r3, #4
 8008fc2:	4413      	add	r3, r2
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	68fa      	ldr	r2, [r7, #12]
 8008fc8:	6811      	ldr	r1, [r2, #0]
 8008fca:	f043 0201 	orr.w	r2, r3, #1
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	3318      	adds	r3, #24
 8008fd2:	011b      	lsls	r3, r3, #4
 8008fd4:	440b      	add	r3, r1
 8008fd6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	e00e      	b.n	8008ffa <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fe0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8008fe8:	2301      	movs	r3, #1
 8008fea:	e006      	b.n	8008ffa <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ff0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8008ff8:	2301      	movs	r3, #1
  }
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3724      	adds	r7, #36	; 0x24
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bc80      	pop	{r7}
 8009002:	4770      	bx	lr

08009004 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8009004:	b480      	push	{r7}
 8009006:	b087      	sub	sp, #28
 8009008:	af00      	add	r7, sp, #0
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	607a      	str	r2, [r7, #4]
 8009010:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009018:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800901a:	7dfb      	ldrb	r3, [r7, #23]
 800901c:	2b01      	cmp	r3, #1
 800901e:	d003      	beq.n	8009028 <HAL_CAN_GetRxMessage+0x24>
 8009020:	7dfb      	ldrb	r3, [r7, #23]
 8009022:	2b02      	cmp	r3, #2
 8009024:	f040 80f3 	bne.w	800920e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d10e      	bne.n	800904c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	68db      	ldr	r3, [r3, #12]
 8009034:	f003 0303 	and.w	r3, r3, #3
 8009038:	2b00      	cmp	r3, #0
 800903a:	d116      	bne.n	800906a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009040:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009048:	2301      	movs	r3, #1
 800904a:	e0e7      	b.n	800921c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	691b      	ldr	r3, [r3, #16]
 8009052:	f003 0303 	and.w	r3, r3, #3
 8009056:	2b00      	cmp	r3, #0
 8009058:	d107      	bne.n	800906a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800905e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009066:	2301      	movs	r3, #1
 8009068:	e0d8      	b.n	800921c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681a      	ldr	r2, [r3, #0]
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	331b      	adds	r3, #27
 8009072:	011b      	lsls	r3, r3, #4
 8009074:	4413      	add	r3, r2
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f003 0204 	and.w	r2, r3, #4
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	689b      	ldr	r3, [r3, #8]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d10c      	bne.n	80090a2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681a      	ldr	r2, [r3, #0]
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	331b      	adds	r3, #27
 8009090:	011b      	lsls	r3, r3, #4
 8009092:	4413      	add	r3, r2
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	0d5b      	lsrs	r3, r3, #21
 8009098:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	601a      	str	r2, [r3, #0]
 80090a0:	e00b      	b.n	80090ba <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	331b      	adds	r3, #27
 80090aa:	011b      	lsls	r3, r3, #4
 80090ac:	4413      	add	r3, r2
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	08db      	lsrs	r3, r3, #3
 80090b2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681a      	ldr	r2, [r3, #0]
 80090be:	68bb      	ldr	r3, [r7, #8]
 80090c0:	331b      	adds	r3, #27
 80090c2:	011b      	lsls	r3, r3, #4
 80090c4:	4413      	add	r3, r2
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f003 0202 	and.w	r2, r3, #2
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681a      	ldr	r2, [r3, #0]
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	331b      	adds	r3, #27
 80090d8:	011b      	lsls	r3, r3, #4
 80090da:	4413      	add	r3, r2
 80090dc:	3304      	adds	r3, #4
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f003 020f 	and.w	r2, r3, #15
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681a      	ldr	r2, [r3, #0]
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	331b      	adds	r3, #27
 80090f0:	011b      	lsls	r3, r3, #4
 80090f2:	4413      	add	r3, r2
 80090f4:	3304      	adds	r3, #4
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	0a1b      	lsrs	r3, r3, #8
 80090fa:	b2da      	uxtb	r2, r3
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681a      	ldr	r2, [r3, #0]
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	331b      	adds	r3, #27
 8009108:	011b      	lsls	r3, r3, #4
 800910a:	4413      	add	r3, r2
 800910c:	3304      	adds	r3, #4
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	0c1b      	lsrs	r3, r3, #16
 8009112:	b29a      	uxth	r2, r3
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681a      	ldr	r2, [r3, #0]
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	011b      	lsls	r3, r3, #4
 8009120:	4413      	add	r3, r2
 8009122:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	b2da      	uxtb	r2, r3
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681a      	ldr	r2, [r3, #0]
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	011b      	lsls	r3, r3, #4
 8009136:	4413      	add	r3, r2
 8009138:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	0a1a      	lsrs	r2, r3, #8
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	3301      	adds	r3, #1
 8009144:	b2d2      	uxtb	r2, r2
 8009146:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681a      	ldr	r2, [r3, #0]
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	011b      	lsls	r3, r3, #4
 8009150:	4413      	add	r3, r2
 8009152:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	0c1a      	lsrs	r2, r3, #16
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	3302      	adds	r3, #2
 800915e:	b2d2      	uxtb	r2, r2
 8009160:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681a      	ldr	r2, [r3, #0]
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	011b      	lsls	r3, r3, #4
 800916a:	4413      	add	r3, r2
 800916c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	0e1a      	lsrs	r2, r3, #24
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	3303      	adds	r3, #3
 8009178:	b2d2      	uxtb	r2, r2
 800917a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681a      	ldr	r2, [r3, #0]
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	011b      	lsls	r3, r3, #4
 8009184:	4413      	add	r3, r2
 8009186:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	3304      	adds	r3, #4
 8009190:	b2d2      	uxtb	r2, r2
 8009192:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681a      	ldr	r2, [r3, #0]
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	011b      	lsls	r3, r3, #4
 800919c:	4413      	add	r3, r2
 800919e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	0a1a      	lsrs	r2, r3, #8
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	3305      	adds	r3, #5
 80091aa:	b2d2      	uxtb	r2, r2
 80091ac:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681a      	ldr	r2, [r3, #0]
 80091b2:	68bb      	ldr	r3, [r7, #8]
 80091b4:	011b      	lsls	r3, r3, #4
 80091b6:	4413      	add	r3, r2
 80091b8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	0c1a      	lsrs	r2, r3, #16
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	3306      	adds	r3, #6
 80091c4:	b2d2      	uxtb	r2, r2
 80091c6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681a      	ldr	r2, [r3, #0]
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	011b      	lsls	r3, r3, #4
 80091d0:	4413      	add	r3, r2
 80091d2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	0e1a      	lsrs	r2, r3, #24
 80091da:	683b      	ldr	r3, [r7, #0]
 80091dc:	3307      	adds	r3, #7
 80091de:	b2d2      	uxtb	r2, r2
 80091e0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d108      	bne.n	80091fa <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	68da      	ldr	r2, [r3, #12]
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f042 0220 	orr.w	r2, r2, #32
 80091f6:	60da      	str	r2, [r3, #12]
 80091f8:	e007      	b.n	800920a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	691a      	ldr	r2, [r3, #16]
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f042 0220 	orr.w	r2, r2, #32
 8009208:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800920a:	2300      	movs	r3, #0
 800920c:	e006      	b.n	800921c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009212:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800921a:	2301      	movs	r3, #1
  }
}
 800921c:	4618      	mov	r0, r3
 800921e:	371c      	adds	r7, #28
 8009220:	46bd      	mov	sp, r7
 8009222:	bc80      	pop	{r7}
 8009224:	4770      	bx	lr

08009226 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8009226:	b480      	push	{r7}
 8009228:	b085      	sub	sp, #20
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
 800922e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009236:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8009238:	7bfb      	ldrb	r3, [r7, #15]
 800923a:	2b01      	cmp	r3, #1
 800923c:	d002      	beq.n	8009244 <HAL_CAN_ActivateNotification+0x1e>
 800923e:	7bfb      	ldrb	r3, [r7, #15]
 8009240:	2b02      	cmp	r3, #2
 8009242:	d109      	bne.n	8009258 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	6959      	ldr	r1, [r3, #20]
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	683a      	ldr	r2, [r7, #0]
 8009250:	430a      	orrs	r2, r1
 8009252:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8009254:	2300      	movs	r3, #0
 8009256:	e006      	b.n	8009266 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800925c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009264:	2301      	movs	r3, #1
  }
}
 8009266:	4618      	mov	r0, r3
 8009268:	3714      	adds	r7, #20
 800926a:	46bd      	mov	sp, r7
 800926c:	bc80      	pop	{r7}
 800926e:	4770      	bx	lr

08009270 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b08a      	sub	sp, #40	; 0x28
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8009278:	2300      	movs	r3, #0
 800927a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	695b      	ldr	r3, [r3, #20]
 8009282:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	685b      	ldr	r3, [r3, #4]
 800928a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	689b      	ldr	r3, [r3, #8]
 8009292:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	68db      	ldr	r3, [r3, #12]
 800929a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	691b      	ldr	r3, [r3, #16]
 80092a2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	699b      	ldr	r3, [r3, #24]
 80092aa:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80092ac:	6a3b      	ldr	r3, [r7, #32]
 80092ae:	f003 0301 	and.w	r3, r3, #1
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d07c      	beq.n	80093b0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80092b6:	69bb      	ldr	r3, [r7, #24]
 80092b8:	f003 0301 	and.w	r3, r3, #1
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d023      	beq.n	8009308 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	2201      	movs	r2, #1
 80092c6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80092c8:	69bb      	ldr	r3, [r7, #24]
 80092ca:	f003 0302 	and.w	r3, r3, #2
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d003      	beq.n	80092da <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f000 f97d 	bl	80095d2 <HAL_CAN_TxMailbox0CompleteCallback>
 80092d8:	e016      	b.n	8009308 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80092da:	69bb      	ldr	r3, [r7, #24]
 80092dc:	f003 0304 	and.w	r3, r3, #4
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d004      	beq.n	80092ee <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80092e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80092ea:	627b      	str	r3, [r7, #36]	; 0x24
 80092ec:	e00c      	b.n	8009308 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80092ee:	69bb      	ldr	r3, [r7, #24]
 80092f0:	f003 0308 	and.w	r3, r3, #8
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d004      	beq.n	8009302 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80092f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80092fe:	627b      	str	r3, [r7, #36]	; 0x24
 8009300:	e002      	b.n	8009308 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f000 f980 	bl	8009608 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8009308:	69bb      	ldr	r3, [r7, #24]
 800930a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800930e:	2b00      	cmp	r3, #0
 8009310:	d024      	beq.n	800935c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f44f 7280 	mov.w	r2, #256	; 0x100
 800931a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800931c:	69bb      	ldr	r3, [r7, #24]
 800931e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009322:	2b00      	cmp	r3, #0
 8009324:	d003      	beq.n	800932e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f000 f95c 	bl	80095e4 <HAL_CAN_TxMailbox1CompleteCallback>
 800932c:	e016      	b.n	800935c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800932e:	69bb      	ldr	r3, [r7, #24]
 8009330:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009334:	2b00      	cmp	r3, #0
 8009336:	d004      	beq.n	8009342 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8009338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800933a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800933e:	627b      	str	r3, [r7, #36]	; 0x24
 8009340:	e00c      	b.n	800935c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8009342:	69bb      	ldr	r3, [r7, #24]
 8009344:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009348:	2b00      	cmp	r3, #0
 800934a:	d004      	beq.n	8009356 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800934c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800934e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009352:	627b      	str	r3, [r7, #36]	; 0x24
 8009354:	e002      	b.n	800935c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f000 f95f 	bl	800961a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800935c:	69bb      	ldr	r3, [r7, #24]
 800935e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009362:	2b00      	cmp	r3, #0
 8009364:	d024      	beq.n	80093b0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800936e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8009370:	69bb      	ldr	r3, [r7, #24]
 8009372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009376:	2b00      	cmp	r3, #0
 8009378:	d003      	beq.n	8009382 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f000 f93b 	bl	80095f6 <HAL_CAN_TxMailbox2CompleteCallback>
 8009380:	e016      	b.n	80093b0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8009382:	69bb      	ldr	r3, [r7, #24]
 8009384:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009388:	2b00      	cmp	r3, #0
 800938a:	d004      	beq.n	8009396 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800938c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800938e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009392:	627b      	str	r3, [r7, #36]	; 0x24
 8009394:	e00c      	b.n	80093b0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8009396:	69bb      	ldr	r3, [r7, #24]
 8009398:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800939c:	2b00      	cmp	r3, #0
 800939e:	d004      	beq.n	80093aa <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80093a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80093a6:	627b      	str	r3, [r7, #36]	; 0x24
 80093a8:	e002      	b.n	80093b0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	f000 f93e 	bl	800962c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80093b0:	6a3b      	ldr	r3, [r7, #32]
 80093b2:	f003 0308 	and.w	r3, r3, #8
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d00c      	beq.n	80093d4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	f003 0310 	and.w	r3, r3, #16
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d007      	beq.n	80093d4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80093c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80093ca:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	2210      	movs	r2, #16
 80093d2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80093d4:	6a3b      	ldr	r3, [r7, #32]
 80093d6:	f003 0304 	and.w	r3, r3, #4
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d00b      	beq.n	80093f6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80093de:	697b      	ldr	r3, [r7, #20]
 80093e0:	f003 0308 	and.w	r3, r3, #8
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d006      	beq.n	80093f6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	2208      	movs	r2, #8
 80093ee:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f000 f92d 	bl	8009650 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80093f6:	6a3b      	ldr	r3, [r7, #32]
 80093f8:	f003 0302 	and.w	r3, r3, #2
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d009      	beq.n	8009414 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	68db      	ldr	r3, [r3, #12]
 8009406:	f003 0303 	and.w	r3, r3, #3
 800940a:	2b00      	cmp	r3, #0
 800940c:	d002      	beq.n	8009414 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f000 f915 	bl	800963e <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8009414:	6a3b      	ldr	r3, [r7, #32]
 8009416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800941a:	2b00      	cmp	r3, #0
 800941c:	d00c      	beq.n	8009438 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	f003 0310 	and.w	r3, r3, #16
 8009424:	2b00      	cmp	r3, #0
 8009426:	d007      	beq.n	8009438 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8009428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800942a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800942e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	2210      	movs	r2, #16
 8009436:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8009438:	6a3b      	ldr	r3, [r7, #32]
 800943a:	f003 0320 	and.w	r3, r3, #32
 800943e:	2b00      	cmp	r3, #0
 8009440:	d00b      	beq.n	800945a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	f003 0308 	and.w	r3, r3, #8
 8009448:	2b00      	cmp	r3, #0
 800944a:	d006      	beq.n	800945a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	2208      	movs	r2, #8
 8009452:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 f90d 	bl	8009674 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800945a:	6a3b      	ldr	r3, [r7, #32]
 800945c:	f003 0310 	and.w	r3, r3, #16
 8009460:	2b00      	cmp	r3, #0
 8009462:	d009      	beq.n	8009478 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	691b      	ldr	r3, [r3, #16]
 800946a:	f003 0303 	and.w	r3, r3, #3
 800946e:	2b00      	cmp	r3, #0
 8009470:	d002      	beq.n	8009478 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8009472:	6878      	ldr	r0, [r7, #4]
 8009474:	f000 f8f5 	bl	8009662 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8009478:	6a3b      	ldr	r3, [r7, #32]
 800947a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800947e:	2b00      	cmp	r3, #0
 8009480:	d00b      	beq.n	800949a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8009482:	69fb      	ldr	r3, [r7, #28]
 8009484:	f003 0310 	and.w	r3, r3, #16
 8009488:	2b00      	cmp	r3, #0
 800948a:	d006      	beq.n	800949a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	2210      	movs	r2, #16
 8009492:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f000 f8f6 	bl	8009686 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800949a:	6a3b      	ldr	r3, [r7, #32]
 800949c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d00b      	beq.n	80094bc <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80094a4:	69fb      	ldr	r3, [r7, #28]
 80094a6:	f003 0308 	and.w	r3, r3, #8
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d006      	beq.n	80094bc <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	2208      	movs	r2, #8
 80094b4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f000 f8ee 	bl	8009698 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80094bc:	6a3b      	ldr	r3, [r7, #32]
 80094be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d075      	beq.n	80095b2 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80094c6:	69fb      	ldr	r3, [r7, #28]
 80094c8:	f003 0304 	and.w	r3, r3, #4
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d06c      	beq.n	80095aa <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80094d0:	6a3b      	ldr	r3, [r7, #32]
 80094d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d008      	beq.n	80094ec <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d003      	beq.n	80094ec <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80094e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094e6:	f043 0301 	orr.w	r3, r3, #1
 80094ea:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80094ec:	6a3b      	ldr	r3, [r7, #32]
 80094ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d008      	beq.n	8009508 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d003      	beq.n	8009508 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8009500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009502:	f043 0302 	orr.w	r3, r3, #2
 8009506:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8009508:	6a3b      	ldr	r3, [r7, #32]
 800950a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800950e:	2b00      	cmp	r3, #0
 8009510:	d008      	beq.n	8009524 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8009518:	2b00      	cmp	r3, #0
 800951a:	d003      	beq.n	8009524 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800951c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800951e:	f043 0304 	orr.w	r3, r3, #4
 8009522:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8009524:	6a3b      	ldr	r3, [r7, #32]
 8009526:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800952a:	2b00      	cmp	r3, #0
 800952c:	d03d      	beq.n	80095aa <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8009534:	2b00      	cmp	r3, #0
 8009536:	d038      	beq.n	80095aa <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800953e:	2b30      	cmp	r3, #48	; 0x30
 8009540:	d017      	beq.n	8009572 <HAL_CAN_IRQHandler+0x302>
 8009542:	2b30      	cmp	r3, #48	; 0x30
 8009544:	d804      	bhi.n	8009550 <HAL_CAN_IRQHandler+0x2e0>
 8009546:	2b10      	cmp	r3, #16
 8009548:	d009      	beq.n	800955e <HAL_CAN_IRQHandler+0x2ee>
 800954a:	2b20      	cmp	r3, #32
 800954c:	d00c      	beq.n	8009568 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800954e:	e024      	b.n	800959a <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8009550:	2b50      	cmp	r3, #80	; 0x50
 8009552:	d018      	beq.n	8009586 <HAL_CAN_IRQHandler+0x316>
 8009554:	2b60      	cmp	r3, #96	; 0x60
 8009556:	d01b      	beq.n	8009590 <HAL_CAN_IRQHandler+0x320>
 8009558:	2b40      	cmp	r3, #64	; 0x40
 800955a:	d00f      	beq.n	800957c <HAL_CAN_IRQHandler+0x30c>
            break;
 800955c:	e01d      	b.n	800959a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 800955e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009560:	f043 0308 	orr.w	r3, r3, #8
 8009564:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009566:	e018      	b.n	800959a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8009568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800956a:	f043 0310 	orr.w	r3, r3, #16
 800956e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009570:	e013      	b.n	800959a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8009572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009574:	f043 0320 	orr.w	r3, r3, #32
 8009578:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800957a:	e00e      	b.n	800959a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 800957c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800957e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009582:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009584:	e009      	b.n	800959a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8009586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009588:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800958c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800958e:	e004      	b.n	800959a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8009590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009592:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009596:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009598:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	699a      	ldr	r2, [r3, #24]
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80095a8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	2204      	movs	r2, #4
 80095b0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80095b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d008      	beq.n	80095ca <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80095bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095be:	431a      	orrs	r2, r3
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f000 f870 	bl	80096aa <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80095ca:	bf00      	nop
 80095cc:	3728      	adds	r7, #40	; 0x28
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}

080095d2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80095d2:	b480      	push	{r7}
 80095d4:	b083      	sub	sp, #12
 80095d6:	af00      	add	r7, sp, #0
 80095d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80095da:	bf00      	nop
 80095dc:	370c      	adds	r7, #12
 80095de:	46bd      	mov	sp, r7
 80095e0:	bc80      	pop	{r7}
 80095e2:	4770      	bx	lr

080095e4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80095e4:	b480      	push	{r7}
 80095e6:	b083      	sub	sp, #12
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80095ec:	bf00      	nop
 80095ee:	370c      	adds	r7, #12
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bc80      	pop	{r7}
 80095f4:	4770      	bx	lr

080095f6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80095f6:	b480      	push	{r7}
 80095f8:	b083      	sub	sp, #12
 80095fa:	af00      	add	r7, sp, #0
 80095fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80095fe:	bf00      	nop
 8009600:	370c      	adds	r7, #12
 8009602:	46bd      	mov	sp, r7
 8009604:	bc80      	pop	{r7}
 8009606:	4770      	bx	lr

08009608 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8009610:	bf00      	nop
 8009612:	370c      	adds	r7, #12
 8009614:	46bd      	mov	sp, r7
 8009616:	bc80      	pop	{r7}
 8009618:	4770      	bx	lr

0800961a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800961a:	b480      	push	{r7}
 800961c:	b083      	sub	sp, #12
 800961e:	af00      	add	r7, sp, #0
 8009620:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8009622:	bf00      	nop
 8009624:	370c      	adds	r7, #12
 8009626:	46bd      	mov	sp, r7
 8009628:	bc80      	pop	{r7}
 800962a:	4770      	bx	lr

0800962c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800962c:	b480      	push	{r7}
 800962e:	b083      	sub	sp, #12
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8009634:	bf00      	nop
 8009636:	370c      	adds	r7, #12
 8009638:	46bd      	mov	sp, r7
 800963a:	bc80      	pop	{r7}
 800963c:	4770      	bx	lr

0800963e <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800963e:	b480      	push	{r7}
 8009640:	b083      	sub	sp, #12
 8009642:	af00      	add	r7, sp, #0
 8009644:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8009646:	bf00      	nop
 8009648:	370c      	adds	r7, #12
 800964a:	46bd      	mov	sp, r7
 800964c:	bc80      	pop	{r7}
 800964e:	4770      	bx	lr

08009650 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8009650:	b480      	push	{r7}
 8009652:	b083      	sub	sp, #12
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8009658:	bf00      	nop
 800965a:	370c      	adds	r7, #12
 800965c:	46bd      	mov	sp, r7
 800965e:	bc80      	pop	{r7}
 8009660:	4770      	bx	lr

08009662 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8009662:	b480      	push	{r7}
 8009664:	b083      	sub	sp, #12
 8009666:	af00      	add	r7, sp, #0
 8009668:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800966a:	bf00      	nop
 800966c:	370c      	adds	r7, #12
 800966e:	46bd      	mov	sp, r7
 8009670:	bc80      	pop	{r7}
 8009672:	4770      	bx	lr

08009674 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8009674:	b480      	push	{r7}
 8009676:	b083      	sub	sp, #12
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800967c:	bf00      	nop
 800967e:	370c      	adds	r7, #12
 8009680:	46bd      	mov	sp, r7
 8009682:	bc80      	pop	{r7}
 8009684:	4770      	bx	lr

08009686 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8009686:	b480      	push	{r7}
 8009688:	b083      	sub	sp, #12
 800968a:	af00      	add	r7, sp, #0
 800968c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800968e:	bf00      	nop
 8009690:	370c      	adds	r7, #12
 8009692:	46bd      	mov	sp, r7
 8009694:	bc80      	pop	{r7}
 8009696:	4770      	bx	lr

08009698 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8009698:	b480      	push	{r7}
 800969a:	b083      	sub	sp, #12
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80096a0:	bf00      	nop
 80096a2:	370c      	adds	r7, #12
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bc80      	pop	{r7}
 80096a8:	4770      	bx	lr

080096aa <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80096aa:	b480      	push	{r7}
 80096ac:	b083      	sub	sp, #12
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80096b2:	bf00      	nop
 80096b4:	370c      	adds	r7, #12
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bc80      	pop	{r7}
 80096ba:	4770      	bx	lr

080096bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80096bc:	b480      	push	{r7}
 80096be:	b085      	sub	sp, #20
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f003 0307 	and.w	r3, r3, #7
 80096ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80096cc:	4b0c      	ldr	r3, [pc, #48]	; (8009700 <__NVIC_SetPriorityGrouping+0x44>)
 80096ce:	68db      	ldr	r3, [r3, #12]
 80096d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80096d2:	68ba      	ldr	r2, [r7, #8]
 80096d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80096d8:	4013      	ands	r3, r2
 80096da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80096e0:	68bb      	ldr	r3, [r7, #8]
 80096e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80096e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80096e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80096ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80096ee:	4a04      	ldr	r2, [pc, #16]	; (8009700 <__NVIC_SetPriorityGrouping+0x44>)
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	60d3      	str	r3, [r2, #12]
}
 80096f4:	bf00      	nop
 80096f6:	3714      	adds	r7, #20
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bc80      	pop	{r7}
 80096fc:	4770      	bx	lr
 80096fe:	bf00      	nop
 8009700:	e000ed00 	.word	0xe000ed00

08009704 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009704:	b480      	push	{r7}
 8009706:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009708:	4b04      	ldr	r3, [pc, #16]	; (800971c <__NVIC_GetPriorityGrouping+0x18>)
 800970a:	68db      	ldr	r3, [r3, #12]
 800970c:	0a1b      	lsrs	r3, r3, #8
 800970e:	f003 0307 	and.w	r3, r3, #7
}
 8009712:	4618      	mov	r0, r3
 8009714:	46bd      	mov	sp, r7
 8009716:	bc80      	pop	{r7}
 8009718:	4770      	bx	lr
 800971a:	bf00      	nop
 800971c:	e000ed00 	.word	0xe000ed00

08009720 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009720:	b480      	push	{r7}
 8009722:	b083      	sub	sp, #12
 8009724:	af00      	add	r7, sp, #0
 8009726:	4603      	mov	r3, r0
 8009728:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800972a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800972e:	2b00      	cmp	r3, #0
 8009730:	db0b      	blt.n	800974a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009732:	79fb      	ldrb	r3, [r7, #7]
 8009734:	f003 021f 	and.w	r2, r3, #31
 8009738:	4906      	ldr	r1, [pc, #24]	; (8009754 <__NVIC_EnableIRQ+0x34>)
 800973a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800973e:	095b      	lsrs	r3, r3, #5
 8009740:	2001      	movs	r0, #1
 8009742:	fa00 f202 	lsl.w	r2, r0, r2
 8009746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800974a:	bf00      	nop
 800974c:	370c      	adds	r7, #12
 800974e:	46bd      	mov	sp, r7
 8009750:	bc80      	pop	{r7}
 8009752:	4770      	bx	lr
 8009754:	e000e100 	.word	0xe000e100

08009758 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	4603      	mov	r3, r0
 8009760:	6039      	str	r1, [r7, #0]
 8009762:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009768:	2b00      	cmp	r3, #0
 800976a:	db0a      	blt.n	8009782 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	b2da      	uxtb	r2, r3
 8009770:	490c      	ldr	r1, [pc, #48]	; (80097a4 <__NVIC_SetPriority+0x4c>)
 8009772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009776:	0112      	lsls	r2, r2, #4
 8009778:	b2d2      	uxtb	r2, r2
 800977a:	440b      	add	r3, r1
 800977c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009780:	e00a      	b.n	8009798 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	b2da      	uxtb	r2, r3
 8009786:	4908      	ldr	r1, [pc, #32]	; (80097a8 <__NVIC_SetPriority+0x50>)
 8009788:	79fb      	ldrb	r3, [r7, #7]
 800978a:	f003 030f 	and.w	r3, r3, #15
 800978e:	3b04      	subs	r3, #4
 8009790:	0112      	lsls	r2, r2, #4
 8009792:	b2d2      	uxtb	r2, r2
 8009794:	440b      	add	r3, r1
 8009796:	761a      	strb	r2, [r3, #24]
}
 8009798:	bf00      	nop
 800979a:	370c      	adds	r7, #12
 800979c:	46bd      	mov	sp, r7
 800979e:	bc80      	pop	{r7}
 80097a0:	4770      	bx	lr
 80097a2:	bf00      	nop
 80097a4:	e000e100 	.word	0xe000e100
 80097a8:	e000ed00 	.word	0xe000ed00

080097ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80097ac:	b480      	push	{r7}
 80097ae:	b089      	sub	sp, #36	; 0x24
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	60f8      	str	r0, [r7, #12]
 80097b4:	60b9      	str	r1, [r7, #8]
 80097b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	f003 0307 	and.w	r3, r3, #7
 80097be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80097c0:	69fb      	ldr	r3, [r7, #28]
 80097c2:	f1c3 0307 	rsb	r3, r3, #7
 80097c6:	2b04      	cmp	r3, #4
 80097c8:	bf28      	it	cs
 80097ca:	2304      	movcs	r3, #4
 80097cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80097ce:	69fb      	ldr	r3, [r7, #28]
 80097d0:	3304      	adds	r3, #4
 80097d2:	2b06      	cmp	r3, #6
 80097d4:	d902      	bls.n	80097dc <NVIC_EncodePriority+0x30>
 80097d6:	69fb      	ldr	r3, [r7, #28]
 80097d8:	3b03      	subs	r3, #3
 80097da:	e000      	b.n	80097de <NVIC_EncodePriority+0x32>
 80097dc:	2300      	movs	r3, #0
 80097de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80097e0:	f04f 32ff 	mov.w	r2, #4294967295
 80097e4:	69bb      	ldr	r3, [r7, #24]
 80097e6:	fa02 f303 	lsl.w	r3, r2, r3
 80097ea:	43da      	mvns	r2, r3
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	401a      	ands	r2, r3
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80097f4:	f04f 31ff 	mov.w	r1, #4294967295
 80097f8:	697b      	ldr	r3, [r7, #20]
 80097fa:	fa01 f303 	lsl.w	r3, r1, r3
 80097fe:	43d9      	mvns	r1, r3
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009804:	4313      	orrs	r3, r2
         );
}
 8009806:	4618      	mov	r0, r3
 8009808:	3724      	adds	r7, #36	; 0x24
 800980a:	46bd      	mov	sp, r7
 800980c:	bc80      	pop	{r7}
 800980e:	4770      	bx	lr

08009810 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	3b01      	subs	r3, #1
 800981c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009820:	d301      	bcc.n	8009826 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009822:	2301      	movs	r3, #1
 8009824:	e00f      	b.n	8009846 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009826:	4a0a      	ldr	r2, [pc, #40]	; (8009850 <SysTick_Config+0x40>)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	3b01      	subs	r3, #1
 800982c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800982e:	210f      	movs	r1, #15
 8009830:	f04f 30ff 	mov.w	r0, #4294967295
 8009834:	f7ff ff90 	bl	8009758 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009838:	4b05      	ldr	r3, [pc, #20]	; (8009850 <SysTick_Config+0x40>)
 800983a:	2200      	movs	r2, #0
 800983c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800983e:	4b04      	ldr	r3, [pc, #16]	; (8009850 <SysTick_Config+0x40>)
 8009840:	2207      	movs	r2, #7
 8009842:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009844:	2300      	movs	r3, #0
}
 8009846:	4618      	mov	r0, r3
 8009848:	3708      	adds	r7, #8
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}
 800984e:	bf00      	nop
 8009850:	e000e010 	.word	0xe000e010

08009854 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b082      	sub	sp, #8
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f7ff ff2d 	bl	80096bc <__NVIC_SetPriorityGrouping>
}
 8009862:	bf00      	nop
 8009864:	3708      	adds	r7, #8
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}

0800986a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800986a:	b580      	push	{r7, lr}
 800986c:	b086      	sub	sp, #24
 800986e:	af00      	add	r7, sp, #0
 8009870:	4603      	mov	r3, r0
 8009872:	60b9      	str	r1, [r7, #8]
 8009874:	607a      	str	r2, [r7, #4]
 8009876:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8009878:	2300      	movs	r3, #0
 800987a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800987c:	f7ff ff42 	bl	8009704 <__NVIC_GetPriorityGrouping>
 8009880:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009882:	687a      	ldr	r2, [r7, #4]
 8009884:	68b9      	ldr	r1, [r7, #8]
 8009886:	6978      	ldr	r0, [r7, #20]
 8009888:	f7ff ff90 	bl	80097ac <NVIC_EncodePriority>
 800988c:	4602      	mov	r2, r0
 800988e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009892:	4611      	mov	r1, r2
 8009894:	4618      	mov	r0, r3
 8009896:	f7ff ff5f 	bl	8009758 <__NVIC_SetPriority>
}
 800989a:	bf00      	nop
 800989c:	3718      	adds	r7, #24
 800989e:	46bd      	mov	sp, r7
 80098a0:	bd80      	pop	{r7, pc}

080098a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80098a2:	b580      	push	{r7, lr}
 80098a4:	b082      	sub	sp, #8
 80098a6:	af00      	add	r7, sp, #0
 80098a8:	4603      	mov	r3, r0
 80098aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80098ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098b0:	4618      	mov	r0, r3
 80098b2:	f7ff ff35 	bl	8009720 <__NVIC_EnableIRQ>
}
 80098b6:	bf00      	nop
 80098b8:	3708      	adds	r7, #8
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}

080098be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80098be:	b580      	push	{r7, lr}
 80098c0:	b082      	sub	sp, #8
 80098c2:	af00      	add	r7, sp, #0
 80098c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f7ff ffa2 	bl	8009810 <SysTick_Config>
 80098cc:	4603      	mov	r3, r0
}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3708      	adds	r7, #8
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}
	...

080098d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b086      	sub	sp, #24
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80098e0:	2300      	movs	r3, #0
 80098e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80098e4:	f7fe fc9a 	bl	800821c <HAL_GetTick>
 80098e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d101      	bne.n	80098f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80098f0:	2301      	movs	r3, #1
 80098f2:	e099      	b.n	8009a28 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2200      	movs	r2, #0
 80098f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2202      	movs	r2, #2
 8009900:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	681a      	ldr	r2, [r3, #0]
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	f022 0201 	bic.w	r2, r2, #1
 8009912:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009914:	e00f      	b.n	8009936 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009916:	f7fe fc81 	bl	800821c <HAL_GetTick>
 800991a:	4602      	mov	r2, r0
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	1ad3      	subs	r3, r2, r3
 8009920:	2b05      	cmp	r3, #5
 8009922:	d908      	bls.n	8009936 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2220      	movs	r2, #32
 8009928:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2203      	movs	r2, #3
 800992e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8009932:	2303      	movs	r3, #3
 8009934:	e078      	b.n	8009a28 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f003 0301 	and.w	r3, r3, #1
 8009940:	2b00      	cmp	r3, #0
 8009942:	d1e8      	bne.n	8009916 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800994c:	697a      	ldr	r2, [r7, #20]
 800994e:	4b38      	ldr	r3, [pc, #224]	; (8009a30 <HAL_DMA_Init+0x158>)
 8009950:	4013      	ands	r3, r2
 8009952:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	685a      	ldr	r2, [r3, #4]
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009962:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	691b      	ldr	r3, [r3, #16]
 8009968:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800996e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	699b      	ldr	r3, [r3, #24]
 8009974:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800997a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6a1b      	ldr	r3, [r3, #32]
 8009980:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009982:	697a      	ldr	r2, [r7, #20]
 8009984:	4313      	orrs	r3, r2
 8009986:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800998c:	2b04      	cmp	r3, #4
 800998e:	d107      	bne.n	80099a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009998:	4313      	orrs	r3, r2
 800999a:	697a      	ldr	r2, [r7, #20]
 800999c:	4313      	orrs	r3, r2
 800999e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	697a      	ldr	r2, [r7, #20]
 80099a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	695b      	ldr	r3, [r3, #20]
 80099ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80099b0:	697b      	ldr	r3, [r7, #20]
 80099b2:	f023 0307 	bic.w	r3, r3, #7
 80099b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099bc:	697a      	ldr	r2, [r7, #20]
 80099be:	4313      	orrs	r3, r2
 80099c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099c6:	2b04      	cmp	r3, #4
 80099c8:	d117      	bne.n	80099fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099ce:	697a      	ldr	r2, [r7, #20]
 80099d0:	4313      	orrs	r3, r2
 80099d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d00e      	beq.n	80099fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80099dc:	6878      	ldr	r0, [r7, #4]
 80099de:	f000 fa8f 	bl	8009f00 <DMA_CheckFifoParam>
 80099e2:	4603      	mov	r3, r0
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d008      	beq.n	80099fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2240      	movs	r2, #64	; 0x40
 80099ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2201      	movs	r2, #1
 80099f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80099f6:	2301      	movs	r3, #1
 80099f8:	e016      	b.n	8009a28 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	697a      	ldr	r2, [r7, #20]
 8009a00:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	f000 fa48 	bl	8009e98 <DMA_CalcBaseAndBitshift>
 8009a08:	4603      	mov	r3, r0
 8009a0a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a10:	223f      	movs	r2, #63	; 0x3f
 8009a12:	409a      	lsls	r2, r3
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2201      	movs	r2, #1
 8009a22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8009a26:	2300      	movs	r3, #0
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	3718      	adds	r7, #24
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}
 8009a30:	f010803f 	.word	0xf010803f

08009a34 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b086      	sub	sp, #24
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	60f8      	str	r0, [r7, #12]
 8009a3c:	60b9      	str	r1, [r7, #8]
 8009a3e:	607a      	str	r2, [r7, #4]
 8009a40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009a42:	2300      	movs	r3, #0
 8009a44:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a4a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009a52:	2b01      	cmp	r3, #1
 8009a54:	d101      	bne.n	8009a5a <HAL_DMA_Start_IT+0x26>
 8009a56:	2302      	movs	r3, #2
 8009a58:	e040      	b.n	8009adc <HAL_DMA_Start_IT+0xa8>
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	2201      	movs	r2, #1
 8009a5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009a68:	b2db      	uxtb	r3, r3
 8009a6a:	2b01      	cmp	r3, #1
 8009a6c:	d12f      	bne.n	8009ace <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2202      	movs	r2, #2
 8009a72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	687a      	ldr	r2, [r7, #4]
 8009a80:	68b9      	ldr	r1, [r7, #8]
 8009a82:	68f8      	ldr	r0, [r7, #12]
 8009a84:	f000 f9da 	bl	8009e3c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a8c:	223f      	movs	r2, #63	; 0x3f
 8009a8e:	409a      	lsls	r2, r3
 8009a90:	693b      	ldr	r3, [r7, #16]
 8009a92:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	681a      	ldr	r2, [r3, #0]
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f042 0216 	orr.w	r2, r2, #22
 8009aa2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d007      	beq.n	8009abc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	681a      	ldr	r2, [r3, #0]
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f042 0208 	orr.w	r2, r2, #8
 8009aba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	681a      	ldr	r2, [r3, #0]
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f042 0201 	orr.w	r2, r2, #1
 8009aca:	601a      	str	r2, [r3, #0]
 8009acc:	e005      	b.n	8009ada <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8009ad6:	2302      	movs	r3, #2
 8009ad8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8009ada:	7dfb      	ldrb	r3, [r7, #23]
}
 8009adc:	4618      	mov	r0, r3
 8009ade:	3718      	adds	r7, #24
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	bd80      	pop	{r7, pc}

08009ae4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009ae4:	b480      	push	{r7}
 8009ae6:	b083      	sub	sp, #12
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009af2:	b2db      	uxtb	r3, r3
 8009af4:	2b02      	cmp	r3, #2
 8009af6:	d004      	beq.n	8009b02 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2280      	movs	r2, #128	; 0x80
 8009afc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8009afe:	2301      	movs	r3, #1
 8009b00:	e00c      	b.n	8009b1c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2205      	movs	r2, #5
 8009b06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	681a      	ldr	r2, [r3, #0]
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f022 0201 	bic.w	r2, r2, #1
 8009b18:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009b1a:	2300      	movs	r3, #0
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	370c      	adds	r7, #12
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bc80      	pop	{r7}
 8009b24:	4770      	bx	lr
	...

08009b28 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b086      	sub	sp, #24
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8009b30:	2300      	movs	r3, #0
 8009b32:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009b34:	4b92      	ldr	r3, [pc, #584]	; (8009d80 <HAL_DMA_IRQHandler+0x258>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	4a92      	ldr	r2, [pc, #584]	; (8009d84 <HAL_DMA_IRQHandler+0x25c>)
 8009b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8009b3e:	0a9b      	lsrs	r3, r3, #10
 8009b40:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b46:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b52:	2208      	movs	r2, #8
 8009b54:	409a      	lsls	r2, r3
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	4013      	ands	r3, r2
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d01a      	beq.n	8009b94 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f003 0304 	and.w	r3, r3, #4
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d013      	beq.n	8009b94 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	681a      	ldr	r2, [r3, #0]
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f022 0204 	bic.w	r2, r2, #4
 8009b7a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b80:	2208      	movs	r2, #8
 8009b82:	409a      	lsls	r2, r3
 8009b84:	693b      	ldr	r3, [r7, #16]
 8009b86:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b8c:	f043 0201 	orr.w	r2, r3, #1
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b98:	2201      	movs	r2, #1
 8009b9a:	409a      	lsls	r2, r3
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	4013      	ands	r3, r2
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d012      	beq.n	8009bca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	695b      	ldr	r3, [r3, #20]
 8009baa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d00b      	beq.n	8009bca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	409a      	lsls	r2, r3
 8009bba:	693b      	ldr	r3, [r7, #16]
 8009bbc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bc2:	f043 0202 	orr.w	r2, r3, #2
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009bce:	2204      	movs	r2, #4
 8009bd0:	409a      	lsls	r2, r3
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	4013      	ands	r3, r2
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d012      	beq.n	8009c00 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f003 0302 	and.w	r3, r3, #2
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d00b      	beq.n	8009c00 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009bec:	2204      	movs	r2, #4
 8009bee:	409a      	lsls	r2, r3
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bf8:	f043 0204 	orr.w	r2, r3, #4
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c04:	2210      	movs	r2, #16
 8009c06:	409a      	lsls	r2, r3
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	4013      	ands	r3, r2
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d043      	beq.n	8009c98 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f003 0308 	and.w	r3, r3, #8
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d03c      	beq.n	8009c98 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c22:	2210      	movs	r2, #16
 8009c24:	409a      	lsls	r2, r3
 8009c26:	693b      	ldr	r3, [r7, #16]
 8009c28:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d018      	beq.n	8009c6a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d108      	bne.n	8009c58 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d024      	beq.n	8009c98 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	4798      	blx	r3
 8009c56:	e01f      	b.n	8009c98 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d01b      	beq.n	8009c98 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c64:	6878      	ldr	r0, [r7, #4]
 8009c66:	4798      	blx	r3
 8009c68:	e016      	b.n	8009c98 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d107      	bne.n	8009c88 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	681a      	ldr	r2, [r3, #0]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	f022 0208 	bic.w	r2, r2, #8
 8009c86:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d003      	beq.n	8009c98 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c9c:	2220      	movs	r2, #32
 8009c9e:	409a      	lsls	r2, r3
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	4013      	ands	r3, r2
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	f000 808e 	beq.w	8009dc6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	f003 0310 	and.w	r3, r3, #16
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	f000 8086 	beq.w	8009dc6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009cbe:	2220      	movs	r2, #32
 8009cc0:	409a      	lsls	r2, r3
 8009cc2:	693b      	ldr	r3, [r7, #16]
 8009cc4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009ccc:	b2db      	uxtb	r3, r3
 8009cce:	2b05      	cmp	r3, #5
 8009cd0:	d136      	bne.n	8009d40 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f022 0216 	bic.w	r2, r2, #22
 8009ce0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	695a      	ldr	r2, [r3, #20]
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009cf0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d103      	bne.n	8009d02 <HAL_DMA_IRQHandler+0x1da>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d007      	beq.n	8009d12 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	681a      	ldr	r2, [r3, #0]
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f022 0208 	bic.w	r2, r2, #8
 8009d10:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d16:	223f      	movs	r2, #63	; 0x3f
 8009d18:	409a      	lsls	r2, r3
 8009d1a:	693b      	ldr	r3, [r7, #16]
 8009d1c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2200      	movs	r2, #0
 8009d22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	2201      	movs	r2, #1
 8009d2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d07d      	beq.n	8009e32 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	4798      	blx	r3
        }
        return;
 8009d3e:	e078      	b.n	8009e32 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d01c      	beq.n	8009d88 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d108      	bne.n	8009d6e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d030      	beq.n	8009dc6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d68:	6878      	ldr	r0, [r7, #4]
 8009d6a:	4798      	blx	r3
 8009d6c:	e02b      	b.n	8009dc6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d027      	beq.n	8009dc6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	4798      	blx	r3
 8009d7e:	e022      	b.n	8009dc6 <HAL_DMA_IRQHandler+0x29e>
 8009d80:	20000058 	.word	0x20000058
 8009d84:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d10f      	bne.n	8009db6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	681a      	ldr	r2, [r3, #0]
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	f022 0210 	bic.w	r2, r2, #16
 8009da4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2200      	movs	r2, #0
 8009daa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2201      	movs	r2, #1
 8009db2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d003      	beq.n	8009dc6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d032      	beq.n	8009e34 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009dd2:	f003 0301 	and.w	r3, r3, #1
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d022      	beq.n	8009e20 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2205      	movs	r2, #5
 8009dde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	681a      	ldr	r2, [r3, #0]
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	f022 0201 	bic.w	r2, r2, #1
 8009df0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8009df2:	68bb      	ldr	r3, [r7, #8]
 8009df4:	3301      	adds	r3, #1
 8009df6:	60bb      	str	r3, [r7, #8]
 8009df8:	697a      	ldr	r2, [r7, #20]
 8009dfa:	429a      	cmp	r2, r3
 8009dfc:	d307      	bcc.n	8009e0e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	f003 0301 	and.w	r3, r3, #1
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d1f2      	bne.n	8009df2 <HAL_DMA_IRQHandler+0x2ca>
 8009e0c:	e000      	b.n	8009e10 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8009e0e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2200      	movs	r2, #0
 8009e14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d005      	beq.n	8009e34 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	4798      	blx	r3
 8009e30:	e000      	b.n	8009e34 <HAL_DMA_IRQHandler+0x30c>
        return;
 8009e32:	bf00      	nop
    }
  }
}
 8009e34:	3718      	adds	r7, #24
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}
 8009e3a:	bf00      	nop

08009e3c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	b085      	sub	sp, #20
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	60f8      	str	r0, [r7, #12]
 8009e44:	60b9      	str	r1, [r7, #8]
 8009e46:	607a      	str	r2, [r7, #4]
 8009e48:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	681a      	ldr	r2, [r3, #0]
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009e58:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	683a      	ldr	r2, [r7, #0]
 8009e60:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	689b      	ldr	r3, [r3, #8]
 8009e66:	2b40      	cmp	r3, #64	; 0x40
 8009e68:	d108      	bne.n	8009e7c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	687a      	ldr	r2, [r7, #4]
 8009e70:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	68ba      	ldr	r2, [r7, #8]
 8009e78:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8009e7a:	e007      	b.n	8009e8c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	68ba      	ldr	r2, [r7, #8]
 8009e82:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	687a      	ldr	r2, [r7, #4]
 8009e8a:	60da      	str	r2, [r3, #12]
}
 8009e8c:	bf00      	nop
 8009e8e:	3714      	adds	r7, #20
 8009e90:	46bd      	mov	sp, r7
 8009e92:	bc80      	pop	{r7}
 8009e94:	4770      	bx	lr
	...

08009e98 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8009e98:	b480      	push	{r7}
 8009e9a:	b085      	sub	sp, #20
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	b2db      	uxtb	r3, r3
 8009ea6:	3b10      	subs	r3, #16
 8009ea8:	4a13      	ldr	r2, [pc, #76]	; (8009ef8 <DMA_CalcBaseAndBitshift+0x60>)
 8009eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8009eae:	091b      	lsrs	r3, r3, #4
 8009eb0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8009eb2:	4a12      	ldr	r2, [pc, #72]	; (8009efc <DMA_CalcBaseAndBitshift+0x64>)
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	4413      	add	r3, r2
 8009eb8:	781b      	ldrb	r3, [r3, #0]
 8009eba:	461a      	mov	r2, r3
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	2b03      	cmp	r3, #3
 8009ec4:	d909      	bls.n	8009eda <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8009ece:	f023 0303 	bic.w	r3, r3, #3
 8009ed2:	1d1a      	adds	r2, r3, #4
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	659a      	str	r2, [r3, #88]	; 0x58
 8009ed8:	e007      	b.n	8009eea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8009ee2:	f023 0303 	bic.w	r3, r3, #3
 8009ee6:	687a      	ldr	r2, [r7, #4]
 8009ee8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3714      	adds	r7, #20
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bc80      	pop	{r7}
 8009ef6:	4770      	bx	lr
 8009ef8:	aaaaaaab 	.word	0xaaaaaaab
 8009efc:	0800ffd0 	.word	0x0800ffd0

08009f00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8009f00:	b480      	push	{r7}
 8009f02:	b085      	sub	sp, #20
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f08:	2300      	movs	r3, #0
 8009f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	699b      	ldr	r3, [r3, #24]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d11f      	bne.n	8009f5a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	2b03      	cmp	r3, #3
 8009f1e:	d855      	bhi.n	8009fcc <DMA_CheckFifoParam+0xcc>
 8009f20:	a201      	add	r2, pc, #4	; (adr r2, 8009f28 <DMA_CheckFifoParam+0x28>)
 8009f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f26:	bf00      	nop
 8009f28:	08009f39 	.word	0x08009f39
 8009f2c:	08009f4b 	.word	0x08009f4b
 8009f30:	08009f39 	.word	0x08009f39
 8009f34:	08009fcd 	.word	0x08009fcd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d045      	beq.n	8009fd0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8009f44:	2301      	movs	r3, #1
 8009f46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009f48:	e042      	b.n	8009fd0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f4e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8009f52:	d13f      	bne.n	8009fd4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8009f54:	2301      	movs	r3, #1
 8009f56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009f58:	e03c      	b.n	8009fd4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	699b      	ldr	r3, [r3, #24]
 8009f5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009f62:	d121      	bne.n	8009fa8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	2b03      	cmp	r3, #3
 8009f68:	d836      	bhi.n	8009fd8 <DMA_CheckFifoParam+0xd8>
 8009f6a:	a201      	add	r2, pc, #4	; (adr r2, 8009f70 <DMA_CheckFifoParam+0x70>)
 8009f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f70:	08009f81 	.word	0x08009f81
 8009f74:	08009f87 	.word	0x08009f87
 8009f78:	08009f81 	.word	0x08009f81
 8009f7c:	08009f99 	.word	0x08009f99
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8009f80:	2301      	movs	r3, #1
 8009f82:	73fb      	strb	r3, [r7, #15]
      break;
 8009f84:	e02f      	b.n	8009fe6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d024      	beq.n	8009fdc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8009f92:	2301      	movs	r3, #1
 8009f94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009f96:	e021      	b.n	8009fdc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8009fa0:	d11e      	bne.n	8009fe0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8009fa2:	2301      	movs	r3, #1
 8009fa4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8009fa6:	e01b      	b.n	8009fe0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	2b02      	cmp	r3, #2
 8009fac:	d902      	bls.n	8009fb4 <DMA_CheckFifoParam+0xb4>
 8009fae:	2b03      	cmp	r3, #3
 8009fb0:	d003      	beq.n	8009fba <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8009fb2:	e018      	b.n	8009fe6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	73fb      	strb	r3, [r7, #15]
      break;
 8009fb8:	e015      	b.n	8009fe6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fbe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d00e      	beq.n	8009fe4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	73fb      	strb	r3, [r7, #15]
      break;
 8009fca:	e00b      	b.n	8009fe4 <DMA_CheckFifoParam+0xe4>
      break;
 8009fcc:	bf00      	nop
 8009fce:	e00a      	b.n	8009fe6 <DMA_CheckFifoParam+0xe6>
      break;
 8009fd0:	bf00      	nop
 8009fd2:	e008      	b.n	8009fe6 <DMA_CheckFifoParam+0xe6>
      break;
 8009fd4:	bf00      	nop
 8009fd6:	e006      	b.n	8009fe6 <DMA_CheckFifoParam+0xe6>
      break;
 8009fd8:	bf00      	nop
 8009fda:	e004      	b.n	8009fe6 <DMA_CheckFifoParam+0xe6>
      break;
 8009fdc:	bf00      	nop
 8009fde:	e002      	b.n	8009fe6 <DMA_CheckFifoParam+0xe6>
      break;   
 8009fe0:	bf00      	nop
 8009fe2:	e000      	b.n	8009fe6 <DMA_CheckFifoParam+0xe6>
      break;
 8009fe4:	bf00      	nop
    }
  } 
  
  return status; 
 8009fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3714      	adds	r7, #20
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bc80      	pop	{r7}
 8009ff0:	4770      	bx	lr
 8009ff2:	bf00      	nop

08009ff4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	b087      	sub	sp, #28
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
 8009ffc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8009ffe:	2300      	movs	r3, #0
 800a000:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a002:	e16f      	b.n	800a2e4 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	681a      	ldr	r2, [r3, #0]
 800a008:	2101      	movs	r1, #1
 800a00a:	697b      	ldr	r3, [r7, #20]
 800a00c:	fa01 f303 	lsl.w	r3, r1, r3
 800a010:	4013      	ands	r3, r2
 800a012:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	2b00      	cmp	r3, #0
 800a018:	f000 8161 	beq.w	800a2de <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	685b      	ldr	r3, [r3, #4]
 800a020:	2b01      	cmp	r3, #1
 800a022:	d00b      	beq.n	800a03c <HAL_GPIO_Init+0x48>
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	685b      	ldr	r3, [r3, #4]
 800a028:	2b02      	cmp	r3, #2
 800a02a:	d007      	beq.n	800a03c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a030:	2b11      	cmp	r3, #17
 800a032:	d003      	beq.n	800a03c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	685b      	ldr	r3, [r3, #4]
 800a038:	2b12      	cmp	r3, #18
 800a03a:	d130      	bne.n	800a09e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	689b      	ldr	r3, [r3, #8]
 800a040:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800a042:	697b      	ldr	r3, [r7, #20]
 800a044:	005b      	lsls	r3, r3, #1
 800a046:	2203      	movs	r2, #3
 800a048:	fa02 f303 	lsl.w	r3, r2, r3
 800a04c:	43db      	mvns	r3, r3
 800a04e:	693a      	ldr	r2, [r7, #16]
 800a050:	4013      	ands	r3, r2
 800a052:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	68da      	ldr	r2, [r3, #12]
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	005b      	lsls	r3, r3, #1
 800a05c:	fa02 f303 	lsl.w	r3, r2, r3
 800a060:	693a      	ldr	r2, [r7, #16]
 800a062:	4313      	orrs	r3, r2
 800a064:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	693a      	ldr	r2, [r7, #16]
 800a06a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	685b      	ldr	r3, [r3, #4]
 800a070:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a072:	2201      	movs	r2, #1
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	fa02 f303 	lsl.w	r3, r2, r3
 800a07a:	43db      	mvns	r3, r3
 800a07c:	693a      	ldr	r2, [r7, #16]
 800a07e:	4013      	ands	r3, r2
 800a080:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	685b      	ldr	r3, [r3, #4]
 800a086:	091b      	lsrs	r3, r3, #4
 800a088:	f003 0201 	and.w	r2, r3, #1
 800a08c:	697b      	ldr	r3, [r7, #20]
 800a08e:	fa02 f303 	lsl.w	r3, r2, r3
 800a092:	693a      	ldr	r2, [r7, #16]
 800a094:	4313      	orrs	r3, r2
 800a096:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	693a      	ldr	r2, [r7, #16]
 800a09c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	68db      	ldr	r3, [r3, #12]
 800a0a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	005b      	lsls	r3, r3, #1
 800a0a8:	2203      	movs	r2, #3
 800a0aa:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ae:	43db      	mvns	r3, r3
 800a0b0:	693a      	ldr	r2, [r7, #16]
 800a0b2:	4013      	ands	r3, r2
 800a0b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800a0b6:	683b      	ldr	r3, [r7, #0]
 800a0b8:	689a      	ldr	r2, [r3, #8]
 800a0ba:	697b      	ldr	r3, [r7, #20]
 800a0bc:	005b      	lsls	r3, r3, #1
 800a0be:	fa02 f303 	lsl.w	r3, r2, r3
 800a0c2:	693a      	ldr	r2, [r7, #16]
 800a0c4:	4313      	orrs	r3, r2
 800a0c6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	693a      	ldr	r2, [r7, #16]
 800a0cc:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	2b02      	cmp	r3, #2
 800a0d4:	d003      	beq.n	800a0de <HAL_GPIO_Init+0xea>
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	685b      	ldr	r3, [r3, #4]
 800a0da:	2b12      	cmp	r3, #18
 800a0dc:	d123      	bne.n	800a126 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	08da      	lsrs	r2, r3, #3
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	3208      	adds	r2, #8
 800a0e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	f003 0307 	and.w	r3, r3, #7
 800a0f2:	009b      	lsls	r3, r3, #2
 800a0f4:	220f      	movs	r2, #15
 800a0f6:	fa02 f303 	lsl.w	r3, r2, r3
 800a0fa:	43db      	mvns	r3, r3
 800a0fc:	693a      	ldr	r2, [r7, #16]
 800a0fe:	4013      	ands	r3, r2
 800a100:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	691a      	ldr	r2, [r3, #16]
 800a106:	697b      	ldr	r3, [r7, #20]
 800a108:	f003 0307 	and.w	r3, r3, #7
 800a10c:	009b      	lsls	r3, r3, #2
 800a10e:	fa02 f303 	lsl.w	r3, r2, r3
 800a112:	693a      	ldr	r2, [r7, #16]
 800a114:	4313      	orrs	r3, r2
 800a116:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800a118:	697b      	ldr	r3, [r7, #20]
 800a11a:	08da      	lsrs	r2, r3, #3
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	3208      	adds	r2, #8
 800a120:	6939      	ldr	r1, [r7, #16]
 800a122:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800a12c:	697b      	ldr	r3, [r7, #20]
 800a12e:	005b      	lsls	r3, r3, #1
 800a130:	2203      	movs	r2, #3
 800a132:	fa02 f303 	lsl.w	r3, r2, r3
 800a136:	43db      	mvns	r3, r3
 800a138:	693a      	ldr	r2, [r7, #16]
 800a13a:	4013      	ands	r3, r2
 800a13c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	685b      	ldr	r3, [r3, #4]
 800a142:	f003 0203 	and.w	r2, r3, #3
 800a146:	697b      	ldr	r3, [r7, #20]
 800a148:	005b      	lsls	r3, r3, #1
 800a14a:	fa02 f303 	lsl.w	r3, r2, r3
 800a14e:	693a      	ldr	r2, [r7, #16]
 800a150:	4313      	orrs	r3, r2
 800a152:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	693a      	ldr	r2, [r7, #16]
 800a158:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	685b      	ldr	r3, [r3, #4]
 800a15e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a162:	2b00      	cmp	r3, #0
 800a164:	f000 80bb 	beq.w	800a2de <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a168:	2300      	movs	r3, #0
 800a16a:	60bb      	str	r3, [r7, #8]
 800a16c:	4b64      	ldr	r3, [pc, #400]	; (800a300 <HAL_GPIO_Init+0x30c>)
 800a16e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a170:	4a63      	ldr	r2, [pc, #396]	; (800a300 <HAL_GPIO_Init+0x30c>)
 800a172:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a176:	6453      	str	r3, [r2, #68]	; 0x44
 800a178:	4b61      	ldr	r3, [pc, #388]	; (800a300 <HAL_GPIO_Init+0x30c>)
 800a17a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a17c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a180:	60bb      	str	r3, [r7, #8]
 800a182:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800a184:	4a5f      	ldr	r2, [pc, #380]	; (800a304 <HAL_GPIO_Init+0x310>)
 800a186:	697b      	ldr	r3, [r7, #20]
 800a188:	089b      	lsrs	r3, r3, #2
 800a18a:	3302      	adds	r3, #2
 800a18c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a190:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800a192:	697b      	ldr	r3, [r7, #20]
 800a194:	f003 0303 	and.w	r3, r3, #3
 800a198:	009b      	lsls	r3, r3, #2
 800a19a:	220f      	movs	r2, #15
 800a19c:	fa02 f303 	lsl.w	r3, r2, r3
 800a1a0:	43db      	mvns	r3, r3
 800a1a2:	693a      	ldr	r2, [r7, #16]
 800a1a4:	4013      	ands	r3, r2
 800a1a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	4a57      	ldr	r2, [pc, #348]	; (800a308 <HAL_GPIO_Init+0x314>)
 800a1ac:	4293      	cmp	r3, r2
 800a1ae:	d031      	beq.n	800a214 <HAL_GPIO_Init+0x220>
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	4a56      	ldr	r2, [pc, #344]	; (800a30c <HAL_GPIO_Init+0x318>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d02b      	beq.n	800a210 <HAL_GPIO_Init+0x21c>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	4a55      	ldr	r2, [pc, #340]	; (800a310 <HAL_GPIO_Init+0x31c>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d025      	beq.n	800a20c <HAL_GPIO_Init+0x218>
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	4a54      	ldr	r2, [pc, #336]	; (800a314 <HAL_GPIO_Init+0x320>)
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	d01f      	beq.n	800a208 <HAL_GPIO_Init+0x214>
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	4a53      	ldr	r2, [pc, #332]	; (800a318 <HAL_GPIO_Init+0x324>)
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d019      	beq.n	800a204 <HAL_GPIO_Init+0x210>
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	4a52      	ldr	r2, [pc, #328]	; (800a31c <HAL_GPIO_Init+0x328>)
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d013      	beq.n	800a200 <HAL_GPIO_Init+0x20c>
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	4a51      	ldr	r2, [pc, #324]	; (800a320 <HAL_GPIO_Init+0x32c>)
 800a1dc:	4293      	cmp	r3, r2
 800a1de:	d00d      	beq.n	800a1fc <HAL_GPIO_Init+0x208>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	4a50      	ldr	r2, [pc, #320]	; (800a324 <HAL_GPIO_Init+0x330>)
 800a1e4:	4293      	cmp	r3, r2
 800a1e6:	d007      	beq.n	800a1f8 <HAL_GPIO_Init+0x204>
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	4a4f      	ldr	r2, [pc, #316]	; (800a328 <HAL_GPIO_Init+0x334>)
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	d101      	bne.n	800a1f4 <HAL_GPIO_Init+0x200>
 800a1f0:	2308      	movs	r3, #8
 800a1f2:	e010      	b.n	800a216 <HAL_GPIO_Init+0x222>
 800a1f4:	2309      	movs	r3, #9
 800a1f6:	e00e      	b.n	800a216 <HAL_GPIO_Init+0x222>
 800a1f8:	2307      	movs	r3, #7
 800a1fa:	e00c      	b.n	800a216 <HAL_GPIO_Init+0x222>
 800a1fc:	2306      	movs	r3, #6
 800a1fe:	e00a      	b.n	800a216 <HAL_GPIO_Init+0x222>
 800a200:	2305      	movs	r3, #5
 800a202:	e008      	b.n	800a216 <HAL_GPIO_Init+0x222>
 800a204:	2304      	movs	r3, #4
 800a206:	e006      	b.n	800a216 <HAL_GPIO_Init+0x222>
 800a208:	2303      	movs	r3, #3
 800a20a:	e004      	b.n	800a216 <HAL_GPIO_Init+0x222>
 800a20c:	2302      	movs	r3, #2
 800a20e:	e002      	b.n	800a216 <HAL_GPIO_Init+0x222>
 800a210:	2301      	movs	r3, #1
 800a212:	e000      	b.n	800a216 <HAL_GPIO_Init+0x222>
 800a214:	2300      	movs	r3, #0
 800a216:	697a      	ldr	r2, [r7, #20]
 800a218:	f002 0203 	and.w	r2, r2, #3
 800a21c:	0092      	lsls	r2, r2, #2
 800a21e:	4093      	lsls	r3, r2
 800a220:	461a      	mov	r2, r3
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	4313      	orrs	r3, r2
 800a226:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800a228:	4936      	ldr	r1, [pc, #216]	; (800a304 <HAL_GPIO_Init+0x310>)
 800a22a:	697b      	ldr	r3, [r7, #20]
 800a22c:	089b      	lsrs	r3, r3, #2
 800a22e:	3302      	adds	r3, #2
 800a230:	693a      	ldr	r2, [r7, #16]
 800a232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800a236:	4b3d      	ldr	r3, [pc, #244]	; (800a32c <HAL_GPIO_Init+0x338>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	43db      	mvns	r3, r3
 800a240:	693a      	ldr	r2, [r7, #16]
 800a242:	4013      	ands	r3, r2
 800a244:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	685b      	ldr	r3, [r3, #4]
 800a24a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d003      	beq.n	800a25a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a252:	693a      	ldr	r2, [r7, #16]
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	4313      	orrs	r3, r2
 800a258:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800a25a:	4a34      	ldr	r2, [pc, #208]	; (800a32c <HAL_GPIO_Init+0x338>)
 800a25c:	693b      	ldr	r3, [r7, #16]
 800a25e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800a260:	4b32      	ldr	r3, [pc, #200]	; (800a32c <HAL_GPIO_Init+0x338>)
 800a262:	685b      	ldr	r3, [r3, #4]
 800a264:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	43db      	mvns	r3, r3
 800a26a:	693a      	ldr	r2, [r7, #16]
 800a26c:	4013      	ands	r3, r2
 800a26e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d003      	beq.n	800a284 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a27c:	693a      	ldr	r2, [r7, #16]
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	4313      	orrs	r3, r2
 800a282:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800a284:	4a29      	ldr	r2, [pc, #164]	; (800a32c <HAL_GPIO_Init+0x338>)
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800a28a:	4b28      	ldr	r3, [pc, #160]	; (800a32c <HAL_GPIO_Init+0x338>)
 800a28c:	689b      	ldr	r3, [r3, #8]
 800a28e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	43db      	mvns	r3, r3
 800a294:	693a      	ldr	r2, [r7, #16]
 800a296:	4013      	ands	r3, r2
 800a298:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	685b      	ldr	r3, [r3, #4]
 800a29e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d003      	beq.n	800a2ae <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a2a6:	693a      	ldr	r2, [r7, #16]
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	4313      	orrs	r3, r2
 800a2ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800a2ae:	4a1f      	ldr	r2, [pc, #124]	; (800a32c <HAL_GPIO_Init+0x338>)
 800a2b0:	693b      	ldr	r3, [r7, #16]
 800a2b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800a2b4:	4b1d      	ldr	r3, [pc, #116]	; (800a32c <HAL_GPIO_Init+0x338>)
 800a2b6:	68db      	ldr	r3, [r3, #12]
 800a2b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	43db      	mvns	r3, r3
 800a2be:	693a      	ldr	r2, [r7, #16]
 800a2c0:	4013      	ands	r3, r2
 800a2c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	685b      	ldr	r3, [r3, #4]
 800a2c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d003      	beq.n	800a2d8 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 800a2d0:	693a      	ldr	r2, [r7, #16]
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	4313      	orrs	r3, r2
 800a2d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800a2d8:	4a14      	ldr	r2, [pc, #80]	; (800a32c <HAL_GPIO_Init+0x338>)
 800a2da:	693b      	ldr	r3, [r7, #16]
 800a2dc:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800a2de:	697b      	ldr	r3, [r7, #20]
 800a2e0:	3301      	adds	r3, #1
 800a2e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	681a      	ldr	r2, [r3, #0]
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	fa22 f303 	lsr.w	r3, r2, r3
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	f47f ae88 	bne.w	800a004 <HAL_GPIO_Init+0x10>
  }
}
 800a2f4:	bf00      	nop
 800a2f6:	371c      	adds	r7, #28
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	bc80      	pop	{r7}
 800a2fc:	4770      	bx	lr
 800a2fe:	bf00      	nop
 800a300:	40023800 	.word	0x40023800
 800a304:	40013800 	.word	0x40013800
 800a308:	40020000 	.word	0x40020000
 800a30c:	40020400 	.word	0x40020400
 800a310:	40020800 	.word	0x40020800
 800a314:	40020c00 	.word	0x40020c00
 800a318:	40021000 	.word	0x40021000
 800a31c:	40021400 	.word	0x40021400
 800a320:	40021800 	.word	0x40021800
 800a324:	40021c00 	.word	0x40021c00
 800a328:	40022000 	.word	0x40022000
 800a32c:	40013c00 	.word	0x40013c00

0800a330 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a330:	b480      	push	{r7}
 800a332:	b085      	sub	sp, #20
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	460b      	mov	r3, r1
 800a33a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	691a      	ldr	r2, [r3, #16]
 800a340:	887b      	ldrh	r3, [r7, #2]
 800a342:	4013      	ands	r3, r2
 800a344:	2b00      	cmp	r3, #0
 800a346:	d002      	beq.n	800a34e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a348:	2301      	movs	r3, #1
 800a34a:	73fb      	strb	r3, [r7, #15]
 800a34c:	e001      	b.n	800a352 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a34e:	2300      	movs	r3, #0
 800a350:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a352:	7bfb      	ldrb	r3, [r7, #15]
}
 800a354:	4618      	mov	r0, r3
 800a356:	3714      	adds	r7, #20
 800a358:	46bd      	mov	sp, r7
 800a35a:	bc80      	pop	{r7}
 800a35c:	4770      	bx	lr

0800a35e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a35e:	b480      	push	{r7}
 800a360:	b083      	sub	sp, #12
 800a362:	af00      	add	r7, sp, #0
 800a364:	6078      	str	r0, [r7, #4]
 800a366:	460b      	mov	r3, r1
 800a368:	807b      	strh	r3, [r7, #2]
 800a36a:	4613      	mov	r3, r2
 800a36c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a36e:	787b      	ldrb	r3, [r7, #1]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d003      	beq.n	800a37c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a374:	887a      	ldrh	r2, [r7, #2]
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800a37a:	e003      	b.n	800a384 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800a37c:	887b      	ldrh	r3, [r7, #2]
 800a37e:	041a      	lsls	r2, r3, #16
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	619a      	str	r2, [r3, #24]
}
 800a384:	bf00      	nop
 800a386:	370c      	adds	r7, #12
 800a388:	46bd      	mov	sp, r7
 800a38a:	bc80      	pop	{r7}
 800a38c:	4770      	bx	lr

0800a38e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a38e:	b480      	push	{r7}
 800a390:	b083      	sub	sp, #12
 800a392:	af00      	add	r7, sp, #0
 800a394:	6078      	str	r0, [r7, #4]
 800a396:	460b      	mov	r3, r1
 800a398:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	695a      	ldr	r2, [r3, #20]
 800a39e:	887b      	ldrh	r3, [r7, #2]
 800a3a0:	4013      	ands	r3, r2
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d004      	beq.n	800a3b0 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a3a6:	887b      	ldrh	r3, [r7, #2]
 800a3a8:	041a      	lsls	r2, r3, #16
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800a3ae:	e002      	b.n	800a3b6 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a3b0:	887a      	ldrh	r2, [r7, #2]
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	619a      	str	r2, [r3, #24]
}
 800a3b6:	bf00      	nop
 800a3b8:	370c      	adds	r7, #12
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	bc80      	pop	{r7}
 800a3be:	4770      	bx	lr

0800a3c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b084      	sub	sp, #16
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d101      	bne.n	800a3d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	e11f      	b.n	800a612 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a3d8:	b2db      	uxtb	r3, r3
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d106      	bne.n	800a3ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f7fb fe1a 	bl	8006020 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2224      	movs	r2, #36	; 0x24
 800a3f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	681a      	ldr	r2, [r3, #0]
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f022 0201 	bic.w	r2, r2, #1
 800a402:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	681a      	ldr	r2, [r3, #0]
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a412:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	681a      	ldr	r2, [r3, #0]
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a422:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800a424:	f001 fb20 	bl	800ba68 <HAL_RCC_GetPCLK1Freq>
 800a428:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	685b      	ldr	r3, [r3, #4]
 800a42e:	4a7b      	ldr	r2, [pc, #492]	; (800a61c <HAL_I2C_Init+0x25c>)
 800a430:	4293      	cmp	r3, r2
 800a432:	d807      	bhi.n	800a444 <HAL_I2C_Init+0x84>
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	4a7a      	ldr	r2, [pc, #488]	; (800a620 <HAL_I2C_Init+0x260>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	bf94      	ite	ls
 800a43c:	2301      	movls	r3, #1
 800a43e:	2300      	movhi	r3, #0
 800a440:	b2db      	uxtb	r3, r3
 800a442:	e006      	b.n	800a452 <HAL_I2C_Init+0x92>
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	4a77      	ldr	r2, [pc, #476]	; (800a624 <HAL_I2C_Init+0x264>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	bf94      	ite	ls
 800a44c:	2301      	movls	r3, #1
 800a44e:	2300      	movhi	r3, #0
 800a450:	b2db      	uxtb	r3, r3
 800a452:	2b00      	cmp	r3, #0
 800a454:	d001      	beq.n	800a45a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800a456:	2301      	movs	r3, #1
 800a458:	e0db      	b.n	800a612 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	4a72      	ldr	r2, [pc, #456]	; (800a628 <HAL_I2C_Init+0x268>)
 800a45e:	fba2 2303 	umull	r2, r3, r2, r3
 800a462:	0c9b      	lsrs	r3, r3, #18
 800a464:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	685b      	ldr	r3, [r3, #4]
 800a46c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	68ba      	ldr	r2, [r7, #8]
 800a476:	430a      	orrs	r2, r1
 800a478:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	6a1b      	ldr	r3, [r3, #32]
 800a480:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	685b      	ldr	r3, [r3, #4]
 800a488:	4a64      	ldr	r2, [pc, #400]	; (800a61c <HAL_I2C_Init+0x25c>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d802      	bhi.n	800a494 <HAL_I2C_Init+0xd4>
 800a48e:	68bb      	ldr	r3, [r7, #8]
 800a490:	3301      	adds	r3, #1
 800a492:	e009      	b.n	800a4a8 <HAL_I2C_Init+0xe8>
 800a494:	68bb      	ldr	r3, [r7, #8]
 800a496:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800a49a:	fb02 f303 	mul.w	r3, r2, r3
 800a49e:	4a63      	ldr	r2, [pc, #396]	; (800a62c <HAL_I2C_Init+0x26c>)
 800a4a0:	fba2 2303 	umull	r2, r3, r2, r3
 800a4a4:	099b      	lsrs	r3, r3, #6
 800a4a6:	3301      	adds	r3, #1
 800a4a8:	687a      	ldr	r2, [r7, #4]
 800a4aa:	6812      	ldr	r2, [r2, #0]
 800a4ac:	430b      	orrs	r3, r1
 800a4ae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	69db      	ldr	r3, [r3, #28]
 800a4b6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800a4ba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	685b      	ldr	r3, [r3, #4]
 800a4c2:	4956      	ldr	r1, [pc, #344]	; (800a61c <HAL_I2C_Init+0x25c>)
 800a4c4:	428b      	cmp	r3, r1
 800a4c6:	d80d      	bhi.n	800a4e4 <HAL_I2C_Init+0x124>
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	1e59      	subs	r1, r3, #1
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	685b      	ldr	r3, [r3, #4]
 800a4d0:	005b      	lsls	r3, r3, #1
 800a4d2:	fbb1 f3f3 	udiv	r3, r1, r3
 800a4d6:	3301      	adds	r3, #1
 800a4d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a4dc:	2b04      	cmp	r3, #4
 800a4de:	bf38      	it	cc
 800a4e0:	2304      	movcc	r3, #4
 800a4e2:	e04f      	b.n	800a584 <HAL_I2C_Init+0x1c4>
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	689b      	ldr	r3, [r3, #8]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d111      	bne.n	800a510 <HAL_I2C_Init+0x150>
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	1e58      	subs	r0, r3, #1
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	6859      	ldr	r1, [r3, #4]
 800a4f4:	460b      	mov	r3, r1
 800a4f6:	005b      	lsls	r3, r3, #1
 800a4f8:	440b      	add	r3, r1
 800a4fa:	fbb0 f3f3 	udiv	r3, r0, r3
 800a4fe:	3301      	adds	r3, #1
 800a500:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a504:	2b00      	cmp	r3, #0
 800a506:	bf0c      	ite	eq
 800a508:	2301      	moveq	r3, #1
 800a50a:	2300      	movne	r3, #0
 800a50c:	b2db      	uxtb	r3, r3
 800a50e:	e012      	b.n	800a536 <HAL_I2C_Init+0x176>
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	1e58      	subs	r0, r3, #1
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6859      	ldr	r1, [r3, #4]
 800a518:	460b      	mov	r3, r1
 800a51a:	009b      	lsls	r3, r3, #2
 800a51c:	440b      	add	r3, r1
 800a51e:	0099      	lsls	r1, r3, #2
 800a520:	440b      	add	r3, r1
 800a522:	fbb0 f3f3 	udiv	r3, r0, r3
 800a526:	3301      	adds	r3, #1
 800a528:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	bf0c      	ite	eq
 800a530:	2301      	moveq	r3, #1
 800a532:	2300      	movne	r3, #0
 800a534:	b2db      	uxtb	r3, r3
 800a536:	2b00      	cmp	r3, #0
 800a538:	d001      	beq.n	800a53e <HAL_I2C_Init+0x17e>
 800a53a:	2301      	movs	r3, #1
 800a53c:	e022      	b.n	800a584 <HAL_I2C_Init+0x1c4>
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	689b      	ldr	r3, [r3, #8]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d10e      	bne.n	800a564 <HAL_I2C_Init+0x1a4>
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	1e58      	subs	r0, r3, #1
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6859      	ldr	r1, [r3, #4]
 800a54e:	460b      	mov	r3, r1
 800a550:	005b      	lsls	r3, r3, #1
 800a552:	440b      	add	r3, r1
 800a554:	fbb0 f3f3 	udiv	r3, r0, r3
 800a558:	3301      	adds	r3, #1
 800a55a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a55e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a562:	e00f      	b.n	800a584 <HAL_I2C_Init+0x1c4>
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	1e58      	subs	r0, r3, #1
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6859      	ldr	r1, [r3, #4]
 800a56c:	460b      	mov	r3, r1
 800a56e:	009b      	lsls	r3, r3, #2
 800a570:	440b      	add	r3, r1
 800a572:	0099      	lsls	r1, r3, #2
 800a574:	440b      	add	r3, r1
 800a576:	fbb0 f3f3 	udiv	r3, r0, r3
 800a57a:	3301      	adds	r3, #1
 800a57c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a580:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a584:	6879      	ldr	r1, [r7, #4]
 800a586:	6809      	ldr	r1, [r1, #0]
 800a588:	4313      	orrs	r3, r2
 800a58a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	69da      	ldr	r2, [r3, #28]
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6a1b      	ldr	r3, [r3, #32]
 800a59e:	431a      	orrs	r2, r3
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	430a      	orrs	r2, r1
 800a5a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	689b      	ldr	r3, [r3, #8]
 800a5ae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800a5b2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a5b6:	687a      	ldr	r2, [r7, #4]
 800a5b8:	6911      	ldr	r1, [r2, #16]
 800a5ba:	687a      	ldr	r2, [r7, #4]
 800a5bc:	68d2      	ldr	r2, [r2, #12]
 800a5be:	4311      	orrs	r1, r2
 800a5c0:	687a      	ldr	r2, [r7, #4]
 800a5c2:	6812      	ldr	r2, [r2, #0]
 800a5c4:	430b      	orrs	r3, r1
 800a5c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	68db      	ldr	r3, [r3, #12]
 800a5ce:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	695a      	ldr	r2, [r3, #20]
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	699b      	ldr	r3, [r3, #24]
 800a5da:	431a      	orrs	r2, r3
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	430a      	orrs	r2, r1
 800a5e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	681a      	ldr	r2, [r3, #0]
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	f042 0201 	orr.w	r2, r2, #1
 800a5f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2220      	movs	r2, #32
 800a5fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2200      	movs	r2, #0
 800a606:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2200      	movs	r2, #0
 800a60c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a610:	2300      	movs	r3, #0
}
 800a612:	4618      	mov	r0, r3
 800a614:	3710      	adds	r7, #16
 800a616:	46bd      	mov	sp, r7
 800a618:	bd80      	pop	{r7, pc}
 800a61a:	bf00      	nop
 800a61c:	000186a0 	.word	0x000186a0
 800a620:	001e847f 	.word	0x001e847f
 800a624:	003d08ff 	.word	0x003d08ff
 800a628:	431bde83 	.word	0x431bde83
 800a62c:	10624dd3 	.word	0x10624dd3

0800a630 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b088      	sub	sp, #32
 800a634:	af02      	add	r7, sp, #8
 800a636:	60f8      	str	r0, [r7, #12]
 800a638:	607a      	str	r2, [r7, #4]
 800a63a:	461a      	mov	r2, r3
 800a63c:	460b      	mov	r3, r1
 800a63e:	817b      	strh	r3, [r7, #10]
 800a640:	4613      	mov	r3, r2
 800a642:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a644:	f7fd fdea 	bl	800821c <HAL_GetTick>
 800a648:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a650:	b2db      	uxtb	r3, r3
 800a652:	2b20      	cmp	r3, #32
 800a654:	f040 80e0 	bne.w	800a818 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a658:	697b      	ldr	r3, [r7, #20]
 800a65a:	9300      	str	r3, [sp, #0]
 800a65c:	2319      	movs	r3, #25
 800a65e:	2201      	movs	r2, #1
 800a660:	4970      	ldr	r1, [pc, #448]	; (800a824 <HAL_I2C_Master_Transmit+0x1f4>)
 800a662:	68f8      	ldr	r0, [r7, #12]
 800a664:	f000 fc20 	bl	800aea8 <I2C_WaitOnFlagUntilTimeout>
 800a668:	4603      	mov	r3, r0
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d001      	beq.n	800a672 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800a66e:	2302      	movs	r3, #2
 800a670:	e0d3      	b.n	800a81a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a678:	2b01      	cmp	r3, #1
 800a67a:	d101      	bne.n	800a680 <HAL_I2C_Master_Transmit+0x50>
 800a67c:	2302      	movs	r3, #2
 800a67e:	e0cc      	b.n	800a81a <HAL_I2C_Master_Transmit+0x1ea>
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	2201      	movs	r2, #1
 800a684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f003 0301 	and.w	r3, r3, #1
 800a692:	2b01      	cmp	r3, #1
 800a694:	d007      	beq.n	800a6a6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	681a      	ldr	r2, [r3, #0]
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f042 0201 	orr.w	r2, r2, #1
 800a6a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	681a      	ldr	r2, [r3, #0]
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a6b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	2221      	movs	r2, #33	; 0x21
 800a6ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	2210      	movs	r2, #16
 800a6c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	687a      	ldr	r2, [r7, #4]
 800a6d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	893a      	ldrh	r2, [r7, #8]
 800a6d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a6dc:	b29a      	uxth	r2, r3
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	4a50      	ldr	r2, [pc, #320]	; (800a828 <HAL_I2C_Master_Transmit+0x1f8>)
 800a6e6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800a6e8:	8979      	ldrh	r1, [r7, #10]
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	6a3a      	ldr	r2, [r7, #32]
 800a6ee:	68f8      	ldr	r0, [r7, #12]
 800a6f0:	f000 fac4 	bl	800ac7c <I2C_MasterRequestWrite>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d001      	beq.n	800a6fe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	e08d      	b.n	800a81a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a6fe:	2300      	movs	r3, #0
 800a700:	613b      	str	r3, [r7, #16]
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	695b      	ldr	r3, [r3, #20]
 800a708:	613b      	str	r3, [r7, #16]
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	699b      	ldr	r3, [r3, #24]
 800a710:	613b      	str	r3, [r7, #16]
 800a712:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800a714:	e066      	b.n	800a7e4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a716:	697a      	ldr	r2, [r7, #20]
 800a718:	6a39      	ldr	r1, [r7, #32]
 800a71a:	68f8      	ldr	r0, [r7, #12]
 800a71c:	f000 fc9a 	bl	800b054 <I2C_WaitOnTXEFlagUntilTimeout>
 800a720:	4603      	mov	r3, r0
 800a722:	2b00      	cmp	r3, #0
 800a724:	d00d      	beq.n	800a742 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a72a:	2b04      	cmp	r3, #4
 800a72c:	d107      	bne.n	800a73e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	681a      	ldr	r2, [r3, #0]
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a73c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a73e:	2301      	movs	r3, #1
 800a740:	e06b      	b.n	800a81a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a746:	781a      	ldrb	r2, [r3, #0]
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a752:	1c5a      	adds	r2, r3, #1
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a75c:	b29b      	uxth	r3, r3
 800a75e:	3b01      	subs	r3, #1
 800a760:	b29a      	uxth	r2, r3
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a76a:	3b01      	subs	r3, #1
 800a76c:	b29a      	uxth	r2, r3
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	695b      	ldr	r3, [r3, #20]
 800a778:	f003 0304 	and.w	r3, r3, #4
 800a77c:	2b04      	cmp	r3, #4
 800a77e:	d11b      	bne.n	800a7b8 <HAL_I2C_Master_Transmit+0x188>
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a784:	2b00      	cmp	r3, #0
 800a786:	d017      	beq.n	800a7b8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a78c:	781a      	ldrb	r2, [r3, #0]
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a798:	1c5a      	adds	r2, r3, #1
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a7a2:	b29b      	uxth	r3, r3
 800a7a4:	3b01      	subs	r3, #1
 800a7a6:	b29a      	uxth	r2, r3
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a7b0:	3b01      	subs	r3, #1
 800a7b2:	b29a      	uxth	r2, r3
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a7b8:	697a      	ldr	r2, [r7, #20]
 800a7ba:	6a39      	ldr	r1, [r7, #32]
 800a7bc:	68f8      	ldr	r0, [r7, #12]
 800a7be:	f000 fc8a 	bl	800b0d6 <I2C_WaitOnBTFFlagUntilTimeout>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d00d      	beq.n	800a7e4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7cc:	2b04      	cmp	r3, #4
 800a7ce:	d107      	bne.n	800a7e0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	681a      	ldr	r2, [r3, #0]
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a7de:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a7e0:	2301      	movs	r3, #1
 800a7e2:	e01a      	b.n	800a81a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d194      	bne.n	800a716 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	681a      	ldr	r2, [r3, #0]
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a7fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	2220      	movs	r2, #32
 800a800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	2200      	movs	r2, #0
 800a808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	2200      	movs	r2, #0
 800a810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800a814:	2300      	movs	r3, #0
 800a816:	e000      	b.n	800a81a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800a818:	2302      	movs	r3, #2
  }
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	3718      	adds	r7, #24
 800a81e:	46bd      	mov	sp, r7
 800a820:	bd80      	pop	{r7, pc}
 800a822:	bf00      	nop
 800a824:	00100002 	.word	0x00100002
 800a828:	ffff0000 	.word	0xffff0000

0800a82c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b088      	sub	sp, #32
 800a830:	af02      	add	r7, sp, #8
 800a832:	60f8      	str	r0, [r7, #12]
 800a834:	4608      	mov	r0, r1
 800a836:	4611      	mov	r1, r2
 800a838:	461a      	mov	r2, r3
 800a83a:	4603      	mov	r3, r0
 800a83c:	817b      	strh	r3, [r7, #10]
 800a83e:	460b      	mov	r3, r1
 800a840:	813b      	strh	r3, [r7, #8]
 800a842:	4613      	mov	r3, r2
 800a844:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a846:	f7fd fce9 	bl	800821c <HAL_GetTick>
 800a84a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a852:	b2db      	uxtb	r3, r3
 800a854:	2b20      	cmp	r3, #32
 800a856:	f040 80d9 	bne.w	800aa0c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a85a:	697b      	ldr	r3, [r7, #20]
 800a85c:	9300      	str	r3, [sp, #0]
 800a85e:	2319      	movs	r3, #25
 800a860:	2201      	movs	r2, #1
 800a862:	496d      	ldr	r1, [pc, #436]	; (800aa18 <HAL_I2C_Mem_Write+0x1ec>)
 800a864:	68f8      	ldr	r0, [r7, #12]
 800a866:	f000 fb1f 	bl	800aea8 <I2C_WaitOnFlagUntilTimeout>
 800a86a:	4603      	mov	r3, r0
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d001      	beq.n	800a874 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800a870:	2302      	movs	r3, #2
 800a872:	e0cc      	b.n	800aa0e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a87a:	2b01      	cmp	r3, #1
 800a87c:	d101      	bne.n	800a882 <HAL_I2C_Mem_Write+0x56>
 800a87e:	2302      	movs	r3, #2
 800a880:	e0c5      	b.n	800aa0e <HAL_I2C_Mem_Write+0x1e2>
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	2201      	movs	r2, #1
 800a886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	f003 0301 	and.w	r3, r3, #1
 800a894:	2b01      	cmp	r3, #1
 800a896:	d007      	beq.n	800a8a8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	681a      	ldr	r2, [r3, #0]
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f042 0201 	orr.w	r2, r2, #1
 800a8a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	681a      	ldr	r2, [r3, #0]
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a8b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	2221      	movs	r2, #33	; 0x21
 800a8bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	2240      	movs	r2, #64	; 0x40
 800a8c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	6a3a      	ldr	r2, [r7, #32]
 800a8d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a8d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a8de:	b29a      	uxth	r2, r3
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	4a4d      	ldr	r2, [pc, #308]	; (800aa1c <HAL_I2C_Mem_Write+0x1f0>)
 800a8e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a8ea:	88f8      	ldrh	r0, [r7, #6]
 800a8ec:	893a      	ldrh	r2, [r7, #8]
 800a8ee:	8979      	ldrh	r1, [r7, #10]
 800a8f0:	697b      	ldr	r3, [r7, #20]
 800a8f2:	9301      	str	r3, [sp, #4]
 800a8f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8f6:	9300      	str	r3, [sp, #0]
 800a8f8:	4603      	mov	r3, r0
 800a8fa:	68f8      	ldr	r0, [r7, #12]
 800a8fc:	f000 fa40 	bl	800ad80 <I2C_RequestMemoryWrite>
 800a900:	4603      	mov	r3, r0
 800a902:	2b00      	cmp	r3, #0
 800a904:	d052      	beq.n	800a9ac <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800a906:	2301      	movs	r3, #1
 800a908:	e081      	b.n	800aa0e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a90a:	697a      	ldr	r2, [r7, #20]
 800a90c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a90e:	68f8      	ldr	r0, [r7, #12]
 800a910:	f000 fba0 	bl	800b054 <I2C_WaitOnTXEFlagUntilTimeout>
 800a914:	4603      	mov	r3, r0
 800a916:	2b00      	cmp	r3, #0
 800a918:	d00d      	beq.n	800a936 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a91e:	2b04      	cmp	r3, #4
 800a920:	d107      	bne.n	800a932 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	681a      	ldr	r2, [r3, #0]
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a930:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a932:	2301      	movs	r3, #1
 800a934:	e06b      	b.n	800aa0e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a93a:	781a      	ldrb	r2, [r3, #0]
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a946:	1c5a      	adds	r2, r3, #1
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a950:	3b01      	subs	r3, #1
 800a952:	b29a      	uxth	r2, r3
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a95c:	b29b      	uxth	r3, r3
 800a95e:	3b01      	subs	r3, #1
 800a960:	b29a      	uxth	r2, r3
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	695b      	ldr	r3, [r3, #20]
 800a96c:	f003 0304 	and.w	r3, r3, #4
 800a970:	2b04      	cmp	r3, #4
 800a972:	d11b      	bne.n	800a9ac <HAL_I2C_Mem_Write+0x180>
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d017      	beq.n	800a9ac <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a980:	781a      	ldrb	r2, [r3, #0]
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a98c:	1c5a      	adds	r2, r3, #1
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a996:	3b01      	subs	r3, #1
 800a998:	b29a      	uxth	r2, r3
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a9a2:	b29b      	uxth	r3, r3
 800a9a4:	3b01      	subs	r3, #1
 800a9a6:	b29a      	uxth	r2, r3
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d1aa      	bne.n	800a90a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a9b4:	697a      	ldr	r2, [r7, #20]
 800a9b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a9b8:	68f8      	ldr	r0, [r7, #12]
 800a9ba:	f000 fb8c 	bl	800b0d6 <I2C_WaitOnBTFFlagUntilTimeout>
 800a9be:	4603      	mov	r3, r0
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d00d      	beq.n	800a9e0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9c8:	2b04      	cmp	r3, #4
 800a9ca:	d107      	bne.n	800a9dc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	681a      	ldr	r2, [r3, #0]
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a9da:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800a9dc:	2301      	movs	r3, #1
 800a9de:	e016      	b.n	800aa0e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	681a      	ldr	r2, [r3, #0]
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a9ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	2220      	movs	r2, #32
 800a9f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	2200      	movs	r2, #0
 800aa04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800aa08:	2300      	movs	r3, #0
 800aa0a:	e000      	b.n	800aa0e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800aa0c:	2302      	movs	r3, #2
  }
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	3718      	adds	r7, #24
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bd80      	pop	{r7, pc}
 800aa16:	bf00      	nop
 800aa18:	00100002 	.word	0x00100002
 800aa1c:	ffff0000 	.word	0xffff0000

0800aa20 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800aa20:	b580      	push	{r7, lr}
 800aa22:	b08a      	sub	sp, #40	; 0x28
 800aa24:	af02      	add	r7, sp, #8
 800aa26:	60f8      	str	r0, [r7, #12]
 800aa28:	607a      	str	r2, [r7, #4]
 800aa2a:	603b      	str	r3, [r7, #0]
 800aa2c:	460b      	mov	r3, r1
 800aa2e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800aa30:	f7fd fbf4 	bl	800821c <HAL_GetTick>
 800aa34:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800aa36:	2301      	movs	r3, #1
 800aa38:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aa40:	b2db      	uxtb	r3, r3
 800aa42:	2b20      	cmp	r3, #32
 800aa44:	f040 8110 	bne.w	800ac68 <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800aa48:	69fb      	ldr	r3, [r7, #28]
 800aa4a:	9300      	str	r3, [sp, #0]
 800aa4c:	2319      	movs	r3, #25
 800aa4e:	2201      	movs	r2, #1
 800aa50:	4988      	ldr	r1, [pc, #544]	; (800ac74 <HAL_I2C_IsDeviceReady+0x254>)
 800aa52:	68f8      	ldr	r0, [r7, #12]
 800aa54:	f000 fa28 	bl	800aea8 <I2C_WaitOnFlagUntilTimeout>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d001      	beq.n	800aa62 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800aa5e:	2302      	movs	r3, #2
 800aa60:	e103      	b.n	800ac6a <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa68:	2b01      	cmp	r3, #1
 800aa6a:	d101      	bne.n	800aa70 <HAL_I2C_IsDeviceReady+0x50>
 800aa6c:	2302      	movs	r3, #2
 800aa6e:	e0fc      	b.n	800ac6a <HAL_I2C_IsDeviceReady+0x24a>
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	2201      	movs	r2, #1
 800aa74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	f003 0301 	and.w	r3, r3, #1
 800aa82:	2b01      	cmp	r3, #1
 800aa84:	d007      	beq.n	800aa96 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	681a      	ldr	r2, [r3, #0]
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	f042 0201 	orr.w	r2, r2, #1
 800aa94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	681a      	ldr	r2, [r3, #0]
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800aaa4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	2224      	movs	r2, #36	; 0x24
 800aaaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	2200      	movs	r2, #0
 800aab2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	4a70      	ldr	r2, [pc, #448]	; (800ac78 <HAL_I2C_IsDeviceReady+0x258>)
 800aab8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	681a      	ldr	r2, [r3, #0]
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aac8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800aaca:	69fb      	ldr	r3, [r7, #28]
 800aacc:	9300      	str	r3, [sp, #0]
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	2200      	movs	r2, #0
 800aad2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800aad6:	68f8      	ldr	r0, [r7, #12]
 800aad8:	f000 f9e6 	bl	800aea8 <I2C_WaitOnFlagUntilTimeout>
 800aadc:	4603      	mov	r3, r0
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d00c      	beq.n	800aafc <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d003      	beq.n	800aaf8 <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aaf6:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800aaf8:	2303      	movs	r3, #3
 800aafa:	e0b6      	b.n	800ac6a <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800aafc:	897b      	ldrh	r3, [r7, #10]
 800aafe:	b2db      	uxtb	r3, r3
 800ab00:	461a      	mov	r2, r3
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800ab0a:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800ab0c:	f7fd fb86 	bl	800821c <HAL_GetTick>
 800ab10:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	695b      	ldr	r3, [r3, #20]
 800ab18:	f003 0302 	and.w	r3, r3, #2
 800ab1c:	2b02      	cmp	r3, #2
 800ab1e:	bf0c      	ite	eq
 800ab20:	2301      	moveq	r3, #1
 800ab22:	2300      	movne	r3, #0
 800ab24:	b2db      	uxtb	r3, r3
 800ab26:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	695b      	ldr	r3, [r3, #20]
 800ab2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ab32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ab36:	bf0c      	ite	eq
 800ab38:	2301      	moveq	r3, #1
 800ab3a:	2300      	movne	r3, #0
 800ab3c:	b2db      	uxtb	r3, r3
 800ab3e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800ab40:	e025      	b.n	800ab8e <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800ab42:	f7fd fb6b 	bl	800821c <HAL_GetTick>
 800ab46:	4602      	mov	r2, r0
 800ab48:	69fb      	ldr	r3, [r7, #28]
 800ab4a:	1ad3      	subs	r3, r2, r3
 800ab4c:	683a      	ldr	r2, [r7, #0]
 800ab4e:	429a      	cmp	r2, r3
 800ab50:	d302      	bcc.n	800ab58 <HAL_I2C_IsDeviceReady+0x138>
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d103      	bne.n	800ab60 <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	22a0      	movs	r2, #160	; 0xa0
 800ab5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	695b      	ldr	r3, [r3, #20]
 800ab66:	f003 0302 	and.w	r3, r3, #2
 800ab6a:	2b02      	cmp	r3, #2
 800ab6c:	bf0c      	ite	eq
 800ab6e:	2301      	moveq	r3, #1
 800ab70:	2300      	movne	r3, #0
 800ab72:	b2db      	uxtb	r3, r3
 800ab74:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	695b      	ldr	r3, [r3, #20]
 800ab7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ab80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ab84:	bf0c      	ite	eq
 800ab86:	2301      	moveq	r3, #1
 800ab88:	2300      	movne	r3, #0
 800ab8a:	b2db      	uxtb	r3, r3
 800ab8c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab94:	b2db      	uxtb	r3, r3
 800ab96:	2ba0      	cmp	r3, #160	; 0xa0
 800ab98:	d005      	beq.n	800aba6 <HAL_I2C_IsDeviceReady+0x186>
 800ab9a:	7dfb      	ldrb	r3, [r7, #23]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d102      	bne.n	800aba6 <HAL_I2C_IsDeviceReady+0x186>
 800aba0:	7dbb      	ldrb	r3, [r7, #22]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d0cd      	beq.n	800ab42 <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	2220      	movs	r2, #32
 800abaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	695b      	ldr	r3, [r3, #20]
 800abb4:	f003 0302 	and.w	r3, r3, #2
 800abb8:	2b02      	cmp	r3, #2
 800abba:	d129      	bne.n	800ac10 <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	681a      	ldr	r2, [r3, #0]
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800abca:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800abcc:	2300      	movs	r3, #0
 800abce:	613b      	str	r3, [r7, #16]
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	695b      	ldr	r3, [r3, #20]
 800abd6:	613b      	str	r3, [r7, #16]
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	699b      	ldr	r3, [r3, #24]
 800abde:	613b      	str	r3, [r7, #16]
 800abe0:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800abe2:	69fb      	ldr	r3, [r7, #28]
 800abe4:	9300      	str	r3, [sp, #0]
 800abe6:	2319      	movs	r3, #25
 800abe8:	2201      	movs	r2, #1
 800abea:	4922      	ldr	r1, [pc, #136]	; (800ac74 <HAL_I2C_IsDeviceReady+0x254>)
 800abec:	68f8      	ldr	r0, [r7, #12]
 800abee:	f000 f95b 	bl	800aea8 <I2C_WaitOnFlagUntilTimeout>
 800abf2:	4603      	mov	r3, r0
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d001      	beq.n	800abfc <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 800abf8:	2301      	movs	r3, #1
 800abfa:	e036      	b.n	800ac6a <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	2220      	movs	r2, #32
 800ac00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	2200      	movs	r2, #0
 800ac08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	e02c      	b.n	800ac6a <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	681a      	ldr	r2, [r3, #0]
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ac1e:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800ac28:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800ac2a:	69fb      	ldr	r3, [r7, #28]
 800ac2c:	9300      	str	r3, [sp, #0]
 800ac2e:	2319      	movs	r3, #25
 800ac30:	2201      	movs	r2, #1
 800ac32:	4910      	ldr	r1, [pc, #64]	; (800ac74 <HAL_I2C_IsDeviceReady+0x254>)
 800ac34:	68f8      	ldr	r0, [r7, #12]
 800ac36:	f000 f937 	bl	800aea8 <I2C_WaitOnFlagUntilTimeout>
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d001      	beq.n	800ac44 <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 800ac40:	2301      	movs	r3, #1
 800ac42:	e012      	b.n	800ac6a <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800ac44:	69bb      	ldr	r3, [r7, #24]
 800ac46:	3301      	adds	r3, #1
 800ac48:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800ac4a:	69ba      	ldr	r2, [r7, #24]
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	429a      	cmp	r2, r3
 800ac50:	f4ff af33 	bcc.w	800aaba <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	2220      	movs	r2, #32
 800ac58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	2200      	movs	r2, #0
 800ac60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800ac64:	2301      	movs	r3, #1
 800ac66:	e000      	b.n	800ac6a <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 800ac68:	2302      	movs	r3, #2
  }
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	3720      	adds	r7, #32
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}
 800ac72:	bf00      	nop
 800ac74:	00100002 	.word	0x00100002
 800ac78:	ffff0000 	.word	0xffff0000

0800ac7c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b088      	sub	sp, #32
 800ac80:	af02      	add	r7, sp, #8
 800ac82:	60f8      	str	r0, [r7, #12]
 800ac84:	607a      	str	r2, [r7, #4]
 800ac86:	603b      	str	r3, [r7, #0]
 800ac88:	460b      	mov	r3, r1
 800ac8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac90:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800ac92:	697b      	ldr	r3, [r7, #20]
 800ac94:	2b08      	cmp	r3, #8
 800ac96:	d006      	beq.n	800aca6 <I2C_MasterRequestWrite+0x2a>
 800ac98:	697b      	ldr	r3, [r7, #20]
 800ac9a:	2b01      	cmp	r3, #1
 800ac9c:	d003      	beq.n	800aca6 <I2C_MasterRequestWrite+0x2a>
 800ac9e:	697b      	ldr	r3, [r7, #20]
 800aca0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800aca4:	d108      	bne.n	800acb8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	681a      	ldr	r2, [r3, #0]
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800acb4:	601a      	str	r2, [r3, #0]
 800acb6:	e00b      	b.n	800acd0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acbc:	2b12      	cmp	r3, #18
 800acbe:	d107      	bne.n	800acd0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	681a      	ldr	r2, [r3, #0]
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800acce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	9300      	str	r3, [sp, #0]
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2200      	movs	r2, #0
 800acd8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800acdc:	68f8      	ldr	r0, [r7, #12]
 800acde:	f000 f8e3 	bl	800aea8 <I2C_WaitOnFlagUntilTimeout>
 800ace2:	4603      	mov	r3, r0
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d00c      	beq.n	800ad02 <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d003      	beq.n	800acfe <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800acfc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800acfe:	2303      	movs	r3, #3
 800ad00:	e035      	b.n	800ad6e <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	691b      	ldr	r3, [r3, #16]
 800ad06:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ad0a:	d108      	bne.n	800ad1e <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800ad0c:	897b      	ldrh	r3, [r7, #10]
 800ad0e:	b2db      	uxtb	r3, r3
 800ad10:	461a      	mov	r2, r3
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800ad1a:	611a      	str	r2, [r3, #16]
 800ad1c:	e01b      	b.n	800ad56 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800ad1e:	897b      	ldrh	r3, [r7, #10]
 800ad20:	11db      	asrs	r3, r3, #7
 800ad22:	b2db      	uxtb	r3, r3
 800ad24:	f003 0306 	and.w	r3, r3, #6
 800ad28:	b2db      	uxtb	r3, r3
 800ad2a:	f063 030f 	orn	r3, r3, #15
 800ad2e:	b2da      	uxtb	r2, r3
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	687a      	ldr	r2, [r7, #4]
 800ad3a:	490f      	ldr	r1, [pc, #60]	; (800ad78 <I2C_MasterRequestWrite+0xfc>)
 800ad3c:	68f8      	ldr	r0, [r7, #12]
 800ad3e:	f000 f90a 	bl	800af56 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ad42:	4603      	mov	r3, r0
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d001      	beq.n	800ad4c <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 800ad48:	2301      	movs	r3, #1
 800ad4a:	e010      	b.n	800ad6e <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800ad4c:	897b      	ldrh	r3, [r7, #10]
 800ad4e:	b2da      	uxtb	r2, r3
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	687a      	ldr	r2, [r7, #4]
 800ad5a:	4908      	ldr	r1, [pc, #32]	; (800ad7c <I2C_MasterRequestWrite+0x100>)
 800ad5c:	68f8      	ldr	r0, [r7, #12]
 800ad5e:	f000 f8fa 	bl	800af56 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ad62:	4603      	mov	r3, r0
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d001      	beq.n	800ad6c <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 800ad68:	2301      	movs	r3, #1
 800ad6a:	e000      	b.n	800ad6e <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 800ad6c:	2300      	movs	r3, #0
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	3718      	adds	r7, #24
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}
 800ad76:	bf00      	nop
 800ad78:	00010008 	.word	0x00010008
 800ad7c:	00010002 	.word	0x00010002

0800ad80 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b088      	sub	sp, #32
 800ad84:	af02      	add	r7, sp, #8
 800ad86:	60f8      	str	r0, [r7, #12]
 800ad88:	4608      	mov	r0, r1
 800ad8a:	4611      	mov	r1, r2
 800ad8c:	461a      	mov	r2, r3
 800ad8e:	4603      	mov	r3, r0
 800ad90:	817b      	strh	r3, [r7, #10]
 800ad92:	460b      	mov	r3, r1
 800ad94:	813b      	strh	r3, [r7, #8]
 800ad96:	4613      	mov	r3, r2
 800ad98:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	681a      	ldr	r2, [r3, #0]
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ada8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800adaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adac:	9300      	str	r3, [sp, #0]
 800adae:	6a3b      	ldr	r3, [r7, #32]
 800adb0:	2200      	movs	r2, #0
 800adb2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800adb6:	68f8      	ldr	r0, [r7, #12]
 800adb8:	f000 f876 	bl	800aea8 <I2C_WaitOnFlagUntilTimeout>
 800adbc:	4603      	mov	r3, r0
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d00c      	beq.n	800addc <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d003      	beq.n	800add8 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800add6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800add8:	2303      	movs	r3, #3
 800adda:	e05f      	b.n	800ae9c <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800addc:	897b      	ldrh	r3, [r7, #10]
 800adde:	b2db      	uxtb	r3, r3
 800ade0:	461a      	mov	r2, r3
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800adea:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800adec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adee:	6a3a      	ldr	r2, [r7, #32]
 800adf0:	492c      	ldr	r1, [pc, #176]	; (800aea4 <I2C_RequestMemoryWrite+0x124>)
 800adf2:	68f8      	ldr	r0, [r7, #12]
 800adf4:	f000 f8af 	bl	800af56 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800adf8:	4603      	mov	r3, r0
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d001      	beq.n	800ae02 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 800adfe:	2301      	movs	r3, #1
 800ae00:	e04c      	b.n	800ae9c <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ae02:	2300      	movs	r3, #0
 800ae04:	617b      	str	r3, [r7, #20]
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	695b      	ldr	r3, [r3, #20]
 800ae0c:	617b      	str	r3, [r7, #20]
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	699b      	ldr	r3, [r3, #24]
 800ae14:	617b      	str	r3, [r7, #20]
 800ae16:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ae18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae1a:	6a39      	ldr	r1, [r7, #32]
 800ae1c:	68f8      	ldr	r0, [r7, #12]
 800ae1e:	f000 f919 	bl	800b054 <I2C_WaitOnTXEFlagUntilTimeout>
 800ae22:	4603      	mov	r3, r0
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d00d      	beq.n	800ae44 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae2c:	2b04      	cmp	r3, #4
 800ae2e:	d107      	bne.n	800ae40 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	681a      	ldr	r2, [r3, #0]
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ae3e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800ae40:	2301      	movs	r3, #1
 800ae42:	e02b      	b.n	800ae9c <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800ae44:	88fb      	ldrh	r3, [r7, #6]
 800ae46:	2b01      	cmp	r3, #1
 800ae48:	d105      	bne.n	800ae56 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800ae4a:	893b      	ldrh	r3, [r7, #8]
 800ae4c:	b2da      	uxtb	r2, r3
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	611a      	str	r2, [r3, #16]
 800ae54:	e021      	b.n	800ae9a <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800ae56:	893b      	ldrh	r3, [r7, #8]
 800ae58:	0a1b      	lsrs	r3, r3, #8
 800ae5a:	b29b      	uxth	r3, r3
 800ae5c:	b2da      	uxtb	r2, r3
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ae64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae66:	6a39      	ldr	r1, [r7, #32]
 800ae68:	68f8      	ldr	r0, [r7, #12]
 800ae6a:	f000 f8f3 	bl	800b054 <I2C_WaitOnTXEFlagUntilTimeout>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d00d      	beq.n	800ae90 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae78:	2b04      	cmp	r3, #4
 800ae7a:	d107      	bne.n	800ae8c <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	681a      	ldr	r2, [r3, #0]
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ae8a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800ae8c:	2301      	movs	r3, #1
 800ae8e:	e005      	b.n	800ae9c <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800ae90:	893b      	ldrh	r3, [r7, #8]
 800ae92:	b2da      	uxtb	r2, r3
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800ae9a:	2300      	movs	r3, #0
}
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	3718      	adds	r7, #24
 800aea0:	46bd      	mov	sp, r7
 800aea2:	bd80      	pop	{r7, pc}
 800aea4:	00010002 	.word	0x00010002

0800aea8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b084      	sub	sp, #16
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	60f8      	str	r0, [r7, #12]
 800aeb0:	60b9      	str	r1, [r7, #8]
 800aeb2:	603b      	str	r3, [r7, #0]
 800aeb4:	4613      	mov	r3, r2
 800aeb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800aeb8:	e025      	b.n	800af06 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aec0:	d021      	beq.n	800af06 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aec2:	f7fd f9ab 	bl	800821c <HAL_GetTick>
 800aec6:	4602      	mov	r2, r0
 800aec8:	69bb      	ldr	r3, [r7, #24]
 800aeca:	1ad3      	subs	r3, r2, r3
 800aecc:	683a      	ldr	r2, [r7, #0]
 800aece:	429a      	cmp	r2, r3
 800aed0:	d302      	bcc.n	800aed8 <I2C_WaitOnFlagUntilTimeout+0x30>
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d116      	bne.n	800af06 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	2200      	movs	r2, #0
 800aedc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	2220      	movs	r2, #32
 800aee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	2200      	movs	r2, #0
 800aeea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aef2:	f043 0220 	orr.w	r2, r3, #32
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	2200      	movs	r2, #0
 800aefe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800af02:	2301      	movs	r3, #1
 800af04:	e023      	b.n	800af4e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800af06:	68bb      	ldr	r3, [r7, #8]
 800af08:	0c1b      	lsrs	r3, r3, #16
 800af0a:	b2db      	uxtb	r3, r3
 800af0c:	2b01      	cmp	r3, #1
 800af0e:	d10d      	bne.n	800af2c <I2C_WaitOnFlagUntilTimeout+0x84>
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	695b      	ldr	r3, [r3, #20]
 800af16:	43da      	mvns	r2, r3
 800af18:	68bb      	ldr	r3, [r7, #8]
 800af1a:	4013      	ands	r3, r2
 800af1c:	b29b      	uxth	r3, r3
 800af1e:	2b00      	cmp	r3, #0
 800af20:	bf0c      	ite	eq
 800af22:	2301      	moveq	r3, #1
 800af24:	2300      	movne	r3, #0
 800af26:	b2db      	uxtb	r3, r3
 800af28:	461a      	mov	r2, r3
 800af2a:	e00c      	b.n	800af46 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	699b      	ldr	r3, [r3, #24]
 800af32:	43da      	mvns	r2, r3
 800af34:	68bb      	ldr	r3, [r7, #8]
 800af36:	4013      	ands	r3, r2
 800af38:	b29b      	uxth	r3, r3
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	bf0c      	ite	eq
 800af3e:	2301      	moveq	r3, #1
 800af40:	2300      	movne	r3, #0
 800af42:	b2db      	uxtb	r3, r3
 800af44:	461a      	mov	r2, r3
 800af46:	79fb      	ldrb	r3, [r7, #7]
 800af48:	429a      	cmp	r2, r3
 800af4a:	d0b6      	beq.n	800aeba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800af4c:	2300      	movs	r3, #0
}
 800af4e:	4618      	mov	r0, r3
 800af50:	3710      	adds	r7, #16
 800af52:	46bd      	mov	sp, r7
 800af54:	bd80      	pop	{r7, pc}

0800af56 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800af56:	b580      	push	{r7, lr}
 800af58:	b084      	sub	sp, #16
 800af5a:	af00      	add	r7, sp, #0
 800af5c:	60f8      	str	r0, [r7, #12]
 800af5e:	60b9      	str	r1, [r7, #8]
 800af60:	607a      	str	r2, [r7, #4]
 800af62:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800af64:	e051      	b.n	800b00a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	695b      	ldr	r3, [r3, #20]
 800af6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800af70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800af74:	d123      	bne.n	800afbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	681a      	ldr	r2, [r3, #0]
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800af84:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800af8e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	2200      	movs	r2, #0
 800af94:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	2220      	movs	r2, #32
 800af9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	2200      	movs	r2, #0
 800afa2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afaa:	f043 0204 	orr.w	r2, r3, #4
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	2200      	movs	r2, #0
 800afb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800afba:	2301      	movs	r3, #1
 800afbc:	e046      	b.n	800b04c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afc4:	d021      	beq.n	800b00a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800afc6:	f7fd f929 	bl	800821c <HAL_GetTick>
 800afca:	4602      	mov	r2, r0
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	1ad3      	subs	r3, r2, r3
 800afd0:	687a      	ldr	r2, [r7, #4]
 800afd2:	429a      	cmp	r2, r3
 800afd4:	d302      	bcc.n	800afdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d116      	bne.n	800b00a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	2200      	movs	r2, #0
 800afe0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	2220      	movs	r2, #32
 800afe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	2200      	movs	r2, #0
 800afee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aff6:	f043 0220 	orr.w	r2, r3, #32
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	2200      	movs	r2, #0
 800b002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800b006:	2301      	movs	r3, #1
 800b008:	e020      	b.n	800b04c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800b00a:	68bb      	ldr	r3, [r7, #8]
 800b00c:	0c1b      	lsrs	r3, r3, #16
 800b00e:	b2db      	uxtb	r3, r3
 800b010:	2b01      	cmp	r3, #1
 800b012:	d10c      	bne.n	800b02e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	695b      	ldr	r3, [r3, #20]
 800b01a:	43da      	mvns	r2, r3
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	4013      	ands	r3, r2
 800b020:	b29b      	uxth	r3, r3
 800b022:	2b00      	cmp	r3, #0
 800b024:	bf14      	ite	ne
 800b026:	2301      	movne	r3, #1
 800b028:	2300      	moveq	r3, #0
 800b02a:	b2db      	uxtb	r3, r3
 800b02c:	e00b      	b.n	800b046 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	699b      	ldr	r3, [r3, #24]
 800b034:	43da      	mvns	r2, r3
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	4013      	ands	r3, r2
 800b03a:	b29b      	uxth	r3, r3
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	bf14      	ite	ne
 800b040:	2301      	movne	r3, #1
 800b042:	2300      	moveq	r3, #0
 800b044:	b2db      	uxtb	r3, r3
 800b046:	2b00      	cmp	r3, #0
 800b048:	d18d      	bne.n	800af66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800b04a:	2300      	movs	r3, #0
}
 800b04c:	4618      	mov	r0, r3
 800b04e:	3710      	adds	r7, #16
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}

0800b054 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b084      	sub	sp, #16
 800b058:	af00      	add	r7, sp, #0
 800b05a:	60f8      	str	r0, [r7, #12]
 800b05c:	60b9      	str	r1, [r7, #8]
 800b05e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b060:	e02d      	b.n	800b0be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800b062:	68f8      	ldr	r0, [r7, #12]
 800b064:	f000 f878 	bl	800b158 <I2C_IsAcknowledgeFailed>
 800b068:	4603      	mov	r3, r0
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d001      	beq.n	800b072 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800b06e:	2301      	movs	r3, #1
 800b070:	e02d      	b.n	800b0ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b072:	68bb      	ldr	r3, [r7, #8]
 800b074:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b078:	d021      	beq.n	800b0be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b07a:	f7fd f8cf 	bl	800821c <HAL_GetTick>
 800b07e:	4602      	mov	r2, r0
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	1ad3      	subs	r3, r2, r3
 800b084:	68ba      	ldr	r2, [r7, #8]
 800b086:	429a      	cmp	r2, r3
 800b088:	d302      	bcc.n	800b090 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d116      	bne.n	800b0be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	2200      	movs	r2, #0
 800b094:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	2220      	movs	r2, #32
 800b09a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0aa:	f043 0220 	orr.w	r2, r3, #32
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	e007      	b.n	800b0ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	695b      	ldr	r3, [r3, #20]
 800b0c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0c8:	2b80      	cmp	r3, #128	; 0x80
 800b0ca:	d1ca      	bne.n	800b062 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b0cc:	2300      	movs	r3, #0
}
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	3710      	adds	r7, #16
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd80      	pop	{r7, pc}

0800b0d6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b0d6:	b580      	push	{r7, lr}
 800b0d8:	b084      	sub	sp, #16
 800b0da:	af00      	add	r7, sp, #0
 800b0dc:	60f8      	str	r0, [r7, #12]
 800b0de:	60b9      	str	r1, [r7, #8]
 800b0e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800b0e2:	e02d      	b.n	800b140 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800b0e4:	68f8      	ldr	r0, [r7, #12]
 800b0e6:	f000 f837 	bl	800b158 <I2C_IsAcknowledgeFailed>
 800b0ea:	4603      	mov	r3, r0
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d001      	beq.n	800b0f4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800b0f0:	2301      	movs	r3, #1
 800b0f2:	e02d      	b.n	800b150 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0fa:	d021      	beq.n	800b140 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b0fc:	f7fd f88e 	bl	800821c <HAL_GetTick>
 800b100:	4602      	mov	r2, r0
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	1ad3      	subs	r3, r2, r3
 800b106:	68ba      	ldr	r2, [r7, #8]
 800b108:	429a      	cmp	r2, r3
 800b10a:	d302      	bcc.n	800b112 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800b10c:	68bb      	ldr	r3, [r7, #8]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d116      	bne.n	800b140 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	2200      	movs	r2, #0
 800b116:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	2220      	movs	r2, #32
 800b11c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	2200      	movs	r2, #0
 800b124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b12c:	f043 0220 	orr.w	r2, r3, #32
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	2200      	movs	r2, #0
 800b138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800b13c:	2301      	movs	r3, #1
 800b13e:	e007      	b.n	800b150 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	695b      	ldr	r3, [r3, #20]
 800b146:	f003 0304 	and.w	r3, r3, #4
 800b14a:	2b04      	cmp	r3, #4
 800b14c:	d1ca      	bne.n	800b0e4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b14e:	2300      	movs	r3, #0
}
 800b150:	4618      	mov	r0, r3
 800b152:	3710      	adds	r7, #16
 800b154:	46bd      	mov	sp, r7
 800b156:	bd80      	pop	{r7, pc}

0800b158 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800b158:	b480      	push	{r7}
 800b15a:	b083      	sub	sp, #12
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	695b      	ldr	r3, [r3, #20]
 800b166:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b16a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b16e:	d11b      	bne.n	800b1a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800b178:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	2200      	movs	r2, #0
 800b17e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2220      	movs	r2, #32
 800b184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2200      	movs	r2, #0
 800b18c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b194:	f043 0204 	orr.w	r2, r3, #4
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	2200      	movs	r2, #0
 800b1a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800b1a4:	2301      	movs	r3, #1
 800b1a6:	e000      	b.n	800b1aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800b1a8:	2300      	movs	r3, #0
}
 800b1aa:	4618      	mov	r0, r3
 800b1ac:	370c      	adds	r7, #12
 800b1ae:	46bd      	mov	sp, r7
 800b1b0:	bc80      	pop	{r7}
 800b1b2:	4770      	bx	lr

0800b1b4 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b084      	sub	sp, #16
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d101      	bne.n	800b1c6 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	e02b      	b.n	800b21e <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800b1ce:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing 0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	f245 5255 	movw	r2, #21845	; 0x5555
 800b1d8:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	687a      	ldr	r2, [r7, #4]
 800b1e0:	6852      	ldr	r2, [r2, #4]
 800b1e2:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	687a      	ldr	r2, [r7, #4]
 800b1ea:	6892      	ldr	r2, [r2, #8]
 800b1ec:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800b1ee:	f7fd f815 	bl	800821c <HAL_GetTick>
 800b1f2:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while(hiwdg->Instance->SR != 0x00u)
 800b1f4:	e008      	b.n	800b208 <HAL_IWDG_Init+0x54>
  {
    if((HAL_GetTick() - tickstart ) > HAL_IWDG_DEFAULT_TIMEOUT)
 800b1f6:	f7fd f811 	bl	800821c <HAL_GetTick>
 800b1fa:	4602      	mov	r2, r0
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	1ad3      	subs	r3, r2, r3
 800b200:	2b30      	cmp	r3, #48	; 0x30
 800b202:	d901      	bls.n	800b208 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 800b204:	2303      	movs	r3, #3
 800b206:	e00a      	b.n	800b21e <HAL_IWDG_Init+0x6a>
  while(hiwdg->Instance->SR != 0x00u)
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	68db      	ldr	r3, [r3, #12]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d1f1      	bne.n	800b1f6 <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800b21a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b21c:	2300      	movs	r3, #0
}
 800b21e:	4618      	mov	r0, r3
 800b220:	3710      	adds	r7, #16
 800b222:	46bd      	mov	sp, r7
 800b224:	bd80      	pop	{r7, pc}

0800b226 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800b226:	b480      	push	{r7}
 800b228:	b083      	sub	sp, #12
 800b22a:	af00      	add	r7, sp, #0
 800b22c:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800b236:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b238:	2300      	movs	r3, #0
}
 800b23a:	4618      	mov	r0, r3
 800b23c:	370c      	adds	r7, #12
 800b23e:	46bd      	mov	sp, r7
 800b240:	bc80      	pop	{r7}
 800b242:	4770      	bx	lr

0800b244 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b244:	b580      	push	{r7, lr}
 800b246:	b090      	sub	sp, #64	; 0x40
 800b248:	af00      	add	r7, sp, #0
 800b24a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d101      	bne.n	800b256 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b252:	2301      	movs	r3, #1
 800b254:	e253      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f003 0301 	and.w	r3, r3, #1
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d050      	beq.n	800b304 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800b262:	4ba3      	ldr	r3, [pc, #652]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b264:	689b      	ldr	r3, [r3, #8]
 800b266:	f003 030c 	and.w	r3, r3, #12
 800b26a:	2b04      	cmp	r3, #4
 800b26c:	d00c      	beq.n	800b288 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b26e:	4ba0      	ldr	r3, [pc, #640]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b270:	689b      	ldr	r3, [r3, #8]
 800b272:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800b276:	2b08      	cmp	r3, #8
 800b278:	d112      	bne.n	800b2a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b27a:	4b9d      	ldr	r3, [pc, #628]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b27c:	685b      	ldr	r3, [r3, #4]
 800b27e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b282:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b286:	d10b      	bne.n	800b2a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b288:	4b99      	ldr	r3, [pc, #612]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b290:	2b00      	cmp	r3, #0
 800b292:	d036      	beq.n	800b302 <HAL_RCC_OscConfig+0xbe>
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	685b      	ldr	r3, [r3, #4]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d132      	bne.n	800b302 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 800b29c:	2301      	movs	r3, #1
 800b29e:	e22e      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	685a      	ldr	r2, [r3, #4]
 800b2a4:	4b93      	ldr	r3, [pc, #588]	; (800b4f4 <HAL_RCC_OscConfig+0x2b0>)
 800b2a6:	b2d2      	uxtb	r2, r2
 800b2a8:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	685b      	ldr	r3, [r3, #4]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d013      	beq.n	800b2da <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b2b2:	f7fc ffb3 	bl	800821c <HAL_GetTick>
 800b2b6:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b2b8:	e008      	b.n	800b2cc <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b2ba:	f7fc ffaf 	bl	800821c <HAL_GetTick>
 800b2be:	4602      	mov	r2, r0
 800b2c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2c2:	1ad3      	subs	r3, r2, r3
 800b2c4:	2b64      	cmp	r3, #100	; 0x64
 800b2c6:	d901      	bls.n	800b2cc <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 800b2c8:	2303      	movs	r3, #3
 800b2ca:	e218      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b2cc:	4b88      	ldr	r3, [pc, #544]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d0f0      	beq.n	800b2ba <HAL_RCC_OscConfig+0x76>
 800b2d8:	e014      	b.n	800b304 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b2da:	f7fc ff9f 	bl	800821c <HAL_GetTick>
 800b2de:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b2e0:	e008      	b.n	800b2f4 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b2e2:	f7fc ff9b 	bl	800821c <HAL_GetTick>
 800b2e6:	4602      	mov	r2, r0
 800b2e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2ea:	1ad3      	subs	r3, r2, r3
 800b2ec:	2b64      	cmp	r3, #100	; 0x64
 800b2ee:	d901      	bls.n	800b2f4 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 800b2f0:	2303      	movs	r3, #3
 800b2f2:	e204      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b2f4:	4b7e      	ldr	r3, [pc, #504]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d1f0      	bne.n	800b2e2 <HAL_RCC_OscConfig+0x9e>
 800b300:	e000      	b.n	800b304 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b302:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	f003 0302 	and.w	r3, r3, #2
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d077      	beq.n	800b400 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b310:	4b77      	ldr	r3, [pc, #476]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b312:	689b      	ldr	r3, [r3, #8]
 800b314:	f003 030c 	and.w	r3, r3, #12
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d00b      	beq.n	800b334 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b31c:	4b74      	ldr	r3, [pc, #464]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b31e:	689b      	ldr	r3, [r3, #8]
 800b320:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b324:	2b08      	cmp	r3, #8
 800b326:	d126      	bne.n	800b376 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b328:	4b71      	ldr	r3, [pc, #452]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b32a:	685b      	ldr	r3, [r3, #4]
 800b32c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b330:	2b00      	cmp	r3, #0
 800b332:	d120      	bne.n	800b376 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b334:	4b6e      	ldr	r3, [pc, #440]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f003 0302 	and.w	r3, r3, #2
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d005      	beq.n	800b34c <HAL_RCC_OscConfig+0x108>
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	68db      	ldr	r3, [r3, #12]
 800b344:	2b01      	cmp	r3, #1
 800b346:	d001      	beq.n	800b34c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b348:	2301      	movs	r3, #1
 800b34a:	e1d8      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b34c:	4b68      	ldr	r3, [pc, #416]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	691b      	ldr	r3, [r3, #16]
 800b358:	21f8      	movs	r1, #248	; 0xf8
 800b35a:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b35c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b35e:	fa91 f1a1 	rbit	r1, r1
 800b362:	62f9      	str	r1, [r7, #44]	; 0x2c
  return result;
 800b364:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b366:	fab1 f181 	clz	r1, r1
 800b36a:	b2c9      	uxtb	r1, r1
 800b36c:	408b      	lsls	r3, r1
 800b36e:	4960      	ldr	r1, [pc, #384]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b370:	4313      	orrs	r3, r2
 800b372:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b374:	e044      	b.n	800b400 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	68db      	ldr	r3, [r3, #12]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d02a      	beq.n	800b3d4 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b37e:	4b5e      	ldr	r3, [pc, #376]	; (800b4f8 <HAL_RCC_OscConfig+0x2b4>)
 800b380:	2201      	movs	r2, #1
 800b382:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b384:	f7fc ff4a 	bl	800821c <HAL_GetTick>
 800b388:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b38a:	e008      	b.n	800b39e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b38c:	f7fc ff46 	bl	800821c <HAL_GetTick>
 800b390:	4602      	mov	r2, r0
 800b392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b394:	1ad3      	subs	r3, r2, r3
 800b396:	2b02      	cmp	r3, #2
 800b398:	d901      	bls.n	800b39e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800b39a:	2303      	movs	r3, #3
 800b39c:	e1af      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b39e:	4b54      	ldr	r3, [pc, #336]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	f003 0302 	and.w	r3, r3, #2
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d0f0      	beq.n	800b38c <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b3aa:	4b51      	ldr	r3, [pc, #324]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	691b      	ldr	r3, [r3, #16]
 800b3b6:	21f8      	movs	r1, #248	; 0xf8
 800b3b8:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b3ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b3bc:	fa91 f1a1 	rbit	r1, r1
 800b3c0:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 800b3c2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b3c4:	fab1 f181 	clz	r1, r1
 800b3c8:	b2c9      	uxtb	r1, r1
 800b3ca:	408b      	lsls	r3, r1
 800b3cc:	4948      	ldr	r1, [pc, #288]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b3ce:	4313      	orrs	r3, r2
 800b3d0:	600b      	str	r3, [r1, #0]
 800b3d2:	e015      	b.n	800b400 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b3d4:	4b48      	ldr	r3, [pc, #288]	; (800b4f8 <HAL_RCC_OscConfig+0x2b4>)
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b3da:	f7fc ff1f 	bl	800821c <HAL_GetTick>
 800b3de:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b3e0:	e008      	b.n	800b3f4 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b3e2:	f7fc ff1b 	bl	800821c <HAL_GetTick>
 800b3e6:	4602      	mov	r2, r0
 800b3e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3ea:	1ad3      	subs	r3, r2, r3
 800b3ec:	2b02      	cmp	r3, #2
 800b3ee:	d901      	bls.n	800b3f4 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800b3f0:	2303      	movs	r3, #3
 800b3f2:	e184      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b3f4:	4b3e      	ldr	r3, [pc, #248]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	f003 0302 	and.w	r3, r3, #2
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d1f0      	bne.n	800b3e2 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	f003 0308 	and.w	r3, r3, #8
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d030      	beq.n	800b46e <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	695b      	ldr	r3, [r3, #20]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d016      	beq.n	800b442 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b414:	4b39      	ldr	r3, [pc, #228]	; (800b4fc <HAL_RCC_OscConfig+0x2b8>)
 800b416:	2201      	movs	r2, #1
 800b418:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b41a:	f7fc feff 	bl	800821c <HAL_GetTick>
 800b41e:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b420:	e008      	b.n	800b434 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b422:	f7fc fefb 	bl	800821c <HAL_GetTick>
 800b426:	4602      	mov	r2, r0
 800b428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b42a:	1ad3      	subs	r3, r2, r3
 800b42c:	2b02      	cmp	r3, #2
 800b42e:	d901      	bls.n	800b434 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 800b430:	2303      	movs	r3, #3
 800b432:	e164      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b434:	4b2e      	ldr	r3, [pc, #184]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b436:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b438:	f003 0302 	and.w	r3, r3, #2
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d0f0      	beq.n	800b422 <HAL_RCC_OscConfig+0x1de>
 800b440:	e015      	b.n	800b46e <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b442:	4b2e      	ldr	r3, [pc, #184]	; (800b4fc <HAL_RCC_OscConfig+0x2b8>)
 800b444:	2200      	movs	r2, #0
 800b446:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b448:	f7fc fee8 	bl	800821c <HAL_GetTick>
 800b44c:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b44e:	e008      	b.n	800b462 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b450:	f7fc fee4 	bl	800821c <HAL_GetTick>
 800b454:	4602      	mov	r2, r0
 800b456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b458:	1ad3      	subs	r3, r2, r3
 800b45a:	2b02      	cmp	r3, #2
 800b45c:	d901      	bls.n	800b462 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800b45e:	2303      	movs	r3, #3
 800b460:	e14d      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b462:	4b23      	ldr	r3, [pc, #140]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b464:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b466:	f003 0302 	and.w	r3, r3, #2
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d1f0      	bne.n	800b450 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	f003 0304 	and.w	r3, r3, #4
 800b476:	2b00      	cmp	r3, #0
 800b478:	f000 8088 	beq.w	800b58c <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b47c:	2300      	movs	r3, #0
 800b47e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b482:	4b1b      	ldr	r3, [pc, #108]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d110      	bne.n	800b4b0 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b48e:	2300      	movs	r3, #0
 800b490:	60bb      	str	r3, [r7, #8]
 800b492:	4b17      	ldr	r3, [pc, #92]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b496:	4a16      	ldr	r2, [pc, #88]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b49c:	6413      	str	r3, [r2, #64]	; 0x40
 800b49e:	4b14      	ldr	r3, [pc, #80]	; (800b4f0 <HAL_RCC_OscConfig+0x2ac>)
 800b4a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b4a6:	60bb      	str	r3, [r7, #8]
 800b4a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b4aa:	2301      	movs	r3, #1
 800b4ac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b4b0:	4b13      	ldr	r3, [pc, #76]	; (800b500 <HAL_RCC_OscConfig+0x2bc>)
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	4a12      	ldr	r2, [pc, #72]	; (800b500 <HAL_RCC_OscConfig+0x2bc>)
 800b4b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b4ba:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b4bc:	4b10      	ldr	r3, [pc, #64]	; (800b500 <HAL_RCC_OscConfig+0x2bc>)
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d123      	bne.n	800b510 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b4c8:	4b0d      	ldr	r3, [pc, #52]	; (800b500 <HAL_RCC_OscConfig+0x2bc>)
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	4a0c      	ldr	r2, [pc, #48]	; (800b500 <HAL_RCC_OscConfig+0x2bc>)
 800b4ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b4d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b4d4:	f7fc fea2 	bl	800821c <HAL_GetTick>
 800b4d8:	63b8      	str	r0, [r7, #56]	; 0x38

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b4da:	e013      	b.n	800b504 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b4dc:	f7fc fe9e 	bl	800821c <HAL_GetTick>
 800b4e0:	4602      	mov	r2, r0
 800b4e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4e4:	1ad3      	subs	r3, r2, r3
 800b4e6:	2b02      	cmp	r3, #2
 800b4e8:	d90c      	bls.n	800b504 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 800b4ea:	2303      	movs	r3, #3
 800b4ec:	e107      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
 800b4ee:	bf00      	nop
 800b4f0:	40023800 	.word	0x40023800
 800b4f4:	40023802 	.word	0x40023802
 800b4f8:	42470000 	.word	0x42470000
 800b4fc:	42470e80 	.word	0x42470e80
 800b500:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b504:	4b80      	ldr	r3, [pc, #512]	; (800b708 <HAL_RCC_OscConfig+0x4c4>)
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d0e5      	beq.n	800b4dc <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	689a      	ldr	r2, [r3, #8]
 800b514:	4b7d      	ldr	r3, [pc, #500]	; (800b70c <HAL_RCC_OscConfig+0x4c8>)
 800b516:	b2d2      	uxtb	r2, r2
 800b518:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	689b      	ldr	r3, [r3, #8]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d015      	beq.n	800b54e <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b522:	f7fc fe7b 	bl	800821c <HAL_GetTick>
 800b526:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b528:	e00a      	b.n	800b540 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b52a:	f7fc fe77 	bl	800821c <HAL_GetTick>
 800b52e:	4602      	mov	r2, r0
 800b530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b532:	1ad3      	subs	r3, r2, r3
 800b534:	f241 3288 	movw	r2, #5000	; 0x1388
 800b538:	4293      	cmp	r3, r2
 800b53a:	d901      	bls.n	800b540 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800b53c:	2303      	movs	r3, #3
 800b53e:	e0de      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b540:	4b73      	ldr	r3, [pc, #460]	; (800b710 <HAL_RCC_OscConfig+0x4cc>)
 800b542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b544:	f003 0302 	and.w	r3, r3, #2
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d0ee      	beq.n	800b52a <HAL_RCC_OscConfig+0x2e6>
 800b54c:	e014      	b.n	800b578 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b54e:	f7fc fe65 	bl	800821c <HAL_GetTick>
 800b552:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b554:	e00a      	b.n	800b56c <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b556:	f7fc fe61 	bl	800821c <HAL_GetTick>
 800b55a:	4602      	mov	r2, r0
 800b55c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b55e:	1ad3      	subs	r3, r2, r3
 800b560:	f241 3288 	movw	r2, #5000	; 0x1388
 800b564:	4293      	cmp	r3, r2
 800b566:	d901      	bls.n	800b56c <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 800b568:	2303      	movs	r3, #3
 800b56a:	e0c8      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b56c:	4b68      	ldr	r3, [pc, #416]	; (800b710 <HAL_RCC_OscConfig+0x4cc>)
 800b56e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b570:	f003 0302 	and.w	r3, r3, #2
 800b574:	2b00      	cmp	r3, #0
 800b576:	d1ee      	bne.n	800b556 <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b578:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b57c:	2b01      	cmp	r3, #1
 800b57e:	d105      	bne.n	800b58c <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b580:	4b63      	ldr	r3, [pc, #396]	; (800b710 <HAL_RCC_OscConfig+0x4cc>)
 800b582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b584:	4a62      	ldr	r2, [pc, #392]	; (800b710 <HAL_RCC_OscConfig+0x4cc>)
 800b586:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b58a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	699b      	ldr	r3, [r3, #24]
 800b590:	2b00      	cmp	r3, #0
 800b592:	f000 80b3 	beq.w	800b6fc <HAL_RCC_OscConfig+0x4b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b596:	4b5e      	ldr	r3, [pc, #376]	; (800b710 <HAL_RCC_OscConfig+0x4cc>)
 800b598:	689b      	ldr	r3, [r3, #8]
 800b59a:	f003 030c 	and.w	r3, r3, #12
 800b59e:	2b08      	cmp	r3, #8
 800b5a0:	d07d      	beq.n	800b69e <HAL_RCC_OscConfig+0x45a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	699b      	ldr	r3, [r3, #24]
 800b5a6:	2b02      	cmp	r3, #2
 800b5a8:	d162      	bne.n	800b670 <HAL_RCC_OscConfig+0x42c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b5aa:	4b5a      	ldr	r3, [pc, #360]	; (800b714 <HAL_RCC_OscConfig+0x4d0>)
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b5b0:	f7fc fe34 	bl	800821c <HAL_GetTick>
 800b5b4:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b5b6:	e008      	b.n	800b5ca <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b5b8:	f7fc fe30 	bl	800821c <HAL_GetTick>
 800b5bc:	4602      	mov	r2, r0
 800b5be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5c0:	1ad3      	subs	r3, r2, r3
 800b5c2:	2b64      	cmp	r3, #100	; 0x64
 800b5c4:	d901      	bls.n	800b5ca <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 800b5c6:	2303      	movs	r3, #3
 800b5c8:	e099      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b5ca:	4b51      	ldr	r3, [pc, #324]	; (800b710 <HAL_RCC_OscConfig+0x4cc>)
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d1f0      	bne.n	800b5b8 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                              | \
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	69da      	ldr	r2, [r3, #28]
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	6a1b      	ldr	r3, [r3, #32]
 800b5de:	431a      	orrs	r2, r3
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5e4:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800b5e8:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b5ea:	6939      	ldr	r1, [r7, #16]
 800b5ec:	fa91 f1a1 	rbit	r1, r1
 800b5f0:	60f9      	str	r1, [r7, #12]
  return result;
 800b5f2:	68f9      	ldr	r1, [r7, #12]
 800b5f4:	fab1 f181 	clz	r1, r1
 800b5f8:	b2c9      	uxtb	r1, r1
 800b5fa:	408b      	lsls	r3, r1
 800b5fc:	431a      	orrs	r2, r3
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b602:	085b      	lsrs	r3, r3, #1
 800b604:	3b01      	subs	r3, #1
 800b606:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 800b60a:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b60c:	69b9      	ldr	r1, [r7, #24]
 800b60e:	fa91 f1a1 	rbit	r1, r1
 800b612:	6179      	str	r1, [r7, #20]
  return result;
 800b614:	6979      	ldr	r1, [r7, #20]
 800b616:	fab1 f181 	clz	r1, r1
 800b61a:	b2c9      	uxtb	r1, r1
 800b61c:	408b      	lsls	r3, r1
 800b61e:	431a      	orrs	r2, r3
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b624:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 800b628:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b62a:	6a39      	ldr	r1, [r7, #32]
 800b62c:	fa91 f1a1 	rbit	r1, r1
 800b630:	61f9      	str	r1, [r7, #28]
  return result;
 800b632:	69f9      	ldr	r1, [r7, #28]
 800b634:	fab1 f181 	clz	r1, r1
 800b638:	b2c9      	uxtb	r1, r1
 800b63a:	408b      	lsls	r3, r1
 800b63c:	4934      	ldr	r1, [pc, #208]	; (800b710 <HAL_RCC_OscConfig+0x4cc>)
 800b63e:	4313      	orrs	r3, r2
 800b640:	604b      	str	r3, [r1, #4]
                                RCC_OscInitStruct->PLL.PLLM                                                    | \
                                (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))                | \
                                (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b642:	4b34      	ldr	r3, [pc, #208]	; (800b714 <HAL_RCC_OscConfig+0x4d0>)
 800b644:	2201      	movs	r2, #1
 800b646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b648:	f7fc fde8 	bl	800821c <HAL_GetTick>
 800b64c:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b64e:	e008      	b.n	800b662 <HAL_RCC_OscConfig+0x41e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b650:	f7fc fde4 	bl	800821c <HAL_GetTick>
 800b654:	4602      	mov	r2, r0
 800b656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b658:	1ad3      	subs	r3, r2, r3
 800b65a:	2b64      	cmp	r3, #100	; 0x64
 800b65c:	d901      	bls.n	800b662 <HAL_RCC_OscConfig+0x41e>
          {
            return HAL_TIMEOUT;
 800b65e:	2303      	movs	r3, #3
 800b660:	e04d      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b662:	4b2b      	ldr	r3, [pc, #172]	; (800b710 <HAL_RCC_OscConfig+0x4cc>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d0f0      	beq.n	800b650 <HAL_RCC_OscConfig+0x40c>
 800b66e:	e045      	b.n	800b6fc <HAL_RCC_OscConfig+0x4b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b670:	4b28      	ldr	r3, [pc, #160]	; (800b714 <HAL_RCC_OscConfig+0x4d0>)
 800b672:	2200      	movs	r2, #0
 800b674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b676:	f7fc fdd1 	bl	800821c <HAL_GetTick>
 800b67a:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b67c:	e008      	b.n	800b690 <HAL_RCC_OscConfig+0x44c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b67e:	f7fc fdcd 	bl	800821c <HAL_GetTick>
 800b682:	4602      	mov	r2, r0
 800b684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b686:	1ad3      	subs	r3, r2, r3
 800b688:	2b64      	cmp	r3, #100	; 0x64
 800b68a:	d901      	bls.n	800b690 <HAL_RCC_OscConfig+0x44c>
          {
            return HAL_TIMEOUT;
 800b68c:	2303      	movs	r3, #3
 800b68e:	e036      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b690:	4b1f      	ldr	r3, [pc, #124]	; (800b710 <HAL_RCC_OscConfig+0x4cc>)
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d1f0      	bne.n	800b67e <HAL_RCC_OscConfig+0x43a>
 800b69c:	e02e      	b.n	800b6fc <HAL_RCC_OscConfig+0x4b8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	699b      	ldr	r3, [r3, #24]
 800b6a2:	2b01      	cmp	r3, #1
 800b6a4:	d101      	bne.n	800b6aa <HAL_RCC_OscConfig+0x466>
      {
        return HAL_ERROR;
 800b6a6:	2301      	movs	r3, #1
 800b6a8:	e029      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 800b6aa:	4b19      	ldr	r3, [pc, #100]	; (800b710 <HAL_RCC_OscConfig+0x4cc>)
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	637b      	str	r3, [r7, #52]	; 0x34
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b6b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6b2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	69db      	ldr	r3, [r3, #28]
 800b6ba:	429a      	cmp	r2, r3
 800b6bc:	d11c      	bne.n	800b6f8 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b6be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6c0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b6c8:	429a      	cmp	r2, r3
 800b6ca:	d115      	bne.n	800b6f8 <HAL_RCC_OscConfig+0x4b4>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800b6cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6ce:	099b      	lsrs	r3, r3, #6
 800b6d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b6d8:	429a      	cmp	r2, r3
 800b6da:	d10d      	bne.n	800b6f8 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800b6dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6de:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800b6e6:	429a      	cmp	r2, r3
 800b6e8:	d106      	bne.n	800b6f8 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800b6ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6ec:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800b6f4:	429a      	cmp	r2, r3
 800b6f6:	d001      	beq.n	800b6fc <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_ERROR;
 800b6f8:	2301      	movs	r3, #1
 800b6fa:	e000      	b.n	800b6fe <HAL_RCC_OscConfig+0x4ba>
        }
      }
    }
  }
  return HAL_OK;
 800b6fc:	2300      	movs	r3, #0
}
 800b6fe:	4618      	mov	r0, r3
 800b700:	3740      	adds	r7, #64	; 0x40
 800b702:	46bd      	mov	sp, r7
 800b704:	bd80      	pop	{r7, pc}
 800b706:	bf00      	nop
 800b708:	40007000 	.word	0x40007000
 800b70c:	40023870 	.word	0x40023870
 800b710:	40023800 	.word	0x40023800
 800b714:	42470060 	.word	0x42470060

0800b718 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b086      	sub	sp, #24
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]
 800b720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d101      	bne.n	800b72c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b728:	2301      	movs	r3, #1
 800b72a:	e0d2      	b.n	800b8d2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b72c:	4b6b      	ldr	r3, [pc, #428]	; (800b8dc <HAL_RCC_ClockConfig+0x1c4>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	f003 030f 	and.w	r3, r3, #15
 800b734:	683a      	ldr	r2, [r7, #0]
 800b736:	429a      	cmp	r2, r3
 800b738:	d90c      	bls.n	800b754 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b73a:	4b68      	ldr	r3, [pc, #416]	; (800b8dc <HAL_RCC_ClockConfig+0x1c4>)
 800b73c:	683a      	ldr	r2, [r7, #0]
 800b73e:	b2d2      	uxtb	r2, r2
 800b740:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b742:	4b66      	ldr	r3, [pc, #408]	; (800b8dc <HAL_RCC_ClockConfig+0x1c4>)
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	f003 030f 	and.w	r3, r3, #15
 800b74a:	683a      	ldr	r2, [r7, #0]
 800b74c:	429a      	cmp	r2, r3
 800b74e:	d001      	beq.n	800b754 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b750:	2301      	movs	r3, #1
 800b752:	e0be      	b.n	800b8d2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	f003 0302 	and.w	r3, r3, #2
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d020      	beq.n	800b7a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	f003 0304 	and.w	r3, r3, #4
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d005      	beq.n	800b778 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b76c:	4b5c      	ldr	r3, [pc, #368]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b76e:	689b      	ldr	r3, [r3, #8]
 800b770:	4a5b      	ldr	r2, [pc, #364]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b772:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800b776:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	f003 0308 	and.w	r3, r3, #8
 800b780:	2b00      	cmp	r3, #0
 800b782:	d005      	beq.n	800b790 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 800b784:	4b56      	ldr	r3, [pc, #344]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b786:	689b      	ldr	r3, [r3, #8]
 800b788:	4a55      	ldr	r2, [pc, #340]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b78a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800b78e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b790:	4b53      	ldr	r3, [pc, #332]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b792:	689b      	ldr	r3, [r3, #8]
 800b794:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	689b      	ldr	r3, [r3, #8]
 800b79c:	4950      	ldr	r1, [pc, #320]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b79e:	4313      	orrs	r3, r2
 800b7a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	f003 0301 	and.w	r3, r3, #1
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d040      	beq.n	800b830 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	685b      	ldr	r3, [r3, #4]
 800b7b2:	2b01      	cmp	r3, #1
 800b7b4:	d107      	bne.n	800b7c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b7b6:	4b4a      	ldr	r3, [pc, #296]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d115      	bne.n	800b7ee <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800b7c2:	2301      	movs	r3, #1
 800b7c4:	e085      	b.n	800b8d2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	685b      	ldr	r3, [r3, #4]
 800b7ca:	2b02      	cmp	r3, #2
 800b7cc:	d107      	bne.n	800b7de <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b7ce:	4b44      	ldr	r3, [pc, #272]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d109      	bne.n	800b7ee <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800b7da:	2301      	movs	r3, #1
 800b7dc:	e079      	b.n	800b8d2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b7de:	4b40      	ldr	r3, [pc, #256]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	f003 0302 	and.w	r3, r3, #2
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d101      	bne.n	800b7ee <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800b7ea:	2301      	movs	r3, #1
 800b7ec:	e071      	b.n	800b8d2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b7ee:	4b3c      	ldr	r3, [pc, #240]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b7f0:	689b      	ldr	r3, [r3, #8]
 800b7f2:	f023 0203 	bic.w	r2, r3, #3
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	685b      	ldr	r3, [r3, #4]
 800b7fa:	4939      	ldr	r1, [pc, #228]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b7fc:	4313      	orrs	r3, r2
 800b7fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b800:	f7fc fd0c 	bl	800821c <HAL_GetTick>
 800b804:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b806:	e00a      	b.n	800b81e <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b808:	f7fc fd08 	bl	800821c <HAL_GetTick>
 800b80c:	4602      	mov	r2, r0
 800b80e:	697b      	ldr	r3, [r7, #20]
 800b810:	1ad3      	subs	r3, r2, r3
 800b812:	f241 3288 	movw	r2, #5000	; 0x1388
 800b816:	4293      	cmp	r3, r2
 800b818:	d901      	bls.n	800b81e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800b81a:	2303      	movs	r3, #3
 800b81c:	e059      	b.n	800b8d2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b81e:	4b30      	ldr	r3, [pc, #192]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b820:	689b      	ldr	r3, [r3, #8]
 800b822:	f003 020c 	and.w	r2, r3, #12
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	685b      	ldr	r3, [r3, #4]
 800b82a:	009b      	lsls	r3, r3, #2
 800b82c:	429a      	cmp	r2, r3
 800b82e:	d1eb      	bne.n	800b808 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b830:	4b2a      	ldr	r3, [pc, #168]	; (800b8dc <HAL_RCC_ClockConfig+0x1c4>)
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	f003 030f 	and.w	r3, r3, #15
 800b838:	683a      	ldr	r2, [r7, #0]
 800b83a:	429a      	cmp	r2, r3
 800b83c:	d20c      	bcs.n	800b858 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b83e:	4b27      	ldr	r3, [pc, #156]	; (800b8dc <HAL_RCC_ClockConfig+0x1c4>)
 800b840:	683a      	ldr	r2, [r7, #0]
 800b842:	b2d2      	uxtb	r2, r2
 800b844:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b846:	4b25      	ldr	r3, [pc, #148]	; (800b8dc <HAL_RCC_ClockConfig+0x1c4>)
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	f003 030f 	and.w	r3, r3, #15
 800b84e:	683a      	ldr	r2, [r7, #0]
 800b850:	429a      	cmp	r2, r3
 800b852:	d001      	beq.n	800b858 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 800b854:	2301      	movs	r3, #1
 800b856:	e03c      	b.n	800b8d2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	f003 0304 	and.w	r3, r3, #4
 800b860:	2b00      	cmp	r3, #0
 800b862:	d008      	beq.n	800b876 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b864:	4b1e      	ldr	r3, [pc, #120]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b866:	689b      	ldr	r3, [r3, #8]
 800b868:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	68db      	ldr	r3, [r3, #12]
 800b870:	491b      	ldr	r1, [pc, #108]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b872:	4313      	orrs	r3, r2
 800b874:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	f003 0308 	and.w	r3, r3, #8
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d009      	beq.n	800b896 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b882:	4b17      	ldr	r3, [pc, #92]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b884:	689b      	ldr	r3, [r3, #8]
 800b886:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	691b      	ldr	r3, [r3, #16]
 800b88e:	00db      	lsls	r3, r3, #3
 800b890:	4913      	ldr	r1, [pc, #76]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b892:	4313      	orrs	r3, r2
 800b894:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800b896:	f000 f82b 	bl	800b8f0 <HAL_RCC_GetSysClockFreq>
 800b89a:	4601      	mov	r1, r0
 800b89c:	4b10      	ldr	r3, [pc, #64]	; (800b8e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b89e:	689b      	ldr	r3, [r3, #8]
 800b8a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b8a4:	22f0      	movs	r2, #240	; 0xf0
 800b8a6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b8a8:	693a      	ldr	r2, [r7, #16]
 800b8aa:	fa92 f2a2 	rbit	r2, r2
 800b8ae:	60fa      	str	r2, [r7, #12]
  return result;
 800b8b0:	68fa      	ldr	r2, [r7, #12]
 800b8b2:	fab2 f282 	clz	r2, r2
 800b8b6:	b2d2      	uxtb	r2, r2
 800b8b8:	40d3      	lsrs	r3, r2
 800b8ba:	4a0a      	ldr	r2, [pc, #40]	; (800b8e4 <HAL_RCC_ClockConfig+0x1cc>)
 800b8bc:	5cd3      	ldrb	r3, [r2, r3]
 800b8be:	fa21 f303 	lsr.w	r3, r1, r3
 800b8c2:	4a09      	ldr	r2, [pc, #36]	; (800b8e8 <HAL_RCC_ClockConfig+0x1d0>)
 800b8c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800b8c6:	4b09      	ldr	r3, [pc, #36]	; (800b8ec <HAL_RCC_ClockConfig+0x1d4>)
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	f7fc fc64 	bl	8008198 <HAL_InitTick>

  return HAL_OK;
 800b8d0:	2300      	movs	r3, #0
}
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	3718      	adds	r7, #24
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	bd80      	pop	{r7, pc}
 800b8da:	bf00      	nop
 800b8dc:	40023c00 	.word	0x40023c00
 800b8e0:	40023800 	.word	0x40023800
 800b8e4:	0800ffb8 	.word	0x0800ffb8
 800b8e8:	20000058 	.word	0x20000058
 800b8ec:	2000005c 	.word	0x2000005c

0800b8f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b8f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8f2:	b085      	sub	sp, #20
 800b8f4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	607b      	str	r3, [r7, #4]
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	60fb      	str	r3, [r7, #12]
 800b8fe:	2300      	movs	r3, #0
 800b900:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800b902:	2300      	movs	r3, #0
 800b904:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b906:	4b50      	ldr	r3, [pc, #320]	; (800ba48 <HAL_RCC_GetSysClockFreq+0x158>)
 800b908:	689b      	ldr	r3, [r3, #8]
 800b90a:	f003 030c 	and.w	r3, r3, #12
 800b90e:	2b04      	cmp	r3, #4
 800b910:	d007      	beq.n	800b922 <HAL_RCC_GetSysClockFreq+0x32>
 800b912:	2b08      	cmp	r3, #8
 800b914:	d008      	beq.n	800b928 <HAL_RCC_GetSysClockFreq+0x38>
 800b916:	2b00      	cmp	r3, #0
 800b918:	f040 808d 	bne.w	800ba36 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b91c:	4b4b      	ldr	r3, [pc, #300]	; (800ba4c <HAL_RCC_GetSysClockFreq+0x15c>)
 800b91e:	60bb      	str	r3, [r7, #8]
       break;
 800b920:	e08c      	b.n	800ba3c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b922:	4b4b      	ldr	r3, [pc, #300]	; (800ba50 <HAL_RCC_GetSysClockFreq+0x160>)
 800b924:	60bb      	str	r3, [r7, #8]
      break;
 800b926:	e089      	b.n	800ba3c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b928:	4b47      	ldr	r3, [pc, #284]	; (800ba48 <HAL_RCC_GetSysClockFreq+0x158>)
 800b92a:	685b      	ldr	r3, [r3, #4]
 800b92c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b930:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b932:	4b45      	ldr	r3, [pc, #276]	; (800ba48 <HAL_RCC_GetSysClockFreq+0x158>)
 800b934:	685b      	ldr	r3, [r3, #4]
 800b936:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d023      	beq.n	800b986 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b93e:	4b42      	ldr	r3, [pc, #264]	; (800ba48 <HAL_RCC_GetSysClockFreq+0x158>)
 800b940:	685b      	ldr	r3, [r3, #4]
 800b942:	099b      	lsrs	r3, r3, #6
 800b944:	f04f 0400 	mov.w	r4, #0
 800b948:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b94c:	f04f 0200 	mov.w	r2, #0
 800b950:	ea03 0501 	and.w	r5, r3, r1
 800b954:	ea04 0602 	and.w	r6, r4, r2
 800b958:	4a3d      	ldr	r2, [pc, #244]	; (800ba50 <HAL_RCC_GetSysClockFreq+0x160>)
 800b95a:	fb02 f106 	mul.w	r1, r2, r6
 800b95e:	2200      	movs	r2, #0
 800b960:	fb02 f205 	mul.w	r2, r2, r5
 800b964:	440a      	add	r2, r1
 800b966:	493a      	ldr	r1, [pc, #232]	; (800ba50 <HAL_RCC_GetSysClockFreq+0x160>)
 800b968:	fba5 0101 	umull	r0, r1, r5, r1
 800b96c:	1853      	adds	r3, r2, r1
 800b96e:	4619      	mov	r1, r3
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	f04f 0400 	mov.w	r4, #0
 800b976:	461a      	mov	r2, r3
 800b978:	4623      	mov	r3, r4
 800b97a:	f7f5 fc05 	bl	8001188 <__aeabi_uldivmod>
 800b97e:	4603      	mov	r3, r0
 800b980:	460c      	mov	r4, r1
 800b982:	60fb      	str	r3, [r7, #12]
 800b984:	e049      	b.n	800ba1a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b986:	4b30      	ldr	r3, [pc, #192]	; (800ba48 <HAL_RCC_GetSysClockFreq+0x158>)
 800b988:	685b      	ldr	r3, [r3, #4]
 800b98a:	099b      	lsrs	r3, r3, #6
 800b98c:	f04f 0400 	mov.w	r4, #0
 800b990:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b994:	f04f 0200 	mov.w	r2, #0
 800b998:	ea03 0501 	and.w	r5, r3, r1
 800b99c:	ea04 0602 	and.w	r6, r4, r2
 800b9a0:	4629      	mov	r1, r5
 800b9a2:	4632      	mov	r2, r6
 800b9a4:	f04f 0300 	mov.w	r3, #0
 800b9a8:	f04f 0400 	mov.w	r4, #0
 800b9ac:	0154      	lsls	r4, r2, #5
 800b9ae:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b9b2:	014b      	lsls	r3, r1, #5
 800b9b4:	4619      	mov	r1, r3
 800b9b6:	4622      	mov	r2, r4
 800b9b8:	1b49      	subs	r1, r1, r5
 800b9ba:	eb62 0206 	sbc.w	r2, r2, r6
 800b9be:	f04f 0300 	mov.w	r3, #0
 800b9c2:	f04f 0400 	mov.w	r4, #0
 800b9c6:	0194      	lsls	r4, r2, #6
 800b9c8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b9cc:	018b      	lsls	r3, r1, #6
 800b9ce:	1a5b      	subs	r3, r3, r1
 800b9d0:	eb64 0402 	sbc.w	r4, r4, r2
 800b9d4:	f04f 0100 	mov.w	r1, #0
 800b9d8:	f04f 0200 	mov.w	r2, #0
 800b9dc:	00e2      	lsls	r2, r4, #3
 800b9de:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b9e2:	00d9      	lsls	r1, r3, #3
 800b9e4:	460b      	mov	r3, r1
 800b9e6:	4614      	mov	r4, r2
 800b9e8:	195b      	adds	r3, r3, r5
 800b9ea:	eb44 0406 	adc.w	r4, r4, r6
 800b9ee:	f04f 0100 	mov.w	r1, #0
 800b9f2:	f04f 0200 	mov.w	r2, #0
 800b9f6:	02a2      	lsls	r2, r4, #10
 800b9f8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800b9fc:	0299      	lsls	r1, r3, #10
 800b9fe:	460b      	mov	r3, r1
 800ba00:	4614      	mov	r4, r2
 800ba02:	4618      	mov	r0, r3
 800ba04:	4621      	mov	r1, r4
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	f04f 0400 	mov.w	r4, #0
 800ba0c:	461a      	mov	r2, r3
 800ba0e:	4623      	mov	r3, r4
 800ba10:	f7f5 fbba 	bl	8001188 <__aeabi_uldivmod>
 800ba14:	4603      	mov	r3, r0
 800ba16:	460c      	mov	r4, r1
 800ba18:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800ba1a:	4b0b      	ldr	r3, [pc, #44]	; (800ba48 <HAL_RCC_GetSysClockFreq+0x158>)
 800ba1c:	685b      	ldr	r3, [r3, #4]
 800ba1e:	0c1b      	lsrs	r3, r3, #16
 800ba20:	f003 0303 	and.w	r3, r3, #3
 800ba24:	3301      	adds	r3, #1
 800ba26:	005b      	lsls	r3, r3, #1
 800ba28:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800ba2a:	68fa      	ldr	r2, [r7, #12]
 800ba2c:	683b      	ldr	r3, [r7, #0]
 800ba2e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba32:	60bb      	str	r3, [r7, #8]
      break;
 800ba34:	e002      	b.n	800ba3c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800ba36:	4b05      	ldr	r3, [pc, #20]	; (800ba4c <HAL_RCC_GetSysClockFreq+0x15c>)
 800ba38:	60bb      	str	r3, [r7, #8]
      break;
 800ba3a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800ba3c:	68bb      	ldr	r3, [r7, #8]
}
 800ba3e:	4618      	mov	r0, r3
 800ba40:	3714      	adds	r7, #20
 800ba42:	46bd      	mov	sp, r7
 800ba44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba46:	bf00      	nop
 800ba48:	40023800 	.word	0x40023800
 800ba4c:	00f42400 	.word	0x00f42400
 800ba50:	017d7840 	.word	0x017d7840

0800ba54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ba54:	b480      	push	{r7}
 800ba56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ba58:	4b02      	ldr	r3, [pc, #8]	; (800ba64 <HAL_RCC_GetHCLKFreq+0x10>)
 800ba5a:	681b      	ldr	r3, [r3, #0]
}
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	bc80      	pop	{r7}
 800ba62:	4770      	bx	lr
 800ba64:	20000058 	.word	0x20000058

0800ba68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b082      	sub	sp, #8
 800ba6c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800ba6e:	f7ff fff1 	bl	800ba54 <HAL_RCC_GetHCLKFreq>
 800ba72:	4601      	mov	r1, r0
 800ba74:	4b0b      	ldr	r3, [pc, #44]	; (800baa4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800ba76:	689b      	ldr	r3, [r3, #8]
 800ba78:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800ba7c:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800ba80:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ba82:	687a      	ldr	r2, [r7, #4]
 800ba84:	fa92 f2a2 	rbit	r2, r2
 800ba88:	603a      	str	r2, [r7, #0]
  return result;
 800ba8a:	683a      	ldr	r2, [r7, #0]
 800ba8c:	fab2 f282 	clz	r2, r2
 800ba90:	b2d2      	uxtb	r2, r2
 800ba92:	40d3      	lsrs	r3, r2
 800ba94:	4a04      	ldr	r2, [pc, #16]	; (800baa8 <HAL_RCC_GetPCLK1Freq+0x40>)
 800ba96:	5cd3      	ldrb	r3, [r2, r3]
 800ba98:	fa21 f303 	lsr.w	r3, r1, r3
}
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	3708      	adds	r7, #8
 800baa0:	46bd      	mov	sp, r7
 800baa2:	bd80      	pop	{r7, pc}
 800baa4:	40023800 	.word	0x40023800
 800baa8:	0800ffc8 	.word	0x0800ffc8

0800baac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b082      	sub	sp, #8
 800bab0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800bab2:	f7ff ffcf 	bl	800ba54 <HAL_RCC_GetHCLKFreq>
 800bab6:	4601      	mov	r1, r0
 800bab8:	4b0b      	ldr	r3, [pc, #44]	; (800bae8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800baba:	689b      	ldr	r3, [r3, #8]
 800babc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800bac0:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800bac4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bac6:	687a      	ldr	r2, [r7, #4]
 800bac8:	fa92 f2a2 	rbit	r2, r2
 800bacc:	603a      	str	r2, [r7, #0]
  return result;
 800bace:	683a      	ldr	r2, [r7, #0]
 800bad0:	fab2 f282 	clz	r2, r2
 800bad4:	b2d2      	uxtb	r2, r2
 800bad6:	40d3      	lsrs	r3, r2
 800bad8:	4a04      	ldr	r2, [pc, #16]	; (800baec <HAL_RCC_GetPCLK2Freq+0x40>)
 800bada:	5cd3      	ldrb	r3, [r2, r3]
 800badc:	fa21 f303 	lsr.w	r3, r1, r3
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	3708      	adds	r7, #8
 800bae4:	46bd      	mov	sp, r7
 800bae6:	bd80      	pop	{r7, pc}
 800bae8:	40023800 	.word	0x40023800
 800baec:	0800ffc8 	.word	0x0800ffc8

0800baf0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800baf0:	b580      	push	{r7, lr}
 800baf2:	b082      	sub	sp, #8
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d101      	bne.n	800bb02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bafe:	2301      	movs	r3, #1
 800bb00:	e01d      	b.n	800bb3e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bb08:	b2db      	uxtb	r3, r3
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d106      	bne.n	800bb1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	2200      	movs	r2, #0
 800bb12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bb16:	6878      	ldr	r0, [r7, #4]
 800bb18:	f7fc f95e 	bl	8007dd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	2202      	movs	r2, #2
 800bb20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	681a      	ldr	r2, [r3, #0]
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	3304      	adds	r3, #4
 800bb2c:	4619      	mov	r1, r3
 800bb2e:	4610      	mov	r0, r2
 800bb30:	f000 fb74 	bl	800c21c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	2201      	movs	r2, #1
 800bb38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bb3c:	2300      	movs	r3, #0
}
 800bb3e:	4618      	mov	r0, r3
 800bb40:	3708      	adds	r7, #8
 800bb42:	46bd      	mov	sp, r7
 800bb44:	bd80      	pop	{r7, pc}

0800bb46 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800bb46:	b480      	push	{r7}
 800bb48:	b085      	sub	sp, #20
 800bb4a:	af00      	add	r7, sp, #0
 800bb4c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	2202      	movs	r2, #2
 800bb52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	689b      	ldr	r3, [r3, #8]
 800bb5c:	f003 0307 	and.w	r3, r3, #7
 800bb60:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	2b06      	cmp	r3, #6
 800bb66:	d007      	beq.n	800bb78 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	681a      	ldr	r2, [r3, #0]
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	f042 0201 	orr.w	r2, r2, #1
 800bb76:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	2201      	movs	r2, #1
 800bb7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800bb80:	2300      	movs	r3, #0
}
 800bb82:	4618      	mov	r0, r3
 800bb84:	3714      	adds	r7, #20
 800bb86:	46bd      	mov	sp, r7
 800bb88:	bc80      	pop	{r7}
 800bb8a:	4770      	bx	lr

0800bb8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bb8c:	b480      	push	{r7}
 800bb8e:	b085      	sub	sp, #20
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	68da      	ldr	r2, [r3, #12]
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	f042 0201 	orr.w	r2, r2, #1
 800bba2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	689b      	ldr	r3, [r3, #8]
 800bbaa:	f003 0307 	and.w	r3, r3, #7
 800bbae:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	2b06      	cmp	r3, #6
 800bbb4:	d007      	beq.n	800bbc6 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	681a      	ldr	r2, [r3, #0]
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	f042 0201 	orr.w	r2, r2, #1
 800bbc4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bbc6:	2300      	movs	r3, #0
}
 800bbc8:	4618      	mov	r0, r3
 800bbca:	3714      	adds	r7, #20
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	bc80      	pop	{r7}
 800bbd0:	4770      	bx	lr

0800bbd2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bbd2:	b580      	push	{r7, lr}
 800bbd4:	b082      	sub	sp, #8
 800bbd6:	af00      	add	r7, sp, #0
 800bbd8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d101      	bne.n	800bbe4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bbe0:	2301      	movs	r3, #1
 800bbe2:	e01d      	b.n	800bc20 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bbea:	b2db      	uxtb	r3, r3
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d106      	bne.n	800bbfe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bbf8:	6878      	ldr	r0, [r7, #4]
 800bbfa:	f000 f815 	bl	800bc28 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	2202      	movs	r2, #2
 800bc02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681a      	ldr	r2, [r3, #0]
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	3304      	adds	r3, #4
 800bc0e:	4619      	mov	r1, r3
 800bc10:	4610      	mov	r0, r2
 800bc12:	f000 fb03 	bl	800c21c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	2201      	movs	r2, #1
 800bc1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bc1e:	2300      	movs	r3, #0
}
 800bc20:	4618      	mov	r0, r3
 800bc22:	3708      	adds	r7, #8
 800bc24:	46bd      	mov	sp, r7
 800bc26:	bd80      	pop	{r7, pc}

0800bc28 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bc28:	b480      	push	{r7}
 800bc2a:	b083      	sub	sp, #12
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bc30:	bf00      	nop
 800bc32:	370c      	adds	r7, #12
 800bc34:	46bd      	mov	sp, r7
 800bc36:	bc80      	pop	{r7}
 800bc38:	4770      	bx	lr
	...

0800bc3c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b084      	sub	sp, #16
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
 800bc44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	2201      	movs	r2, #1
 800bc4c:	6839      	ldr	r1, [r7, #0]
 800bc4e:	4618      	mov	r0, r3
 800bc50:	f000 fdc4 	bl	800c7dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	4a15      	ldr	r2, [pc, #84]	; (800bcb0 <HAL_TIM_PWM_Start+0x74>)
 800bc5a:	4293      	cmp	r3, r2
 800bc5c:	d004      	beq.n	800bc68 <HAL_TIM_PWM_Start+0x2c>
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	4a14      	ldr	r2, [pc, #80]	; (800bcb4 <HAL_TIM_PWM_Start+0x78>)
 800bc64:	4293      	cmp	r3, r2
 800bc66:	d101      	bne.n	800bc6c <HAL_TIM_PWM_Start+0x30>
 800bc68:	2301      	movs	r3, #1
 800bc6a:	e000      	b.n	800bc6e <HAL_TIM_PWM_Start+0x32>
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d007      	beq.n	800bc82 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bc80:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	689b      	ldr	r3, [r3, #8]
 800bc88:	f003 0307 	and.w	r3, r3, #7
 800bc8c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	2b06      	cmp	r3, #6
 800bc92:	d007      	beq.n	800bca4 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	681a      	ldr	r2, [r3, #0]
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	f042 0201 	orr.w	r2, r2, #1
 800bca2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bca4:	2300      	movs	r3, #0
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3710      	adds	r7, #16
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bd80      	pop	{r7, pc}
 800bcae:	bf00      	nop
 800bcb0:	40010000 	.word	0x40010000
 800bcb4:	40010400 	.word	0x40010400

0800bcb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b082      	sub	sp, #8
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	691b      	ldr	r3, [r3, #16]
 800bcc6:	f003 0302 	and.w	r3, r3, #2
 800bcca:	2b02      	cmp	r3, #2
 800bccc:	d122      	bne.n	800bd14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	68db      	ldr	r3, [r3, #12]
 800bcd4:	f003 0302 	and.w	r3, r3, #2
 800bcd8:	2b02      	cmp	r3, #2
 800bcda:	d11b      	bne.n	800bd14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	f06f 0202 	mvn.w	r2, #2
 800bce4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	2201      	movs	r2, #1
 800bcea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	699b      	ldr	r3, [r3, #24]
 800bcf2:	f003 0303 	and.w	r3, r3, #3
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d003      	beq.n	800bd02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bcfa:	6878      	ldr	r0, [r7, #4]
 800bcfc:	f000 fa73 	bl	800c1e6 <HAL_TIM_IC_CaptureCallback>
 800bd00:	e005      	b.n	800bd0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bd02:	6878      	ldr	r0, [r7, #4]
 800bd04:	f000 fa66 	bl	800c1d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bd08:	6878      	ldr	r0, [r7, #4]
 800bd0a:	f000 fa75 	bl	800c1f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	2200      	movs	r2, #0
 800bd12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	691b      	ldr	r3, [r3, #16]
 800bd1a:	f003 0304 	and.w	r3, r3, #4
 800bd1e:	2b04      	cmp	r3, #4
 800bd20:	d122      	bne.n	800bd68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	68db      	ldr	r3, [r3, #12]
 800bd28:	f003 0304 	and.w	r3, r3, #4
 800bd2c:	2b04      	cmp	r3, #4
 800bd2e:	d11b      	bne.n	800bd68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	f06f 0204 	mvn.w	r2, #4
 800bd38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	2202      	movs	r2, #2
 800bd3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	699b      	ldr	r3, [r3, #24]
 800bd46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d003      	beq.n	800bd56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bd4e:	6878      	ldr	r0, [r7, #4]
 800bd50:	f000 fa49 	bl	800c1e6 <HAL_TIM_IC_CaptureCallback>
 800bd54:	e005      	b.n	800bd62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f000 fa3c 	bl	800c1d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bd5c:	6878      	ldr	r0, [r7, #4]
 800bd5e:	f000 fa4b 	bl	800c1f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	2200      	movs	r2, #0
 800bd66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	691b      	ldr	r3, [r3, #16]
 800bd6e:	f003 0308 	and.w	r3, r3, #8
 800bd72:	2b08      	cmp	r3, #8
 800bd74:	d122      	bne.n	800bdbc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	68db      	ldr	r3, [r3, #12]
 800bd7c:	f003 0308 	and.w	r3, r3, #8
 800bd80:	2b08      	cmp	r3, #8
 800bd82:	d11b      	bne.n	800bdbc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	f06f 0208 	mvn.w	r2, #8
 800bd8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	2204      	movs	r2, #4
 800bd92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	69db      	ldr	r3, [r3, #28]
 800bd9a:	f003 0303 	and.w	r3, r3, #3
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d003      	beq.n	800bdaa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bda2:	6878      	ldr	r0, [r7, #4]
 800bda4:	f000 fa1f 	bl	800c1e6 <HAL_TIM_IC_CaptureCallback>
 800bda8:	e005      	b.n	800bdb6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bdaa:	6878      	ldr	r0, [r7, #4]
 800bdac:	f000 fa12 	bl	800c1d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bdb0:	6878      	ldr	r0, [r7, #4]
 800bdb2:	f000 fa21 	bl	800c1f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	2200      	movs	r2, #0
 800bdba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	691b      	ldr	r3, [r3, #16]
 800bdc2:	f003 0310 	and.w	r3, r3, #16
 800bdc6:	2b10      	cmp	r3, #16
 800bdc8:	d122      	bne.n	800be10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	68db      	ldr	r3, [r3, #12]
 800bdd0:	f003 0310 	and.w	r3, r3, #16
 800bdd4:	2b10      	cmp	r3, #16
 800bdd6:	d11b      	bne.n	800be10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	f06f 0210 	mvn.w	r2, #16
 800bde0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	2208      	movs	r2, #8
 800bde6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	69db      	ldr	r3, [r3, #28]
 800bdee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d003      	beq.n	800bdfe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bdf6:	6878      	ldr	r0, [r7, #4]
 800bdf8:	f000 f9f5 	bl	800c1e6 <HAL_TIM_IC_CaptureCallback>
 800bdfc:	e005      	b.n	800be0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bdfe:	6878      	ldr	r0, [r7, #4]
 800be00:	f000 f9e8 	bl	800c1d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800be04:	6878      	ldr	r0, [r7, #4]
 800be06:	f000 f9f7 	bl	800c1f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	2200      	movs	r2, #0
 800be0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	691b      	ldr	r3, [r3, #16]
 800be16:	f003 0301 	and.w	r3, r3, #1
 800be1a:	2b01      	cmp	r3, #1
 800be1c:	d10e      	bne.n	800be3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	68db      	ldr	r3, [r3, #12]
 800be24:	f003 0301 	and.w	r3, r3, #1
 800be28:	2b01      	cmp	r3, #1
 800be2a:	d107      	bne.n	800be3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	f06f 0201 	mvn.w	r2, #1
 800be34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800be36:	6878      	ldr	r0, [r7, #4]
 800be38:	f000 f9c3 	bl	800c1c2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	691b      	ldr	r3, [r3, #16]
 800be42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be46:	2b80      	cmp	r3, #128	; 0x80
 800be48:	d10e      	bne.n	800be68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	68db      	ldr	r3, [r3, #12]
 800be50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be54:	2b80      	cmp	r3, #128	; 0x80
 800be56:	d107      	bne.n	800be68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800be60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800be62:	6878      	ldr	r0, [r7, #4]
 800be64:	f000 fd7c 	bl	800c960 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	691b      	ldr	r3, [r3, #16]
 800be6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be72:	2b40      	cmp	r3, #64	; 0x40
 800be74:	d10e      	bne.n	800be94 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	68db      	ldr	r3, [r3, #12]
 800be7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be80:	2b40      	cmp	r3, #64	; 0x40
 800be82:	d107      	bne.n	800be94 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800be8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800be8e:	6878      	ldr	r0, [r7, #4]
 800be90:	f000 f9bb 	bl	800c20a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	691b      	ldr	r3, [r3, #16]
 800be9a:	f003 0320 	and.w	r3, r3, #32
 800be9e:	2b20      	cmp	r3, #32
 800bea0:	d10e      	bne.n	800bec0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	68db      	ldr	r3, [r3, #12]
 800bea8:	f003 0320 	and.w	r3, r3, #32
 800beac:	2b20      	cmp	r3, #32
 800beae:	d107      	bne.n	800bec0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	f06f 0220 	mvn.w	r2, #32
 800beb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800beba:	6878      	ldr	r0, [r7, #4]
 800bebc:	f000 fd47 	bl	800c94e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bec0:	bf00      	nop
 800bec2:	3708      	adds	r7, #8
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bd80      	pop	{r7, pc}

0800bec8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b084      	sub	sp, #16
 800becc:	af00      	add	r7, sp, #0
 800bece:	60f8      	str	r0, [r7, #12]
 800bed0:	60b9      	str	r1, [r7, #8]
 800bed2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800beda:	2b01      	cmp	r3, #1
 800bedc:	d101      	bne.n	800bee2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800bede:	2302      	movs	r3, #2
 800bee0:	e0b4      	b.n	800c04c <HAL_TIM_PWM_ConfigChannel+0x184>
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	2201      	movs	r2, #1
 800bee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	2202      	movs	r2, #2
 800beee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	2b0c      	cmp	r3, #12
 800bef6:	f200 809f 	bhi.w	800c038 <HAL_TIM_PWM_ConfigChannel+0x170>
 800befa:	a201      	add	r2, pc, #4	; (adr r2, 800bf00 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800befc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf00:	0800bf35 	.word	0x0800bf35
 800bf04:	0800c039 	.word	0x0800c039
 800bf08:	0800c039 	.word	0x0800c039
 800bf0c:	0800c039 	.word	0x0800c039
 800bf10:	0800bf75 	.word	0x0800bf75
 800bf14:	0800c039 	.word	0x0800c039
 800bf18:	0800c039 	.word	0x0800c039
 800bf1c:	0800c039 	.word	0x0800c039
 800bf20:	0800bfb7 	.word	0x0800bfb7
 800bf24:	0800c039 	.word	0x0800c039
 800bf28:	0800c039 	.word	0x0800c039
 800bf2c:	0800c039 	.word	0x0800c039
 800bf30:	0800bff7 	.word	0x0800bff7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	68b9      	ldr	r1, [r7, #8]
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	f000 fa0c 	bl	800c358 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	699a      	ldr	r2, [r3, #24]
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	f042 0208 	orr.w	r2, r2, #8
 800bf4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	699a      	ldr	r2, [r3, #24]
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	f022 0204 	bic.w	r2, r2, #4
 800bf5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	6999      	ldr	r1, [r3, #24]
 800bf66:	68bb      	ldr	r3, [r7, #8]
 800bf68:	691a      	ldr	r2, [r3, #16]
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	430a      	orrs	r2, r1
 800bf70:	619a      	str	r2, [r3, #24]
      break;
 800bf72:	e062      	b.n	800c03a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	68b9      	ldr	r1, [r7, #8]
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	f000 fa5c 	bl	800c438 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	699a      	ldr	r2, [r3, #24]
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bf8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	699a      	ldr	r2, [r3, #24]
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bf9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	6999      	ldr	r1, [r3, #24]
 800bfa6:	68bb      	ldr	r3, [r7, #8]
 800bfa8:	691b      	ldr	r3, [r3, #16]
 800bfaa:	021a      	lsls	r2, r3, #8
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	430a      	orrs	r2, r1
 800bfb2:	619a      	str	r2, [r3, #24]
      break;
 800bfb4:	e041      	b.n	800c03a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	68b9      	ldr	r1, [r7, #8]
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	f000 faaf 	bl	800c520 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	69da      	ldr	r2, [r3, #28]
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	f042 0208 	orr.w	r2, r2, #8
 800bfd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	69da      	ldr	r2, [r3, #28]
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	f022 0204 	bic.w	r2, r2, #4
 800bfe0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	69d9      	ldr	r1, [r3, #28]
 800bfe8:	68bb      	ldr	r3, [r7, #8]
 800bfea:	691a      	ldr	r2, [r3, #16]
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	430a      	orrs	r2, r1
 800bff2:	61da      	str	r2, [r3, #28]
      break;
 800bff4:	e021      	b.n	800c03a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	68b9      	ldr	r1, [r7, #8]
 800bffc:	4618      	mov	r0, r3
 800bffe:	f000 fb03 	bl	800c608 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	69da      	ldr	r2, [r3, #28]
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c010:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	69da      	ldr	r2, [r3, #28]
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c020:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	69d9      	ldr	r1, [r3, #28]
 800c028:	68bb      	ldr	r3, [r7, #8]
 800c02a:	691b      	ldr	r3, [r3, #16]
 800c02c:	021a      	lsls	r2, r3, #8
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	430a      	orrs	r2, r1
 800c034:	61da      	str	r2, [r3, #28]
      break;
 800c036:	e000      	b.n	800c03a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800c038:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	2201      	movs	r2, #1
 800c03e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	2200      	movs	r2, #0
 800c046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c04a:	2300      	movs	r3, #0
}
 800c04c:	4618      	mov	r0, r3
 800c04e:	3710      	adds	r7, #16
 800c050:	46bd      	mov	sp, r7
 800c052:	bd80      	pop	{r7, pc}

0800c054 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b084      	sub	sp, #16
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
 800c05c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c064:	2b01      	cmp	r3, #1
 800c066:	d101      	bne.n	800c06c <HAL_TIM_ConfigClockSource+0x18>
 800c068:	2302      	movs	r3, #2
 800c06a:	e0a6      	b.n	800c1ba <HAL_TIM_ConfigClockSource+0x166>
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	2201      	movs	r2, #1
 800c070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	2202      	movs	r2, #2
 800c078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	689b      	ldr	r3, [r3, #8]
 800c082:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c08a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c092:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	68fa      	ldr	r2, [r7, #12]
 800c09a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	2b40      	cmp	r3, #64	; 0x40
 800c0a2:	d067      	beq.n	800c174 <HAL_TIM_ConfigClockSource+0x120>
 800c0a4:	2b40      	cmp	r3, #64	; 0x40
 800c0a6:	d80b      	bhi.n	800c0c0 <HAL_TIM_ConfigClockSource+0x6c>
 800c0a8:	2b10      	cmp	r3, #16
 800c0aa:	d073      	beq.n	800c194 <HAL_TIM_ConfigClockSource+0x140>
 800c0ac:	2b10      	cmp	r3, #16
 800c0ae:	d802      	bhi.n	800c0b6 <HAL_TIM_ConfigClockSource+0x62>
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d06f      	beq.n	800c194 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800c0b4:	e078      	b.n	800c1a8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c0b6:	2b20      	cmp	r3, #32
 800c0b8:	d06c      	beq.n	800c194 <HAL_TIM_ConfigClockSource+0x140>
 800c0ba:	2b30      	cmp	r3, #48	; 0x30
 800c0bc:	d06a      	beq.n	800c194 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800c0be:	e073      	b.n	800c1a8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c0c0:	2b70      	cmp	r3, #112	; 0x70
 800c0c2:	d00d      	beq.n	800c0e0 <HAL_TIM_ConfigClockSource+0x8c>
 800c0c4:	2b70      	cmp	r3, #112	; 0x70
 800c0c6:	d804      	bhi.n	800c0d2 <HAL_TIM_ConfigClockSource+0x7e>
 800c0c8:	2b50      	cmp	r3, #80	; 0x50
 800c0ca:	d033      	beq.n	800c134 <HAL_TIM_ConfigClockSource+0xe0>
 800c0cc:	2b60      	cmp	r3, #96	; 0x60
 800c0ce:	d041      	beq.n	800c154 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800c0d0:	e06a      	b.n	800c1a8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c0d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c0d6:	d066      	beq.n	800c1a6 <HAL_TIM_ConfigClockSource+0x152>
 800c0d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c0dc:	d017      	beq.n	800c10e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800c0de:	e063      	b.n	800c1a8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	6818      	ldr	r0, [r3, #0]
 800c0e4:	683b      	ldr	r3, [r7, #0]
 800c0e6:	6899      	ldr	r1, [r3, #8]
 800c0e8:	683b      	ldr	r3, [r7, #0]
 800c0ea:	685a      	ldr	r2, [r3, #4]
 800c0ec:	683b      	ldr	r3, [r7, #0]
 800c0ee:	68db      	ldr	r3, [r3, #12]
 800c0f0:	f000 fb55 	bl	800c79e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	689b      	ldr	r3, [r3, #8]
 800c0fa:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c102:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	68fa      	ldr	r2, [r7, #12]
 800c10a:	609a      	str	r2, [r3, #8]
      break;
 800c10c:	e04c      	b.n	800c1a8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	6818      	ldr	r0, [r3, #0]
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	6899      	ldr	r1, [r3, #8]
 800c116:	683b      	ldr	r3, [r7, #0]
 800c118:	685a      	ldr	r2, [r3, #4]
 800c11a:	683b      	ldr	r3, [r7, #0]
 800c11c:	68db      	ldr	r3, [r3, #12]
 800c11e:	f000 fb3e 	bl	800c79e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	689a      	ldr	r2, [r3, #8]
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c130:	609a      	str	r2, [r3, #8]
      break;
 800c132:	e039      	b.n	800c1a8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	6818      	ldr	r0, [r3, #0]
 800c138:	683b      	ldr	r3, [r7, #0]
 800c13a:	6859      	ldr	r1, [r3, #4]
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	68db      	ldr	r3, [r3, #12]
 800c140:	461a      	mov	r2, r3
 800c142:	f000 fab5 	bl	800c6b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	2150      	movs	r1, #80	; 0x50
 800c14c:	4618      	mov	r0, r3
 800c14e:	f000 fb0c 	bl	800c76a <TIM_ITRx_SetConfig>
      break;
 800c152:	e029      	b.n	800c1a8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	6818      	ldr	r0, [r3, #0]
 800c158:	683b      	ldr	r3, [r7, #0]
 800c15a:	6859      	ldr	r1, [r3, #4]
 800c15c:	683b      	ldr	r3, [r7, #0]
 800c15e:	68db      	ldr	r3, [r3, #12]
 800c160:	461a      	mov	r2, r3
 800c162:	f000 fad3 	bl	800c70c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	2160      	movs	r1, #96	; 0x60
 800c16c:	4618      	mov	r0, r3
 800c16e:	f000 fafc 	bl	800c76a <TIM_ITRx_SetConfig>
      break;
 800c172:	e019      	b.n	800c1a8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	6818      	ldr	r0, [r3, #0]
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	6859      	ldr	r1, [r3, #4]
 800c17c:	683b      	ldr	r3, [r7, #0]
 800c17e:	68db      	ldr	r3, [r3, #12]
 800c180:	461a      	mov	r2, r3
 800c182:	f000 fa95 	bl	800c6b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	2140      	movs	r1, #64	; 0x40
 800c18c:	4618      	mov	r0, r3
 800c18e:	f000 faec 	bl	800c76a <TIM_ITRx_SetConfig>
      break;
 800c192:	e009      	b.n	800c1a8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681a      	ldr	r2, [r3, #0]
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	4619      	mov	r1, r3
 800c19e:	4610      	mov	r0, r2
 800c1a0:	f000 fae3 	bl	800c76a <TIM_ITRx_SetConfig>
      break;
 800c1a4:	e000      	b.n	800c1a8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800c1a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	2201      	movs	r2, #1
 800c1ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c1b8:	2300      	movs	r3, #0
}
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	3710      	adds	r7, #16
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	bd80      	pop	{r7, pc}

0800c1c2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c1c2:	b480      	push	{r7}
 800c1c4:	b083      	sub	sp, #12
 800c1c6:	af00      	add	r7, sp, #0
 800c1c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c1ca:	bf00      	nop
 800c1cc:	370c      	adds	r7, #12
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	bc80      	pop	{r7}
 800c1d2:	4770      	bx	lr

0800c1d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c1d4:	b480      	push	{r7}
 800c1d6:	b083      	sub	sp, #12
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c1dc:	bf00      	nop
 800c1de:	370c      	adds	r7, #12
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	bc80      	pop	{r7}
 800c1e4:	4770      	bx	lr

0800c1e6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c1e6:	b480      	push	{r7}
 800c1e8:	b083      	sub	sp, #12
 800c1ea:	af00      	add	r7, sp, #0
 800c1ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c1ee:	bf00      	nop
 800c1f0:	370c      	adds	r7, #12
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	bc80      	pop	{r7}
 800c1f6:	4770      	bx	lr

0800c1f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c1f8:	b480      	push	{r7}
 800c1fa:	b083      	sub	sp, #12
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c200:	bf00      	nop
 800c202:	370c      	adds	r7, #12
 800c204:	46bd      	mov	sp, r7
 800c206:	bc80      	pop	{r7}
 800c208:	4770      	bx	lr

0800c20a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c20a:	b480      	push	{r7}
 800c20c:	b083      	sub	sp, #12
 800c20e:	af00      	add	r7, sp, #0
 800c210:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c212:	bf00      	nop
 800c214:	370c      	adds	r7, #12
 800c216:	46bd      	mov	sp, r7
 800c218:	bc80      	pop	{r7}
 800c21a:	4770      	bx	lr

0800c21c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c21c:	b480      	push	{r7}
 800c21e:	b085      	sub	sp, #20
 800c220:	af00      	add	r7, sp, #0
 800c222:	6078      	str	r0, [r7, #4]
 800c224:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	4a3f      	ldr	r2, [pc, #252]	; (800c32c <TIM_Base_SetConfig+0x110>)
 800c230:	4293      	cmp	r3, r2
 800c232:	d013      	beq.n	800c25c <TIM_Base_SetConfig+0x40>
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c23a:	d00f      	beq.n	800c25c <TIM_Base_SetConfig+0x40>
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	4a3c      	ldr	r2, [pc, #240]	; (800c330 <TIM_Base_SetConfig+0x114>)
 800c240:	4293      	cmp	r3, r2
 800c242:	d00b      	beq.n	800c25c <TIM_Base_SetConfig+0x40>
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	4a3b      	ldr	r2, [pc, #236]	; (800c334 <TIM_Base_SetConfig+0x118>)
 800c248:	4293      	cmp	r3, r2
 800c24a:	d007      	beq.n	800c25c <TIM_Base_SetConfig+0x40>
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	4a3a      	ldr	r2, [pc, #232]	; (800c338 <TIM_Base_SetConfig+0x11c>)
 800c250:	4293      	cmp	r3, r2
 800c252:	d003      	beq.n	800c25c <TIM_Base_SetConfig+0x40>
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	4a39      	ldr	r2, [pc, #228]	; (800c33c <TIM_Base_SetConfig+0x120>)
 800c258:	4293      	cmp	r3, r2
 800c25a:	d108      	bne.n	800c26e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c262:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	685b      	ldr	r3, [r3, #4]
 800c268:	68fa      	ldr	r2, [r7, #12]
 800c26a:	4313      	orrs	r3, r2
 800c26c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	4a2e      	ldr	r2, [pc, #184]	; (800c32c <TIM_Base_SetConfig+0x110>)
 800c272:	4293      	cmp	r3, r2
 800c274:	d02b      	beq.n	800c2ce <TIM_Base_SetConfig+0xb2>
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c27c:	d027      	beq.n	800c2ce <TIM_Base_SetConfig+0xb2>
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	4a2b      	ldr	r2, [pc, #172]	; (800c330 <TIM_Base_SetConfig+0x114>)
 800c282:	4293      	cmp	r3, r2
 800c284:	d023      	beq.n	800c2ce <TIM_Base_SetConfig+0xb2>
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	4a2a      	ldr	r2, [pc, #168]	; (800c334 <TIM_Base_SetConfig+0x118>)
 800c28a:	4293      	cmp	r3, r2
 800c28c:	d01f      	beq.n	800c2ce <TIM_Base_SetConfig+0xb2>
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	4a29      	ldr	r2, [pc, #164]	; (800c338 <TIM_Base_SetConfig+0x11c>)
 800c292:	4293      	cmp	r3, r2
 800c294:	d01b      	beq.n	800c2ce <TIM_Base_SetConfig+0xb2>
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	4a28      	ldr	r2, [pc, #160]	; (800c33c <TIM_Base_SetConfig+0x120>)
 800c29a:	4293      	cmp	r3, r2
 800c29c:	d017      	beq.n	800c2ce <TIM_Base_SetConfig+0xb2>
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	4a27      	ldr	r2, [pc, #156]	; (800c340 <TIM_Base_SetConfig+0x124>)
 800c2a2:	4293      	cmp	r3, r2
 800c2a4:	d013      	beq.n	800c2ce <TIM_Base_SetConfig+0xb2>
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	4a26      	ldr	r2, [pc, #152]	; (800c344 <TIM_Base_SetConfig+0x128>)
 800c2aa:	4293      	cmp	r3, r2
 800c2ac:	d00f      	beq.n	800c2ce <TIM_Base_SetConfig+0xb2>
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	4a25      	ldr	r2, [pc, #148]	; (800c348 <TIM_Base_SetConfig+0x12c>)
 800c2b2:	4293      	cmp	r3, r2
 800c2b4:	d00b      	beq.n	800c2ce <TIM_Base_SetConfig+0xb2>
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	4a24      	ldr	r2, [pc, #144]	; (800c34c <TIM_Base_SetConfig+0x130>)
 800c2ba:	4293      	cmp	r3, r2
 800c2bc:	d007      	beq.n	800c2ce <TIM_Base_SetConfig+0xb2>
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	4a23      	ldr	r2, [pc, #140]	; (800c350 <TIM_Base_SetConfig+0x134>)
 800c2c2:	4293      	cmp	r3, r2
 800c2c4:	d003      	beq.n	800c2ce <TIM_Base_SetConfig+0xb2>
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	4a22      	ldr	r2, [pc, #136]	; (800c354 <TIM_Base_SetConfig+0x138>)
 800c2ca:	4293      	cmp	r3, r2
 800c2cc:	d108      	bne.n	800c2e0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c2d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c2d6:	683b      	ldr	r3, [r7, #0]
 800c2d8:	68db      	ldr	r3, [r3, #12]
 800c2da:	68fa      	ldr	r2, [r7, #12]
 800c2dc:	4313      	orrs	r3, r2
 800c2de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	695b      	ldr	r3, [r3, #20]
 800c2ea:	4313      	orrs	r3, r2
 800c2ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	68fa      	ldr	r2, [r7, #12]
 800c2f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	689a      	ldr	r2, [r3, #8]
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c2fc:	683b      	ldr	r3, [r7, #0]
 800c2fe:	681a      	ldr	r2, [r3, #0]
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	4a09      	ldr	r2, [pc, #36]	; (800c32c <TIM_Base_SetConfig+0x110>)
 800c308:	4293      	cmp	r3, r2
 800c30a:	d003      	beq.n	800c314 <TIM_Base_SetConfig+0xf8>
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	4a0b      	ldr	r2, [pc, #44]	; (800c33c <TIM_Base_SetConfig+0x120>)
 800c310:	4293      	cmp	r3, r2
 800c312:	d103      	bne.n	800c31c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	691a      	ldr	r2, [r3, #16]
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2201      	movs	r2, #1
 800c320:	615a      	str	r2, [r3, #20]
}
 800c322:	bf00      	nop
 800c324:	3714      	adds	r7, #20
 800c326:	46bd      	mov	sp, r7
 800c328:	bc80      	pop	{r7}
 800c32a:	4770      	bx	lr
 800c32c:	40010000 	.word	0x40010000
 800c330:	40000400 	.word	0x40000400
 800c334:	40000800 	.word	0x40000800
 800c338:	40000c00 	.word	0x40000c00
 800c33c:	40010400 	.word	0x40010400
 800c340:	40014000 	.word	0x40014000
 800c344:	40014400 	.word	0x40014400
 800c348:	40014800 	.word	0x40014800
 800c34c:	40001800 	.word	0x40001800
 800c350:	40001c00 	.word	0x40001c00
 800c354:	40002000 	.word	0x40002000

0800c358 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c358:	b480      	push	{r7}
 800c35a:	b087      	sub	sp, #28
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]
 800c360:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	6a1b      	ldr	r3, [r3, #32]
 800c366:	f023 0201 	bic.w	r2, r3, #1
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	6a1b      	ldr	r3, [r3, #32]
 800c372:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	685b      	ldr	r3, [r3, #4]
 800c378:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	699b      	ldr	r3, [r3, #24]
 800c37e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c386:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	f023 0303 	bic.w	r3, r3, #3
 800c38e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c390:	683b      	ldr	r3, [r7, #0]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	68fa      	ldr	r2, [r7, #12]
 800c396:	4313      	orrs	r3, r2
 800c398:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c39a:	697b      	ldr	r3, [r7, #20]
 800c39c:	f023 0302 	bic.w	r3, r3, #2
 800c3a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c3a2:	683b      	ldr	r3, [r7, #0]
 800c3a4:	689b      	ldr	r3, [r3, #8]
 800c3a6:	697a      	ldr	r2, [r7, #20]
 800c3a8:	4313      	orrs	r3, r2
 800c3aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	4a20      	ldr	r2, [pc, #128]	; (800c430 <TIM_OC1_SetConfig+0xd8>)
 800c3b0:	4293      	cmp	r3, r2
 800c3b2:	d003      	beq.n	800c3bc <TIM_OC1_SetConfig+0x64>
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	4a1f      	ldr	r2, [pc, #124]	; (800c434 <TIM_OC1_SetConfig+0xdc>)
 800c3b8:	4293      	cmp	r3, r2
 800c3ba:	d10c      	bne.n	800c3d6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c3bc:	697b      	ldr	r3, [r7, #20]
 800c3be:	f023 0308 	bic.w	r3, r3, #8
 800c3c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	68db      	ldr	r3, [r3, #12]
 800c3c8:	697a      	ldr	r2, [r7, #20]
 800c3ca:	4313      	orrs	r3, r2
 800c3cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c3ce:	697b      	ldr	r3, [r7, #20]
 800c3d0:	f023 0304 	bic.w	r3, r3, #4
 800c3d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	4a15      	ldr	r2, [pc, #84]	; (800c430 <TIM_OC1_SetConfig+0xd8>)
 800c3da:	4293      	cmp	r3, r2
 800c3dc:	d003      	beq.n	800c3e6 <TIM_OC1_SetConfig+0x8e>
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	4a14      	ldr	r2, [pc, #80]	; (800c434 <TIM_OC1_SetConfig+0xdc>)
 800c3e2:	4293      	cmp	r3, r2
 800c3e4:	d111      	bne.n	800c40a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c3e6:	693b      	ldr	r3, [r7, #16]
 800c3e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c3ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c3ee:	693b      	ldr	r3, [r7, #16]
 800c3f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c3f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c3f6:	683b      	ldr	r3, [r7, #0]
 800c3f8:	695b      	ldr	r3, [r3, #20]
 800c3fa:	693a      	ldr	r2, [r7, #16]
 800c3fc:	4313      	orrs	r3, r2
 800c3fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c400:	683b      	ldr	r3, [r7, #0]
 800c402:	699b      	ldr	r3, [r3, #24]
 800c404:	693a      	ldr	r2, [r7, #16]
 800c406:	4313      	orrs	r3, r2
 800c408:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	693a      	ldr	r2, [r7, #16]
 800c40e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	68fa      	ldr	r2, [r7, #12]
 800c414:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	685a      	ldr	r2, [r3, #4]
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	697a      	ldr	r2, [r7, #20]
 800c422:	621a      	str	r2, [r3, #32]
}
 800c424:	bf00      	nop
 800c426:	371c      	adds	r7, #28
 800c428:	46bd      	mov	sp, r7
 800c42a:	bc80      	pop	{r7}
 800c42c:	4770      	bx	lr
 800c42e:	bf00      	nop
 800c430:	40010000 	.word	0x40010000
 800c434:	40010400 	.word	0x40010400

0800c438 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c438:	b480      	push	{r7}
 800c43a:	b087      	sub	sp, #28
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
 800c440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	6a1b      	ldr	r3, [r3, #32]
 800c446:	f023 0210 	bic.w	r2, r3, #16
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	6a1b      	ldr	r3, [r3, #32]
 800c452:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	685b      	ldr	r3, [r3, #4]
 800c458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	699b      	ldr	r3, [r3, #24]
 800c45e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c46e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c470:	683b      	ldr	r3, [r7, #0]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	021b      	lsls	r3, r3, #8
 800c476:	68fa      	ldr	r2, [r7, #12]
 800c478:	4313      	orrs	r3, r2
 800c47a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c47c:	697b      	ldr	r3, [r7, #20]
 800c47e:	f023 0320 	bic.w	r3, r3, #32
 800c482:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c484:	683b      	ldr	r3, [r7, #0]
 800c486:	689b      	ldr	r3, [r3, #8]
 800c488:	011b      	lsls	r3, r3, #4
 800c48a:	697a      	ldr	r2, [r7, #20]
 800c48c:	4313      	orrs	r3, r2
 800c48e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	4a21      	ldr	r2, [pc, #132]	; (800c518 <TIM_OC2_SetConfig+0xe0>)
 800c494:	4293      	cmp	r3, r2
 800c496:	d003      	beq.n	800c4a0 <TIM_OC2_SetConfig+0x68>
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	4a20      	ldr	r2, [pc, #128]	; (800c51c <TIM_OC2_SetConfig+0xe4>)
 800c49c:	4293      	cmp	r3, r2
 800c49e:	d10d      	bne.n	800c4bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c4a0:	697b      	ldr	r3, [r7, #20]
 800c4a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c4a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c4a8:	683b      	ldr	r3, [r7, #0]
 800c4aa:	68db      	ldr	r3, [r3, #12]
 800c4ac:	011b      	lsls	r3, r3, #4
 800c4ae:	697a      	ldr	r2, [r7, #20]
 800c4b0:	4313      	orrs	r3, r2
 800c4b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c4b4:	697b      	ldr	r3, [r7, #20]
 800c4b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c4ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	4a16      	ldr	r2, [pc, #88]	; (800c518 <TIM_OC2_SetConfig+0xe0>)
 800c4c0:	4293      	cmp	r3, r2
 800c4c2:	d003      	beq.n	800c4cc <TIM_OC2_SetConfig+0x94>
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	4a15      	ldr	r2, [pc, #84]	; (800c51c <TIM_OC2_SetConfig+0xe4>)
 800c4c8:	4293      	cmp	r3, r2
 800c4ca:	d113      	bne.n	800c4f4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c4cc:	693b      	ldr	r3, [r7, #16]
 800c4ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c4d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c4d4:	693b      	ldr	r3, [r7, #16]
 800c4d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c4da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c4dc:	683b      	ldr	r3, [r7, #0]
 800c4de:	695b      	ldr	r3, [r3, #20]
 800c4e0:	009b      	lsls	r3, r3, #2
 800c4e2:	693a      	ldr	r2, [r7, #16]
 800c4e4:	4313      	orrs	r3, r2
 800c4e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c4e8:	683b      	ldr	r3, [r7, #0]
 800c4ea:	699b      	ldr	r3, [r3, #24]
 800c4ec:	009b      	lsls	r3, r3, #2
 800c4ee:	693a      	ldr	r2, [r7, #16]
 800c4f0:	4313      	orrs	r3, r2
 800c4f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	693a      	ldr	r2, [r7, #16]
 800c4f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	68fa      	ldr	r2, [r7, #12]
 800c4fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	685a      	ldr	r2, [r3, #4]
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	697a      	ldr	r2, [r7, #20]
 800c50c:	621a      	str	r2, [r3, #32]
}
 800c50e:	bf00      	nop
 800c510:	371c      	adds	r7, #28
 800c512:	46bd      	mov	sp, r7
 800c514:	bc80      	pop	{r7}
 800c516:	4770      	bx	lr
 800c518:	40010000 	.word	0x40010000
 800c51c:	40010400 	.word	0x40010400

0800c520 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c520:	b480      	push	{r7}
 800c522:	b087      	sub	sp, #28
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]
 800c528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	6a1b      	ldr	r3, [r3, #32]
 800c52e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	6a1b      	ldr	r3, [r3, #32]
 800c53a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	685b      	ldr	r3, [r3, #4]
 800c540:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	69db      	ldr	r3, [r3, #28]
 800c546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c54e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	f023 0303 	bic.w	r3, r3, #3
 800c556:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	68fa      	ldr	r2, [r7, #12]
 800c55e:	4313      	orrs	r3, r2
 800c560:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c562:	697b      	ldr	r3, [r7, #20]
 800c564:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c568:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c56a:	683b      	ldr	r3, [r7, #0]
 800c56c:	689b      	ldr	r3, [r3, #8]
 800c56e:	021b      	lsls	r3, r3, #8
 800c570:	697a      	ldr	r2, [r7, #20]
 800c572:	4313      	orrs	r3, r2
 800c574:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	4a21      	ldr	r2, [pc, #132]	; (800c600 <TIM_OC3_SetConfig+0xe0>)
 800c57a:	4293      	cmp	r3, r2
 800c57c:	d003      	beq.n	800c586 <TIM_OC3_SetConfig+0x66>
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	4a20      	ldr	r2, [pc, #128]	; (800c604 <TIM_OC3_SetConfig+0xe4>)
 800c582:	4293      	cmp	r3, r2
 800c584:	d10d      	bne.n	800c5a2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c586:	697b      	ldr	r3, [r7, #20]
 800c588:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c58c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c58e:	683b      	ldr	r3, [r7, #0]
 800c590:	68db      	ldr	r3, [r3, #12]
 800c592:	021b      	lsls	r3, r3, #8
 800c594:	697a      	ldr	r2, [r7, #20]
 800c596:	4313      	orrs	r3, r2
 800c598:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c59a:	697b      	ldr	r3, [r7, #20]
 800c59c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c5a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	4a16      	ldr	r2, [pc, #88]	; (800c600 <TIM_OC3_SetConfig+0xe0>)
 800c5a6:	4293      	cmp	r3, r2
 800c5a8:	d003      	beq.n	800c5b2 <TIM_OC3_SetConfig+0x92>
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	4a15      	ldr	r2, [pc, #84]	; (800c604 <TIM_OC3_SetConfig+0xe4>)
 800c5ae:	4293      	cmp	r3, r2
 800c5b0:	d113      	bne.n	800c5da <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c5b2:	693b      	ldr	r3, [r7, #16]
 800c5b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c5b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c5ba:	693b      	ldr	r3, [r7, #16]
 800c5bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c5c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c5c2:	683b      	ldr	r3, [r7, #0]
 800c5c4:	695b      	ldr	r3, [r3, #20]
 800c5c6:	011b      	lsls	r3, r3, #4
 800c5c8:	693a      	ldr	r2, [r7, #16]
 800c5ca:	4313      	orrs	r3, r2
 800c5cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c5ce:	683b      	ldr	r3, [r7, #0]
 800c5d0:	699b      	ldr	r3, [r3, #24]
 800c5d2:	011b      	lsls	r3, r3, #4
 800c5d4:	693a      	ldr	r2, [r7, #16]
 800c5d6:	4313      	orrs	r3, r2
 800c5d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	693a      	ldr	r2, [r7, #16]
 800c5de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	68fa      	ldr	r2, [r7, #12]
 800c5e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c5e6:	683b      	ldr	r3, [r7, #0]
 800c5e8:	685a      	ldr	r2, [r3, #4]
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	697a      	ldr	r2, [r7, #20]
 800c5f2:	621a      	str	r2, [r3, #32]
}
 800c5f4:	bf00      	nop
 800c5f6:	371c      	adds	r7, #28
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	bc80      	pop	{r7}
 800c5fc:	4770      	bx	lr
 800c5fe:	bf00      	nop
 800c600:	40010000 	.word	0x40010000
 800c604:	40010400 	.word	0x40010400

0800c608 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c608:	b480      	push	{r7}
 800c60a:	b087      	sub	sp, #28
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
 800c610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	6a1b      	ldr	r3, [r3, #32]
 800c616:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	6a1b      	ldr	r3, [r3, #32]
 800c622:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	685b      	ldr	r3, [r3, #4]
 800c628:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	69db      	ldr	r3, [r3, #28]
 800c62e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c63e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	021b      	lsls	r3, r3, #8
 800c646:	68fa      	ldr	r2, [r7, #12]
 800c648:	4313      	orrs	r3, r2
 800c64a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c64c:	693b      	ldr	r3, [r7, #16]
 800c64e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c652:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c654:	683b      	ldr	r3, [r7, #0]
 800c656:	689b      	ldr	r3, [r3, #8]
 800c658:	031b      	lsls	r3, r3, #12
 800c65a:	693a      	ldr	r2, [r7, #16]
 800c65c:	4313      	orrs	r3, r2
 800c65e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	4a11      	ldr	r2, [pc, #68]	; (800c6a8 <TIM_OC4_SetConfig+0xa0>)
 800c664:	4293      	cmp	r3, r2
 800c666:	d003      	beq.n	800c670 <TIM_OC4_SetConfig+0x68>
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	4a10      	ldr	r2, [pc, #64]	; (800c6ac <TIM_OC4_SetConfig+0xa4>)
 800c66c:	4293      	cmp	r3, r2
 800c66e:	d109      	bne.n	800c684 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c670:	697b      	ldr	r3, [r7, #20]
 800c672:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c676:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	695b      	ldr	r3, [r3, #20]
 800c67c:	019b      	lsls	r3, r3, #6
 800c67e:	697a      	ldr	r2, [r7, #20]
 800c680:	4313      	orrs	r3, r2
 800c682:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	697a      	ldr	r2, [r7, #20]
 800c688:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	68fa      	ldr	r2, [r7, #12]
 800c68e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c690:	683b      	ldr	r3, [r7, #0]
 800c692:	685a      	ldr	r2, [r3, #4]
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	693a      	ldr	r2, [r7, #16]
 800c69c:	621a      	str	r2, [r3, #32]
}
 800c69e:	bf00      	nop
 800c6a0:	371c      	adds	r7, #28
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bc80      	pop	{r7}
 800c6a6:	4770      	bx	lr
 800c6a8:	40010000 	.word	0x40010000
 800c6ac:	40010400 	.word	0x40010400

0800c6b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c6b0:	b480      	push	{r7}
 800c6b2:	b087      	sub	sp, #28
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	60f8      	str	r0, [r7, #12]
 800c6b8:	60b9      	str	r1, [r7, #8]
 800c6ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	6a1b      	ldr	r3, [r3, #32]
 800c6c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	6a1b      	ldr	r3, [r3, #32]
 800c6c6:	f023 0201 	bic.w	r2, r3, #1
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	699b      	ldr	r3, [r3, #24]
 800c6d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c6d4:	693b      	ldr	r3, [r7, #16]
 800c6d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c6da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	011b      	lsls	r3, r3, #4
 800c6e0:	693a      	ldr	r2, [r7, #16]
 800c6e2:	4313      	orrs	r3, r2
 800c6e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c6e6:	697b      	ldr	r3, [r7, #20]
 800c6e8:	f023 030a 	bic.w	r3, r3, #10
 800c6ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c6ee:	697a      	ldr	r2, [r7, #20]
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	4313      	orrs	r3, r2
 800c6f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	693a      	ldr	r2, [r7, #16]
 800c6fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	697a      	ldr	r2, [r7, #20]
 800c700:	621a      	str	r2, [r3, #32]
}
 800c702:	bf00      	nop
 800c704:	371c      	adds	r7, #28
 800c706:	46bd      	mov	sp, r7
 800c708:	bc80      	pop	{r7}
 800c70a:	4770      	bx	lr

0800c70c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c70c:	b480      	push	{r7}
 800c70e:	b087      	sub	sp, #28
 800c710:	af00      	add	r7, sp, #0
 800c712:	60f8      	str	r0, [r7, #12]
 800c714:	60b9      	str	r1, [r7, #8]
 800c716:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	6a1b      	ldr	r3, [r3, #32]
 800c71c:	f023 0210 	bic.w	r2, r3, #16
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	699b      	ldr	r3, [r3, #24]
 800c728:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	6a1b      	ldr	r3, [r3, #32]
 800c72e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c730:	697b      	ldr	r3, [r7, #20]
 800c732:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c736:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	031b      	lsls	r3, r3, #12
 800c73c:	697a      	ldr	r2, [r7, #20]
 800c73e:	4313      	orrs	r3, r2
 800c740:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c742:	693b      	ldr	r3, [r7, #16]
 800c744:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c748:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c74a:	68bb      	ldr	r3, [r7, #8]
 800c74c:	011b      	lsls	r3, r3, #4
 800c74e:	693a      	ldr	r2, [r7, #16]
 800c750:	4313      	orrs	r3, r2
 800c752:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	697a      	ldr	r2, [r7, #20]
 800c758:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	693a      	ldr	r2, [r7, #16]
 800c75e:	621a      	str	r2, [r3, #32]
}
 800c760:	bf00      	nop
 800c762:	371c      	adds	r7, #28
 800c764:	46bd      	mov	sp, r7
 800c766:	bc80      	pop	{r7}
 800c768:	4770      	bx	lr

0800c76a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c76a:	b480      	push	{r7}
 800c76c:	b085      	sub	sp, #20
 800c76e:	af00      	add	r7, sp, #0
 800c770:	6078      	str	r0, [r7, #4]
 800c772:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	689b      	ldr	r3, [r3, #8]
 800c778:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c780:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c782:	683a      	ldr	r2, [r7, #0]
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	4313      	orrs	r3, r2
 800c788:	f043 0307 	orr.w	r3, r3, #7
 800c78c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	68fa      	ldr	r2, [r7, #12]
 800c792:	609a      	str	r2, [r3, #8]
}
 800c794:	bf00      	nop
 800c796:	3714      	adds	r7, #20
 800c798:	46bd      	mov	sp, r7
 800c79a:	bc80      	pop	{r7}
 800c79c:	4770      	bx	lr

0800c79e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c79e:	b480      	push	{r7}
 800c7a0:	b087      	sub	sp, #28
 800c7a2:	af00      	add	r7, sp, #0
 800c7a4:	60f8      	str	r0, [r7, #12]
 800c7a6:	60b9      	str	r1, [r7, #8]
 800c7a8:	607a      	str	r2, [r7, #4]
 800c7aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	689b      	ldr	r3, [r3, #8]
 800c7b0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c7b2:	697b      	ldr	r3, [r7, #20]
 800c7b4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c7b8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c7ba:	683b      	ldr	r3, [r7, #0]
 800c7bc:	021a      	lsls	r2, r3, #8
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	431a      	orrs	r2, r3
 800c7c2:	68bb      	ldr	r3, [r7, #8]
 800c7c4:	4313      	orrs	r3, r2
 800c7c6:	697a      	ldr	r2, [r7, #20]
 800c7c8:	4313      	orrs	r3, r2
 800c7ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	697a      	ldr	r2, [r7, #20]
 800c7d0:	609a      	str	r2, [r3, #8]
}
 800c7d2:	bf00      	nop
 800c7d4:	371c      	adds	r7, #28
 800c7d6:	46bd      	mov	sp, r7
 800c7d8:	bc80      	pop	{r7}
 800c7da:	4770      	bx	lr

0800c7dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c7dc:	b480      	push	{r7}
 800c7de:	b087      	sub	sp, #28
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	60f8      	str	r0, [r7, #12]
 800c7e4:	60b9      	str	r1, [r7, #8]
 800c7e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c7e8:	68bb      	ldr	r3, [r7, #8]
 800c7ea:	f003 031f 	and.w	r3, r3, #31
 800c7ee:	2201      	movs	r2, #1
 800c7f0:	fa02 f303 	lsl.w	r3, r2, r3
 800c7f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	6a1a      	ldr	r2, [r3, #32]
 800c7fa:	697b      	ldr	r3, [r7, #20]
 800c7fc:	43db      	mvns	r3, r3
 800c7fe:	401a      	ands	r2, r3
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	6a1a      	ldr	r2, [r3, #32]
 800c808:	68bb      	ldr	r3, [r7, #8]
 800c80a:	f003 031f 	and.w	r3, r3, #31
 800c80e:	6879      	ldr	r1, [r7, #4]
 800c810:	fa01 f303 	lsl.w	r3, r1, r3
 800c814:	431a      	orrs	r2, r3
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	621a      	str	r2, [r3, #32]
}
 800c81a:	bf00      	nop
 800c81c:	371c      	adds	r7, #28
 800c81e:	46bd      	mov	sp, r7
 800c820:	bc80      	pop	{r7}
 800c822:	4770      	bx	lr

0800c824 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c824:	b480      	push	{r7}
 800c826:	b085      	sub	sp, #20
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
 800c82c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c834:	2b01      	cmp	r3, #1
 800c836:	d101      	bne.n	800c83c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c838:	2302      	movs	r3, #2
 800c83a:	e032      	b.n	800c8a2 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	2201      	movs	r2, #1
 800c840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	2202      	movs	r2, #2
 800c848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	685b      	ldr	r3, [r3, #4]
 800c852:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	689b      	ldr	r3, [r3, #8]
 800c85a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c862:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c864:	683b      	ldr	r3, [r7, #0]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	68fa      	ldr	r2, [r7, #12]
 800c86a:	4313      	orrs	r3, r2
 800c86c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800c86e:	68bb      	ldr	r3, [r7, #8]
 800c870:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c874:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c876:	683b      	ldr	r3, [r7, #0]
 800c878:	685b      	ldr	r3, [r3, #4]
 800c87a:	68ba      	ldr	r2, [r7, #8]
 800c87c:	4313      	orrs	r3, r2
 800c87e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	68fa      	ldr	r2, [r7, #12]
 800c886:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	68ba      	ldr	r2, [r7, #8]
 800c88e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	2201      	movs	r2, #1
 800c894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	2200      	movs	r2, #0
 800c89c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c8a0:	2300      	movs	r3, #0
}
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	3714      	adds	r7, #20
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bc80      	pop	{r7}
 800c8aa:	4770      	bx	lr

0800c8ac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c8ac:	b480      	push	{r7}
 800c8ae:	b085      	sub	sp, #20
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]
 800c8b4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c8c0:	2b01      	cmp	r3, #1
 800c8c2:	d101      	bne.n	800c8c8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c8c4:	2302      	movs	r3, #2
 800c8c6:	e03d      	b.n	800c944 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	2201      	movs	r2, #1
 800c8cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800c8d6:	683b      	ldr	r3, [r7, #0]
 800c8d8:	68db      	ldr	r3, [r3, #12]
 800c8da:	4313      	orrs	r3, r2
 800c8dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	689b      	ldr	r3, [r3, #8]
 800c8e8:	4313      	orrs	r3, r2
 800c8ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800c8f2:	683b      	ldr	r3, [r7, #0]
 800c8f4:	685b      	ldr	r3, [r3, #4]
 800c8f6:	4313      	orrs	r3, r2
 800c8f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	4313      	orrs	r3, r2
 800c906:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c90e:	683b      	ldr	r3, [r7, #0]
 800c910:	691b      	ldr	r3, [r3, #16]
 800c912:	4313      	orrs	r3, r2
 800c914:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c91c:	683b      	ldr	r3, [r7, #0]
 800c91e:	695b      	ldr	r3, [r3, #20]
 800c920:	4313      	orrs	r3, r2
 800c922:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c92a:	683b      	ldr	r3, [r7, #0]
 800c92c:	69db      	ldr	r3, [r3, #28]
 800c92e:	4313      	orrs	r3, r2
 800c930:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	68fa      	ldr	r2, [r7, #12]
 800c938:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	2200      	movs	r2, #0
 800c93e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c942:	2300      	movs	r3, #0
}
 800c944:	4618      	mov	r0, r3
 800c946:	3714      	adds	r7, #20
 800c948:	46bd      	mov	sp, r7
 800c94a:	bc80      	pop	{r7}
 800c94c:	4770      	bx	lr

0800c94e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c94e:	b480      	push	{r7}
 800c950:	b083      	sub	sp, #12
 800c952:	af00      	add	r7, sp, #0
 800c954:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c956:	bf00      	nop
 800c958:	370c      	adds	r7, #12
 800c95a:	46bd      	mov	sp, r7
 800c95c:	bc80      	pop	{r7}
 800c95e:	4770      	bx	lr

0800c960 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c960:	b480      	push	{r7}
 800c962:	b083      	sub	sp, #12
 800c964:	af00      	add	r7, sp, #0
 800c966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c968:	bf00      	nop
 800c96a:	370c      	adds	r7, #12
 800c96c:	46bd      	mov	sp, r7
 800c96e:	bc80      	pop	{r7}
 800c970:	4770      	bx	lr

0800c972 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c972:	b580      	push	{r7, lr}
 800c974:	b082      	sub	sp, #8
 800c976:	af00      	add	r7, sp, #0
 800c978:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d101      	bne.n	800c984 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c980:	2301      	movs	r3, #1
 800c982:	e03f      	b.n	800ca04 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c98a:	b2db      	uxtb	r3, r3
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d106      	bne.n	800c99e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	2200      	movs	r2, #0
 800c994:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c998:	6878      	ldr	r0, [r7, #4]
 800c99a:	f7fb fb23 	bl	8007fe4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	2224      	movs	r2, #36	; 0x24
 800c9a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	68da      	ldr	r2, [r3, #12]
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c9b4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c9b6:	6878      	ldr	r0, [r7, #4]
 800c9b8:	f000 faa6 	bl	800cf08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	691a      	ldr	r2, [r3, #16]
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c9ca:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	695a      	ldr	r2, [r3, #20]
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c9da:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	68da      	ldr	r2, [r3, #12]
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c9ea:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	2220      	movs	r2, #32
 800c9f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	2220      	movs	r2, #32
 800c9fe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800ca02:	2300      	movs	r3, #0
}
 800ca04:	4618      	mov	r0, r3
 800ca06:	3708      	adds	r7, #8
 800ca08:	46bd      	mov	sp, r7
 800ca0a:	bd80      	pop	{r7, pc}

0800ca0c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ca0c:	b480      	push	{r7}
 800ca0e:	b085      	sub	sp, #20
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	60f8      	str	r0, [r7, #12]
 800ca14:	60b9      	str	r1, [r7, #8]
 800ca16:	4613      	mov	r3, r2
 800ca18:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ca20:	b2db      	uxtb	r3, r3
 800ca22:	2b20      	cmp	r3, #32
 800ca24:	d130      	bne.n	800ca88 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800ca26:	68bb      	ldr	r3, [r7, #8]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d002      	beq.n	800ca32 <HAL_UART_Transmit_IT+0x26>
 800ca2c:	88fb      	ldrh	r3, [r7, #6]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d101      	bne.n	800ca36 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800ca32:	2301      	movs	r3, #1
 800ca34:	e029      	b.n	800ca8a <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ca3c:	2b01      	cmp	r3, #1
 800ca3e:	d101      	bne.n	800ca44 <HAL_UART_Transmit_IT+0x38>
 800ca40:	2302      	movs	r3, #2
 800ca42:	e022      	b.n	800ca8a <HAL_UART_Transmit_IT+0x7e>
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	2201      	movs	r2, #1
 800ca48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	68ba      	ldr	r2, [r7, #8]
 800ca50:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	88fa      	ldrh	r2, [r7, #6]
 800ca56:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	88fa      	ldrh	r2, [r7, #6]
 800ca5c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	2200      	movs	r2, #0
 800ca62:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	2221      	movs	r2, #33	; 0x21
 800ca68:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	2200      	movs	r2, #0
 800ca70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	68da      	ldr	r2, [r3, #12]
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ca82:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800ca84:	2300      	movs	r3, #0
 800ca86:	e000      	b.n	800ca8a <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800ca88:	2302      	movs	r3, #2
  }
}
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	3714      	adds	r7, #20
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bc80      	pop	{r7}
 800ca92:	4770      	bx	lr

0800ca94 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ca94:	b580      	push	{r7, lr}
 800ca96:	b088      	sub	sp, #32
 800ca98:	af00      	add	r7, sp, #0
 800ca9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	68db      	ldr	r3, [r3, #12]
 800caaa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	695b      	ldr	r3, [r3, #20]
 800cab2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800cab4:	2300      	movs	r3, #0
 800cab6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800cab8:	2300      	movs	r3, #0
 800caba:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800cabc:	69fb      	ldr	r3, [r7, #28]
 800cabe:	f003 030f 	and.w	r3, r3, #15
 800cac2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800cac4:	693b      	ldr	r3, [r7, #16]
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d10d      	bne.n	800cae6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800caca:	69fb      	ldr	r3, [r7, #28]
 800cacc:	f003 0320 	and.w	r3, r3, #32
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d008      	beq.n	800cae6 <HAL_UART_IRQHandler+0x52>
 800cad4:	69bb      	ldr	r3, [r7, #24]
 800cad6:	f003 0320 	and.w	r3, r3, #32
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d003      	beq.n	800cae6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800cade:	6878      	ldr	r0, [r7, #4]
 800cae0:	f000 f991 	bl	800ce06 <UART_Receive_IT>
      return;
 800cae4:	e0d1      	b.n	800cc8a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800cae6:	693b      	ldr	r3, [r7, #16]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	f000 80b0 	beq.w	800cc4e <HAL_UART_IRQHandler+0x1ba>
 800caee:	697b      	ldr	r3, [r7, #20]
 800caf0:	f003 0301 	and.w	r3, r3, #1
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d105      	bne.n	800cb04 <HAL_UART_IRQHandler+0x70>
 800caf8:	69bb      	ldr	r3, [r7, #24]
 800cafa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	f000 80a5 	beq.w	800cc4e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800cb04:	69fb      	ldr	r3, [r7, #28]
 800cb06:	f003 0301 	and.w	r3, r3, #1
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d00a      	beq.n	800cb24 <HAL_UART_IRQHandler+0x90>
 800cb0e:	69bb      	ldr	r3, [r7, #24]
 800cb10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d005      	beq.n	800cb24 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cb1c:	f043 0201 	orr.w	r2, r3, #1
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800cb24:	69fb      	ldr	r3, [r7, #28]
 800cb26:	f003 0304 	and.w	r3, r3, #4
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d00a      	beq.n	800cb44 <HAL_UART_IRQHandler+0xb0>
 800cb2e:	697b      	ldr	r3, [r7, #20]
 800cb30:	f003 0301 	and.w	r3, r3, #1
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d005      	beq.n	800cb44 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cb3c:	f043 0202 	orr.w	r2, r3, #2
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800cb44:	69fb      	ldr	r3, [r7, #28]
 800cb46:	f003 0302 	and.w	r3, r3, #2
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d00a      	beq.n	800cb64 <HAL_UART_IRQHandler+0xd0>
 800cb4e:	697b      	ldr	r3, [r7, #20]
 800cb50:	f003 0301 	and.w	r3, r3, #1
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d005      	beq.n	800cb64 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cb5c:	f043 0204 	orr.w	r2, r3, #4
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800cb64:	69fb      	ldr	r3, [r7, #28]
 800cb66:	f003 0308 	and.w	r3, r3, #8
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d00f      	beq.n	800cb8e <HAL_UART_IRQHandler+0xfa>
 800cb6e:	69bb      	ldr	r3, [r7, #24]
 800cb70:	f003 0320 	and.w	r3, r3, #32
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d104      	bne.n	800cb82 <HAL_UART_IRQHandler+0xee>
 800cb78:	697b      	ldr	r3, [r7, #20]
 800cb7a:	f003 0301 	and.w	r3, r3, #1
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d005      	beq.n	800cb8e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cb86:	f043 0208 	orr.w	r2, r3, #8
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d078      	beq.n	800cc88 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800cb96:	69fb      	ldr	r3, [r7, #28]
 800cb98:	f003 0320 	and.w	r3, r3, #32
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d007      	beq.n	800cbb0 <HAL_UART_IRQHandler+0x11c>
 800cba0:	69bb      	ldr	r3, [r7, #24]
 800cba2:	f003 0320 	and.w	r3, r3, #32
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d002      	beq.n	800cbb0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800cbaa:	6878      	ldr	r0, [r7, #4]
 800cbac:	f000 f92b 	bl	800ce06 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	695b      	ldr	r3, [r3, #20]
 800cbb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cbba:	2b40      	cmp	r3, #64	; 0x40
 800cbbc:	bf0c      	ite	eq
 800cbbe:	2301      	moveq	r3, #1
 800cbc0:	2300      	movne	r3, #0
 800cbc2:	b2db      	uxtb	r3, r3
 800cbc4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cbca:	f003 0308 	and.w	r3, r3, #8
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d102      	bne.n	800cbd8 <HAL_UART_IRQHandler+0x144>
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d031      	beq.n	800cc3c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cbd8:	6878      	ldr	r0, [r7, #4]
 800cbda:	f000 f876 	bl	800ccca <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	695b      	ldr	r3, [r3, #20]
 800cbe4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cbe8:	2b40      	cmp	r3, #64	; 0x40
 800cbea:	d123      	bne.n	800cc34 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	695a      	ldr	r2, [r3, #20]
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cbfa:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d013      	beq.n	800cc2c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc08:	4a21      	ldr	r2, [pc, #132]	; (800cc90 <HAL_UART_IRQHandler+0x1fc>)
 800cc0a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc10:	4618      	mov	r0, r3
 800cc12:	f7fc ff67 	bl	8009ae4 <HAL_DMA_Abort_IT>
 800cc16:	4603      	mov	r3, r0
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d016      	beq.n	800cc4a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cc22:	687a      	ldr	r2, [r7, #4]
 800cc24:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800cc26:	4610      	mov	r0, r2
 800cc28:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc2a:	e00e      	b.n	800cc4a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cc2c:	6878      	ldr	r0, [r7, #4]
 800cc2e:	f000 f843 	bl	800ccb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc32:	e00a      	b.n	800cc4a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cc34:	6878      	ldr	r0, [r7, #4]
 800cc36:	f000 f83f 	bl	800ccb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc3a:	e006      	b.n	800cc4a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cc3c:	6878      	ldr	r0, [r7, #4]
 800cc3e:	f000 f83b 	bl	800ccb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	2200      	movs	r2, #0
 800cc46:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800cc48:	e01e      	b.n	800cc88 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc4a:	bf00      	nop
    return;
 800cc4c:	e01c      	b.n	800cc88 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800cc4e:	69fb      	ldr	r3, [r7, #28]
 800cc50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d008      	beq.n	800cc6a <HAL_UART_IRQHandler+0x1d6>
 800cc58:	69bb      	ldr	r3, [r7, #24]
 800cc5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d003      	beq.n	800cc6a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800cc62:	6878      	ldr	r0, [r7, #4]
 800cc64:	f000 f862 	bl	800cd2c <UART_Transmit_IT>
    return;
 800cc68:	e00f      	b.n	800cc8a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800cc6a:	69fb      	ldr	r3, [r7, #28]
 800cc6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d00a      	beq.n	800cc8a <HAL_UART_IRQHandler+0x1f6>
 800cc74:	69bb      	ldr	r3, [r7, #24]
 800cc76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d005      	beq.n	800cc8a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800cc7e:	6878      	ldr	r0, [r7, #4]
 800cc80:	f000 f8a9 	bl	800cdd6 <UART_EndTransmit_IT>
    return;
 800cc84:	bf00      	nop
 800cc86:	e000      	b.n	800cc8a <HAL_UART_IRQHandler+0x1f6>
    return;
 800cc88:	bf00      	nop
  }
}
 800cc8a:	3720      	adds	r7, #32
 800cc8c:	46bd      	mov	sp, r7
 800cc8e:	bd80      	pop	{r7, pc}
 800cc90:	0800cd05 	.word	0x0800cd05

0800cc94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cc94:	b480      	push	{r7}
 800cc96:	b083      	sub	sp, #12
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800cc9c:	bf00      	nop
 800cc9e:	370c      	adds	r7, #12
 800cca0:	46bd      	mov	sp, r7
 800cca2:	bc80      	pop	{r7}
 800cca4:	4770      	bx	lr

0800cca6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800cca6:	b480      	push	{r7}
 800cca8:	b083      	sub	sp, #12
 800ccaa:	af00      	add	r7, sp, #0
 800ccac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800ccae:	bf00      	nop
 800ccb0:	370c      	adds	r7, #12
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	bc80      	pop	{r7}
 800ccb6:	4770      	bx	lr

0800ccb8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ccb8:	b480      	push	{r7}
 800ccba:	b083      	sub	sp, #12
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ccc0:	bf00      	nop
 800ccc2:	370c      	adds	r7, #12
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	bc80      	pop	{r7}
 800ccc8:	4770      	bx	lr

0800ccca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ccca:	b480      	push	{r7}
 800cccc:	b083      	sub	sp, #12
 800ccce:	af00      	add	r7, sp, #0
 800ccd0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	68da      	ldr	r2, [r3, #12]
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800cce0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	695a      	ldr	r2, [r3, #20]
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	f022 0201 	bic.w	r2, r2, #1
 800ccf0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	2220      	movs	r2, #32
 800ccf6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800ccfa:	bf00      	nop
 800ccfc:	370c      	adds	r7, #12
 800ccfe:	46bd      	mov	sp, r7
 800cd00:	bc80      	pop	{r7}
 800cd02:	4770      	bx	lr

0800cd04 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cd04:	b580      	push	{r7, lr}
 800cd06:	b084      	sub	sp, #16
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd10:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	2200      	movs	r2, #0
 800cd16:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	2200      	movs	r2, #0
 800cd1c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cd1e:	68f8      	ldr	r0, [r7, #12]
 800cd20:	f7ff ffca 	bl	800ccb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cd24:	bf00      	nop
 800cd26:	3710      	adds	r7, #16
 800cd28:	46bd      	mov	sp, r7
 800cd2a:	bd80      	pop	{r7, pc}

0800cd2c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800cd2c:	b480      	push	{r7}
 800cd2e:	b085      	sub	sp, #20
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800cd3a:	b2db      	uxtb	r3, r3
 800cd3c:	2b21      	cmp	r3, #33	; 0x21
 800cd3e:	d144      	bne.n	800cdca <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	689b      	ldr	r3, [r3, #8]
 800cd44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cd48:	d11a      	bne.n	800cd80 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	6a1b      	ldr	r3, [r3, #32]
 800cd4e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	881b      	ldrh	r3, [r3, #0]
 800cd54:	461a      	mov	r2, r3
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cd5e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	691b      	ldr	r3, [r3, #16]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d105      	bne.n	800cd74 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	6a1b      	ldr	r3, [r3, #32]
 800cd6c:	1c9a      	adds	r2, r3, #2
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	621a      	str	r2, [r3, #32]
 800cd72:	e00e      	b.n	800cd92 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	6a1b      	ldr	r3, [r3, #32]
 800cd78:	1c5a      	adds	r2, r3, #1
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	621a      	str	r2, [r3, #32]
 800cd7e:	e008      	b.n	800cd92 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	6a1b      	ldr	r3, [r3, #32]
 800cd84:	1c59      	adds	r1, r3, #1
 800cd86:	687a      	ldr	r2, [r7, #4]
 800cd88:	6211      	str	r1, [r2, #32]
 800cd8a:	781a      	ldrb	r2, [r3, #0]
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800cd96:	b29b      	uxth	r3, r3
 800cd98:	3b01      	subs	r3, #1
 800cd9a:	b29b      	uxth	r3, r3
 800cd9c:	687a      	ldr	r2, [r7, #4]
 800cd9e:	4619      	mov	r1, r3
 800cda0:	84d1      	strh	r1, [r2, #38]	; 0x26
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d10f      	bne.n	800cdc6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	68da      	ldr	r2, [r3, #12]
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cdb4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	68da      	ldr	r2, [r3, #12]
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cdc4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	e000      	b.n	800cdcc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800cdca:	2302      	movs	r3, #2
  }
}
 800cdcc:	4618      	mov	r0, r3
 800cdce:	3714      	adds	r7, #20
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	bc80      	pop	{r7}
 800cdd4:	4770      	bx	lr

0800cdd6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cdd6:	b580      	push	{r7, lr}
 800cdd8:	b082      	sub	sp, #8
 800cdda:	af00      	add	r7, sp, #0
 800cddc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	68da      	ldr	r2, [r3, #12]
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cdec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	2220      	movs	r2, #32
 800cdf2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cdf6:	6878      	ldr	r0, [r7, #4]
 800cdf8:	f7ff ff4c 	bl	800cc94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800cdfc:	2300      	movs	r3, #0
}
 800cdfe:	4618      	mov	r0, r3
 800ce00:	3708      	adds	r7, #8
 800ce02:	46bd      	mov	sp, r7
 800ce04:	bd80      	pop	{r7, pc}

0800ce06 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ce06:	b580      	push	{r7, lr}
 800ce08:	b084      	sub	sp, #16
 800ce0a:	af00      	add	r7, sp, #0
 800ce0c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ce14:	b2db      	uxtb	r3, r3
 800ce16:	2b22      	cmp	r3, #34	; 0x22
 800ce18:	d171      	bne.n	800cefe <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	689b      	ldr	r3, [r3, #8]
 800ce1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ce22:	d123      	bne.n	800ce6c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce28:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	691b      	ldr	r3, [r3, #16]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d10e      	bne.n	800ce50 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	685b      	ldr	r3, [r3, #4]
 800ce38:	b29b      	uxth	r3, r3
 800ce3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce3e:	b29a      	uxth	r2, r3
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce48:	1c9a      	adds	r2, r3, #2
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	629a      	str	r2, [r3, #40]	; 0x28
 800ce4e:	e029      	b.n	800cea4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	685b      	ldr	r3, [r3, #4]
 800ce56:	b29b      	uxth	r3, r3
 800ce58:	b2db      	uxtb	r3, r3
 800ce5a:	b29a      	uxth	r2, r3
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce64:	1c5a      	adds	r2, r3, #1
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	629a      	str	r2, [r3, #40]	; 0x28
 800ce6a:	e01b      	b.n	800cea4 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	691b      	ldr	r3, [r3, #16]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d10a      	bne.n	800ce8a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	6858      	ldr	r0, [r3, #4]
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce7e:	1c59      	adds	r1, r3, #1
 800ce80:	687a      	ldr	r2, [r7, #4]
 800ce82:	6291      	str	r1, [r2, #40]	; 0x28
 800ce84:	b2c2      	uxtb	r2, r0
 800ce86:	701a      	strb	r2, [r3, #0]
 800ce88:	e00c      	b.n	800cea4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	685b      	ldr	r3, [r3, #4]
 800ce90:	b2da      	uxtb	r2, r3
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce96:	1c58      	adds	r0, r3, #1
 800ce98:	6879      	ldr	r1, [r7, #4]
 800ce9a:	6288      	str	r0, [r1, #40]	; 0x28
 800ce9c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800cea0:	b2d2      	uxtb	r2, r2
 800cea2:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800cea8:	b29b      	uxth	r3, r3
 800ceaa:	3b01      	subs	r3, #1
 800ceac:	b29b      	uxth	r3, r3
 800ceae:	687a      	ldr	r2, [r7, #4]
 800ceb0:	4619      	mov	r1, r3
 800ceb2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d120      	bne.n	800cefa <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	68da      	ldr	r2, [r3, #12]
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	f022 0220 	bic.w	r2, r2, #32
 800cec6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	68da      	ldr	r2, [r3, #12]
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ced6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	695a      	ldr	r2, [r3, #20]
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	f022 0201 	bic.w	r2, r2, #1
 800cee6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	2220      	movs	r2, #32
 800ceec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800cef0:	6878      	ldr	r0, [r7, #4]
 800cef2:	f7ff fed8 	bl	800cca6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800cef6:	2300      	movs	r3, #0
 800cef8:	e002      	b.n	800cf00 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800cefa:	2300      	movs	r3, #0
 800cefc:	e000      	b.n	800cf00 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800cefe:	2302      	movs	r3, #2
  }
}
 800cf00:	4618      	mov	r0, r3
 800cf02:	3710      	adds	r7, #16
 800cf04:	46bd      	mov	sp, r7
 800cf06:	bd80      	pop	{r7, pc}

0800cf08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cf08:	b580      	push	{r7, lr}
 800cf0a:	b084      	sub	sp, #16
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	691b      	ldr	r3, [r3, #16]
 800cf16:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	68da      	ldr	r2, [r3, #12]
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	430a      	orrs	r2, r1
 800cf24:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	689a      	ldr	r2, [r3, #8]
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	691b      	ldr	r3, [r3, #16]
 800cf2e:	431a      	orrs	r2, r3
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	695b      	ldr	r3, [r3, #20]
 800cf34:	431a      	orrs	r2, r3
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	69db      	ldr	r3, [r3, #28]
 800cf3a:	4313      	orrs	r3, r2
 800cf3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	68db      	ldr	r3, [r3, #12]
 800cf44:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800cf48:	f023 030c 	bic.w	r3, r3, #12
 800cf4c:	687a      	ldr	r2, [r7, #4]
 800cf4e:	6812      	ldr	r2, [r2, #0]
 800cf50:	68f9      	ldr	r1, [r7, #12]
 800cf52:	430b      	orrs	r3, r1
 800cf54:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	695b      	ldr	r3, [r3, #20]
 800cf5c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	699a      	ldr	r2, [r3, #24]
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	430a      	orrs	r2, r1
 800cf6a:	615a      	str	r2, [r3, #20]

/* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	69db      	ldr	r3, [r3, #28]
 800cf70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cf74:	f040 80aa 	bne.w	800d0cc <UART_SetConfig+0x1c4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	4aa9      	ldr	r2, [pc, #676]	; (800d224 <UART_SetConfig+0x31c>)
 800cf7e:	4293      	cmp	r3, r2
 800cf80:	d004      	beq.n	800cf8c <UART_SetConfig+0x84>
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	4aa8      	ldr	r2, [pc, #672]	; (800d228 <UART_SetConfig+0x320>)
 800cf88:	4293      	cmp	r3, r2
 800cf8a:	d14f      	bne.n	800d02c <UART_SetConfig+0x124>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800cf8c:	f7fe fd8e 	bl	800baac <HAL_RCC_GetPCLK2Freq>
 800cf90:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800cf92:	68ba      	ldr	r2, [r7, #8]
 800cf94:	4613      	mov	r3, r2
 800cf96:	009b      	lsls	r3, r3, #2
 800cf98:	4413      	add	r3, r2
 800cf9a:	009a      	lsls	r2, r3, #2
 800cf9c:	441a      	add	r2, r3
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	685b      	ldr	r3, [r3, #4]
 800cfa2:	005b      	lsls	r3, r3, #1
 800cfa4:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfa8:	4aa0      	ldr	r2, [pc, #640]	; (800d22c <UART_SetConfig+0x324>)
 800cfaa:	fba2 2303 	umull	r2, r3, r2, r3
 800cfae:	095b      	lsrs	r3, r3, #5
 800cfb0:	0119      	lsls	r1, r3, #4
 800cfb2:	68ba      	ldr	r2, [r7, #8]
 800cfb4:	4613      	mov	r3, r2
 800cfb6:	009b      	lsls	r3, r3, #2
 800cfb8:	4413      	add	r3, r2
 800cfba:	009a      	lsls	r2, r3, #2
 800cfbc:	441a      	add	r2, r3
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	685b      	ldr	r3, [r3, #4]
 800cfc2:	005b      	lsls	r3, r3, #1
 800cfc4:	fbb2 f2f3 	udiv	r2, r2, r3
 800cfc8:	4b98      	ldr	r3, [pc, #608]	; (800d22c <UART_SetConfig+0x324>)
 800cfca:	fba3 0302 	umull	r0, r3, r3, r2
 800cfce:	095b      	lsrs	r3, r3, #5
 800cfd0:	2064      	movs	r0, #100	; 0x64
 800cfd2:	fb00 f303 	mul.w	r3, r0, r3
 800cfd6:	1ad3      	subs	r3, r2, r3
 800cfd8:	00db      	lsls	r3, r3, #3
 800cfda:	3332      	adds	r3, #50	; 0x32
 800cfdc:	4a93      	ldr	r2, [pc, #588]	; (800d22c <UART_SetConfig+0x324>)
 800cfde:	fba2 2303 	umull	r2, r3, r2, r3
 800cfe2:	095b      	lsrs	r3, r3, #5
 800cfe4:	005b      	lsls	r3, r3, #1
 800cfe6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800cfea:	4419      	add	r1, r3
 800cfec:	68ba      	ldr	r2, [r7, #8]
 800cfee:	4613      	mov	r3, r2
 800cff0:	009b      	lsls	r3, r3, #2
 800cff2:	4413      	add	r3, r2
 800cff4:	009a      	lsls	r2, r3, #2
 800cff6:	441a      	add	r2, r3
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	685b      	ldr	r3, [r3, #4]
 800cffc:	005b      	lsls	r3, r3, #1
 800cffe:	fbb2 f2f3 	udiv	r2, r2, r3
 800d002:	4b8a      	ldr	r3, [pc, #552]	; (800d22c <UART_SetConfig+0x324>)
 800d004:	fba3 0302 	umull	r0, r3, r3, r2
 800d008:	095b      	lsrs	r3, r3, #5
 800d00a:	2064      	movs	r0, #100	; 0x64
 800d00c:	fb00 f303 	mul.w	r3, r0, r3
 800d010:	1ad3      	subs	r3, r2, r3
 800d012:	00db      	lsls	r3, r3, #3
 800d014:	3332      	adds	r3, #50	; 0x32
 800d016:	4a85      	ldr	r2, [pc, #532]	; (800d22c <UART_SetConfig+0x324>)
 800d018:	fba2 2303 	umull	r2, r3, r2, r3
 800d01c:	095b      	lsrs	r3, r3, #5
 800d01e:	f003 0207 	and.w	r2, r3, #7
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	440a      	add	r2, r1
 800d028:	609a      	str	r2, [r3, #8]
 800d02a:	e0f7      	b.n	800d21c <UART_SetConfig+0x314>
    }
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d02c:	f7fe fd1c 	bl	800ba68 <HAL_RCC_GetPCLK1Freq>
 800d030:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d032:	68ba      	ldr	r2, [r7, #8]
 800d034:	4613      	mov	r3, r2
 800d036:	009b      	lsls	r3, r3, #2
 800d038:	4413      	add	r3, r2
 800d03a:	009a      	lsls	r2, r3, #2
 800d03c:	441a      	add	r2, r3
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	685b      	ldr	r3, [r3, #4]
 800d042:	005b      	lsls	r3, r3, #1
 800d044:	fbb2 f3f3 	udiv	r3, r2, r3
 800d048:	4a78      	ldr	r2, [pc, #480]	; (800d22c <UART_SetConfig+0x324>)
 800d04a:	fba2 2303 	umull	r2, r3, r2, r3
 800d04e:	095b      	lsrs	r3, r3, #5
 800d050:	0119      	lsls	r1, r3, #4
 800d052:	68ba      	ldr	r2, [r7, #8]
 800d054:	4613      	mov	r3, r2
 800d056:	009b      	lsls	r3, r3, #2
 800d058:	4413      	add	r3, r2
 800d05a:	009a      	lsls	r2, r3, #2
 800d05c:	441a      	add	r2, r3
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	685b      	ldr	r3, [r3, #4]
 800d062:	005b      	lsls	r3, r3, #1
 800d064:	fbb2 f2f3 	udiv	r2, r2, r3
 800d068:	4b70      	ldr	r3, [pc, #448]	; (800d22c <UART_SetConfig+0x324>)
 800d06a:	fba3 0302 	umull	r0, r3, r3, r2
 800d06e:	095b      	lsrs	r3, r3, #5
 800d070:	2064      	movs	r0, #100	; 0x64
 800d072:	fb00 f303 	mul.w	r3, r0, r3
 800d076:	1ad3      	subs	r3, r2, r3
 800d078:	00db      	lsls	r3, r3, #3
 800d07a:	3332      	adds	r3, #50	; 0x32
 800d07c:	4a6b      	ldr	r2, [pc, #428]	; (800d22c <UART_SetConfig+0x324>)
 800d07e:	fba2 2303 	umull	r2, r3, r2, r3
 800d082:	095b      	lsrs	r3, r3, #5
 800d084:	005b      	lsls	r3, r3, #1
 800d086:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d08a:	4419      	add	r1, r3
 800d08c:	68ba      	ldr	r2, [r7, #8]
 800d08e:	4613      	mov	r3, r2
 800d090:	009b      	lsls	r3, r3, #2
 800d092:	4413      	add	r3, r2
 800d094:	009a      	lsls	r2, r3, #2
 800d096:	441a      	add	r2, r3
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	685b      	ldr	r3, [r3, #4]
 800d09c:	005b      	lsls	r3, r3, #1
 800d09e:	fbb2 f2f3 	udiv	r2, r2, r3
 800d0a2:	4b62      	ldr	r3, [pc, #392]	; (800d22c <UART_SetConfig+0x324>)
 800d0a4:	fba3 0302 	umull	r0, r3, r3, r2
 800d0a8:	095b      	lsrs	r3, r3, #5
 800d0aa:	2064      	movs	r0, #100	; 0x64
 800d0ac:	fb00 f303 	mul.w	r3, r0, r3
 800d0b0:	1ad3      	subs	r3, r2, r3
 800d0b2:	00db      	lsls	r3, r3, #3
 800d0b4:	3332      	adds	r3, #50	; 0x32
 800d0b6:	4a5d      	ldr	r2, [pc, #372]	; (800d22c <UART_SetConfig+0x324>)
 800d0b8:	fba2 2303 	umull	r2, r3, r2, r3
 800d0bc:	095b      	lsrs	r3, r3, #5
 800d0be:	f003 0207 	and.w	r2, r3, #7
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	440a      	add	r2, r1
 800d0c8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800d0ca:	e0a7      	b.n	800d21c <UART_SetConfig+0x314>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	4a54      	ldr	r2, [pc, #336]	; (800d224 <UART_SetConfig+0x31c>)
 800d0d2:	4293      	cmp	r3, r2
 800d0d4:	d004      	beq.n	800d0e0 <UART_SetConfig+0x1d8>
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	4a53      	ldr	r2, [pc, #332]	; (800d228 <UART_SetConfig+0x320>)
 800d0dc:	4293      	cmp	r3, r2
 800d0de:	d14e      	bne.n	800d17e <UART_SetConfig+0x276>
      pclk = HAL_RCC_GetPCLK2Freq();
 800d0e0:	f7fe fce4 	bl	800baac <HAL_RCC_GetPCLK2Freq>
 800d0e4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d0e6:	68ba      	ldr	r2, [r7, #8]
 800d0e8:	4613      	mov	r3, r2
 800d0ea:	009b      	lsls	r3, r3, #2
 800d0ec:	4413      	add	r3, r2
 800d0ee:	009a      	lsls	r2, r3, #2
 800d0f0:	441a      	add	r2, r3
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	685b      	ldr	r3, [r3, #4]
 800d0f6:	009b      	lsls	r3, r3, #2
 800d0f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d0fc:	4a4b      	ldr	r2, [pc, #300]	; (800d22c <UART_SetConfig+0x324>)
 800d0fe:	fba2 2303 	umull	r2, r3, r2, r3
 800d102:	095b      	lsrs	r3, r3, #5
 800d104:	0119      	lsls	r1, r3, #4
 800d106:	68ba      	ldr	r2, [r7, #8]
 800d108:	4613      	mov	r3, r2
 800d10a:	009b      	lsls	r3, r3, #2
 800d10c:	4413      	add	r3, r2
 800d10e:	009a      	lsls	r2, r3, #2
 800d110:	441a      	add	r2, r3
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	685b      	ldr	r3, [r3, #4]
 800d116:	009b      	lsls	r3, r3, #2
 800d118:	fbb2 f2f3 	udiv	r2, r2, r3
 800d11c:	4b43      	ldr	r3, [pc, #268]	; (800d22c <UART_SetConfig+0x324>)
 800d11e:	fba3 0302 	umull	r0, r3, r3, r2
 800d122:	095b      	lsrs	r3, r3, #5
 800d124:	2064      	movs	r0, #100	; 0x64
 800d126:	fb00 f303 	mul.w	r3, r0, r3
 800d12a:	1ad3      	subs	r3, r2, r3
 800d12c:	011b      	lsls	r3, r3, #4
 800d12e:	3332      	adds	r3, #50	; 0x32
 800d130:	4a3e      	ldr	r2, [pc, #248]	; (800d22c <UART_SetConfig+0x324>)
 800d132:	fba2 2303 	umull	r2, r3, r2, r3
 800d136:	095b      	lsrs	r3, r3, #5
 800d138:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d13c:	4419      	add	r1, r3
 800d13e:	68ba      	ldr	r2, [r7, #8]
 800d140:	4613      	mov	r3, r2
 800d142:	009b      	lsls	r3, r3, #2
 800d144:	4413      	add	r3, r2
 800d146:	009a      	lsls	r2, r3, #2
 800d148:	441a      	add	r2, r3
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	685b      	ldr	r3, [r3, #4]
 800d14e:	009b      	lsls	r3, r3, #2
 800d150:	fbb2 f2f3 	udiv	r2, r2, r3
 800d154:	4b35      	ldr	r3, [pc, #212]	; (800d22c <UART_SetConfig+0x324>)
 800d156:	fba3 0302 	umull	r0, r3, r3, r2
 800d15a:	095b      	lsrs	r3, r3, #5
 800d15c:	2064      	movs	r0, #100	; 0x64
 800d15e:	fb00 f303 	mul.w	r3, r0, r3
 800d162:	1ad3      	subs	r3, r2, r3
 800d164:	011b      	lsls	r3, r3, #4
 800d166:	3332      	adds	r3, #50	; 0x32
 800d168:	4a30      	ldr	r2, [pc, #192]	; (800d22c <UART_SetConfig+0x324>)
 800d16a:	fba2 2303 	umull	r2, r3, r2, r3
 800d16e:	095b      	lsrs	r3, r3, #5
 800d170:	f003 020f 	and.w	r2, r3, #15
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	440a      	add	r2, r1
 800d17a:	609a      	str	r2, [r3, #8]
 800d17c:	e04e      	b.n	800d21c <UART_SetConfig+0x314>
      pclk = HAL_RCC_GetPCLK1Freq();
 800d17e:	f7fe fc73 	bl	800ba68 <HAL_RCC_GetPCLK1Freq>
 800d182:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d184:	68ba      	ldr	r2, [r7, #8]
 800d186:	4613      	mov	r3, r2
 800d188:	009b      	lsls	r3, r3, #2
 800d18a:	4413      	add	r3, r2
 800d18c:	009a      	lsls	r2, r3, #2
 800d18e:	441a      	add	r2, r3
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	685b      	ldr	r3, [r3, #4]
 800d194:	009b      	lsls	r3, r3, #2
 800d196:	fbb2 f3f3 	udiv	r3, r2, r3
 800d19a:	4a24      	ldr	r2, [pc, #144]	; (800d22c <UART_SetConfig+0x324>)
 800d19c:	fba2 2303 	umull	r2, r3, r2, r3
 800d1a0:	095b      	lsrs	r3, r3, #5
 800d1a2:	0119      	lsls	r1, r3, #4
 800d1a4:	68ba      	ldr	r2, [r7, #8]
 800d1a6:	4613      	mov	r3, r2
 800d1a8:	009b      	lsls	r3, r3, #2
 800d1aa:	4413      	add	r3, r2
 800d1ac:	009a      	lsls	r2, r3, #2
 800d1ae:	441a      	add	r2, r3
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	685b      	ldr	r3, [r3, #4]
 800d1b4:	009b      	lsls	r3, r3, #2
 800d1b6:	fbb2 f2f3 	udiv	r2, r2, r3
 800d1ba:	4b1c      	ldr	r3, [pc, #112]	; (800d22c <UART_SetConfig+0x324>)
 800d1bc:	fba3 0302 	umull	r0, r3, r3, r2
 800d1c0:	095b      	lsrs	r3, r3, #5
 800d1c2:	2064      	movs	r0, #100	; 0x64
 800d1c4:	fb00 f303 	mul.w	r3, r0, r3
 800d1c8:	1ad3      	subs	r3, r2, r3
 800d1ca:	011b      	lsls	r3, r3, #4
 800d1cc:	3332      	adds	r3, #50	; 0x32
 800d1ce:	4a17      	ldr	r2, [pc, #92]	; (800d22c <UART_SetConfig+0x324>)
 800d1d0:	fba2 2303 	umull	r2, r3, r2, r3
 800d1d4:	095b      	lsrs	r3, r3, #5
 800d1d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d1da:	4419      	add	r1, r3
 800d1dc:	68ba      	ldr	r2, [r7, #8]
 800d1de:	4613      	mov	r3, r2
 800d1e0:	009b      	lsls	r3, r3, #2
 800d1e2:	4413      	add	r3, r2
 800d1e4:	009a      	lsls	r2, r3, #2
 800d1e6:	441a      	add	r2, r3
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	685b      	ldr	r3, [r3, #4]
 800d1ec:	009b      	lsls	r3, r3, #2
 800d1ee:	fbb2 f2f3 	udiv	r2, r2, r3
 800d1f2:	4b0e      	ldr	r3, [pc, #56]	; (800d22c <UART_SetConfig+0x324>)
 800d1f4:	fba3 0302 	umull	r0, r3, r3, r2
 800d1f8:	095b      	lsrs	r3, r3, #5
 800d1fa:	2064      	movs	r0, #100	; 0x64
 800d1fc:	fb00 f303 	mul.w	r3, r0, r3
 800d200:	1ad3      	subs	r3, r2, r3
 800d202:	011b      	lsls	r3, r3, #4
 800d204:	3332      	adds	r3, #50	; 0x32
 800d206:	4a09      	ldr	r2, [pc, #36]	; (800d22c <UART_SetConfig+0x324>)
 800d208:	fba2 2303 	umull	r2, r3, r2, r3
 800d20c:	095b      	lsrs	r3, r3, #5
 800d20e:	f003 020f 	and.w	r2, r3, #15
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	440a      	add	r2, r1
 800d218:	609a      	str	r2, [r3, #8]
}
 800d21a:	e7ff      	b.n	800d21c <UART_SetConfig+0x314>
 800d21c:	bf00      	nop
 800d21e:	3710      	adds	r7, #16
 800d220:	46bd      	mov	sp, r7
 800d222:	bd80      	pop	{r7, pc}
 800d224:	40011000 	.word	0x40011000
 800d228:	40011400 	.word	0x40011400
 800d22c:	51eb851f 	.word	0x51eb851f

0800d230 <__errno>:
 800d230:	4b01      	ldr	r3, [pc, #4]	; (800d238 <__errno+0x8>)
 800d232:	6818      	ldr	r0, [r3, #0]
 800d234:	4770      	bx	lr
 800d236:	bf00      	nop
 800d238:	20000064 	.word	0x20000064

0800d23c <__libc_init_array>:
 800d23c:	b570      	push	{r4, r5, r6, lr}
 800d23e:	2500      	movs	r5, #0
 800d240:	4e0c      	ldr	r6, [pc, #48]	; (800d274 <__libc_init_array+0x38>)
 800d242:	4c0d      	ldr	r4, [pc, #52]	; (800d278 <__libc_init_array+0x3c>)
 800d244:	1ba4      	subs	r4, r4, r6
 800d246:	10a4      	asrs	r4, r4, #2
 800d248:	42a5      	cmp	r5, r4
 800d24a:	d109      	bne.n	800d260 <__libc_init_array+0x24>
 800d24c:	f002 fa92 	bl	800f774 <_init>
 800d250:	2500      	movs	r5, #0
 800d252:	4e0a      	ldr	r6, [pc, #40]	; (800d27c <__libc_init_array+0x40>)
 800d254:	4c0a      	ldr	r4, [pc, #40]	; (800d280 <__libc_init_array+0x44>)
 800d256:	1ba4      	subs	r4, r4, r6
 800d258:	10a4      	asrs	r4, r4, #2
 800d25a:	42a5      	cmp	r5, r4
 800d25c:	d105      	bne.n	800d26a <__libc_init_array+0x2e>
 800d25e:	bd70      	pop	{r4, r5, r6, pc}
 800d260:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d264:	4798      	blx	r3
 800d266:	3501      	adds	r5, #1
 800d268:	e7ee      	b.n	800d248 <__libc_init_array+0xc>
 800d26a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d26e:	4798      	blx	r3
 800d270:	3501      	adds	r5, #1
 800d272:	e7f2      	b.n	800d25a <__libc_init_array+0x1e>
 800d274:	08010244 	.word	0x08010244
 800d278:	08010244 	.word	0x08010244
 800d27c:	08010244 	.word	0x08010244
 800d280:	08010248 	.word	0x08010248

0800d284 <memset>:
 800d284:	4603      	mov	r3, r0
 800d286:	4402      	add	r2, r0
 800d288:	4293      	cmp	r3, r2
 800d28a:	d100      	bne.n	800d28e <memset+0xa>
 800d28c:	4770      	bx	lr
 800d28e:	f803 1b01 	strb.w	r1, [r3], #1
 800d292:	e7f9      	b.n	800d288 <memset+0x4>

0800d294 <__cvt>:
 800d294:	2b00      	cmp	r3, #0
 800d296:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d29a:	461e      	mov	r6, r3
 800d29c:	bfbb      	ittet	lt
 800d29e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800d2a2:	461e      	movlt	r6, r3
 800d2a4:	2300      	movge	r3, #0
 800d2a6:	232d      	movlt	r3, #45	; 0x2d
 800d2a8:	b088      	sub	sp, #32
 800d2aa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800d2ac:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800d2b0:	f027 0720 	bic.w	r7, r7, #32
 800d2b4:	2f46      	cmp	r7, #70	; 0x46
 800d2b6:	4614      	mov	r4, r2
 800d2b8:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800d2ba:	700b      	strb	r3, [r1, #0]
 800d2bc:	d004      	beq.n	800d2c8 <__cvt+0x34>
 800d2be:	2f45      	cmp	r7, #69	; 0x45
 800d2c0:	d100      	bne.n	800d2c4 <__cvt+0x30>
 800d2c2:	3501      	adds	r5, #1
 800d2c4:	2302      	movs	r3, #2
 800d2c6:	e000      	b.n	800d2ca <__cvt+0x36>
 800d2c8:	2303      	movs	r3, #3
 800d2ca:	aa07      	add	r2, sp, #28
 800d2cc:	9204      	str	r2, [sp, #16]
 800d2ce:	aa06      	add	r2, sp, #24
 800d2d0:	e9cd a202 	strd	sl, r2, [sp, #8]
 800d2d4:	e9cd 3500 	strd	r3, r5, [sp]
 800d2d8:	4622      	mov	r2, r4
 800d2da:	4633      	mov	r3, r6
 800d2dc:	f000 fcd8 	bl	800dc90 <_dtoa_r>
 800d2e0:	2f47      	cmp	r7, #71	; 0x47
 800d2e2:	4680      	mov	r8, r0
 800d2e4:	d102      	bne.n	800d2ec <__cvt+0x58>
 800d2e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d2e8:	07db      	lsls	r3, r3, #31
 800d2ea:	d526      	bpl.n	800d33a <__cvt+0xa6>
 800d2ec:	2f46      	cmp	r7, #70	; 0x46
 800d2ee:	eb08 0905 	add.w	r9, r8, r5
 800d2f2:	d111      	bne.n	800d318 <__cvt+0x84>
 800d2f4:	f898 3000 	ldrb.w	r3, [r8]
 800d2f8:	2b30      	cmp	r3, #48	; 0x30
 800d2fa:	d10a      	bne.n	800d312 <__cvt+0x7e>
 800d2fc:	2200      	movs	r2, #0
 800d2fe:	2300      	movs	r3, #0
 800d300:	4620      	mov	r0, r4
 800d302:	4631      	mov	r1, r6
 800d304:	f7f3 fb8c 	bl	8000a20 <__aeabi_dcmpeq>
 800d308:	b918      	cbnz	r0, 800d312 <__cvt+0x7e>
 800d30a:	f1c5 0501 	rsb	r5, r5, #1
 800d30e:	f8ca 5000 	str.w	r5, [sl]
 800d312:	f8da 3000 	ldr.w	r3, [sl]
 800d316:	4499      	add	r9, r3
 800d318:	2200      	movs	r2, #0
 800d31a:	2300      	movs	r3, #0
 800d31c:	4620      	mov	r0, r4
 800d31e:	4631      	mov	r1, r6
 800d320:	f7f3 fb7e 	bl	8000a20 <__aeabi_dcmpeq>
 800d324:	b938      	cbnz	r0, 800d336 <__cvt+0xa2>
 800d326:	2230      	movs	r2, #48	; 0x30
 800d328:	9b07      	ldr	r3, [sp, #28]
 800d32a:	454b      	cmp	r3, r9
 800d32c:	d205      	bcs.n	800d33a <__cvt+0xa6>
 800d32e:	1c59      	adds	r1, r3, #1
 800d330:	9107      	str	r1, [sp, #28]
 800d332:	701a      	strb	r2, [r3, #0]
 800d334:	e7f8      	b.n	800d328 <__cvt+0x94>
 800d336:	f8cd 901c 	str.w	r9, [sp, #28]
 800d33a:	4640      	mov	r0, r8
 800d33c:	9b07      	ldr	r3, [sp, #28]
 800d33e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d340:	eba3 0308 	sub.w	r3, r3, r8
 800d344:	6013      	str	r3, [r2, #0]
 800d346:	b008      	add	sp, #32
 800d348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d34c <__exponent>:
 800d34c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d34e:	2900      	cmp	r1, #0
 800d350:	bfb4      	ite	lt
 800d352:	232d      	movlt	r3, #45	; 0x2d
 800d354:	232b      	movge	r3, #43	; 0x2b
 800d356:	4604      	mov	r4, r0
 800d358:	bfb8      	it	lt
 800d35a:	4249      	neglt	r1, r1
 800d35c:	2909      	cmp	r1, #9
 800d35e:	f804 2b02 	strb.w	r2, [r4], #2
 800d362:	7043      	strb	r3, [r0, #1]
 800d364:	dd21      	ble.n	800d3aa <__exponent+0x5e>
 800d366:	f10d 0307 	add.w	r3, sp, #7
 800d36a:	461f      	mov	r7, r3
 800d36c:	260a      	movs	r6, #10
 800d36e:	fb91 f5f6 	sdiv	r5, r1, r6
 800d372:	fb06 1115 	mls	r1, r6, r5, r1
 800d376:	2d09      	cmp	r5, #9
 800d378:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800d37c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d380:	f103 32ff 	add.w	r2, r3, #4294967295
 800d384:	4629      	mov	r1, r5
 800d386:	dc09      	bgt.n	800d39c <__exponent+0x50>
 800d388:	3130      	adds	r1, #48	; 0x30
 800d38a:	3b02      	subs	r3, #2
 800d38c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d390:	42bb      	cmp	r3, r7
 800d392:	4622      	mov	r2, r4
 800d394:	d304      	bcc.n	800d3a0 <__exponent+0x54>
 800d396:	1a10      	subs	r0, r2, r0
 800d398:	b003      	add	sp, #12
 800d39a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d39c:	4613      	mov	r3, r2
 800d39e:	e7e6      	b.n	800d36e <__exponent+0x22>
 800d3a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3a4:	f804 2b01 	strb.w	r2, [r4], #1
 800d3a8:	e7f2      	b.n	800d390 <__exponent+0x44>
 800d3aa:	2330      	movs	r3, #48	; 0x30
 800d3ac:	4419      	add	r1, r3
 800d3ae:	7083      	strb	r3, [r0, #2]
 800d3b0:	1d02      	adds	r2, r0, #4
 800d3b2:	70c1      	strb	r1, [r0, #3]
 800d3b4:	e7ef      	b.n	800d396 <__exponent+0x4a>
	...

0800d3b8 <_printf_float>:
 800d3b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3bc:	b091      	sub	sp, #68	; 0x44
 800d3be:	460c      	mov	r4, r1
 800d3c0:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800d3c2:	4693      	mov	fp, r2
 800d3c4:	461e      	mov	r6, r3
 800d3c6:	4605      	mov	r5, r0
 800d3c8:	f001 fa16 	bl	800e7f8 <_localeconv_r>
 800d3cc:	6803      	ldr	r3, [r0, #0]
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	9309      	str	r3, [sp, #36]	; 0x24
 800d3d2:	f7f2 fef9 	bl	80001c8 <strlen>
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	930e      	str	r3, [sp, #56]	; 0x38
 800d3da:	683b      	ldr	r3, [r7, #0]
 800d3dc:	900a      	str	r0, [sp, #40]	; 0x28
 800d3de:	3307      	adds	r3, #7
 800d3e0:	f023 0307 	bic.w	r3, r3, #7
 800d3e4:	f103 0208 	add.w	r2, r3, #8
 800d3e8:	f894 8018 	ldrb.w	r8, [r4, #24]
 800d3ec:	f8d4 a000 	ldr.w	sl, [r4]
 800d3f0:	603a      	str	r2, [r7, #0]
 800d3f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3f6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d3fa:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800d3fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d402:	930b      	str	r3, [sp, #44]	; 0x2c
 800d404:	f04f 32ff 	mov.w	r2, #4294967295
 800d408:	4ba6      	ldr	r3, [pc, #664]	; (800d6a4 <_printf_float+0x2ec>)
 800d40a:	4638      	mov	r0, r7
 800d40c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d40e:	f7f3 fb39 	bl	8000a84 <__aeabi_dcmpun>
 800d412:	bb68      	cbnz	r0, 800d470 <_printf_float+0xb8>
 800d414:	f04f 32ff 	mov.w	r2, #4294967295
 800d418:	4ba2      	ldr	r3, [pc, #648]	; (800d6a4 <_printf_float+0x2ec>)
 800d41a:	4638      	mov	r0, r7
 800d41c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d41e:	f7f3 fb13 	bl	8000a48 <__aeabi_dcmple>
 800d422:	bb28      	cbnz	r0, 800d470 <_printf_float+0xb8>
 800d424:	2200      	movs	r2, #0
 800d426:	2300      	movs	r3, #0
 800d428:	4638      	mov	r0, r7
 800d42a:	4649      	mov	r1, r9
 800d42c:	f7f3 fb02 	bl	8000a34 <__aeabi_dcmplt>
 800d430:	b110      	cbz	r0, 800d438 <_printf_float+0x80>
 800d432:	232d      	movs	r3, #45	; 0x2d
 800d434:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d438:	4f9b      	ldr	r7, [pc, #620]	; (800d6a8 <_printf_float+0x2f0>)
 800d43a:	4b9c      	ldr	r3, [pc, #624]	; (800d6ac <_printf_float+0x2f4>)
 800d43c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d440:	bf98      	it	ls
 800d442:	461f      	movls	r7, r3
 800d444:	2303      	movs	r3, #3
 800d446:	f04f 0900 	mov.w	r9, #0
 800d44a:	6123      	str	r3, [r4, #16]
 800d44c:	f02a 0304 	bic.w	r3, sl, #4
 800d450:	6023      	str	r3, [r4, #0]
 800d452:	9600      	str	r6, [sp, #0]
 800d454:	465b      	mov	r3, fp
 800d456:	aa0f      	add	r2, sp, #60	; 0x3c
 800d458:	4621      	mov	r1, r4
 800d45a:	4628      	mov	r0, r5
 800d45c:	f000 f9e2 	bl	800d824 <_printf_common>
 800d460:	3001      	adds	r0, #1
 800d462:	f040 8090 	bne.w	800d586 <_printf_float+0x1ce>
 800d466:	f04f 30ff 	mov.w	r0, #4294967295
 800d46a:	b011      	add	sp, #68	; 0x44
 800d46c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d470:	463a      	mov	r2, r7
 800d472:	464b      	mov	r3, r9
 800d474:	4638      	mov	r0, r7
 800d476:	4649      	mov	r1, r9
 800d478:	f7f3 fb04 	bl	8000a84 <__aeabi_dcmpun>
 800d47c:	b110      	cbz	r0, 800d484 <_printf_float+0xcc>
 800d47e:	4f8c      	ldr	r7, [pc, #560]	; (800d6b0 <_printf_float+0x2f8>)
 800d480:	4b8c      	ldr	r3, [pc, #560]	; (800d6b4 <_printf_float+0x2fc>)
 800d482:	e7db      	b.n	800d43c <_printf_float+0x84>
 800d484:	6863      	ldr	r3, [r4, #4]
 800d486:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800d48a:	1c59      	adds	r1, r3, #1
 800d48c:	a80d      	add	r0, sp, #52	; 0x34
 800d48e:	a90e      	add	r1, sp, #56	; 0x38
 800d490:	d140      	bne.n	800d514 <_printf_float+0x15c>
 800d492:	2306      	movs	r3, #6
 800d494:	6063      	str	r3, [r4, #4]
 800d496:	f04f 0c00 	mov.w	ip, #0
 800d49a:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800d49e:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800d4a2:	6863      	ldr	r3, [r4, #4]
 800d4a4:	6022      	str	r2, [r4, #0]
 800d4a6:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800d4aa:	9300      	str	r3, [sp, #0]
 800d4ac:	463a      	mov	r2, r7
 800d4ae:	464b      	mov	r3, r9
 800d4b0:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800d4b4:	4628      	mov	r0, r5
 800d4b6:	f7ff feed 	bl	800d294 <__cvt>
 800d4ba:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800d4be:	2b47      	cmp	r3, #71	; 0x47
 800d4c0:	4607      	mov	r7, r0
 800d4c2:	d109      	bne.n	800d4d8 <_printf_float+0x120>
 800d4c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d4c6:	1cd8      	adds	r0, r3, #3
 800d4c8:	db02      	blt.n	800d4d0 <_printf_float+0x118>
 800d4ca:	6862      	ldr	r2, [r4, #4]
 800d4cc:	4293      	cmp	r3, r2
 800d4ce:	dd47      	ble.n	800d560 <_printf_float+0x1a8>
 800d4d0:	f1a8 0802 	sub.w	r8, r8, #2
 800d4d4:	fa5f f888 	uxtb.w	r8, r8
 800d4d8:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800d4dc:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d4de:	d824      	bhi.n	800d52a <_printf_float+0x172>
 800d4e0:	3901      	subs	r1, #1
 800d4e2:	4642      	mov	r2, r8
 800d4e4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d4e8:	910d      	str	r1, [sp, #52]	; 0x34
 800d4ea:	f7ff ff2f 	bl	800d34c <__exponent>
 800d4ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d4f0:	4681      	mov	r9, r0
 800d4f2:	1813      	adds	r3, r2, r0
 800d4f4:	2a01      	cmp	r2, #1
 800d4f6:	6123      	str	r3, [r4, #16]
 800d4f8:	dc02      	bgt.n	800d500 <_printf_float+0x148>
 800d4fa:	6822      	ldr	r2, [r4, #0]
 800d4fc:	07d1      	lsls	r1, r2, #31
 800d4fe:	d501      	bpl.n	800d504 <_printf_float+0x14c>
 800d500:	3301      	adds	r3, #1
 800d502:	6123      	str	r3, [r4, #16]
 800d504:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d0a2      	beq.n	800d452 <_printf_float+0x9a>
 800d50c:	232d      	movs	r3, #45	; 0x2d
 800d50e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d512:	e79e      	b.n	800d452 <_printf_float+0x9a>
 800d514:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800d518:	f000 816e 	beq.w	800d7f8 <_printf_float+0x440>
 800d51c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d520:	d1b9      	bne.n	800d496 <_printf_float+0xde>
 800d522:	2b00      	cmp	r3, #0
 800d524:	d1b7      	bne.n	800d496 <_printf_float+0xde>
 800d526:	2301      	movs	r3, #1
 800d528:	e7b4      	b.n	800d494 <_printf_float+0xdc>
 800d52a:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800d52e:	d119      	bne.n	800d564 <_printf_float+0x1ac>
 800d530:	2900      	cmp	r1, #0
 800d532:	6863      	ldr	r3, [r4, #4]
 800d534:	dd0c      	ble.n	800d550 <_printf_float+0x198>
 800d536:	6121      	str	r1, [r4, #16]
 800d538:	b913      	cbnz	r3, 800d540 <_printf_float+0x188>
 800d53a:	6822      	ldr	r2, [r4, #0]
 800d53c:	07d2      	lsls	r2, r2, #31
 800d53e:	d502      	bpl.n	800d546 <_printf_float+0x18e>
 800d540:	3301      	adds	r3, #1
 800d542:	440b      	add	r3, r1
 800d544:	6123      	str	r3, [r4, #16]
 800d546:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d548:	f04f 0900 	mov.w	r9, #0
 800d54c:	65a3      	str	r3, [r4, #88]	; 0x58
 800d54e:	e7d9      	b.n	800d504 <_printf_float+0x14c>
 800d550:	b913      	cbnz	r3, 800d558 <_printf_float+0x1a0>
 800d552:	6822      	ldr	r2, [r4, #0]
 800d554:	07d0      	lsls	r0, r2, #31
 800d556:	d501      	bpl.n	800d55c <_printf_float+0x1a4>
 800d558:	3302      	adds	r3, #2
 800d55a:	e7f3      	b.n	800d544 <_printf_float+0x18c>
 800d55c:	2301      	movs	r3, #1
 800d55e:	e7f1      	b.n	800d544 <_printf_float+0x18c>
 800d560:	f04f 0867 	mov.w	r8, #103	; 0x67
 800d564:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800d568:	4293      	cmp	r3, r2
 800d56a:	db05      	blt.n	800d578 <_printf_float+0x1c0>
 800d56c:	6822      	ldr	r2, [r4, #0]
 800d56e:	6123      	str	r3, [r4, #16]
 800d570:	07d1      	lsls	r1, r2, #31
 800d572:	d5e8      	bpl.n	800d546 <_printf_float+0x18e>
 800d574:	3301      	adds	r3, #1
 800d576:	e7e5      	b.n	800d544 <_printf_float+0x18c>
 800d578:	2b00      	cmp	r3, #0
 800d57a:	bfcc      	ite	gt
 800d57c:	2301      	movgt	r3, #1
 800d57e:	f1c3 0302 	rsble	r3, r3, #2
 800d582:	4413      	add	r3, r2
 800d584:	e7de      	b.n	800d544 <_printf_float+0x18c>
 800d586:	6823      	ldr	r3, [r4, #0]
 800d588:	055a      	lsls	r2, r3, #21
 800d58a:	d407      	bmi.n	800d59c <_printf_float+0x1e4>
 800d58c:	6923      	ldr	r3, [r4, #16]
 800d58e:	463a      	mov	r2, r7
 800d590:	4659      	mov	r1, fp
 800d592:	4628      	mov	r0, r5
 800d594:	47b0      	blx	r6
 800d596:	3001      	adds	r0, #1
 800d598:	d129      	bne.n	800d5ee <_printf_float+0x236>
 800d59a:	e764      	b.n	800d466 <_printf_float+0xae>
 800d59c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800d5a0:	f240 80d7 	bls.w	800d752 <_printf_float+0x39a>
 800d5a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d5a8:	2200      	movs	r2, #0
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	f7f3 fa38 	bl	8000a20 <__aeabi_dcmpeq>
 800d5b0:	b388      	cbz	r0, 800d616 <_printf_float+0x25e>
 800d5b2:	2301      	movs	r3, #1
 800d5b4:	4a40      	ldr	r2, [pc, #256]	; (800d6b8 <_printf_float+0x300>)
 800d5b6:	4659      	mov	r1, fp
 800d5b8:	4628      	mov	r0, r5
 800d5ba:	47b0      	blx	r6
 800d5bc:	3001      	adds	r0, #1
 800d5be:	f43f af52 	beq.w	800d466 <_printf_float+0xae>
 800d5c2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d5c6:	429a      	cmp	r2, r3
 800d5c8:	db02      	blt.n	800d5d0 <_printf_float+0x218>
 800d5ca:	6823      	ldr	r3, [r4, #0]
 800d5cc:	07d8      	lsls	r0, r3, #31
 800d5ce:	d50e      	bpl.n	800d5ee <_printf_float+0x236>
 800d5d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d5d4:	4659      	mov	r1, fp
 800d5d6:	4628      	mov	r0, r5
 800d5d8:	47b0      	blx	r6
 800d5da:	3001      	adds	r0, #1
 800d5dc:	f43f af43 	beq.w	800d466 <_printf_float+0xae>
 800d5e0:	2700      	movs	r7, #0
 800d5e2:	f104 081a 	add.w	r8, r4, #26
 800d5e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d5e8:	3b01      	subs	r3, #1
 800d5ea:	42bb      	cmp	r3, r7
 800d5ec:	dc09      	bgt.n	800d602 <_printf_float+0x24a>
 800d5ee:	6823      	ldr	r3, [r4, #0]
 800d5f0:	079f      	lsls	r7, r3, #30
 800d5f2:	f100 80fd 	bmi.w	800d7f0 <_printf_float+0x438>
 800d5f6:	68e0      	ldr	r0, [r4, #12]
 800d5f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d5fa:	4298      	cmp	r0, r3
 800d5fc:	bfb8      	it	lt
 800d5fe:	4618      	movlt	r0, r3
 800d600:	e733      	b.n	800d46a <_printf_float+0xb2>
 800d602:	2301      	movs	r3, #1
 800d604:	4642      	mov	r2, r8
 800d606:	4659      	mov	r1, fp
 800d608:	4628      	mov	r0, r5
 800d60a:	47b0      	blx	r6
 800d60c:	3001      	adds	r0, #1
 800d60e:	f43f af2a 	beq.w	800d466 <_printf_float+0xae>
 800d612:	3701      	adds	r7, #1
 800d614:	e7e7      	b.n	800d5e6 <_printf_float+0x22e>
 800d616:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d618:	2b00      	cmp	r3, #0
 800d61a:	dc2b      	bgt.n	800d674 <_printf_float+0x2bc>
 800d61c:	2301      	movs	r3, #1
 800d61e:	4a26      	ldr	r2, [pc, #152]	; (800d6b8 <_printf_float+0x300>)
 800d620:	4659      	mov	r1, fp
 800d622:	4628      	mov	r0, r5
 800d624:	47b0      	blx	r6
 800d626:	3001      	adds	r0, #1
 800d628:	f43f af1d 	beq.w	800d466 <_printf_float+0xae>
 800d62c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d62e:	b923      	cbnz	r3, 800d63a <_printf_float+0x282>
 800d630:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d632:	b913      	cbnz	r3, 800d63a <_printf_float+0x282>
 800d634:	6823      	ldr	r3, [r4, #0]
 800d636:	07d9      	lsls	r1, r3, #31
 800d638:	d5d9      	bpl.n	800d5ee <_printf_float+0x236>
 800d63a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d63e:	4659      	mov	r1, fp
 800d640:	4628      	mov	r0, r5
 800d642:	47b0      	blx	r6
 800d644:	3001      	adds	r0, #1
 800d646:	f43f af0e 	beq.w	800d466 <_printf_float+0xae>
 800d64a:	f04f 0800 	mov.w	r8, #0
 800d64e:	f104 091a 	add.w	r9, r4, #26
 800d652:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d654:	425b      	negs	r3, r3
 800d656:	4543      	cmp	r3, r8
 800d658:	dc01      	bgt.n	800d65e <_printf_float+0x2a6>
 800d65a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d65c:	e797      	b.n	800d58e <_printf_float+0x1d6>
 800d65e:	2301      	movs	r3, #1
 800d660:	464a      	mov	r2, r9
 800d662:	4659      	mov	r1, fp
 800d664:	4628      	mov	r0, r5
 800d666:	47b0      	blx	r6
 800d668:	3001      	adds	r0, #1
 800d66a:	f43f aefc 	beq.w	800d466 <_printf_float+0xae>
 800d66e:	f108 0801 	add.w	r8, r8, #1
 800d672:	e7ee      	b.n	800d652 <_printf_float+0x29a>
 800d674:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d676:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d678:	429a      	cmp	r2, r3
 800d67a:	bfa8      	it	ge
 800d67c:	461a      	movge	r2, r3
 800d67e:	2a00      	cmp	r2, #0
 800d680:	4690      	mov	r8, r2
 800d682:	dd07      	ble.n	800d694 <_printf_float+0x2dc>
 800d684:	4613      	mov	r3, r2
 800d686:	4659      	mov	r1, fp
 800d688:	463a      	mov	r2, r7
 800d68a:	4628      	mov	r0, r5
 800d68c:	47b0      	blx	r6
 800d68e:	3001      	adds	r0, #1
 800d690:	f43f aee9 	beq.w	800d466 <_printf_float+0xae>
 800d694:	f104 031a 	add.w	r3, r4, #26
 800d698:	f04f 0a00 	mov.w	sl, #0
 800d69c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800d6a0:	930b      	str	r3, [sp, #44]	; 0x2c
 800d6a2:	e015      	b.n	800d6d0 <_printf_float+0x318>
 800d6a4:	7fefffff 	.word	0x7fefffff
 800d6a8:	0800ffdc 	.word	0x0800ffdc
 800d6ac:	0800ffd8 	.word	0x0800ffd8
 800d6b0:	0800ffe4 	.word	0x0800ffe4
 800d6b4:	0800ffe0 	.word	0x0800ffe0
 800d6b8:	0800ffe8 	.word	0x0800ffe8
 800d6bc:	2301      	movs	r3, #1
 800d6be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d6c0:	4659      	mov	r1, fp
 800d6c2:	4628      	mov	r0, r5
 800d6c4:	47b0      	blx	r6
 800d6c6:	3001      	adds	r0, #1
 800d6c8:	f43f aecd 	beq.w	800d466 <_printf_float+0xae>
 800d6cc:	f10a 0a01 	add.w	sl, sl, #1
 800d6d0:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 800d6d4:	eba9 0308 	sub.w	r3, r9, r8
 800d6d8:	4553      	cmp	r3, sl
 800d6da:	dcef      	bgt.n	800d6bc <_printf_float+0x304>
 800d6dc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d6e0:	429a      	cmp	r2, r3
 800d6e2:	444f      	add	r7, r9
 800d6e4:	db14      	blt.n	800d710 <_printf_float+0x358>
 800d6e6:	6823      	ldr	r3, [r4, #0]
 800d6e8:	07da      	lsls	r2, r3, #31
 800d6ea:	d411      	bmi.n	800d710 <_printf_float+0x358>
 800d6ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d6ee:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d6f0:	eba3 0209 	sub.w	r2, r3, r9
 800d6f4:	eba3 0901 	sub.w	r9, r3, r1
 800d6f8:	4591      	cmp	r9, r2
 800d6fa:	bfa8      	it	ge
 800d6fc:	4691      	movge	r9, r2
 800d6fe:	f1b9 0f00 	cmp.w	r9, #0
 800d702:	dc0d      	bgt.n	800d720 <_printf_float+0x368>
 800d704:	2700      	movs	r7, #0
 800d706:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d70a:	f104 081a 	add.w	r8, r4, #26
 800d70e:	e018      	b.n	800d742 <_printf_float+0x38a>
 800d710:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d714:	4659      	mov	r1, fp
 800d716:	4628      	mov	r0, r5
 800d718:	47b0      	blx	r6
 800d71a:	3001      	adds	r0, #1
 800d71c:	d1e6      	bne.n	800d6ec <_printf_float+0x334>
 800d71e:	e6a2      	b.n	800d466 <_printf_float+0xae>
 800d720:	464b      	mov	r3, r9
 800d722:	463a      	mov	r2, r7
 800d724:	4659      	mov	r1, fp
 800d726:	4628      	mov	r0, r5
 800d728:	47b0      	blx	r6
 800d72a:	3001      	adds	r0, #1
 800d72c:	d1ea      	bne.n	800d704 <_printf_float+0x34c>
 800d72e:	e69a      	b.n	800d466 <_printf_float+0xae>
 800d730:	2301      	movs	r3, #1
 800d732:	4642      	mov	r2, r8
 800d734:	4659      	mov	r1, fp
 800d736:	4628      	mov	r0, r5
 800d738:	47b0      	blx	r6
 800d73a:	3001      	adds	r0, #1
 800d73c:	f43f ae93 	beq.w	800d466 <_printf_float+0xae>
 800d740:	3701      	adds	r7, #1
 800d742:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d746:	1a9b      	subs	r3, r3, r2
 800d748:	eba3 0309 	sub.w	r3, r3, r9
 800d74c:	42bb      	cmp	r3, r7
 800d74e:	dcef      	bgt.n	800d730 <_printf_float+0x378>
 800d750:	e74d      	b.n	800d5ee <_printf_float+0x236>
 800d752:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d754:	2a01      	cmp	r2, #1
 800d756:	dc01      	bgt.n	800d75c <_printf_float+0x3a4>
 800d758:	07db      	lsls	r3, r3, #31
 800d75a:	d538      	bpl.n	800d7ce <_printf_float+0x416>
 800d75c:	2301      	movs	r3, #1
 800d75e:	463a      	mov	r2, r7
 800d760:	4659      	mov	r1, fp
 800d762:	4628      	mov	r0, r5
 800d764:	47b0      	blx	r6
 800d766:	3001      	adds	r0, #1
 800d768:	f43f ae7d 	beq.w	800d466 <_printf_float+0xae>
 800d76c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d770:	4659      	mov	r1, fp
 800d772:	4628      	mov	r0, r5
 800d774:	47b0      	blx	r6
 800d776:	3001      	adds	r0, #1
 800d778:	f107 0701 	add.w	r7, r7, #1
 800d77c:	f43f ae73 	beq.w	800d466 <_printf_float+0xae>
 800d780:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d784:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d786:	2200      	movs	r2, #0
 800d788:	f103 38ff 	add.w	r8, r3, #4294967295
 800d78c:	2300      	movs	r3, #0
 800d78e:	f7f3 f947 	bl	8000a20 <__aeabi_dcmpeq>
 800d792:	b9c0      	cbnz	r0, 800d7c6 <_printf_float+0x40e>
 800d794:	4643      	mov	r3, r8
 800d796:	463a      	mov	r2, r7
 800d798:	4659      	mov	r1, fp
 800d79a:	4628      	mov	r0, r5
 800d79c:	47b0      	blx	r6
 800d79e:	3001      	adds	r0, #1
 800d7a0:	d10d      	bne.n	800d7be <_printf_float+0x406>
 800d7a2:	e660      	b.n	800d466 <_printf_float+0xae>
 800d7a4:	2301      	movs	r3, #1
 800d7a6:	4642      	mov	r2, r8
 800d7a8:	4659      	mov	r1, fp
 800d7aa:	4628      	mov	r0, r5
 800d7ac:	47b0      	blx	r6
 800d7ae:	3001      	adds	r0, #1
 800d7b0:	f43f ae59 	beq.w	800d466 <_printf_float+0xae>
 800d7b4:	3701      	adds	r7, #1
 800d7b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d7b8:	3b01      	subs	r3, #1
 800d7ba:	42bb      	cmp	r3, r7
 800d7bc:	dcf2      	bgt.n	800d7a4 <_printf_float+0x3ec>
 800d7be:	464b      	mov	r3, r9
 800d7c0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d7c4:	e6e4      	b.n	800d590 <_printf_float+0x1d8>
 800d7c6:	2700      	movs	r7, #0
 800d7c8:	f104 081a 	add.w	r8, r4, #26
 800d7cc:	e7f3      	b.n	800d7b6 <_printf_float+0x3fe>
 800d7ce:	2301      	movs	r3, #1
 800d7d0:	e7e1      	b.n	800d796 <_printf_float+0x3de>
 800d7d2:	2301      	movs	r3, #1
 800d7d4:	4642      	mov	r2, r8
 800d7d6:	4659      	mov	r1, fp
 800d7d8:	4628      	mov	r0, r5
 800d7da:	47b0      	blx	r6
 800d7dc:	3001      	adds	r0, #1
 800d7de:	f43f ae42 	beq.w	800d466 <_printf_float+0xae>
 800d7e2:	3701      	adds	r7, #1
 800d7e4:	68e3      	ldr	r3, [r4, #12]
 800d7e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d7e8:	1a9b      	subs	r3, r3, r2
 800d7ea:	42bb      	cmp	r3, r7
 800d7ec:	dcf1      	bgt.n	800d7d2 <_printf_float+0x41a>
 800d7ee:	e702      	b.n	800d5f6 <_printf_float+0x23e>
 800d7f0:	2700      	movs	r7, #0
 800d7f2:	f104 0819 	add.w	r8, r4, #25
 800d7f6:	e7f5      	b.n	800d7e4 <_printf_float+0x42c>
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	f43f ae94 	beq.w	800d526 <_printf_float+0x16e>
 800d7fe:	f04f 0c00 	mov.w	ip, #0
 800d802:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800d806:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800d80a:	6022      	str	r2, [r4, #0]
 800d80c:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800d810:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800d814:	9300      	str	r3, [sp, #0]
 800d816:	463a      	mov	r2, r7
 800d818:	464b      	mov	r3, r9
 800d81a:	4628      	mov	r0, r5
 800d81c:	f7ff fd3a 	bl	800d294 <__cvt>
 800d820:	4607      	mov	r7, r0
 800d822:	e64f      	b.n	800d4c4 <_printf_float+0x10c>

0800d824 <_printf_common>:
 800d824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d828:	4691      	mov	r9, r2
 800d82a:	461f      	mov	r7, r3
 800d82c:	688a      	ldr	r2, [r1, #8]
 800d82e:	690b      	ldr	r3, [r1, #16]
 800d830:	4606      	mov	r6, r0
 800d832:	4293      	cmp	r3, r2
 800d834:	bfb8      	it	lt
 800d836:	4613      	movlt	r3, r2
 800d838:	f8c9 3000 	str.w	r3, [r9]
 800d83c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d840:	460c      	mov	r4, r1
 800d842:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d846:	b112      	cbz	r2, 800d84e <_printf_common+0x2a>
 800d848:	3301      	adds	r3, #1
 800d84a:	f8c9 3000 	str.w	r3, [r9]
 800d84e:	6823      	ldr	r3, [r4, #0]
 800d850:	0699      	lsls	r1, r3, #26
 800d852:	bf42      	ittt	mi
 800d854:	f8d9 3000 	ldrmi.w	r3, [r9]
 800d858:	3302      	addmi	r3, #2
 800d85a:	f8c9 3000 	strmi.w	r3, [r9]
 800d85e:	6825      	ldr	r5, [r4, #0]
 800d860:	f015 0506 	ands.w	r5, r5, #6
 800d864:	d107      	bne.n	800d876 <_printf_common+0x52>
 800d866:	f104 0a19 	add.w	sl, r4, #25
 800d86a:	68e3      	ldr	r3, [r4, #12]
 800d86c:	f8d9 2000 	ldr.w	r2, [r9]
 800d870:	1a9b      	subs	r3, r3, r2
 800d872:	42ab      	cmp	r3, r5
 800d874:	dc29      	bgt.n	800d8ca <_printf_common+0xa6>
 800d876:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800d87a:	6822      	ldr	r2, [r4, #0]
 800d87c:	3300      	adds	r3, #0
 800d87e:	bf18      	it	ne
 800d880:	2301      	movne	r3, #1
 800d882:	0692      	lsls	r2, r2, #26
 800d884:	d42e      	bmi.n	800d8e4 <_printf_common+0xc0>
 800d886:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d88a:	4639      	mov	r1, r7
 800d88c:	4630      	mov	r0, r6
 800d88e:	47c0      	blx	r8
 800d890:	3001      	adds	r0, #1
 800d892:	d021      	beq.n	800d8d8 <_printf_common+0xb4>
 800d894:	6823      	ldr	r3, [r4, #0]
 800d896:	68e5      	ldr	r5, [r4, #12]
 800d898:	f003 0306 	and.w	r3, r3, #6
 800d89c:	2b04      	cmp	r3, #4
 800d89e:	bf18      	it	ne
 800d8a0:	2500      	movne	r5, #0
 800d8a2:	f8d9 2000 	ldr.w	r2, [r9]
 800d8a6:	f04f 0900 	mov.w	r9, #0
 800d8aa:	bf08      	it	eq
 800d8ac:	1aad      	subeq	r5, r5, r2
 800d8ae:	68a3      	ldr	r3, [r4, #8]
 800d8b0:	6922      	ldr	r2, [r4, #16]
 800d8b2:	bf08      	it	eq
 800d8b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d8b8:	4293      	cmp	r3, r2
 800d8ba:	bfc4      	itt	gt
 800d8bc:	1a9b      	subgt	r3, r3, r2
 800d8be:	18ed      	addgt	r5, r5, r3
 800d8c0:	341a      	adds	r4, #26
 800d8c2:	454d      	cmp	r5, r9
 800d8c4:	d11a      	bne.n	800d8fc <_printf_common+0xd8>
 800d8c6:	2000      	movs	r0, #0
 800d8c8:	e008      	b.n	800d8dc <_printf_common+0xb8>
 800d8ca:	2301      	movs	r3, #1
 800d8cc:	4652      	mov	r2, sl
 800d8ce:	4639      	mov	r1, r7
 800d8d0:	4630      	mov	r0, r6
 800d8d2:	47c0      	blx	r8
 800d8d4:	3001      	adds	r0, #1
 800d8d6:	d103      	bne.n	800d8e0 <_printf_common+0xbc>
 800d8d8:	f04f 30ff 	mov.w	r0, #4294967295
 800d8dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8e0:	3501      	adds	r5, #1
 800d8e2:	e7c2      	b.n	800d86a <_printf_common+0x46>
 800d8e4:	2030      	movs	r0, #48	; 0x30
 800d8e6:	18e1      	adds	r1, r4, r3
 800d8e8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d8ec:	1c5a      	adds	r2, r3, #1
 800d8ee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d8f2:	4422      	add	r2, r4
 800d8f4:	3302      	adds	r3, #2
 800d8f6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d8fa:	e7c4      	b.n	800d886 <_printf_common+0x62>
 800d8fc:	2301      	movs	r3, #1
 800d8fe:	4622      	mov	r2, r4
 800d900:	4639      	mov	r1, r7
 800d902:	4630      	mov	r0, r6
 800d904:	47c0      	blx	r8
 800d906:	3001      	adds	r0, #1
 800d908:	d0e6      	beq.n	800d8d8 <_printf_common+0xb4>
 800d90a:	f109 0901 	add.w	r9, r9, #1
 800d90e:	e7d8      	b.n	800d8c2 <_printf_common+0x9e>

0800d910 <_printf_i>:
 800d910:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d914:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800d918:	460c      	mov	r4, r1
 800d91a:	7e09      	ldrb	r1, [r1, #24]
 800d91c:	b085      	sub	sp, #20
 800d91e:	296e      	cmp	r1, #110	; 0x6e
 800d920:	4617      	mov	r7, r2
 800d922:	4606      	mov	r6, r0
 800d924:	4698      	mov	r8, r3
 800d926:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d928:	f000 80b3 	beq.w	800da92 <_printf_i+0x182>
 800d92c:	d822      	bhi.n	800d974 <_printf_i+0x64>
 800d92e:	2963      	cmp	r1, #99	; 0x63
 800d930:	d036      	beq.n	800d9a0 <_printf_i+0x90>
 800d932:	d80a      	bhi.n	800d94a <_printf_i+0x3a>
 800d934:	2900      	cmp	r1, #0
 800d936:	f000 80b9 	beq.w	800daac <_printf_i+0x19c>
 800d93a:	2958      	cmp	r1, #88	; 0x58
 800d93c:	f000 8083 	beq.w	800da46 <_printf_i+0x136>
 800d940:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d944:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800d948:	e032      	b.n	800d9b0 <_printf_i+0xa0>
 800d94a:	2964      	cmp	r1, #100	; 0x64
 800d94c:	d001      	beq.n	800d952 <_printf_i+0x42>
 800d94e:	2969      	cmp	r1, #105	; 0x69
 800d950:	d1f6      	bne.n	800d940 <_printf_i+0x30>
 800d952:	6820      	ldr	r0, [r4, #0]
 800d954:	6813      	ldr	r3, [r2, #0]
 800d956:	0605      	lsls	r5, r0, #24
 800d958:	f103 0104 	add.w	r1, r3, #4
 800d95c:	d52a      	bpl.n	800d9b4 <_printf_i+0xa4>
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	6011      	str	r1, [r2, #0]
 800d962:	2b00      	cmp	r3, #0
 800d964:	da03      	bge.n	800d96e <_printf_i+0x5e>
 800d966:	222d      	movs	r2, #45	; 0x2d
 800d968:	425b      	negs	r3, r3
 800d96a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800d96e:	486f      	ldr	r0, [pc, #444]	; (800db2c <_printf_i+0x21c>)
 800d970:	220a      	movs	r2, #10
 800d972:	e039      	b.n	800d9e8 <_printf_i+0xd8>
 800d974:	2973      	cmp	r1, #115	; 0x73
 800d976:	f000 809d 	beq.w	800dab4 <_printf_i+0x1a4>
 800d97a:	d808      	bhi.n	800d98e <_printf_i+0x7e>
 800d97c:	296f      	cmp	r1, #111	; 0x6f
 800d97e:	d020      	beq.n	800d9c2 <_printf_i+0xb2>
 800d980:	2970      	cmp	r1, #112	; 0x70
 800d982:	d1dd      	bne.n	800d940 <_printf_i+0x30>
 800d984:	6823      	ldr	r3, [r4, #0]
 800d986:	f043 0320 	orr.w	r3, r3, #32
 800d98a:	6023      	str	r3, [r4, #0]
 800d98c:	e003      	b.n	800d996 <_printf_i+0x86>
 800d98e:	2975      	cmp	r1, #117	; 0x75
 800d990:	d017      	beq.n	800d9c2 <_printf_i+0xb2>
 800d992:	2978      	cmp	r1, #120	; 0x78
 800d994:	d1d4      	bne.n	800d940 <_printf_i+0x30>
 800d996:	2378      	movs	r3, #120	; 0x78
 800d998:	4865      	ldr	r0, [pc, #404]	; (800db30 <_printf_i+0x220>)
 800d99a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d99e:	e055      	b.n	800da4c <_printf_i+0x13c>
 800d9a0:	6813      	ldr	r3, [r2, #0]
 800d9a2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d9a6:	1d19      	adds	r1, r3, #4
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	6011      	str	r1, [r2, #0]
 800d9ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d9b0:	2301      	movs	r3, #1
 800d9b2:	e08c      	b.n	800dace <_printf_i+0x1be>
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d9ba:	6011      	str	r1, [r2, #0]
 800d9bc:	bf18      	it	ne
 800d9be:	b21b      	sxthne	r3, r3
 800d9c0:	e7cf      	b.n	800d962 <_printf_i+0x52>
 800d9c2:	6813      	ldr	r3, [r2, #0]
 800d9c4:	6825      	ldr	r5, [r4, #0]
 800d9c6:	1d18      	adds	r0, r3, #4
 800d9c8:	6010      	str	r0, [r2, #0]
 800d9ca:	0628      	lsls	r0, r5, #24
 800d9cc:	d501      	bpl.n	800d9d2 <_printf_i+0xc2>
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	e002      	b.n	800d9d8 <_printf_i+0xc8>
 800d9d2:	0668      	lsls	r0, r5, #25
 800d9d4:	d5fb      	bpl.n	800d9ce <_printf_i+0xbe>
 800d9d6:	881b      	ldrh	r3, [r3, #0]
 800d9d8:	296f      	cmp	r1, #111	; 0x6f
 800d9da:	bf14      	ite	ne
 800d9dc:	220a      	movne	r2, #10
 800d9de:	2208      	moveq	r2, #8
 800d9e0:	4852      	ldr	r0, [pc, #328]	; (800db2c <_printf_i+0x21c>)
 800d9e2:	2100      	movs	r1, #0
 800d9e4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d9e8:	6865      	ldr	r5, [r4, #4]
 800d9ea:	2d00      	cmp	r5, #0
 800d9ec:	60a5      	str	r5, [r4, #8]
 800d9ee:	f2c0 8095 	blt.w	800db1c <_printf_i+0x20c>
 800d9f2:	6821      	ldr	r1, [r4, #0]
 800d9f4:	f021 0104 	bic.w	r1, r1, #4
 800d9f8:	6021      	str	r1, [r4, #0]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d13d      	bne.n	800da7a <_printf_i+0x16a>
 800d9fe:	2d00      	cmp	r5, #0
 800da00:	f040 808e 	bne.w	800db20 <_printf_i+0x210>
 800da04:	4665      	mov	r5, ip
 800da06:	2a08      	cmp	r2, #8
 800da08:	d10b      	bne.n	800da22 <_printf_i+0x112>
 800da0a:	6823      	ldr	r3, [r4, #0]
 800da0c:	07db      	lsls	r3, r3, #31
 800da0e:	d508      	bpl.n	800da22 <_printf_i+0x112>
 800da10:	6923      	ldr	r3, [r4, #16]
 800da12:	6862      	ldr	r2, [r4, #4]
 800da14:	429a      	cmp	r2, r3
 800da16:	bfde      	ittt	le
 800da18:	2330      	movle	r3, #48	; 0x30
 800da1a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800da1e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800da22:	ebac 0305 	sub.w	r3, ip, r5
 800da26:	6123      	str	r3, [r4, #16]
 800da28:	f8cd 8000 	str.w	r8, [sp]
 800da2c:	463b      	mov	r3, r7
 800da2e:	aa03      	add	r2, sp, #12
 800da30:	4621      	mov	r1, r4
 800da32:	4630      	mov	r0, r6
 800da34:	f7ff fef6 	bl	800d824 <_printf_common>
 800da38:	3001      	adds	r0, #1
 800da3a:	d14d      	bne.n	800dad8 <_printf_i+0x1c8>
 800da3c:	f04f 30ff 	mov.w	r0, #4294967295
 800da40:	b005      	add	sp, #20
 800da42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da46:	4839      	ldr	r0, [pc, #228]	; (800db2c <_printf_i+0x21c>)
 800da48:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800da4c:	6813      	ldr	r3, [r2, #0]
 800da4e:	6821      	ldr	r1, [r4, #0]
 800da50:	1d1d      	adds	r5, r3, #4
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	6015      	str	r5, [r2, #0]
 800da56:	060a      	lsls	r2, r1, #24
 800da58:	d50b      	bpl.n	800da72 <_printf_i+0x162>
 800da5a:	07ca      	lsls	r2, r1, #31
 800da5c:	bf44      	itt	mi
 800da5e:	f041 0120 	orrmi.w	r1, r1, #32
 800da62:	6021      	strmi	r1, [r4, #0]
 800da64:	b91b      	cbnz	r3, 800da6e <_printf_i+0x15e>
 800da66:	6822      	ldr	r2, [r4, #0]
 800da68:	f022 0220 	bic.w	r2, r2, #32
 800da6c:	6022      	str	r2, [r4, #0]
 800da6e:	2210      	movs	r2, #16
 800da70:	e7b7      	b.n	800d9e2 <_printf_i+0xd2>
 800da72:	064d      	lsls	r5, r1, #25
 800da74:	bf48      	it	mi
 800da76:	b29b      	uxthmi	r3, r3
 800da78:	e7ef      	b.n	800da5a <_printf_i+0x14a>
 800da7a:	4665      	mov	r5, ip
 800da7c:	fbb3 f1f2 	udiv	r1, r3, r2
 800da80:	fb02 3311 	mls	r3, r2, r1, r3
 800da84:	5cc3      	ldrb	r3, [r0, r3]
 800da86:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800da8a:	460b      	mov	r3, r1
 800da8c:	2900      	cmp	r1, #0
 800da8e:	d1f5      	bne.n	800da7c <_printf_i+0x16c>
 800da90:	e7b9      	b.n	800da06 <_printf_i+0xf6>
 800da92:	6813      	ldr	r3, [r2, #0]
 800da94:	6825      	ldr	r5, [r4, #0]
 800da96:	1d18      	adds	r0, r3, #4
 800da98:	6961      	ldr	r1, [r4, #20]
 800da9a:	6010      	str	r0, [r2, #0]
 800da9c:	0628      	lsls	r0, r5, #24
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	d501      	bpl.n	800daa6 <_printf_i+0x196>
 800daa2:	6019      	str	r1, [r3, #0]
 800daa4:	e002      	b.n	800daac <_printf_i+0x19c>
 800daa6:	066a      	lsls	r2, r5, #25
 800daa8:	d5fb      	bpl.n	800daa2 <_printf_i+0x192>
 800daaa:	8019      	strh	r1, [r3, #0]
 800daac:	2300      	movs	r3, #0
 800daae:	4665      	mov	r5, ip
 800dab0:	6123      	str	r3, [r4, #16]
 800dab2:	e7b9      	b.n	800da28 <_printf_i+0x118>
 800dab4:	6813      	ldr	r3, [r2, #0]
 800dab6:	1d19      	adds	r1, r3, #4
 800dab8:	6011      	str	r1, [r2, #0]
 800daba:	681d      	ldr	r5, [r3, #0]
 800dabc:	6862      	ldr	r2, [r4, #4]
 800dabe:	2100      	movs	r1, #0
 800dac0:	4628      	mov	r0, r5
 800dac2:	f000 feaf 	bl	800e824 <memchr>
 800dac6:	b108      	cbz	r0, 800dacc <_printf_i+0x1bc>
 800dac8:	1b40      	subs	r0, r0, r5
 800daca:	6060      	str	r0, [r4, #4]
 800dacc:	6863      	ldr	r3, [r4, #4]
 800dace:	6123      	str	r3, [r4, #16]
 800dad0:	2300      	movs	r3, #0
 800dad2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dad6:	e7a7      	b.n	800da28 <_printf_i+0x118>
 800dad8:	6923      	ldr	r3, [r4, #16]
 800dada:	462a      	mov	r2, r5
 800dadc:	4639      	mov	r1, r7
 800dade:	4630      	mov	r0, r6
 800dae0:	47c0      	blx	r8
 800dae2:	3001      	adds	r0, #1
 800dae4:	d0aa      	beq.n	800da3c <_printf_i+0x12c>
 800dae6:	6823      	ldr	r3, [r4, #0]
 800dae8:	079b      	lsls	r3, r3, #30
 800daea:	d413      	bmi.n	800db14 <_printf_i+0x204>
 800daec:	68e0      	ldr	r0, [r4, #12]
 800daee:	9b03      	ldr	r3, [sp, #12]
 800daf0:	4298      	cmp	r0, r3
 800daf2:	bfb8      	it	lt
 800daf4:	4618      	movlt	r0, r3
 800daf6:	e7a3      	b.n	800da40 <_printf_i+0x130>
 800daf8:	2301      	movs	r3, #1
 800dafa:	464a      	mov	r2, r9
 800dafc:	4639      	mov	r1, r7
 800dafe:	4630      	mov	r0, r6
 800db00:	47c0      	blx	r8
 800db02:	3001      	adds	r0, #1
 800db04:	d09a      	beq.n	800da3c <_printf_i+0x12c>
 800db06:	3501      	adds	r5, #1
 800db08:	68e3      	ldr	r3, [r4, #12]
 800db0a:	9a03      	ldr	r2, [sp, #12]
 800db0c:	1a9b      	subs	r3, r3, r2
 800db0e:	42ab      	cmp	r3, r5
 800db10:	dcf2      	bgt.n	800daf8 <_printf_i+0x1e8>
 800db12:	e7eb      	b.n	800daec <_printf_i+0x1dc>
 800db14:	2500      	movs	r5, #0
 800db16:	f104 0919 	add.w	r9, r4, #25
 800db1a:	e7f5      	b.n	800db08 <_printf_i+0x1f8>
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d1ac      	bne.n	800da7a <_printf_i+0x16a>
 800db20:	7803      	ldrb	r3, [r0, #0]
 800db22:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800db26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800db2a:	e76c      	b.n	800da06 <_printf_i+0xf6>
 800db2c:	0800ffea 	.word	0x0800ffea
 800db30:	0800fffb 	.word	0x0800fffb

0800db34 <siprintf>:
 800db34:	b40e      	push	{r1, r2, r3}
 800db36:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800db3a:	b500      	push	{lr}
 800db3c:	b09c      	sub	sp, #112	; 0x70
 800db3e:	ab1d      	add	r3, sp, #116	; 0x74
 800db40:	9002      	str	r0, [sp, #8]
 800db42:	9006      	str	r0, [sp, #24]
 800db44:	9107      	str	r1, [sp, #28]
 800db46:	9104      	str	r1, [sp, #16]
 800db48:	4808      	ldr	r0, [pc, #32]	; (800db6c <siprintf+0x38>)
 800db4a:	4909      	ldr	r1, [pc, #36]	; (800db70 <siprintf+0x3c>)
 800db4c:	f853 2b04 	ldr.w	r2, [r3], #4
 800db50:	9105      	str	r1, [sp, #20]
 800db52:	6800      	ldr	r0, [r0, #0]
 800db54:	a902      	add	r1, sp, #8
 800db56:	9301      	str	r3, [sp, #4]
 800db58:	f001 fa68 	bl	800f02c <_svfiprintf_r>
 800db5c:	2200      	movs	r2, #0
 800db5e:	9b02      	ldr	r3, [sp, #8]
 800db60:	701a      	strb	r2, [r3, #0]
 800db62:	b01c      	add	sp, #112	; 0x70
 800db64:	f85d eb04 	ldr.w	lr, [sp], #4
 800db68:	b003      	add	sp, #12
 800db6a:	4770      	bx	lr
 800db6c:	20000064 	.word	0x20000064
 800db70:	ffff0208 	.word	0xffff0208

0800db74 <quorem>:
 800db74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db78:	6903      	ldr	r3, [r0, #16]
 800db7a:	690c      	ldr	r4, [r1, #16]
 800db7c:	4680      	mov	r8, r0
 800db7e:	42a3      	cmp	r3, r4
 800db80:	f2c0 8084 	blt.w	800dc8c <quorem+0x118>
 800db84:	3c01      	subs	r4, #1
 800db86:	f101 0714 	add.w	r7, r1, #20
 800db8a:	f100 0614 	add.w	r6, r0, #20
 800db8e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800db92:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800db96:	3501      	adds	r5, #1
 800db98:	fbb0 f5f5 	udiv	r5, r0, r5
 800db9c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800dba0:	eb06 030c 	add.w	r3, r6, ip
 800dba4:	eb07 090c 	add.w	r9, r7, ip
 800dba8:	9301      	str	r3, [sp, #4]
 800dbaa:	b39d      	cbz	r5, 800dc14 <quorem+0xa0>
 800dbac:	f04f 0a00 	mov.w	sl, #0
 800dbb0:	4638      	mov	r0, r7
 800dbb2:	46b6      	mov	lr, r6
 800dbb4:	46d3      	mov	fp, sl
 800dbb6:	f850 2b04 	ldr.w	r2, [r0], #4
 800dbba:	b293      	uxth	r3, r2
 800dbbc:	fb05 a303 	mla	r3, r5, r3, sl
 800dbc0:	0c12      	lsrs	r2, r2, #16
 800dbc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dbc6:	fb05 a202 	mla	r2, r5, r2, sl
 800dbca:	b29b      	uxth	r3, r3
 800dbcc:	ebab 0303 	sub.w	r3, fp, r3
 800dbd0:	f8de b000 	ldr.w	fp, [lr]
 800dbd4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800dbd8:	fa1f fb8b 	uxth.w	fp, fp
 800dbdc:	445b      	add	r3, fp
 800dbde:	fa1f fb82 	uxth.w	fp, r2
 800dbe2:	f8de 2000 	ldr.w	r2, [lr]
 800dbe6:	4581      	cmp	r9, r0
 800dbe8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800dbec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dbf0:	b29b      	uxth	r3, r3
 800dbf2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dbf6:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800dbfa:	f84e 3b04 	str.w	r3, [lr], #4
 800dbfe:	d2da      	bcs.n	800dbb6 <quorem+0x42>
 800dc00:	f856 300c 	ldr.w	r3, [r6, ip]
 800dc04:	b933      	cbnz	r3, 800dc14 <quorem+0xa0>
 800dc06:	9b01      	ldr	r3, [sp, #4]
 800dc08:	3b04      	subs	r3, #4
 800dc0a:	429e      	cmp	r6, r3
 800dc0c:	461a      	mov	r2, r3
 800dc0e:	d331      	bcc.n	800dc74 <quorem+0x100>
 800dc10:	f8c8 4010 	str.w	r4, [r8, #16]
 800dc14:	4640      	mov	r0, r8
 800dc16:	f001 f833 	bl	800ec80 <__mcmp>
 800dc1a:	2800      	cmp	r0, #0
 800dc1c:	db26      	blt.n	800dc6c <quorem+0xf8>
 800dc1e:	4630      	mov	r0, r6
 800dc20:	f04f 0c00 	mov.w	ip, #0
 800dc24:	3501      	adds	r5, #1
 800dc26:	f857 1b04 	ldr.w	r1, [r7], #4
 800dc2a:	f8d0 e000 	ldr.w	lr, [r0]
 800dc2e:	b28b      	uxth	r3, r1
 800dc30:	ebac 0303 	sub.w	r3, ip, r3
 800dc34:	fa1f f28e 	uxth.w	r2, lr
 800dc38:	4413      	add	r3, r2
 800dc3a:	0c0a      	lsrs	r2, r1, #16
 800dc3c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800dc40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dc44:	b29b      	uxth	r3, r3
 800dc46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dc4a:	45b9      	cmp	r9, r7
 800dc4c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800dc50:	f840 3b04 	str.w	r3, [r0], #4
 800dc54:	d2e7      	bcs.n	800dc26 <quorem+0xb2>
 800dc56:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800dc5a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800dc5e:	b92a      	cbnz	r2, 800dc6c <quorem+0xf8>
 800dc60:	3b04      	subs	r3, #4
 800dc62:	429e      	cmp	r6, r3
 800dc64:	461a      	mov	r2, r3
 800dc66:	d30b      	bcc.n	800dc80 <quorem+0x10c>
 800dc68:	f8c8 4010 	str.w	r4, [r8, #16]
 800dc6c:	4628      	mov	r0, r5
 800dc6e:	b003      	add	sp, #12
 800dc70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc74:	6812      	ldr	r2, [r2, #0]
 800dc76:	3b04      	subs	r3, #4
 800dc78:	2a00      	cmp	r2, #0
 800dc7a:	d1c9      	bne.n	800dc10 <quorem+0x9c>
 800dc7c:	3c01      	subs	r4, #1
 800dc7e:	e7c4      	b.n	800dc0a <quorem+0x96>
 800dc80:	6812      	ldr	r2, [r2, #0]
 800dc82:	3b04      	subs	r3, #4
 800dc84:	2a00      	cmp	r2, #0
 800dc86:	d1ef      	bne.n	800dc68 <quorem+0xf4>
 800dc88:	3c01      	subs	r4, #1
 800dc8a:	e7ea      	b.n	800dc62 <quorem+0xee>
 800dc8c:	2000      	movs	r0, #0
 800dc8e:	e7ee      	b.n	800dc6e <quorem+0xfa>

0800dc90 <_dtoa_r>:
 800dc90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc94:	4616      	mov	r6, r2
 800dc96:	461f      	mov	r7, r3
 800dc98:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800dc9a:	b095      	sub	sp, #84	; 0x54
 800dc9c:	4604      	mov	r4, r0
 800dc9e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800dca2:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800dca6:	b93d      	cbnz	r5, 800dcb8 <_dtoa_r+0x28>
 800dca8:	2010      	movs	r0, #16
 800dcaa:	f000 fdb3 	bl	800e814 <malloc>
 800dcae:	6260      	str	r0, [r4, #36]	; 0x24
 800dcb0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800dcb4:	6005      	str	r5, [r0, #0]
 800dcb6:	60c5      	str	r5, [r0, #12]
 800dcb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dcba:	6819      	ldr	r1, [r3, #0]
 800dcbc:	b151      	cbz	r1, 800dcd4 <_dtoa_r+0x44>
 800dcbe:	685a      	ldr	r2, [r3, #4]
 800dcc0:	2301      	movs	r3, #1
 800dcc2:	4093      	lsls	r3, r2
 800dcc4:	604a      	str	r2, [r1, #4]
 800dcc6:	608b      	str	r3, [r1, #8]
 800dcc8:	4620      	mov	r0, r4
 800dcca:	f000 fdf8 	bl	800e8be <_Bfree>
 800dcce:	2200      	movs	r2, #0
 800dcd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dcd2:	601a      	str	r2, [r3, #0]
 800dcd4:	1e3b      	subs	r3, r7, #0
 800dcd6:	bfaf      	iteee	ge
 800dcd8:	2300      	movge	r3, #0
 800dcda:	2201      	movlt	r2, #1
 800dcdc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800dce0:	9303      	strlt	r3, [sp, #12]
 800dce2:	bfac      	ite	ge
 800dce4:	f8c8 3000 	strge.w	r3, [r8]
 800dce8:	f8c8 2000 	strlt.w	r2, [r8]
 800dcec:	4bae      	ldr	r3, [pc, #696]	; (800dfa8 <_dtoa_r+0x318>)
 800dcee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800dcf2:	ea33 0308 	bics.w	r3, r3, r8
 800dcf6:	d11b      	bne.n	800dd30 <_dtoa_r+0xa0>
 800dcf8:	f242 730f 	movw	r3, #9999	; 0x270f
 800dcfc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800dcfe:	6013      	str	r3, [r2, #0]
 800dd00:	9b02      	ldr	r3, [sp, #8]
 800dd02:	b923      	cbnz	r3, 800dd0e <_dtoa_r+0x7e>
 800dd04:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800dd08:	2800      	cmp	r0, #0
 800dd0a:	f000 8545 	beq.w	800e798 <_dtoa_r+0xb08>
 800dd0e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dd10:	b953      	cbnz	r3, 800dd28 <_dtoa_r+0x98>
 800dd12:	4ba6      	ldr	r3, [pc, #664]	; (800dfac <_dtoa_r+0x31c>)
 800dd14:	e021      	b.n	800dd5a <_dtoa_r+0xca>
 800dd16:	4ba6      	ldr	r3, [pc, #664]	; (800dfb0 <_dtoa_r+0x320>)
 800dd18:	9306      	str	r3, [sp, #24]
 800dd1a:	3308      	adds	r3, #8
 800dd1c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800dd1e:	6013      	str	r3, [r2, #0]
 800dd20:	9806      	ldr	r0, [sp, #24]
 800dd22:	b015      	add	sp, #84	; 0x54
 800dd24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd28:	4ba0      	ldr	r3, [pc, #640]	; (800dfac <_dtoa_r+0x31c>)
 800dd2a:	9306      	str	r3, [sp, #24]
 800dd2c:	3303      	adds	r3, #3
 800dd2e:	e7f5      	b.n	800dd1c <_dtoa_r+0x8c>
 800dd30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800dd34:	2200      	movs	r2, #0
 800dd36:	2300      	movs	r3, #0
 800dd38:	4630      	mov	r0, r6
 800dd3a:	4639      	mov	r1, r7
 800dd3c:	f7f2 fe70 	bl	8000a20 <__aeabi_dcmpeq>
 800dd40:	4682      	mov	sl, r0
 800dd42:	b160      	cbz	r0, 800dd5e <_dtoa_r+0xce>
 800dd44:	2301      	movs	r3, #1
 800dd46:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800dd48:	6013      	str	r3, [r2, #0]
 800dd4a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	f000 8520 	beq.w	800e792 <_dtoa_r+0xb02>
 800dd52:	4b98      	ldr	r3, [pc, #608]	; (800dfb4 <_dtoa_r+0x324>)
 800dd54:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800dd56:	6013      	str	r3, [r2, #0]
 800dd58:	3b01      	subs	r3, #1
 800dd5a:	9306      	str	r3, [sp, #24]
 800dd5c:	e7e0      	b.n	800dd20 <_dtoa_r+0x90>
 800dd5e:	ab12      	add	r3, sp, #72	; 0x48
 800dd60:	9301      	str	r3, [sp, #4]
 800dd62:	ab13      	add	r3, sp, #76	; 0x4c
 800dd64:	9300      	str	r3, [sp, #0]
 800dd66:	4632      	mov	r2, r6
 800dd68:	463b      	mov	r3, r7
 800dd6a:	4620      	mov	r0, r4
 800dd6c:	f001 f800 	bl	800ed70 <__d2b>
 800dd70:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800dd74:	4683      	mov	fp, r0
 800dd76:	2d00      	cmp	r5, #0
 800dd78:	d07d      	beq.n	800de76 <_dtoa_r+0x1e6>
 800dd7a:	46b0      	mov	r8, r6
 800dd7c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dd80:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800dd84:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 800dd88:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800dd8c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 800dd90:	2200      	movs	r2, #0
 800dd92:	4b89      	ldr	r3, [pc, #548]	; (800dfb8 <_dtoa_r+0x328>)
 800dd94:	4640      	mov	r0, r8
 800dd96:	4649      	mov	r1, r9
 800dd98:	f7f2 fa22 	bl	80001e0 <__aeabi_dsub>
 800dd9c:	a37c      	add	r3, pc, #496	; (adr r3, 800df90 <_dtoa_r+0x300>)
 800dd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dda2:	f7f2 fbd5 	bl	8000550 <__aeabi_dmul>
 800dda6:	a37c      	add	r3, pc, #496	; (adr r3, 800df98 <_dtoa_r+0x308>)
 800dda8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddac:	f7f2 fa1a 	bl	80001e4 <__adddf3>
 800ddb0:	4606      	mov	r6, r0
 800ddb2:	4628      	mov	r0, r5
 800ddb4:	460f      	mov	r7, r1
 800ddb6:	f7f2 fb61 	bl	800047c <__aeabi_i2d>
 800ddba:	a379      	add	r3, pc, #484	; (adr r3, 800dfa0 <_dtoa_r+0x310>)
 800ddbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddc0:	f7f2 fbc6 	bl	8000550 <__aeabi_dmul>
 800ddc4:	4602      	mov	r2, r0
 800ddc6:	460b      	mov	r3, r1
 800ddc8:	4630      	mov	r0, r6
 800ddca:	4639      	mov	r1, r7
 800ddcc:	f7f2 fa0a 	bl	80001e4 <__adddf3>
 800ddd0:	4606      	mov	r6, r0
 800ddd2:	460f      	mov	r7, r1
 800ddd4:	f7f2 fe6c 	bl	8000ab0 <__aeabi_d2iz>
 800ddd8:	2200      	movs	r2, #0
 800ddda:	4682      	mov	sl, r0
 800dddc:	2300      	movs	r3, #0
 800ddde:	4630      	mov	r0, r6
 800dde0:	4639      	mov	r1, r7
 800dde2:	f7f2 fe27 	bl	8000a34 <__aeabi_dcmplt>
 800dde6:	b148      	cbz	r0, 800ddfc <_dtoa_r+0x16c>
 800dde8:	4650      	mov	r0, sl
 800ddea:	f7f2 fb47 	bl	800047c <__aeabi_i2d>
 800ddee:	4632      	mov	r2, r6
 800ddf0:	463b      	mov	r3, r7
 800ddf2:	f7f2 fe15 	bl	8000a20 <__aeabi_dcmpeq>
 800ddf6:	b908      	cbnz	r0, 800ddfc <_dtoa_r+0x16c>
 800ddf8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ddfc:	f1ba 0f16 	cmp.w	sl, #22
 800de00:	d85a      	bhi.n	800deb8 <_dtoa_r+0x228>
 800de02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800de06:	496d      	ldr	r1, [pc, #436]	; (800dfbc <_dtoa_r+0x32c>)
 800de08:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800de0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800de10:	f7f2 fe2e 	bl	8000a70 <__aeabi_dcmpgt>
 800de14:	2800      	cmp	r0, #0
 800de16:	d051      	beq.n	800debc <_dtoa_r+0x22c>
 800de18:	2300      	movs	r3, #0
 800de1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800de1e:	930d      	str	r3, [sp, #52]	; 0x34
 800de20:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800de22:	1b5d      	subs	r5, r3, r5
 800de24:	1e6b      	subs	r3, r5, #1
 800de26:	9307      	str	r3, [sp, #28]
 800de28:	bf43      	ittte	mi
 800de2a:	2300      	movmi	r3, #0
 800de2c:	f1c5 0901 	rsbmi	r9, r5, #1
 800de30:	9307      	strmi	r3, [sp, #28]
 800de32:	f04f 0900 	movpl.w	r9, #0
 800de36:	f1ba 0f00 	cmp.w	sl, #0
 800de3a:	db41      	blt.n	800dec0 <_dtoa_r+0x230>
 800de3c:	9b07      	ldr	r3, [sp, #28]
 800de3e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800de42:	4453      	add	r3, sl
 800de44:	9307      	str	r3, [sp, #28]
 800de46:	2300      	movs	r3, #0
 800de48:	9308      	str	r3, [sp, #32]
 800de4a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800de4c:	2b09      	cmp	r3, #9
 800de4e:	f200 808f 	bhi.w	800df70 <_dtoa_r+0x2e0>
 800de52:	2b05      	cmp	r3, #5
 800de54:	bfc4      	itt	gt
 800de56:	3b04      	subgt	r3, #4
 800de58:	931e      	strgt	r3, [sp, #120]	; 0x78
 800de5a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800de5c:	bfc8      	it	gt
 800de5e:	2500      	movgt	r5, #0
 800de60:	f1a3 0302 	sub.w	r3, r3, #2
 800de64:	bfd8      	it	le
 800de66:	2501      	movle	r5, #1
 800de68:	2b03      	cmp	r3, #3
 800de6a:	f200 808d 	bhi.w	800df88 <_dtoa_r+0x2f8>
 800de6e:	e8df f003 	tbb	[pc, r3]
 800de72:	7d7b      	.short	0x7d7b
 800de74:	6f2f      	.short	0x6f2f
 800de76:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800de7a:	441d      	add	r5, r3
 800de7c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800de80:	2820      	cmp	r0, #32
 800de82:	dd13      	ble.n	800deac <_dtoa_r+0x21c>
 800de84:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800de88:	9b02      	ldr	r3, [sp, #8]
 800de8a:	fa08 f800 	lsl.w	r8, r8, r0
 800de8e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800de92:	fa23 f000 	lsr.w	r0, r3, r0
 800de96:	ea48 0000 	orr.w	r0, r8, r0
 800de9a:	f7f2 fadf 	bl	800045c <__aeabi_ui2d>
 800de9e:	2301      	movs	r3, #1
 800dea0:	4680      	mov	r8, r0
 800dea2:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800dea6:	3d01      	subs	r5, #1
 800dea8:	9310      	str	r3, [sp, #64]	; 0x40
 800deaa:	e771      	b.n	800dd90 <_dtoa_r+0x100>
 800deac:	9b02      	ldr	r3, [sp, #8]
 800deae:	f1c0 0020 	rsb	r0, r0, #32
 800deb2:	fa03 f000 	lsl.w	r0, r3, r0
 800deb6:	e7f0      	b.n	800de9a <_dtoa_r+0x20a>
 800deb8:	2301      	movs	r3, #1
 800deba:	e7b0      	b.n	800de1e <_dtoa_r+0x18e>
 800debc:	900d      	str	r0, [sp, #52]	; 0x34
 800debe:	e7af      	b.n	800de20 <_dtoa_r+0x190>
 800dec0:	f1ca 0300 	rsb	r3, sl, #0
 800dec4:	9308      	str	r3, [sp, #32]
 800dec6:	2300      	movs	r3, #0
 800dec8:	eba9 090a 	sub.w	r9, r9, sl
 800decc:	930c      	str	r3, [sp, #48]	; 0x30
 800dece:	e7bc      	b.n	800de4a <_dtoa_r+0x1ba>
 800ded0:	2301      	movs	r3, #1
 800ded2:	9309      	str	r3, [sp, #36]	; 0x24
 800ded4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	dd74      	ble.n	800dfc4 <_dtoa_r+0x334>
 800deda:	4698      	mov	r8, r3
 800dedc:	9304      	str	r3, [sp, #16]
 800dede:	2200      	movs	r2, #0
 800dee0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800dee2:	6072      	str	r2, [r6, #4]
 800dee4:	2204      	movs	r2, #4
 800dee6:	f102 0014 	add.w	r0, r2, #20
 800deea:	4298      	cmp	r0, r3
 800deec:	6871      	ldr	r1, [r6, #4]
 800deee:	d96e      	bls.n	800dfce <_dtoa_r+0x33e>
 800def0:	4620      	mov	r0, r4
 800def2:	f000 fcb0 	bl	800e856 <_Balloc>
 800def6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800def8:	6030      	str	r0, [r6, #0]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	f1b8 0f0e 	cmp.w	r8, #14
 800df00:	9306      	str	r3, [sp, #24]
 800df02:	f200 80ed 	bhi.w	800e0e0 <_dtoa_r+0x450>
 800df06:	2d00      	cmp	r5, #0
 800df08:	f000 80ea 	beq.w	800e0e0 <_dtoa_r+0x450>
 800df0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800df10:	f1ba 0f00 	cmp.w	sl, #0
 800df14:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800df18:	dd77      	ble.n	800e00a <_dtoa_r+0x37a>
 800df1a:	4a28      	ldr	r2, [pc, #160]	; (800dfbc <_dtoa_r+0x32c>)
 800df1c:	f00a 030f 	and.w	r3, sl, #15
 800df20:	ea4f 162a 	mov.w	r6, sl, asr #4
 800df24:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800df28:	06f0      	lsls	r0, r6, #27
 800df2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df2e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800df32:	d568      	bpl.n	800e006 <_dtoa_r+0x376>
 800df34:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800df38:	4b21      	ldr	r3, [pc, #132]	; (800dfc0 <_dtoa_r+0x330>)
 800df3a:	2503      	movs	r5, #3
 800df3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800df40:	f7f2 fc30 	bl	80007a4 <__aeabi_ddiv>
 800df44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df48:	f006 060f 	and.w	r6, r6, #15
 800df4c:	4f1c      	ldr	r7, [pc, #112]	; (800dfc0 <_dtoa_r+0x330>)
 800df4e:	e04f      	b.n	800dff0 <_dtoa_r+0x360>
 800df50:	2301      	movs	r3, #1
 800df52:	9309      	str	r3, [sp, #36]	; 0x24
 800df54:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800df56:	4453      	add	r3, sl
 800df58:	f103 0801 	add.w	r8, r3, #1
 800df5c:	9304      	str	r3, [sp, #16]
 800df5e:	4643      	mov	r3, r8
 800df60:	2b01      	cmp	r3, #1
 800df62:	bfb8      	it	lt
 800df64:	2301      	movlt	r3, #1
 800df66:	e7ba      	b.n	800dede <_dtoa_r+0x24e>
 800df68:	2300      	movs	r3, #0
 800df6a:	e7b2      	b.n	800ded2 <_dtoa_r+0x242>
 800df6c:	2300      	movs	r3, #0
 800df6e:	e7f0      	b.n	800df52 <_dtoa_r+0x2c2>
 800df70:	2501      	movs	r5, #1
 800df72:	2300      	movs	r3, #0
 800df74:	9509      	str	r5, [sp, #36]	; 0x24
 800df76:	931e      	str	r3, [sp, #120]	; 0x78
 800df78:	f04f 33ff 	mov.w	r3, #4294967295
 800df7c:	2200      	movs	r2, #0
 800df7e:	9304      	str	r3, [sp, #16]
 800df80:	4698      	mov	r8, r3
 800df82:	2312      	movs	r3, #18
 800df84:	921f      	str	r2, [sp, #124]	; 0x7c
 800df86:	e7aa      	b.n	800dede <_dtoa_r+0x24e>
 800df88:	2301      	movs	r3, #1
 800df8a:	9309      	str	r3, [sp, #36]	; 0x24
 800df8c:	e7f4      	b.n	800df78 <_dtoa_r+0x2e8>
 800df8e:	bf00      	nop
 800df90:	636f4361 	.word	0x636f4361
 800df94:	3fd287a7 	.word	0x3fd287a7
 800df98:	8b60c8b3 	.word	0x8b60c8b3
 800df9c:	3fc68a28 	.word	0x3fc68a28
 800dfa0:	509f79fb 	.word	0x509f79fb
 800dfa4:	3fd34413 	.word	0x3fd34413
 800dfa8:	7ff00000 	.word	0x7ff00000
 800dfac:	08010015 	.word	0x08010015
 800dfb0:	0801000c 	.word	0x0801000c
 800dfb4:	0800ffe9 	.word	0x0800ffe9
 800dfb8:	3ff80000 	.word	0x3ff80000
 800dfbc:	08010048 	.word	0x08010048
 800dfc0:	08010020 	.word	0x08010020
 800dfc4:	2301      	movs	r3, #1
 800dfc6:	9304      	str	r3, [sp, #16]
 800dfc8:	4698      	mov	r8, r3
 800dfca:	461a      	mov	r2, r3
 800dfcc:	e7da      	b.n	800df84 <_dtoa_r+0x2f4>
 800dfce:	3101      	adds	r1, #1
 800dfd0:	6071      	str	r1, [r6, #4]
 800dfd2:	0052      	lsls	r2, r2, #1
 800dfd4:	e787      	b.n	800dee6 <_dtoa_r+0x256>
 800dfd6:	07f1      	lsls	r1, r6, #31
 800dfd8:	d508      	bpl.n	800dfec <_dtoa_r+0x35c>
 800dfda:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800dfde:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dfe2:	f7f2 fab5 	bl	8000550 <__aeabi_dmul>
 800dfe6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800dfea:	3501      	adds	r5, #1
 800dfec:	1076      	asrs	r6, r6, #1
 800dfee:	3708      	adds	r7, #8
 800dff0:	2e00      	cmp	r6, #0
 800dff2:	d1f0      	bne.n	800dfd6 <_dtoa_r+0x346>
 800dff4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800dff8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dffc:	f7f2 fbd2 	bl	80007a4 <__aeabi_ddiv>
 800e000:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e004:	e01b      	b.n	800e03e <_dtoa_r+0x3ae>
 800e006:	2502      	movs	r5, #2
 800e008:	e7a0      	b.n	800df4c <_dtoa_r+0x2bc>
 800e00a:	f000 80a4 	beq.w	800e156 <_dtoa_r+0x4c6>
 800e00e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e012:	f1ca 0600 	rsb	r6, sl, #0
 800e016:	4ba0      	ldr	r3, [pc, #640]	; (800e298 <_dtoa_r+0x608>)
 800e018:	f006 020f 	and.w	r2, r6, #15
 800e01c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e020:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e024:	f7f2 fa94 	bl	8000550 <__aeabi_dmul>
 800e028:	2502      	movs	r5, #2
 800e02a:	2300      	movs	r3, #0
 800e02c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e030:	4f9a      	ldr	r7, [pc, #616]	; (800e29c <_dtoa_r+0x60c>)
 800e032:	1136      	asrs	r6, r6, #4
 800e034:	2e00      	cmp	r6, #0
 800e036:	f040 8083 	bne.w	800e140 <_dtoa_r+0x4b0>
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d1e0      	bne.n	800e000 <_dtoa_r+0x370>
 800e03e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e040:	2b00      	cmp	r3, #0
 800e042:	f000 808a 	beq.w	800e15a <_dtoa_r+0x4ca>
 800e046:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e04a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e04e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e052:	2200      	movs	r2, #0
 800e054:	4b92      	ldr	r3, [pc, #584]	; (800e2a0 <_dtoa_r+0x610>)
 800e056:	f7f2 fced 	bl	8000a34 <__aeabi_dcmplt>
 800e05a:	2800      	cmp	r0, #0
 800e05c:	d07d      	beq.n	800e15a <_dtoa_r+0x4ca>
 800e05e:	f1b8 0f00 	cmp.w	r8, #0
 800e062:	d07a      	beq.n	800e15a <_dtoa_r+0x4ca>
 800e064:	9b04      	ldr	r3, [sp, #16]
 800e066:	2b00      	cmp	r3, #0
 800e068:	dd36      	ble.n	800e0d8 <_dtoa_r+0x448>
 800e06a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e06e:	2200      	movs	r2, #0
 800e070:	4b8c      	ldr	r3, [pc, #560]	; (800e2a4 <_dtoa_r+0x614>)
 800e072:	f7f2 fa6d 	bl	8000550 <__aeabi_dmul>
 800e076:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e07a:	9e04      	ldr	r6, [sp, #16]
 800e07c:	f10a 37ff 	add.w	r7, sl, #4294967295
 800e080:	3501      	adds	r5, #1
 800e082:	4628      	mov	r0, r5
 800e084:	f7f2 f9fa 	bl	800047c <__aeabi_i2d>
 800e088:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e08c:	f7f2 fa60 	bl	8000550 <__aeabi_dmul>
 800e090:	2200      	movs	r2, #0
 800e092:	4b85      	ldr	r3, [pc, #532]	; (800e2a8 <_dtoa_r+0x618>)
 800e094:	f7f2 f8a6 	bl	80001e4 <__adddf3>
 800e098:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800e09c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e0a0:	950b      	str	r5, [sp, #44]	; 0x2c
 800e0a2:	2e00      	cmp	r6, #0
 800e0a4:	d15c      	bne.n	800e160 <_dtoa_r+0x4d0>
 800e0a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e0aa:	2200      	movs	r2, #0
 800e0ac:	4b7f      	ldr	r3, [pc, #508]	; (800e2ac <_dtoa_r+0x61c>)
 800e0ae:	f7f2 f897 	bl	80001e0 <__aeabi_dsub>
 800e0b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e0b4:	462b      	mov	r3, r5
 800e0b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e0ba:	f7f2 fcd9 	bl	8000a70 <__aeabi_dcmpgt>
 800e0be:	2800      	cmp	r0, #0
 800e0c0:	f040 8281 	bne.w	800e5c6 <_dtoa_r+0x936>
 800e0c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e0c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e0ca:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800e0ce:	f7f2 fcb1 	bl	8000a34 <__aeabi_dcmplt>
 800e0d2:	2800      	cmp	r0, #0
 800e0d4:	f040 8275 	bne.w	800e5c2 <_dtoa_r+0x932>
 800e0d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800e0dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e0e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	f2c0 814b 	blt.w	800e37e <_dtoa_r+0x6ee>
 800e0e8:	f1ba 0f0e 	cmp.w	sl, #14
 800e0ec:	f300 8147 	bgt.w	800e37e <_dtoa_r+0x6ee>
 800e0f0:	4b69      	ldr	r3, [pc, #420]	; (800e298 <_dtoa_r+0x608>)
 800e0f2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e0fe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e100:	2b00      	cmp	r3, #0
 800e102:	f280 80d7 	bge.w	800e2b4 <_dtoa_r+0x624>
 800e106:	f1b8 0f00 	cmp.w	r8, #0
 800e10a:	f300 80d3 	bgt.w	800e2b4 <_dtoa_r+0x624>
 800e10e:	f040 8257 	bne.w	800e5c0 <_dtoa_r+0x930>
 800e112:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e116:	2200      	movs	r2, #0
 800e118:	4b64      	ldr	r3, [pc, #400]	; (800e2ac <_dtoa_r+0x61c>)
 800e11a:	f7f2 fa19 	bl	8000550 <__aeabi_dmul>
 800e11e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e122:	f7f2 fc9b 	bl	8000a5c <__aeabi_dcmpge>
 800e126:	4646      	mov	r6, r8
 800e128:	4647      	mov	r7, r8
 800e12a:	2800      	cmp	r0, #0
 800e12c:	f040 822d 	bne.w	800e58a <_dtoa_r+0x8fa>
 800e130:	9b06      	ldr	r3, [sp, #24]
 800e132:	9a06      	ldr	r2, [sp, #24]
 800e134:	1c5d      	adds	r5, r3, #1
 800e136:	2331      	movs	r3, #49	; 0x31
 800e138:	f10a 0a01 	add.w	sl, sl, #1
 800e13c:	7013      	strb	r3, [r2, #0]
 800e13e:	e228      	b.n	800e592 <_dtoa_r+0x902>
 800e140:	07f2      	lsls	r2, r6, #31
 800e142:	d505      	bpl.n	800e150 <_dtoa_r+0x4c0>
 800e144:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e148:	f7f2 fa02 	bl	8000550 <__aeabi_dmul>
 800e14c:	2301      	movs	r3, #1
 800e14e:	3501      	adds	r5, #1
 800e150:	1076      	asrs	r6, r6, #1
 800e152:	3708      	adds	r7, #8
 800e154:	e76e      	b.n	800e034 <_dtoa_r+0x3a4>
 800e156:	2502      	movs	r5, #2
 800e158:	e771      	b.n	800e03e <_dtoa_r+0x3ae>
 800e15a:	4657      	mov	r7, sl
 800e15c:	4646      	mov	r6, r8
 800e15e:	e790      	b.n	800e082 <_dtoa_r+0x3f2>
 800e160:	4b4d      	ldr	r3, [pc, #308]	; (800e298 <_dtoa_r+0x608>)
 800e162:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e166:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800e16a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d048      	beq.n	800e202 <_dtoa_r+0x572>
 800e170:	4602      	mov	r2, r0
 800e172:	460b      	mov	r3, r1
 800e174:	2000      	movs	r0, #0
 800e176:	494e      	ldr	r1, [pc, #312]	; (800e2b0 <_dtoa_r+0x620>)
 800e178:	f7f2 fb14 	bl	80007a4 <__aeabi_ddiv>
 800e17c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e180:	f7f2 f82e 	bl	80001e0 <__aeabi_dsub>
 800e184:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e188:	9d06      	ldr	r5, [sp, #24]
 800e18a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e18e:	f7f2 fc8f 	bl	8000ab0 <__aeabi_d2iz>
 800e192:	9011      	str	r0, [sp, #68]	; 0x44
 800e194:	f7f2 f972 	bl	800047c <__aeabi_i2d>
 800e198:	4602      	mov	r2, r0
 800e19a:	460b      	mov	r3, r1
 800e19c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1a0:	f7f2 f81e 	bl	80001e0 <__aeabi_dsub>
 800e1a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e1a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e1aa:	3330      	adds	r3, #48	; 0x30
 800e1ac:	f805 3b01 	strb.w	r3, [r5], #1
 800e1b0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e1b4:	f7f2 fc3e 	bl	8000a34 <__aeabi_dcmplt>
 800e1b8:	2800      	cmp	r0, #0
 800e1ba:	d163      	bne.n	800e284 <_dtoa_r+0x5f4>
 800e1bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e1c0:	2000      	movs	r0, #0
 800e1c2:	4937      	ldr	r1, [pc, #220]	; (800e2a0 <_dtoa_r+0x610>)
 800e1c4:	f7f2 f80c 	bl	80001e0 <__aeabi_dsub>
 800e1c8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e1cc:	f7f2 fc32 	bl	8000a34 <__aeabi_dcmplt>
 800e1d0:	2800      	cmp	r0, #0
 800e1d2:	f040 80b5 	bne.w	800e340 <_dtoa_r+0x6b0>
 800e1d6:	9b06      	ldr	r3, [sp, #24]
 800e1d8:	1aeb      	subs	r3, r5, r3
 800e1da:	429e      	cmp	r6, r3
 800e1dc:	f77f af7c 	ble.w	800e0d8 <_dtoa_r+0x448>
 800e1e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	4b2f      	ldr	r3, [pc, #188]	; (800e2a4 <_dtoa_r+0x614>)
 800e1e8:	f7f2 f9b2 	bl	8000550 <__aeabi_dmul>
 800e1ec:	2200      	movs	r2, #0
 800e1ee:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e1f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1f6:	4b2b      	ldr	r3, [pc, #172]	; (800e2a4 <_dtoa_r+0x614>)
 800e1f8:	f7f2 f9aa 	bl	8000550 <__aeabi_dmul>
 800e1fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e200:	e7c3      	b.n	800e18a <_dtoa_r+0x4fa>
 800e202:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e206:	f7f2 f9a3 	bl	8000550 <__aeabi_dmul>
 800e20a:	9b06      	ldr	r3, [sp, #24]
 800e20c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e210:	199d      	adds	r5, r3, r6
 800e212:	461e      	mov	r6, r3
 800e214:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e218:	f7f2 fc4a 	bl	8000ab0 <__aeabi_d2iz>
 800e21c:	9011      	str	r0, [sp, #68]	; 0x44
 800e21e:	f7f2 f92d 	bl	800047c <__aeabi_i2d>
 800e222:	4602      	mov	r2, r0
 800e224:	460b      	mov	r3, r1
 800e226:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e22a:	f7f1 ffd9 	bl	80001e0 <__aeabi_dsub>
 800e22e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e230:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e234:	3330      	adds	r3, #48	; 0x30
 800e236:	f806 3b01 	strb.w	r3, [r6], #1
 800e23a:	42ae      	cmp	r6, r5
 800e23c:	f04f 0200 	mov.w	r2, #0
 800e240:	d124      	bne.n	800e28c <_dtoa_r+0x5fc>
 800e242:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e246:	4b1a      	ldr	r3, [pc, #104]	; (800e2b0 <_dtoa_r+0x620>)
 800e248:	f7f1 ffcc 	bl	80001e4 <__adddf3>
 800e24c:	4602      	mov	r2, r0
 800e24e:	460b      	mov	r3, r1
 800e250:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e254:	f7f2 fc0c 	bl	8000a70 <__aeabi_dcmpgt>
 800e258:	2800      	cmp	r0, #0
 800e25a:	d171      	bne.n	800e340 <_dtoa_r+0x6b0>
 800e25c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e260:	2000      	movs	r0, #0
 800e262:	4913      	ldr	r1, [pc, #76]	; (800e2b0 <_dtoa_r+0x620>)
 800e264:	f7f1 ffbc 	bl	80001e0 <__aeabi_dsub>
 800e268:	4602      	mov	r2, r0
 800e26a:	460b      	mov	r3, r1
 800e26c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e270:	f7f2 fbe0 	bl	8000a34 <__aeabi_dcmplt>
 800e274:	2800      	cmp	r0, #0
 800e276:	f43f af2f 	beq.w	800e0d8 <_dtoa_r+0x448>
 800e27a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e27e:	1e6a      	subs	r2, r5, #1
 800e280:	2b30      	cmp	r3, #48	; 0x30
 800e282:	d001      	beq.n	800e288 <_dtoa_r+0x5f8>
 800e284:	46ba      	mov	sl, r7
 800e286:	e04a      	b.n	800e31e <_dtoa_r+0x68e>
 800e288:	4615      	mov	r5, r2
 800e28a:	e7f6      	b.n	800e27a <_dtoa_r+0x5ea>
 800e28c:	4b05      	ldr	r3, [pc, #20]	; (800e2a4 <_dtoa_r+0x614>)
 800e28e:	f7f2 f95f 	bl	8000550 <__aeabi_dmul>
 800e292:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e296:	e7bd      	b.n	800e214 <_dtoa_r+0x584>
 800e298:	08010048 	.word	0x08010048
 800e29c:	08010020 	.word	0x08010020
 800e2a0:	3ff00000 	.word	0x3ff00000
 800e2a4:	40240000 	.word	0x40240000
 800e2a8:	401c0000 	.word	0x401c0000
 800e2ac:	40140000 	.word	0x40140000
 800e2b0:	3fe00000 	.word	0x3fe00000
 800e2b4:	9d06      	ldr	r5, [sp, #24]
 800e2b6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e2ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e2be:	4630      	mov	r0, r6
 800e2c0:	4639      	mov	r1, r7
 800e2c2:	f7f2 fa6f 	bl	80007a4 <__aeabi_ddiv>
 800e2c6:	f7f2 fbf3 	bl	8000ab0 <__aeabi_d2iz>
 800e2ca:	4681      	mov	r9, r0
 800e2cc:	f7f2 f8d6 	bl	800047c <__aeabi_i2d>
 800e2d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e2d4:	f7f2 f93c 	bl	8000550 <__aeabi_dmul>
 800e2d8:	4602      	mov	r2, r0
 800e2da:	460b      	mov	r3, r1
 800e2dc:	4630      	mov	r0, r6
 800e2de:	4639      	mov	r1, r7
 800e2e0:	f7f1 ff7e 	bl	80001e0 <__aeabi_dsub>
 800e2e4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800e2e8:	f805 6b01 	strb.w	r6, [r5], #1
 800e2ec:	9e06      	ldr	r6, [sp, #24]
 800e2ee:	4602      	mov	r2, r0
 800e2f0:	1bae      	subs	r6, r5, r6
 800e2f2:	45b0      	cmp	r8, r6
 800e2f4:	460b      	mov	r3, r1
 800e2f6:	d135      	bne.n	800e364 <_dtoa_r+0x6d4>
 800e2f8:	f7f1 ff74 	bl	80001e4 <__adddf3>
 800e2fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e300:	4606      	mov	r6, r0
 800e302:	460f      	mov	r7, r1
 800e304:	f7f2 fbb4 	bl	8000a70 <__aeabi_dcmpgt>
 800e308:	b9c8      	cbnz	r0, 800e33e <_dtoa_r+0x6ae>
 800e30a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e30e:	4630      	mov	r0, r6
 800e310:	4639      	mov	r1, r7
 800e312:	f7f2 fb85 	bl	8000a20 <__aeabi_dcmpeq>
 800e316:	b110      	cbz	r0, 800e31e <_dtoa_r+0x68e>
 800e318:	f019 0f01 	tst.w	r9, #1
 800e31c:	d10f      	bne.n	800e33e <_dtoa_r+0x6ae>
 800e31e:	4659      	mov	r1, fp
 800e320:	4620      	mov	r0, r4
 800e322:	f000 facc 	bl	800e8be <_Bfree>
 800e326:	2300      	movs	r3, #0
 800e328:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e32a:	702b      	strb	r3, [r5, #0]
 800e32c:	f10a 0301 	add.w	r3, sl, #1
 800e330:	6013      	str	r3, [r2, #0]
 800e332:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e334:	2b00      	cmp	r3, #0
 800e336:	f43f acf3 	beq.w	800dd20 <_dtoa_r+0x90>
 800e33a:	601d      	str	r5, [r3, #0]
 800e33c:	e4f0      	b.n	800dd20 <_dtoa_r+0x90>
 800e33e:	4657      	mov	r7, sl
 800e340:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e344:	1e6b      	subs	r3, r5, #1
 800e346:	2a39      	cmp	r2, #57	; 0x39
 800e348:	d106      	bne.n	800e358 <_dtoa_r+0x6c8>
 800e34a:	9a06      	ldr	r2, [sp, #24]
 800e34c:	429a      	cmp	r2, r3
 800e34e:	d107      	bne.n	800e360 <_dtoa_r+0x6d0>
 800e350:	2330      	movs	r3, #48	; 0x30
 800e352:	7013      	strb	r3, [r2, #0]
 800e354:	4613      	mov	r3, r2
 800e356:	3701      	adds	r7, #1
 800e358:	781a      	ldrb	r2, [r3, #0]
 800e35a:	3201      	adds	r2, #1
 800e35c:	701a      	strb	r2, [r3, #0]
 800e35e:	e791      	b.n	800e284 <_dtoa_r+0x5f4>
 800e360:	461d      	mov	r5, r3
 800e362:	e7ed      	b.n	800e340 <_dtoa_r+0x6b0>
 800e364:	2200      	movs	r2, #0
 800e366:	4b99      	ldr	r3, [pc, #612]	; (800e5cc <_dtoa_r+0x93c>)
 800e368:	f7f2 f8f2 	bl	8000550 <__aeabi_dmul>
 800e36c:	2200      	movs	r2, #0
 800e36e:	2300      	movs	r3, #0
 800e370:	4606      	mov	r6, r0
 800e372:	460f      	mov	r7, r1
 800e374:	f7f2 fb54 	bl	8000a20 <__aeabi_dcmpeq>
 800e378:	2800      	cmp	r0, #0
 800e37a:	d09e      	beq.n	800e2ba <_dtoa_r+0x62a>
 800e37c:	e7cf      	b.n	800e31e <_dtoa_r+0x68e>
 800e37e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e380:	2a00      	cmp	r2, #0
 800e382:	f000 8088 	beq.w	800e496 <_dtoa_r+0x806>
 800e386:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e388:	2a01      	cmp	r2, #1
 800e38a:	dc6d      	bgt.n	800e468 <_dtoa_r+0x7d8>
 800e38c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e38e:	2a00      	cmp	r2, #0
 800e390:	d066      	beq.n	800e460 <_dtoa_r+0x7d0>
 800e392:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e396:	464d      	mov	r5, r9
 800e398:	9e08      	ldr	r6, [sp, #32]
 800e39a:	9a07      	ldr	r2, [sp, #28]
 800e39c:	2101      	movs	r1, #1
 800e39e:	441a      	add	r2, r3
 800e3a0:	4620      	mov	r0, r4
 800e3a2:	4499      	add	r9, r3
 800e3a4:	9207      	str	r2, [sp, #28]
 800e3a6:	f000 fb2a 	bl	800e9fe <__i2b>
 800e3aa:	4607      	mov	r7, r0
 800e3ac:	2d00      	cmp	r5, #0
 800e3ae:	dd0b      	ble.n	800e3c8 <_dtoa_r+0x738>
 800e3b0:	9b07      	ldr	r3, [sp, #28]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	dd08      	ble.n	800e3c8 <_dtoa_r+0x738>
 800e3b6:	42ab      	cmp	r3, r5
 800e3b8:	bfa8      	it	ge
 800e3ba:	462b      	movge	r3, r5
 800e3bc:	9a07      	ldr	r2, [sp, #28]
 800e3be:	eba9 0903 	sub.w	r9, r9, r3
 800e3c2:	1aed      	subs	r5, r5, r3
 800e3c4:	1ad3      	subs	r3, r2, r3
 800e3c6:	9307      	str	r3, [sp, #28]
 800e3c8:	9b08      	ldr	r3, [sp, #32]
 800e3ca:	b1eb      	cbz	r3, 800e408 <_dtoa_r+0x778>
 800e3cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d065      	beq.n	800e49e <_dtoa_r+0x80e>
 800e3d2:	b18e      	cbz	r6, 800e3f8 <_dtoa_r+0x768>
 800e3d4:	4639      	mov	r1, r7
 800e3d6:	4632      	mov	r2, r6
 800e3d8:	4620      	mov	r0, r4
 800e3da:	f000 fbaf 	bl	800eb3c <__pow5mult>
 800e3de:	465a      	mov	r2, fp
 800e3e0:	4601      	mov	r1, r0
 800e3e2:	4607      	mov	r7, r0
 800e3e4:	4620      	mov	r0, r4
 800e3e6:	f000 fb13 	bl	800ea10 <__multiply>
 800e3ea:	4659      	mov	r1, fp
 800e3ec:	900a      	str	r0, [sp, #40]	; 0x28
 800e3ee:	4620      	mov	r0, r4
 800e3f0:	f000 fa65 	bl	800e8be <_Bfree>
 800e3f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e3f6:	469b      	mov	fp, r3
 800e3f8:	9b08      	ldr	r3, [sp, #32]
 800e3fa:	1b9a      	subs	r2, r3, r6
 800e3fc:	d004      	beq.n	800e408 <_dtoa_r+0x778>
 800e3fe:	4659      	mov	r1, fp
 800e400:	4620      	mov	r0, r4
 800e402:	f000 fb9b 	bl	800eb3c <__pow5mult>
 800e406:	4683      	mov	fp, r0
 800e408:	2101      	movs	r1, #1
 800e40a:	4620      	mov	r0, r4
 800e40c:	f000 faf7 	bl	800e9fe <__i2b>
 800e410:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e412:	4606      	mov	r6, r0
 800e414:	2b00      	cmp	r3, #0
 800e416:	f000 81c6 	beq.w	800e7a6 <_dtoa_r+0xb16>
 800e41a:	461a      	mov	r2, r3
 800e41c:	4601      	mov	r1, r0
 800e41e:	4620      	mov	r0, r4
 800e420:	f000 fb8c 	bl	800eb3c <__pow5mult>
 800e424:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e426:	4606      	mov	r6, r0
 800e428:	2b01      	cmp	r3, #1
 800e42a:	dc3e      	bgt.n	800e4aa <_dtoa_r+0x81a>
 800e42c:	9b02      	ldr	r3, [sp, #8]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d137      	bne.n	800e4a2 <_dtoa_r+0x812>
 800e432:	9b03      	ldr	r3, [sp, #12]
 800e434:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d134      	bne.n	800e4a6 <_dtoa_r+0x816>
 800e43c:	9b03      	ldr	r3, [sp, #12]
 800e43e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e442:	0d1b      	lsrs	r3, r3, #20
 800e444:	051b      	lsls	r3, r3, #20
 800e446:	b12b      	cbz	r3, 800e454 <_dtoa_r+0x7c4>
 800e448:	9b07      	ldr	r3, [sp, #28]
 800e44a:	f109 0901 	add.w	r9, r9, #1
 800e44e:	3301      	adds	r3, #1
 800e450:	9307      	str	r3, [sp, #28]
 800e452:	2301      	movs	r3, #1
 800e454:	9308      	str	r3, [sp, #32]
 800e456:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d128      	bne.n	800e4ae <_dtoa_r+0x81e>
 800e45c:	2001      	movs	r0, #1
 800e45e:	e02e      	b.n	800e4be <_dtoa_r+0x82e>
 800e460:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e462:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e466:	e796      	b.n	800e396 <_dtoa_r+0x706>
 800e468:	9b08      	ldr	r3, [sp, #32]
 800e46a:	f108 36ff 	add.w	r6, r8, #4294967295
 800e46e:	42b3      	cmp	r3, r6
 800e470:	bfb7      	itett	lt
 800e472:	9b08      	ldrlt	r3, [sp, #32]
 800e474:	1b9e      	subge	r6, r3, r6
 800e476:	1af2      	sublt	r2, r6, r3
 800e478:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800e47a:	bfbf      	itttt	lt
 800e47c:	9608      	strlt	r6, [sp, #32]
 800e47e:	189b      	addlt	r3, r3, r2
 800e480:	930c      	strlt	r3, [sp, #48]	; 0x30
 800e482:	2600      	movlt	r6, #0
 800e484:	f1b8 0f00 	cmp.w	r8, #0
 800e488:	bfb9      	ittee	lt
 800e48a:	eba9 0508 	sublt.w	r5, r9, r8
 800e48e:	2300      	movlt	r3, #0
 800e490:	464d      	movge	r5, r9
 800e492:	4643      	movge	r3, r8
 800e494:	e781      	b.n	800e39a <_dtoa_r+0x70a>
 800e496:	9e08      	ldr	r6, [sp, #32]
 800e498:	464d      	mov	r5, r9
 800e49a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800e49c:	e786      	b.n	800e3ac <_dtoa_r+0x71c>
 800e49e:	9a08      	ldr	r2, [sp, #32]
 800e4a0:	e7ad      	b.n	800e3fe <_dtoa_r+0x76e>
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	e7d6      	b.n	800e454 <_dtoa_r+0x7c4>
 800e4a6:	9b02      	ldr	r3, [sp, #8]
 800e4a8:	e7d4      	b.n	800e454 <_dtoa_r+0x7c4>
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	9308      	str	r3, [sp, #32]
 800e4ae:	6933      	ldr	r3, [r6, #16]
 800e4b0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e4b4:	6918      	ldr	r0, [r3, #16]
 800e4b6:	f000 fa54 	bl	800e962 <__hi0bits>
 800e4ba:	f1c0 0020 	rsb	r0, r0, #32
 800e4be:	9b07      	ldr	r3, [sp, #28]
 800e4c0:	4418      	add	r0, r3
 800e4c2:	f010 001f 	ands.w	r0, r0, #31
 800e4c6:	d047      	beq.n	800e558 <_dtoa_r+0x8c8>
 800e4c8:	f1c0 0320 	rsb	r3, r0, #32
 800e4cc:	2b04      	cmp	r3, #4
 800e4ce:	dd3b      	ble.n	800e548 <_dtoa_r+0x8b8>
 800e4d0:	9b07      	ldr	r3, [sp, #28]
 800e4d2:	f1c0 001c 	rsb	r0, r0, #28
 800e4d6:	4481      	add	r9, r0
 800e4d8:	4405      	add	r5, r0
 800e4da:	4403      	add	r3, r0
 800e4dc:	9307      	str	r3, [sp, #28]
 800e4de:	f1b9 0f00 	cmp.w	r9, #0
 800e4e2:	dd05      	ble.n	800e4f0 <_dtoa_r+0x860>
 800e4e4:	4659      	mov	r1, fp
 800e4e6:	464a      	mov	r2, r9
 800e4e8:	4620      	mov	r0, r4
 800e4ea:	f000 fb75 	bl	800ebd8 <__lshift>
 800e4ee:	4683      	mov	fp, r0
 800e4f0:	9b07      	ldr	r3, [sp, #28]
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	dd05      	ble.n	800e502 <_dtoa_r+0x872>
 800e4f6:	4631      	mov	r1, r6
 800e4f8:	461a      	mov	r2, r3
 800e4fa:	4620      	mov	r0, r4
 800e4fc:	f000 fb6c 	bl	800ebd8 <__lshift>
 800e500:	4606      	mov	r6, r0
 800e502:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e504:	b353      	cbz	r3, 800e55c <_dtoa_r+0x8cc>
 800e506:	4631      	mov	r1, r6
 800e508:	4658      	mov	r0, fp
 800e50a:	f000 fbb9 	bl	800ec80 <__mcmp>
 800e50e:	2800      	cmp	r0, #0
 800e510:	da24      	bge.n	800e55c <_dtoa_r+0x8cc>
 800e512:	2300      	movs	r3, #0
 800e514:	4659      	mov	r1, fp
 800e516:	220a      	movs	r2, #10
 800e518:	4620      	mov	r0, r4
 800e51a:	f000 f9e7 	bl	800e8ec <__multadd>
 800e51e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e520:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e524:	4683      	mov	fp, r0
 800e526:	2b00      	cmp	r3, #0
 800e528:	f000 8144 	beq.w	800e7b4 <_dtoa_r+0xb24>
 800e52c:	2300      	movs	r3, #0
 800e52e:	4639      	mov	r1, r7
 800e530:	220a      	movs	r2, #10
 800e532:	4620      	mov	r0, r4
 800e534:	f000 f9da 	bl	800e8ec <__multadd>
 800e538:	9b04      	ldr	r3, [sp, #16]
 800e53a:	4607      	mov	r7, r0
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	dc4d      	bgt.n	800e5dc <_dtoa_r+0x94c>
 800e540:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e542:	2b02      	cmp	r3, #2
 800e544:	dd4a      	ble.n	800e5dc <_dtoa_r+0x94c>
 800e546:	e011      	b.n	800e56c <_dtoa_r+0x8dc>
 800e548:	d0c9      	beq.n	800e4de <_dtoa_r+0x84e>
 800e54a:	9a07      	ldr	r2, [sp, #28]
 800e54c:	331c      	adds	r3, #28
 800e54e:	441a      	add	r2, r3
 800e550:	4499      	add	r9, r3
 800e552:	441d      	add	r5, r3
 800e554:	4613      	mov	r3, r2
 800e556:	e7c1      	b.n	800e4dc <_dtoa_r+0x84c>
 800e558:	4603      	mov	r3, r0
 800e55a:	e7f6      	b.n	800e54a <_dtoa_r+0x8ba>
 800e55c:	f1b8 0f00 	cmp.w	r8, #0
 800e560:	dc36      	bgt.n	800e5d0 <_dtoa_r+0x940>
 800e562:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e564:	2b02      	cmp	r3, #2
 800e566:	dd33      	ble.n	800e5d0 <_dtoa_r+0x940>
 800e568:	f8cd 8010 	str.w	r8, [sp, #16]
 800e56c:	9b04      	ldr	r3, [sp, #16]
 800e56e:	b963      	cbnz	r3, 800e58a <_dtoa_r+0x8fa>
 800e570:	4631      	mov	r1, r6
 800e572:	2205      	movs	r2, #5
 800e574:	4620      	mov	r0, r4
 800e576:	f000 f9b9 	bl	800e8ec <__multadd>
 800e57a:	4601      	mov	r1, r0
 800e57c:	4606      	mov	r6, r0
 800e57e:	4658      	mov	r0, fp
 800e580:	f000 fb7e 	bl	800ec80 <__mcmp>
 800e584:	2800      	cmp	r0, #0
 800e586:	f73f add3 	bgt.w	800e130 <_dtoa_r+0x4a0>
 800e58a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e58c:	9d06      	ldr	r5, [sp, #24]
 800e58e:	ea6f 0a03 	mvn.w	sl, r3
 800e592:	f04f 0900 	mov.w	r9, #0
 800e596:	4631      	mov	r1, r6
 800e598:	4620      	mov	r0, r4
 800e59a:	f000 f990 	bl	800e8be <_Bfree>
 800e59e:	2f00      	cmp	r7, #0
 800e5a0:	f43f aebd 	beq.w	800e31e <_dtoa_r+0x68e>
 800e5a4:	f1b9 0f00 	cmp.w	r9, #0
 800e5a8:	d005      	beq.n	800e5b6 <_dtoa_r+0x926>
 800e5aa:	45b9      	cmp	r9, r7
 800e5ac:	d003      	beq.n	800e5b6 <_dtoa_r+0x926>
 800e5ae:	4649      	mov	r1, r9
 800e5b0:	4620      	mov	r0, r4
 800e5b2:	f000 f984 	bl	800e8be <_Bfree>
 800e5b6:	4639      	mov	r1, r7
 800e5b8:	4620      	mov	r0, r4
 800e5ba:	f000 f980 	bl	800e8be <_Bfree>
 800e5be:	e6ae      	b.n	800e31e <_dtoa_r+0x68e>
 800e5c0:	2600      	movs	r6, #0
 800e5c2:	4637      	mov	r7, r6
 800e5c4:	e7e1      	b.n	800e58a <_dtoa_r+0x8fa>
 800e5c6:	46ba      	mov	sl, r7
 800e5c8:	4637      	mov	r7, r6
 800e5ca:	e5b1      	b.n	800e130 <_dtoa_r+0x4a0>
 800e5cc:	40240000 	.word	0x40240000
 800e5d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5d2:	f8cd 8010 	str.w	r8, [sp, #16]
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	f000 80f3 	beq.w	800e7c2 <_dtoa_r+0xb32>
 800e5dc:	2d00      	cmp	r5, #0
 800e5de:	dd05      	ble.n	800e5ec <_dtoa_r+0x95c>
 800e5e0:	4639      	mov	r1, r7
 800e5e2:	462a      	mov	r2, r5
 800e5e4:	4620      	mov	r0, r4
 800e5e6:	f000 faf7 	bl	800ebd8 <__lshift>
 800e5ea:	4607      	mov	r7, r0
 800e5ec:	9b08      	ldr	r3, [sp, #32]
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d04c      	beq.n	800e68c <_dtoa_r+0x9fc>
 800e5f2:	6879      	ldr	r1, [r7, #4]
 800e5f4:	4620      	mov	r0, r4
 800e5f6:	f000 f92e 	bl	800e856 <_Balloc>
 800e5fa:	4605      	mov	r5, r0
 800e5fc:	693a      	ldr	r2, [r7, #16]
 800e5fe:	f107 010c 	add.w	r1, r7, #12
 800e602:	3202      	adds	r2, #2
 800e604:	0092      	lsls	r2, r2, #2
 800e606:	300c      	adds	r0, #12
 800e608:	f000 f91a 	bl	800e840 <memcpy>
 800e60c:	2201      	movs	r2, #1
 800e60e:	4629      	mov	r1, r5
 800e610:	4620      	mov	r0, r4
 800e612:	f000 fae1 	bl	800ebd8 <__lshift>
 800e616:	46b9      	mov	r9, r7
 800e618:	4607      	mov	r7, r0
 800e61a:	9b06      	ldr	r3, [sp, #24]
 800e61c:	9307      	str	r3, [sp, #28]
 800e61e:	9b02      	ldr	r3, [sp, #8]
 800e620:	f003 0301 	and.w	r3, r3, #1
 800e624:	9308      	str	r3, [sp, #32]
 800e626:	4631      	mov	r1, r6
 800e628:	4658      	mov	r0, fp
 800e62a:	f7ff faa3 	bl	800db74 <quorem>
 800e62e:	4649      	mov	r1, r9
 800e630:	4605      	mov	r5, r0
 800e632:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e636:	4658      	mov	r0, fp
 800e638:	f000 fb22 	bl	800ec80 <__mcmp>
 800e63c:	463a      	mov	r2, r7
 800e63e:	9002      	str	r0, [sp, #8]
 800e640:	4631      	mov	r1, r6
 800e642:	4620      	mov	r0, r4
 800e644:	f000 fb36 	bl	800ecb4 <__mdiff>
 800e648:	68c3      	ldr	r3, [r0, #12]
 800e64a:	4602      	mov	r2, r0
 800e64c:	bb03      	cbnz	r3, 800e690 <_dtoa_r+0xa00>
 800e64e:	4601      	mov	r1, r0
 800e650:	9009      	str	r0, [sp, #36]	; 0x24
 800e652:	4658      	mov	r0, fp
 800e654:	f000 fb14 	bl	800ec80 <__mcmp>
 800e658:	4603      	mov	r3, r0
 800e65a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e65c:	4611      	mov	r1, r2
 800e65e:	4620      	mov	r0, r4
 800e660:	9309      	str	r3, [sp, #36]	; 0x24
 800e662:	f000 f92c 	bl	800e8be <_Bfree>
 800e666:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e668:	b9a3      	cbnz	r3, 800e694 <_dtoa_r+0xa04>
 800e66a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e66c:	b992      	cbnz	r2, 800e694 <_dtoa_r+0xa04>
 800e66e:	9a08      	ldr	r2, [sp, #32]
 800e670:	b982      	cbnz	r2, 800e694 <_dtoa_r+0xa04>
 800e672:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e676:	d029      	beq.n	800e6cc <_dtoa_r+0xa3c>
 800e678:	9b02      	ldr	r3, [sp, #8]
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	dd01      	ble.n	800e682 <_dtoa_r+0x9f2>
 800e67e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800e682:	9b07      	ldr	r3, [sp, #28]
 800e684:	1c5d      	adds	r5, r3, #1
 800e686:	f883 8000 	strb.w	r8, [r3]
 800e68a:	e784      	b.n	800e596 <_dtoa_r+0x906>
 800e68c:	4638      	mov	r0, r7
 800e68e:	e7c2      	b.n	800e616 <_dtoa_r+0x986>
 800e690:	2301      	movs	r3, #1
 800e692:	e7e3      	b.n	800e65c <_dtoa_r+0x9cc>
 800e694:	9a02      	ldr	r2, [sp, #8]
 800e696:	2a00      	cmp	r2, #0
 800e698:	db04      	blt.n	800e6a4 <_dtoa_r+0xa14>
 800e69a:	d123      	bne.n	800e6e4 <_dtoa_r+0xa54>
 800e69c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e69e:	bb0a      	cbnz	r2, 800e6e4 <_dtoa_r+0xa54>
 800e6a0:	9a08      	ldr	r2, [sp, #32]
 800e6a2:	b9fa      	cbnz	r2, 800e6e4 <_dtoa_r+0xa54>
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	ddec      	ble.n	800e682 <_dtoa_r+0x9f2>
 800e6a8:	4659      	mov	r1, fp
 800e6aa:	2201      	movs	r2, #1
 800e6ac:	4620      	mov	r0, r4
 800e6ae:	f000 fa93 	bl	800ebd8 <__lshift>
 800e6b2:	4631      	mov	r1, r6
 800e6b4:	4683      	mov	fp, r0
 800e6b6:	f000 fae3 	bl	800ec80 <__mcmp>
 800e6ba:	2800      	cmp	r0, #0
 800e6bc:	dc03      	bgt.n	800e6c6 <_dtoa_r+0xa36>
 800e6be:	d1e0      	bne.n	800e682 <_dtoa_r+0x9f2>
 800e6c0:	f018 0f01 	tst.w	r8, #1
 800e6c4:	d0dd      	beq.n	800e682 <_dtoa_r+0x9f2>
 800e6c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e6ca:	d1d8      	bne.n	800e67e <_dtoa_r+0x9ee>
 800e6cc:	9b07      	ldr	r3, [sp, #28]
 800e6ce:	9a07      	ldr	r2, [sp, #28]
 800e6d0:	1c5d      	adds	r5, r3, #1
 800e6d2:	2339      	movs	r3, #57	; 0x39
 800e6d4:	7013      	strb	r3, [r2, #0]
 800e6d6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e6da:	1e6a      	subs	r2, r5, #1
 800e6dc:	2b39      	cmp	r3, #57	; 0x39
 800e6de:	d04d      	beq.n	800e77c <_dtoa_r+0xaec>
 800e6e0:	3301      	adds	r3, #1
 800e6e2:	e052      	b.n	800e78a <_dtoa_r+0xafa>
 800e6e4:	9a07      	ldr	r2, [sp, #28]
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	f102 0501 	add.w	r5, r2, #1
 800e6ec:	dd06      	ble.n	800e6fc <_dtoa_r+0xa6c>
 800e6ee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e6f2:	d0eb      	beq.n	800e6cc <_dtoa_r+0xa3c>
 800e6f4:	f108 0801 	add.w	r8, r8, #1
 800e6f8:	9b07      	ldr	r3, [sp, #28]
 800e6fa:	e7c4      	b.n	800e686 <_dtoa_r+0x9f6>
 800e6fc:	9b06      	ldr	r3, [sp, #24]
 800e6fe:	9a04      	ldr	r2, [sp, #16]
 800e700:	1aeb      	subs	r3, r5, r3
 800e702:	4293      	cmp	r3, r2
 800e704:	f805 8c01 	strb.w	r8, [r5, #-1]
 800e708:	d021      	beq.n	800e74e <_dtoa_r+0xabe>
 800e70a:	4659      	mov	r1, fp
 800e70c:	2300      	movs	r3, #0
 800e70e:	220a      	movs	r2, #10
 800e710:	4620      	mov	r0, r4
 800e712:	f000 f8eb 	bl	800e8ec <__multadd>
 800e716:	45b9      	cmp	r9, r7
 800e718:	4683      	mov	fp, r0
 800e71a:	f04f 0300 	mov.w	r3, #0
 800e71e:	f04f 020a 	mov.w	r2, #10
 800e722:	4649      	mov	r1, r9
 800e724:	4620      	mov	r0, r4
 800e726:	d105      	bne.n	800e734 <_dtoa_r+0xaa4>
 800e728:	f000 f8e0 	bl	800e8ec <__multadd>
 800e72c:	4681      	mov	r9, r0
 800e72e:	4607      	mov	r7, r0
 800e730:	9507      	str	r5, [sp, #28]
 800e732:	e778      	b.n	800e626 <_dtoa_r+0x996>
 800e734:	f000 f8da 	bl	800e8ec <__multadd>
 800e738:	4639      	mov	r1, r7
 800e73a:	4681      	mov	r9, r0
 800e73c:	2300      	movs	r3, #0
 800e73e:	220a      	movs	r2, #10
 800e740:	4620      	mov	r0, r4
 800e742:	f000 f8d3 	bl	800e8ec <__multadd>
 800e746:	4607      	mov	r7, r0
 800e748:	e7f2      	b.n	800e730 <_dtoa_r+0xaa0>
 800e74a:	f04f 0900 	mov.w	r9, #0
 800e74e:	4659      	mov	r1, fp
 800e750:	2201      	movs	r2, #1
 800e752:	4620      	mov	r0, r4
 800e754:	f000 fa40 	bl	800ebd8 <__lshift>
 800e758:	4631      	mov	r1, r6
 800e75a:	4683      	mov	fp, r0
 800e75c:	f000 fa90 	bl	800ec80 <__mcmp>
 800e760:	2800      	cmp	r0, #0
 800e762:	dcb8      	bgt.n	800e6d6 <_dtoa_r+0xa46>
 800e764:	d102      	bne.n	800e76c <_dtoa_r+0xadc>
 800e766:	f018 0f01 	tst.w	r8, #1
 800e76a:	d1b4      	bne.n	800e6d6 <_dtoa_r+0xa46>
 800e76c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e770:	1e6a      	subs	r2, r5, #1
 800e772:	2b30      	cmp	r3, #48	; 0x30
 800e774:	f47f af0f 	bne.w	800e596 <_dtoa_r+0x906>
 800e778:	4615      	mov	r5, r2
 800e77a:	e7f7      	b.n	800e76c <_dtoa_r+0xadc>
 800e77c:	9b06      	ldr	r3, [sp, #24]
 800e77e:	4293      	cmp	r3, r2
 800e780:	d105      	bne.n	800e78e <_dtoa_r+0xafe>
 800e782:	2331      	movs	r3, #49	; 0x31
 800e784:	9a06      	ldr	r2, [sp, #24]
 800e786:	f10a 0a01 	add.w	sl, sl, #1
 800e78a:	7013      	strb	r3, [r2, #0]
 800e78c:	e703      	b.n	800e596 <_dtoa_r+0x906>
 800e78e:	4615      	mov	r5, r2
 800e790:	e7a1      	b.n	800e6d6 <_dtoa_r+0xa46>
 800e792:	4b17      	ldr	r3, [pc, #92]	; (800e7f0 <_dtoa_r+0xb60>)
 800e794:	f7ff bae1 	b.w	800dd5a <_dtoa_r+0xca>
 800e798:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	f47f aabb 	bne.w	800dd16 <_dtoa_r+0x86>
 800e7a0:	4b14      	ldr	r3, [pc, #80]	; (800e7f4 <_dtoa_r+0xb64>)
 800e7a2:	f7ff bada 	b.w	800dd5a <_dtoa_r+0xca>
 800e7a6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e7a8:	2b01      	cmp	r3, #1
 800e7aa:	f77f ae3f 	ble.w	800e42c <_dtoa_r+0x79c>
 800e7ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e7b0:	9308      	str	r3, [sp, #32]
 800e7b2:	e653      	b.n	800e45c <_dtoa_r+0x7cc>
 800e7b4:	9b04      	ldr	r3, [sp, #16]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	dc03      	bgt.n	800e7c2 <_dtoa_r+0xb32>
 800e7ba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e7bc:	2b02      	cmp	r3, #2
 800e7be:	f73f aed5 	bgt.w	800e56c <_dtoa_r+0x8dc>
 800e7c2:	9d06      	ldr	r5, [sp, #24]
 800e7c4:	4631      	mov	r1, r6
 800e7c6:	4658      	mov	r0, fp
 800e7c8:	f7ff f9d4 	bl	800db74 <quorem>
 800e7cc:	9b06      	ldr	r3, [sp, #24]
 800e7ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e7d2:	f805 8b01 	strb.w	r8, [r5], #1
 800e7d6:	9a04      	ldr	r2, [sp, #16]
 800e7d8:	1aeb      	subs	r3, r5, r3
 800e7da:	429a      	cmp	r2, r3
 800e7dc:	ddb5      	ble.n	800e74a <_dtoa_r+0xaba>
 800e7de:	4659      	mov	r1, fp
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	220a      	movs	r2, #10
 800e7e4:	4620      	mov	r0, r4
 800e7e6:	f000 f881 	bl	800e8ec <__multadd>
 800e7ea:	4683      	mov	fp, r0
 800e7ec:	e7ea      	b.n	800e7c4 <_dtoa_r+0xb34>
 800e7ee:	bf00      	nop
 800e7f0:	0800ffe8 	.word	0x0800ffe8
 800e7f4:	0801000c 	.word	0x0801000c

0800e7f8 <_localeconv_r>:
 800e7f8:	4b04      	ldr	r3, [pc, #16]	; (800e80c <_localeconv_r+0x14>)
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	6a18      	ldr	r0, [r3, #32]
 800e7fe:	4b04      	ldr	r3, [pc, #16]	; (800e810 <_localeconv_r+0x18>)
 800e800:	2800      	cmp	r0, #0
 800e802:	bf08      	it	eq
 800e804:	4618      	moveq	r0, r3
 800e806:	30f0      	adds	r0, #240	; 0xf0
 800e808:	4770      	bx	lr
 800e80a:	bf00      	nop
 800e80c:	20000064 	.word	0x20000064
 800e810:	200000c8 	.word	0x200000c8

0800e814 <malloc>:
 800e814:	4b02      	ldr	r3, [pc, #8]	; (800e820 <malloc+0xc>)
 800e816:	4601      	mov	r1, r0
 800e818:	6818      	ldr	r0, [r3, #0]
 800e81a:	f000 bb53 	b.w	800eec4 <_malloc_r>
 800e81e:	bf00      	nop
 800e820:	20000064 	.word	0x20000064

0800e824 <memchr>:
 800e824:	b510      	push	{r4, lr}
 800e826:	b2c9      	uxtb	r1, r1
 800e828:	4402      	add	r2, r0
 800e82a:	4290      	cmp	r0, r2
 800e82c:	4603      	mov	r3, r0
 800e82e:	d101      	bne.n	800e834 <memchr+0x10>
 800e830:	2300      	movs	r3, #0
 800e832:	e003      	b.n	800e83c <memchr+0x18>
 800e834:	781c      	ldrb	r4, [r3, #0]
 800e836:	3001      	adds	r0, #1
 800e838:	428c      	cmp	r4, r1
 800e83a:	d1f6      	bne.n	800e82a <memchr+0x6>
 800e83c:	4618      	mov	r0, r3
 800e83e:	bd10      	pop	{r4, pc}

0800e840 <memcpy>:
 800e840:	b510      	push	{r4, lr}
 800e842:	1e43      	subs	r3, r0, #1
 800e844:	440a      	add	r2, r1
 800e846:	4291      	cmp	r1, r2
 800e848:	d100      	bne.n	800e84c <memcpy+0xc>
 800e84a:	bd10      	pop	{r4, pc}
 800e84c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e850:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e854:	e7f7      	b.n	800e846 <memcpy+0x6>

0800e856 <_Balloc>:
 800e856:	b570      	push	{r4, r5, r6, lr}
 800e858:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e85a:	4604      	mov	r4, r0
 800e85c:	460e      	mov	r6, r1
 800e85e:	b93d      	cbnz	r5, 800e870 <_Balloc+0x1a>
 800e860:	2010      	movs	r0, #16
 800e862:	f7ff ffd7 	bl	800e814 <malloc>
 800e866:	6260      	str	r0, [r4, #36]	; 0x24
 800e868:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e86c:	6005      	str	r5, [r0, #0]
 800e86e:	60c5      	str	r5, [r0, #12]
 800e870:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e872:	68eb      	ldr	r3, [r5, #12]
 800e874:	b183      	cbz	r3, 800e898 <_Balloc+0x42>
 800e876:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e878:	68db      	ldr	r3, [r3, #12]
 800e87a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e87e:	b9b8      	cbnz	r0, 800e8b0 <_Balloc+0x5a>
 800e880:	2101      	movs	r1, #1
 800e882:	fa01 f506 	lsl.w	r5, r1, r6
 800e886:	1d6a      	adds	r2, r5, #5
 800e888:	0092      	lsls	r2, r2, #2
 800e88a:	4620      	mov	r0, r4
 800e88c:	f000 fabf 	bl	800ee0e <_calloc_r>
 800e890:	b160      	cbz	r0, 800e8ac <_Balloc+0x56>
 800e892:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800e896:	e00e      	b.n	800e8b6 <_Balloc+0x60>
 800e898:	2221      	movs	r2, #33	; 0x21
 800e89a:	2104      	movs	r1, #4
 800e89c:	4620      	mov	r0, r4
 800e89e:	f000 fab6 	bl	800ee0e <_calloc_r>
 800e8a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e8a4:	60e8      	str	r0, [r5, #12]
 800e8a6:	68db      	ldr	r3, [r3, #12]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d1e4      	bne.n	800e876 <_Balloc+0x20>
 800e8ac:	2000      	movs	r0, #0
 800e8ae:	bd70      	pop	{r4, r5, r6, pc}
 800e8b0:	6802      	ldr	r2, [r0, #0]
 800e8b2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e8bc:	e7f7      	b.n	800e8ae <_Balloc+0x58>

0800e8be <_Bfree>:
 800e8be:	b570      	push	{r4, r5, r6, lr}
 800e8c0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800e8c2:	4606      	mov	r6, r0
 800e8c4:	460d      	mov	r5, r1
 800e8c6:	b93c      	cbnz	r4, 800e8d8 <_Bfree+0x1a>
 800e8c8:	2010      	movs	r0, #16
 800e8ca:	f7ff ffa3 	bl	800e814 <malloc>
 800e8ce:	6270      	str	r0, [r6, #36]	; 0x24
 800e8d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e8d4:	6004      	str	r4, [r0, #0]
 800e8d6:	60c4      	str	r4, [r0, #12]
 800e8d8:	b13d      	cbz	r5, 800e8ea <_Bfree+0x2c>
 800e8da:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e8dc:	686a      	ldr	r2, [r5, #4]
 800e8de:	68db      	ldr	r3, [r3, #12]
 800e8e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e8e4:	6029      	str	r1, [r5, #0]
 800e8e6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800e8ea:	bd70      	pop	{r4, r5, r6, pc}

0800e8ec <__multadd>:
 800e8ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8f0:	461f      	mov	r7, r3
 800e8f2:	4606      	mov	r6, r0
 800e8f4:	460c      	mov	r4, r1
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	690d      	ldr	r5, [r1, #16]
 800e8fa:	f101 0c14 	add.w	ip, r1, #20
 800e8fe:	f8dc 0000 	ldr.w	r0, [ip]
 800e902:	3301      	adds	r3, #1
 800e904:	b281      	uxth	r1, r0
 800e906:	fb02 7101 	mla	r1, r2, r1, r7
 800e90a:	0c00      	lsrs	r0, r0, #16
 800e90c:	0c0f      	lsrs	r7, r1, #16
 800e90e:	fb02 7000 	mla	r0, r2, r0, r7
 800e912:	b289      	uxth	r1, r1
 800e914:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800e918:	429d      	cmp	r5, r3
 800e91a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800e91e:	f84c 1b04 	str.w	r1, [ip], #4
 800e922:	dcec      	bgt.n	800e8fe <__multadd+0x12>
 800e924:	b1d7      	cbz	r7, 800e95c <__multadd+0x70>
 800e926:	68a3      	ldr	r3, [r4, #8]
 800e928:	42ab      	cmp	r3, r5
 800e92a:	dc12      	bgt.n	800e952 <__multadd+0x66>
 800e92c:	6861      	ldr	r1, [r4, #4]
 800e92e:	4630      	mov	r0, r6
 800e930:	3101      	adds	r1, #1
 800e932:	f7ff ff90 	bl	800e856 <_Balloc>
 800e936:	4680      	mov	r8, r0
 800e938:	6922      	ldr	r2, [r4, #16]
 800e93a:	f104 010c 	add.w	r1, r4, #12
 800e93e:	3202      	adds	r2, #2
 800e940:	0092      	lsls	r2, r2, #2
 800e942:	300c      	adds	r0, #12
 800e944:	f7ff ff7c 	bl	800e840 <memcpy>
 800e948:	4621      	mov	r1, r4
 800e94a:	4630      	mov	r0, r6
 800e94c:	f7ff ffb7 	bl	800e8be <_Bfree>
 800e950:	4644      	mov	r4, r8
 800e952:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e956:	3501      	adds	r5, #1
 800e958:	615f      	str	r7, [r3, #20]
 800e95a:	6125      	str	r5, [r4, #16]
 800e95c:	4620      	mov	r0, r4
 800e95e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e962 <__hi0bits>:
 800e962:	0c02      	lsrs	r2, r0, #16
 800e964:	0412      	lsls	r2, r2, #16
 800e966:	4603      	mov	r3, r0
 800e968:	b9b2      	cbnz	r2, 800e998 <__hi0bits+0x36>
 800e96a:	0403      	lsls	r3, r0, #16
 800e96c:	2010      	movs	r0, #16
 800e96e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e972:	bf04      	itt	eq
 800e974:	021b      	lsleq	r3, r3, #8
 800e976:	3008      	addeq	r0, #8
 800e978:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e97c:	bf04      	itt	eq
 800e97e:	011b      	lsleq	r3, r3, #4
 800e980:	3004      	addeq	r0, #4
 800e982:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e986:	bf04      	itt	eq
 800e988:	009b      	lsleq	r3, r3, #2
 800e98a:	3002      	addeq	r0, #2
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	db06      	blt.n	800e99e <__hi0bits+0x3c>
 800e990:	005b      	lsls	r3, r3, #1
 800e992:	d503      	bpl.n	800e99c <__hi0bits+0x3a>
 800e994:	3001      	adds	r0, #1
 800e996:	4770      	bx	lr
 800e998:	2000      	movs	r0, #0
 800e99a:	e7e8      	b.n	800e96e <__hi0bits+0xc>
 800e99c:	2020      	movs	r0, #32
 800e99e:	4770      	bx	lr

0800e9a0 <__lo0bits>:
 800e9a0:	6803      	ldr	r3, [r0, #0]
 800e9a2:	4601      	mov	r1, r0
 800e9a4:	f013 0207 	ands.w	r2, r3, #7
 800e9a8:	d00b      	beq.n	800e9c2 <__lo0bits+0x22>
 800e9aa:	07da      	lsls	r2, r3, #31
 800e9ac:	d423      	bmi.n	800e9f6 <__lo0bits+0x56>
 800e9ae:	0798      	lsls	r0, r3, #30
 800e9b0:	bf49      	itett	mi
 800e9b2:	085b      	lsrmi	r3, r3, #1
 800e9b4:	089b      	lsrpl	r3, r3, #2
 800e9b6:	2001      	movmi	r0, #1
 800e9b8:	600b      	strmi	r3, [r1, #0]
 800e9ba:	bf5c      	itt	pl
 800e9bc:	600b      	strpl	r3, [r1, #0]
 800e9be:	2002      	movpl	r0, #2
 800e9c0:	4770      	bx	lr
 800e9c2:	b298      	uxth	r0, r3
 800e9c4:	b9a8      	cbnz	r0, 800e9f2 <__lo0bits+0x52>
 800e9c6:	2010      	movs	r0, #16
 800e9c8:	0c1b      	lsrs	r3, r3, #16
 800e9ca:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e9ce:	bf04      	itt	eq
 800e9d0:	0a1b      	lsreq	r3, r3, #8
 800e9d2:	3008      	addeq	r0, #8
 800e9d4:	071a      	lsls	r2, r3, #28
 800e9d6:	bf04      	itt	eq
 800e9d8:	091b      	lsreq	r3, r3, #4
 800e9da:	3004      	addeq	r0, #4
 800e9dc:	079a      	lsls	r2, r3, #30
 800e9de:	bf04      	itt	eq
 800e9e0:	089b      	lsreq	r3, r3, #2
 800e9e2:	3002      	addeq	r0, #2
 800e9e4:	07da      	lsls	r2, r3, #31
 800e9e6:	d402      	bmi.n	800e9ee <__lo0bits+0x4e>
 800e9e8:	085b      	lsrs	r3, r3, #1
 800e9ea:	d006      	beq.n	800e9fa <__lo0bits+0x5a>
 800e9ec:	3001      	adds	r0, #1
 800e9ee:	600b      	str	r3, [r1, #0]
 800e9f0:	4770      	bx	lr
 800e9f2:	4610      	mov	r0, r2
 800e9f4:	e7e9      	b.n	800e9ca <__lo0bits+0x2a>
 800e9f6:	2000      	movs	r0, #0
 800e9f8:	4770      	bx	lr
 800e9fa:	2020      	movs	r0, #32
 800e9fc:	4770      	bx	lr

0800e9fe <__i2b>:
 800e9fe:	b510      	push	{r4, lr}
 800ea00:	460c      	mov	r4, r1
 800ea02:	2101      	movs	r1, #1
 800ea04:	f7ff ff27 	bl	800e856 <_Balloc>
 800ea08:	2201      	movs	r2, #1
 800ea0a:	6144      	str	r4, [r0, #20]
 800ea0c:	6102      	str	r2, [r0, #16]
 800ea0e:	bd10      	pop	{r4, pc}

0800ea10 <__multiply>:
 800ea10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea14:	4614      	mov	r4, r2
 800ea16:	690a      	ldr	r2, [r1, #16]
 800ea18:	6923      	ldr	r3, [r4, #16]
 800ea1a:	4688      	mov	r8, r1
 800ea1c:	429a      	cmp	r2, r3
 800ea1e:	bfbe      	ittt	lt
 800ea20:	460b      	movlt	r3, r1
 800ea22:	46a0      	movlt	r8, r4
 800ea24:	461c      	movlt	r4, r3
 800ea26:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ea2a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ea2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ea32:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ea36:	eb07 0609 	add.w	r6, r7, r9
 800ea3a:	42b3      	cmp	r3, r6
 800ea3c:	bfb8      	it	lt
 800ea3e:	3101      	addlt	r1, #1
 800ea40:	f7ff ff09 	bl	800e856 <_Balloc>
 800ea44:	f100 0514 	add.w	r5, r0, #20
 800ea48:	462b      	mov	r3, r5
 800ea4a:	2200      	movs	r2, #0
 800ea4c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800ea50:	4573      	cmp	r3, lr
 800ea52:	d316      	bcc.n	800ea82 <__multiply+0x72>
 800ea54:	f104 0214 	add.w	r2, r4, #20
 800ea58:	f108 0114 	add.w	r1, r8, #20
 800ea5c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ea60:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ea64:	9300      	str	r3, [sp, #0]
 800ea66:	9b00      	ldr	r3, [sp, #0]
 800ea68:	9201      	str	r2, [sp, #4]
 800ea6a:	4293      	cmp	r3, r2
 800ea6c:	d80c      	bhi.n	800ea88 <__multiply+0x78>
 800ea6e:	2e00      	cmp	r6, #0
 800ea70:	dd03      	ble.n	800ea7a <__multiply+0x6a>
 800ea72:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d05d      	beq.n	800eb36 <__multiply+0x126>
 800ea7a:	6106      	str	r6, [r0, #16]
 800ea7c:	b003      	add	sp, #12
 800ea7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea82:	f843 2b04 	str.w	r2, [r3], #4
 800ea86:	e7e3      	b.n	800ea50 <__multiply+0x40>
 800ea88:	f8b2 b000 	ldrh.w	fp, [r2]
 800ea8c:	f1bb 0f00 	cmp.w	fp, #0
 800ea90:	d023      	beq.n	800eada <__multiply+0xca>
 800ea92:	4689      	mov	r9, r1
 800ea94:	46ac      	mov	ip, r5
 800ea96:	f04f 0800 	mov.w	r8, #0
 800ea9a:	f859 4b04 	ldr.w	r4, [r9], #4
 800ea9e:	f8dc a000 	ldr.w	sl, [ip]
 800eaa2:	b2a3      	uxth	r3, r4
 800eaa4:	fa1f fa8a 	uxth.w	sl, sl
 800eaa8:	fb0b a303 	mla	r3, fp, r3, sl
 800eaac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800eab0:	f8dc 4000 	ldr.w	r4, [ip]
 800eab4:	4443      	add	r3, r8
 800eab6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800eaba:	fb0b 840a 	mla	r4, fp, sl, r8
 800eabe:	46e2      	mov	sl, ip
 800eac0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800eac4:	b29b      	uxth	r3, r3
 800eac6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800eaca:	454f      	cmp	r7, r9
 800eacc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ead0:	f84a 3b04 	str.w	r3, [sl], #4
 800ead4:	d82b      	bhi.n	800eb2e <__multiply+0x11e>
 800ead6:	f8cc 8004 	str.w	r8, [ip, #4]
 800eada:	9b01      	ldr	r3, [sp, #4]
 800eadc:	3204      	adds	r2, #4
 800eade:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800eae2:	f1ba 0f00 	cmp.w	sl, #0
 800eae6:	d020      	beq.n	800eb2a <__multiply+0x11a>
 800eae8:	4689      	mov	r9, r1
 800eaea:	46a8      	mov	r8, r5
 800eaec:	f04f 0b00 	mov.w	fp, #0
 800eaf0:	682b      	ldr	r3, [r5, #0]
 800eaf2:	f8b9 c000 	ldrh.w	ip, [r9]
 800eaf6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800eafa:	b29b      	uxth	r3, r3
 800eafc:	fb0a 440c 	mla	r4, sl, ip, r4
 800eb00:	46c4      	mov	ip, r8
 800eb02:	445c      	add	r4, fp
 800eb04:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800eb08:	f84c 3b04 	str.w	r3, [ip], #4
 800eb0c:	f859 3b04 	ldr.w	r3, [r9], #4
 800eb10:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800eb14:	0c1b      	lsrs	r3, r3, #16
 800eb16:	fb0a b303 	mla	r3, sl, r3, fp
 800eb1a:	454f      	cmp	r7, r9
 800eb1c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800eb20:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800eb24:	d805      	bhi.n	800eb32 <__multiply+0x122>
 800eb26:	f8c8 3004 	str.w	r3, [r8, #4]
 800eb2a:	3504      	adds	r5, #4
 800eb2c:	e79b      	b.n	800ea66 <__multiply+0x56>
 800eb2e:	46d4      	mov	ip, sl
 800eb30:	e7b3      	b.n	800ea9a <__multiply+0x8a>
 800eb32:	46e0      	mov	r8, ip
 800eb34:	e7dd      	b.n	800eaf2 <__multiply+0xe2>
 800eb36:	3e01      	subs	r6, #1
 800eb38:	e799      	b.n	800ea6e <__multiply+0x5e>
	...

0800eb3c <__pow5mult>:
 800eb3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb40:	4615      	mov	r5, r2
 800eb42:	f012 0203 	ands.w	r2, r2, #3
 800eb46:	4606      	mov	r6, r0
 800eb48:	460f      	mov	r7, r1
 800eb4a:	d007      	beq.n	800eb5c <__pow5mult+0x20>
 800eb4c:	4c21      	ldr	r4, [pc, #132]	; (800ebd4 <__pow5mult+0x98>)
 800eb4e:	3a01      	subs	r2, #1
 800eb50:	2300      	movs	r3, #0
 800eb52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800eb56:	f7ff fec9 	bl	800e8ec <__multadd>
 800eb5a:	4607      	mov	r7, r0
 800eb5c:	10ad      	asrs	r5, r5, #2
 800eb5e:	d035      	beq.n	800ebcc <__pow5mult+0x90>
 800eb60:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800eb62:	b93c      	cbnz	r4, 800eb74 <__pow5mult+0x38>
 800eb64:	2010      	movs	r0, #16
 800eb66:	f7ff fe55 	bl	800e814 <malloc>
 800eb6a:	6270      	str	r0, [r6, #36]	; 0x24
 800eb6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eb70:	6004      	str	r4, [r0, #0]
 800eb72:	60c4      	str	r4, [r0, #12]
 800eb74:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800eb78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eb7c:	b94c      	cbnz	r4, 800eb92 <__pow5mult+0x56>
 800eb7e:	f240 2171 	movw	r1, #625	; 0x271
 800eb82:	4630      	mov	r0, r6
 800eb84:	f7ff ff3b 	bl	800e9fe <__i2b>
 800eb88:	2300      	movs	r3, #0
 800eb8a:	4604      	mov	r4, r0
 800eb8c:	f8c8 0008 	str.w	r0, [r8, #8]
 800eb90:	6003      	str	r3, [r0, #0]
 800eb92:	f04f 0800 	mov.w	r8, #0
 800eb96:	07eb      	lsls	r3, r5, #31
 800eb98:	d50a      	bpl.n	800ebb0 <__pow5mult+0x74>
 800eb9a:	4639      	mov	r1, r7
 800eb9c:	4622      	mov	r2, r4
 800eb9e:	4630      	mov	r0, r6
 800eba0:	f7ff ff36 	bl	800ea10 <__multiply>
 800eba4:	4681      	mov	r9, r0
 800eba6:	4639      	mov	r1, r7
 800eba8:	4630      	mov	r0, r6
 800ebaa:	f7ff fe88 	bl	800e8be <_Bfree>
 800ebae:	464f      	mov	r7, r9
 800ebb0:	106d      	asrs	r5, r5, #1
 800ebb2:	d00b      	beq.n	800ebcc <__pow5mult+0x90>
 800ebb4:	6820      	ldr	r0, [r4, #0]
 800ebb6:	b938      	cbnz	r0, 800ebc8 <__pow5mult+0x8c>
 800ebb8:	4622      	mov	r2, r4
 800ebba:	4621      	mov	r1, r4
 800ebbc:	4630      	mov	r0, r6
 800ebbe:	f7ff ff27 	bl	800ea10 <__multiply>
 800ebc2:	6020      	str	r0, [r4, #0]
 800ebc4:	f8c0 8000 	str.w	r8, [r0]
 800ebc8:	4604      	mov	r4, r0
 800ebca:	e7e4      	b.n	800eb96 <__pow5mult+0x5a>
 800ebcc:	4638      	mov	r0, r7
 800ebce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ebd2:	bf00      	nop
 800ebd4:	08010110 	.word	0x08010110

0800ebd8 <__lshift>:
 800ebd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ebdc:	460c      	mov	r4, r1
 800ebde:	4607      	mov	r7, r0
 800ebe0:	4616      	mov	r6, r2
 800ebe2:	6923      	ldr	r3, [r4, #16]
 800ebe4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ebe8:	eb0a 0903 	add.w	r9, sl, r3
 800ebec:	6849      	ldr	r1, [r1, #4]
 800ebee:	68a3      	ldr	r3, [r4, #8]
 800ebf0:	f109 0501 	add.w	r5, r9, #1
 800ebf4:	42ab      	cmp	r3, r5
 800ebf6:	db32      	blt.n	800ec5e <__lshift+0x86>
 800ebf8:	4638      	mov	r0, r7
 800ebfa:	f7ff fe2c 	bl	800e856 <_Balloc>
 800ebfe:	2300      	movs	r3, #0
 800ec00:	4680      	mov	r8, r0
 800ec02:	461a      	mov	r2, r3
 800ec04:	f100 0114 	add.w	r1, r0, #20
 800ec08:	4553      	cmp	r3, sl
 800ec0a:	db2b      	blt.n	800ec64 <__lshift+0x8c>
 800ec0c:	6920      	ldr	r0, [r4, #16]
 800ec0e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ec12:	f104 0314 	add.w	r3, r4, #20
 800ec16:	f016 021f 	ands.w	r2, r6, #31
 800ec1a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ec1e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ec22:	d025      	beq.n	800ec70 <__lshift+0x98>
 800ec24:	2000      	movs	r0, #0
 800ec26:	f1c2 0e20 	rsb	lr, r2, #32
 800ec2a:	468a      	mov	sl, r1
 800ec2c:	681e      	ldr	r6, [r3, #0]
 800ec2e:	4096      	lsls	r6, r2
 800ec30:	4330      	orrs	r0, r6
 800ec32:	f84a 0b04 	str.w	r0, [sl], #4
 800ec36:	f853 0b04 	ldr.w	r0, [r3], #4
 800ec3a:	459c      	cmp	ip, r3
 800ec3c:	fa20 f00e 	lsr.w	r0, r0, lr
 800ec40:	d814      	bhi.n	800ec6c <__lshift+0x94>
 800ec42:	6048      	str	r0, [r1, #4]
 800ec44:	b108      	cbz	r0, 800ec4a <__lshift+0x72>
 800ec46:	f109 0502 	add.w	r5, r9, #2
 800ec4a:	3d01      	subs	r5, #1
 800ec4c:	4638      	mov	r0, r7
 800ec4e:	f8c8 5010 	str.w	r5, [r8, #16]
 800ec52:	4621      	mov	r1, r4
 800ec54:	f7ff fe33 	bl	800e8be <_Bfree>
 800ec58:	4640      	mov	r0, r8
 800ec5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec5e:	3101      	adds	r1, #1
 800ec60:	005b      	lsls	r3, r3, #1
 800ec62:	e7c7      	b.n	800ebf4 <__lshift+0x1c>
 800ec64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ec68:	3301      	adds	r3, #1
 800ec6a:	e7cd      	b.n	800ec08 <__lshift+0x30>
 800ec6c:	4651      	mov	r1, sl
 800ec6e:	e7dc      	b.n	800ec2a <__lshift+0x52>
 800ec70:	3904      	subs	r1, #4
 800ec72:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec76:	459c      	cmp	ip, r3
 800ec78:	f841 2f04 	str.w	r2, [r1, #4]!
 800ec7c:	d8f9      	bhi.n	800ec72 <__lshift+0x9a>
 800ec7e:	e7e4      	b.n	800ec4a <__lshift+0x72>

0800ec80 <__mcmp>:
 800ec80:	6903      	ldr	r3, [r0, #16]
 800ec82:	690a      	ldr	r2, [r1, #16]
 800ec84:	b530      	push	{r4, r5, lr}
 800ec86:	1a9b      	subs	r3, r3, r2
 800ec88:	d10c      	bne.n	800eca4 <__mcmp+0x24>
 800ec8a:	0092      	lsls	r2, r2, #2
 800ec8c:	3014      	adds	r0, #20
 800ec8e:	3114      	adds	r1, #20
 800ec90:	1884      	adds	r4, r0, r2
 800ec92:	4411      	add	r1, r2
 800ec94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ec98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ec9c:	4295      	cmp	r5, r2
 800ec9e:	d003      	beq.n	800eca8 <__mcmp+0x28>
 800eca0:	d305      	bcc.n	800ecae <__mcmp+0x2e>
 800eca2:	2301      	movs	r3, #1
 800eca4:	4618      	mov	r0, r3
 800eca6:	bd30      	pop	{r4, r5, pc}
 800eca8:	42a0      	cmp	r0, r4
 800ecaa:	d3f3      	bcc.n	800ec94 <__mcmp+0x14>
 800ecac:	e7fa      	b.n	800eca4 <__mcmp+0x24>
 800ecae:	f04f 33ff 	mov.w	r3, #4294967295
 800ecb2:	e7f7      	b.n	800eca4 <__mcmp+0x24>

0800ecb4 <__mdiff>:
 800ecb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ecb8:	460d      	mov	r5, r1
 800ecba:	4607      	mov	r7, r0
 800ecbc:	4611      	mov	r1, r2
 800ecbe:	4628      	mov	r0, r5
 800ecc0:	4614      	mov	r4, r2
 800ecc2:	f7ff ffdd 	bl	800ec80 <__mcmp>
 800ecc6:	1e06      	subs	r6, r0, #0
 800ecc8:	d108      	bne.n	800ecdc <__mdiff+0x28>
 800ecca:	4631      	mov	r1, r6
 800eccc:	4638      	mov	r0, r7
 800ecce:	f7ff fdc2 	bl	800e856 <_Balloc>
 800ecd2:	2301      	movs	r3, #1
 800ecd4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ecd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecdc:	bfa4      	itt	ge
 800ecde:	4623      	movge	r3, r4
 800ece0:	462c      	movge	r4, r5
 800ece2:	4638      	mov	r0, r7
 800ece4:	6861      	ldr	r1, [r4, #4]
 800ece6:	bfa6      	itte	ge
 800ece8:	461d      	movge	r5, r3
 800ecea:	2600      	movge	r6, #0
 800ecec:	2601      	movlt	r6, #1
 800ecee:	f7ff fdb2 	bl	800e856 <_Balloc>
 800ecf2:	f04f 0e00 	mov.w	lr, #0
 800ecf6:	60c6      	str	r6, [r0, #12]
 800ecf8:	692b      	ldr	r3, [r5, #16]
 800ecfa:	6926      	ldr	r6, [r4, #16]
 800ecfc:	f104 0214 	add.w	r2, r4, #20
 800ed00:	f105 0914 	add.w	r9, r5, #20
 800ed04:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800ed08:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800ed0c:	f100 0114 	add.w	r1, r0, #20
 800ed10:	f852 ab04 	ldr.w	sl, [r2], #4
 800ed14:	f859 5b04 	ldr.w	r5, [r9], #4
 800ed18:	fa1f f38a 	uxth.w	r3, sl
 800ed1c:	4473      	add	r3, lr
 800ed1e:	b2ac      	uxth	r4, r5
 800ed20:	1b1b      	subs	r3, r3, r4
 800ed22:	0c2c      	lsrs	r4, r5, #16
 800ed24:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800ed28:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800ed2c:	b29b      	uxth	r3, r3
 800ed2e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800ed32:	45c8      	cmp	r8, r9
 800ed34:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800ed38:	4694      	mov	ip, r2
 800ed3a:	f841 4b04 	str.w	r4, [r1], #4
 800ed3e:	d8e7      	bhi.n	800ed10 <__mdiff+0x5c>
 800ed40:	45bc      	cmp	ip, r7
 800ed42:	d304      	bcc.n	800ed4e <__mdiff+0x9a>
 800ed44:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800ed48:	b183      	cbz	r3, 800ed6c <__mdiff+0xb8>
 800ed4a:	6106      	str	r6, [r0, #16]
 800ed4c:	e7c4      	b.n	800ecd8 <__mdiff+0x24>
 800ed4e:	f85c 4b04 	ldr.w	r4, [ip], #4
 800ed52:	b2a2      	uxth	r2, r4
 800ed54:	4472      	add	r2, lr
 800ed56:	1413      	asrs	r3, r2, #16
 800ed58:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ed5c:	b292      	uxth	r2, r2
 800ed5e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ed62:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800ed66:	f841 2b04 	str.w	r2, [r1], #4
 800ed6a:	e7e9      	b.n	800ed40 <__mdiff+0x8c>
 800ed6c:	3e01      	subs	r6, #1
 800ed6e:	e7e9      	b.n	800ed44 <__mdiff+0x90>

0800ed70 <__d2b>:
 800ed70:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800ed74:	461c      	mov	r4, r3
 800ed76:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800ed7a:	2101      	movs	r1, #1
 800ed7c:	4690      	mov	r8, r2
 800ed7e:	f7ff fd6a 	bl	800e856 <_Balloc>
 800ed82:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800ed86:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800ed8a:	4607      	mov	r7, r0
 800ed8c:	bb34      	cbnz	r4, 800eddc <__d2b+0x6c>
 800ed8e:	9201      	str	r2, [sp, #4]
 800ed90:	f1b8 0200 	subs.w	r2, r8, #0
 800ed94:	d027      	beq.n	800ede6 <__d2b+0x76>
 800ed96:	a802      	add	r0, sp, #8
 800ed98:	f840 2d08 	str.w	r2, [r0, #-8]!
 800ed9c:	f7ff fe00 	bl	800e9a0 <__lo0bits>
 800eda0:	9900      	ldr	r1, [sp, #0]
 800eda2:	b1f0      	cbz	r0, 800ede2 <__d2b+0x72>
 800eda4:	9a01      	ldr	r2, [sp, #4]
 800eda6:	f1c0 0320 	rsb	r3, r0, #32
 800edaa:	fa02 f303 	lsl.w	r3, r2, r3
 800edae:	430b      	orrs	r3, r1
 800edb0:	40c2      	lsrs	r2, r0
 800edb2:	617b      	str	r3, [r7, #20]
 800edb4:	9201      	str	r2, [sp, #4]
 800edb6:	9b01      	ldr	r3, [sp, #4]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	bf14      	ite	ne
 800edbc:	2102      	movne	r1, #2
 800edbe:	2101      	moveq	r1, #1
 800edc0:	61bb      	str	r3, [r7, #24]
 800edc2:	6139      	str	r1, [r7, #16]
 800edc4:	b1c4      	cbz	r4, 800edf8 <__d2b+0x88>
 800edc6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800edca:	4404      	add	r4, r0
 800edcc:	6034      	str	r4, [r6, #0]
 800edce:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800edd2:	6028      	str	r0, [r5, #0]
 800edd4:	4638      	mov	r0, r7
 800edd6:	b002      	add	sp, #8
 800edd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eddc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800ede0:	e7d5      	b.n	800ed8e <__d2b+0x1e>
 800ede2:	6179      	str	r1, [r7, #20]
 800ede4:	e7e7      	b.n	800edb6 <__d2b+0x46>
 800ede6:	a801      	add	r0, sp, #4
 800ede8:	f7ff fdda 	bl	800e9a0 <__lo0bits>
 800edec:	2101      	movs	r1, #1
 800edee:	9b01      	ldr	r3, [sp, #4]
 800edf0:	6139      	str	r1, [r7, #16]
 800edf2:	617b      	str	r3, [r7, #20]
 800edf4:	3020      	adds	r0, #32
 800edf6:	e7e5      	b.n	800edc4 <__d2b+0x54>
 800edf8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800edfc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800ee00:	6030      	str	r0, [r6, #0]
 800ee02:	6918      	ldr	r0, [r3, #16]
 800ee04:	f7ff fdad 	bl	800e962 <__hi0bits>
 800ee08:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ee0c:	e7e1      	b.n	800edd2 <__d2b+0x62>

0800ee0e <_calloc_r>:
 800ee0e:	b538      	push	{r3, r4, r5, lr}
 800ee10:	fb02 f401 	mul.w	r4, r2, r1
 800ee14:	4621      	mov	r1, r4
 800ee16:	f000 f855 	bl	800eec4 <_malloc_r>
 800ee1a:	4605      	mov	r5, r0
 800ee1c:	b118      	cbz	r0, 800ee26 <_calloc_r+0x18>
 800ee1e:	4622      	mov	r2, r4
 800ee20:	2100      	movs	r1, #0
 800ee22:	f7fe fa2f 	bl	800d284 <memset>
 800ee26:	4628      	mov	r0, r5
 800ee28:	bd38      	pop	{r3, r4, r5, pc}
	...

0800ee2c <_free_r>:
 800ee2c:	b538      	push	{r3, r4, r5, lr}
 800ee2e:	4605      	mov	r5, r0
 800ee30:	2900      	cmp	r1, #0
 800ee32:	d043      	beq.n	800eebc <_free_r+0x90>
 800ee34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee38:	1f0c      	subs	r4, r1, #4
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	bfb8      	it	lt
 800ee3e:	18e4      	addlt	r4, r4, r3
 800ee40:	f000 fa27 	bl	800f292 <__malloc_lock>
 800ee44:	4a1e      	ldr	r2, [pc, #120]	; (800eec0 <_free_r+0x94>)
 800ee46:	6813      	ldr	r3, [r2, #0]
 800ee48:	4610      	mov	r0, r2
 800ee4a:	b933      	cbnz	r3, 800ee5a <_free_r+0x2e>
 800ee4c:	6063      	str	r3, [r4, #4]
 800ee4e:	6014      	str	r4, [r2, #0]
 800ee50:	4628      	mov	r0, r5
 800ee52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ee56:	f000 ba1d 	b.w	800f294 <__malloc_unlock>
 800ee5a:	42a3      	cmp	r3, r4
 800ee5c:	d90b      	bls.n	800ee76 <_free_r+0x4a>
 800ee5e:	6821      	ldr	r1, [r4, #0]
 800ee60:	1862      	adds	r2, r4, r1
 800ee62:	4293      	cmp	r3, r2
 800ee64:	bf01      	itttt	eq
 800ee66:	681a      	ldreq	r2, [r3, #0]
 800ee68:	685b      	ldreq	r3, [r3, #4]
 800ee6a:	1852      	addeq	r2, r2, r1
 800ee6c:	6022      	streq	r2, [r4, #0]
 800ee6e:	6063      	str	r3, [r4, #4]
 800ee70:	6004      	str	r4, [r0, #0]
 800ee72:	e7ed      	b.n	800ee50 <_free_r+0x24>
 800ee74:	4613      	mov	r3, r2
 800ee76:	685a      	ldr	r2, [r3, #4]
 800ee78:	b10a      	cbz	r2, 800ee7e <_free_r+0x52>
 800ee7a:	42a2      	cmp	r2, r4
 800ee7c:	d9fa      	bls.n	800ee74 <_free_r+0x48>
 800ee7e:	6819      	ldr	r1, [r3, #0]
 800ee80:	1858      	adds	r0, r3, r1
 800ee82:	42a0      	cmp	r0, r4
 800ee84:	d10b      	bne.n	800ee9e <_free_r+0x72>
 800ee86:	6820      	ldr	r0, [r4, #0]
 800ee88:	4401      	add	r1, r0
 800ee8a:	1858      	adds	r0, r3, r1
 800ee8c:	4282      	cmp	r2, r0
 800ee8e:	6019      	str	r1, [r3, #0]
 800ee90:	d1de      	bne.n	800ee50 <_free_r+0x24>
 800ee92:	6810      	ldr	r0, [r2, #0]
 800ee94:	6852      	ldr	r2, [r2, #4]
 800ee96:	4401      	add	r1, r0
 800ee98:	6019      	str	r1, [r3, #0]
 800ee9a:	605a      	str	r2, [r3, #4]
 800ee9c:	e7d8      	b.n	800ee50 <_free_r+0x24>
 800ee9e:	d902      	bls.n	800eea6 <_free_r+0x7a>
 800eea0:	230c      	movs	r3, #12
 800eea2:	602b      	str	r3, [r5, #0]
 800eea4:	e7d4      	b.n	800ee50 <_free_r+0x24>
 800eea6:	6820      	ldr	r0, [r4, #0]
 800eea8:	1821      	adds	r1, r4, r0
 800eeaa:	428a      	cmp	r2, r1
 800eeac:	bf01      	itttt	eq
 800eeae:	6811      	ldreq	r1, [r2, #0]
 800eeb0:	6852      	ldreq	r2, [r2, #4]
 800eeb2:	1809      	addeq	r1, r1, r0
 800eeb4:	6021      	streq	r1, [r4, #0]
 800eeb6:	6062      	str	r2, [r4, #4]
 800eeb8:	605c      	str	r4, [r3, #4]
 800eeba:	e7c9      	b.n	800ee50 <_free_r+0x24>
 800eebc:	bd38      	pop	{r3, r4, r5, pc}
 800eebe:	bf00      	nop
 800eec0:	2000066c 	.word	0x2000066c

0800eec4 <_malloc_r>:
 800eec4:	b570      	push	{r4, r5, r6, lr}
 800eec6:	1ccd      	adds	r5, r1, #3
 800eec8:	f025 0503 	bic.w	r5, r5, #3
 800eecc:	3508      	adds	r5, #8
 800eece:	2d0c      	cmp	r5, #12
 800eed0:	bf38      	it	cc
 800eed2:	250c      	movcc	r5, #12
 800eed4:	2d00      	cmp	r5, #0
 800eed6:	4606      	mov	r6, r0
 800eed8:	db01      	blt.n	800eede <_malloc_r+0x1a>
 800eeda:	42a9      	cmp	r1, r5
 800eedc:	d903      	bls.n	800eee6 <_malloc_r+0x22>
 800eede:	230c      	movs	r3, #12
 800eee0:	6033      	str	r3, [r6, #0]
 800eee2:	2000      	movs	r0, #0
 800eee4:	bd70      	pop	{r4, r5, r6, pc}
 800eee6:	f000 f9d4 	bl	800f292 <__malloc_lock>
 800eeea:	4a21      	ldr	r2, [pc, #132]	; (800ef70 <_malloc_r+0xac>)
 800eeec:	6814      	ldr	r4, [r2, #0]
 800eeee:	4621      	mov	r1, r4
 800eef0:	b991      	cbnz	r1, 800ef18 <_malloc_r+0x54>
 800eef2:	4c20      	ldr	r4, [pc, #128]	; (800ef74 <_malloc_r+0xb0>)
 800eef4:	6823      	ldr	r3, [r4, #0]
 800eef6:	b91b      	cbnz	r3, 800ef00 <_malloc_r+0x3c>
 800eef8:	4630      	mov	r0, r6
 800eefa:	f000 f98f 	bl	800f21c <_sbrk_r>
 800eefe:	6020      	str	r0, [r4, #0]
 800ef00:	4629      	mov	r1, r5
 800ef02:	4630      	mov	r0, r6
 800ef04:	f000 f98a 	bl	800f21c <_sbrk_r>
 800ef08:	1c43      	adds	r3, r0, #1
 800ef0a:	d124      	bne.n	800ef56 <_malloc_r+0x92>
 800ef0c:	230c      	movs	r3, #12
 800ef0e:	4630      	mov	r0, r6
 800ef10:	6033      	str	r3, [r6, #0]
 800ef12:	f000 f9bf 	bl	800f294 <__malloc_unlock>
 800ef16:	e7e4      	b.n	800eee2 <_malloc_r+0x1e>
 800ef18:	680b      	ldr	r3, [r1, #0]
 800ef1a:	1b5b      	subs	r3, r3, r5
 800ef1c:	d418      	bmi.n	800ef50 <_malloc_r+0x8c>
 800ef1e:	2b0b      	cmp	r3, #11
 800ef20:	d90f      	bls.n	800ef42 <_malloc_r+0x7e>
 800ef22:	600b      	str	r3, [r1, #0]
 800ef24:	18cc      	adds	r4, r1, r3
 800ef26:	50cd      	str	r5, [r1, r3]
 800ef28:	4630      	mov	r0, r6
 800ef2a:	f000 f9b3 	bl	800f294 <__malloc_unlock>
 800ef2e:	f104 000b 	add.w	r0, r4, #11
 800ef32:	1d23      	adds	r3, r4, #4
 800ef34:	f020 0007 	bic.w	r0, r0, #7
 800ef38:	1ac3      	subs	r3, r0, r3
 800ef3a:	d0d3      	beq.n	800eee4 <_malloc_r+0x20>
 800ef3c:	425a      	negs	r2, r3
 800ef3e:	50e2      	str	r2, [r4, r3]
 800ef40:	e7d0      	b.n	800eee4 <_malloc_r+0x20>
 800ef42:	684b      	ldr	r3, [r1, #4]
 800ef44:	428c      	cmp	r4, r1
 800ef46:	bf16      	itet	ne
 800ef48:	6063      	strne	r3, [r4, #4]
 800ef4a:	6013      	streq	r3, [r2, #0]
 800ef4c:	460c      	movne	r4, r1
 800ef4e:	e7eb      	b.n	800ef28 <_malloc_r+0x64>
 800ef50:	460c      	mov	r4, r1
 800ef52:	6849      	ldr	r1, [r1, #4]
 800ef54:	e7cc      	b.n	800eef0 <_malloc_r+0x2c>
 800ef56:	1cc4      	adds	r4, r0, #3
 800ef58:	f024 0403 	bic.w	r4, r4, #3
 800ef5c:	42a0      	cmp	r0, r4
 800ef5e:	d005      	beq.n	800ef6c <_malloc_r+0xa8>
 800ef60:	1a21      	subs	r1, r4, r0
 800ef62:	4630      	mov	r0, r6
 800ef64:	f000 f95a 	bl	800f21c <_sbrk_r>
 800ef68:	3001      	adds	r0, #1
 800ef6a:	d0cf      	beq.n	800ef0c <_malloc_r+0x48>
 800ef6c:	6025      	str	r5, [r4, #0]
 800ef6e:	e7db      	b.n	800ef28 <_malloc_r+0x64>
 800ef70:	2000066c 	.word	0x2000066c
 800ef74:	20000670 	.word	0x20000670

0800ef78 <__ssputs_r>:
 800ef78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef7c:	688e      	ldr	r6, [r1, #8]
 800ef7e:	4682      	mov	sl, r0
 800ef80:	429e      	cmp	r6, r3
 800ef82:	460c      	mov	r4, r1
 800ef84:	4690      	mov	r8, r2
 800ef86:	4699      	mov	r9, r3
 800ef88:	d837      	bhi.n	800effa <__ssputs_r+0x82>
 800ef8a:	898a      	ldrh	r2, [r1, #12]
 800ef8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ef90:	d031      	beq.n	800eff6 <__ssputs_r+0x7e>
 800ef92:	2302      	movs	r3, #2
 800ef94:	6825      	ldr	r5, [r4, #0]
 800ef96:	6909      	ldr	r1, [r1, #16]
 800ef98:	1a6f      	subs	r7, r5, r1
 800ef9a:	6965      	ldr	r5, [r4, #20]
 800ef9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800efa0:	fb95 f5f3 	sdiv	r5, r5, r3
 800efa4:	f109 0301 	add.w	r3, r9, #1
 800efa8:	443b      	add	r3, r7
 800efaa:	429d      	cmp	r5, r3
 800efac:	bf38      	it	cc
 800efae:	461d      	movcc	r5, r3
 800efb0:	0553      	lsls	r3, r2, #21
 800efb2:	d530      	bpl.n	800f016 <__ssputs_r+0x9e>
 800efb4:	4629      	mov	r1, r5
 800efb6:	f7ff ff85 	bl	800eec4 <_malloc_r>
 800efba:	4606      	mov	r6, r0
 800efbc:	b950      	cbnz	r0, 800efd4 <__ssputs_r+0x5c>
 800efbe:	230c      	movs	r3, #12
 800efc0:	f04f 30ff 	mov.w	r0, #4294967295
 800efc4:	f8ca 3000 	str.w	r3, [sl]
 800efc8:	89a3      	ldrh	r3, [r4, #12]
 800efca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800efce:	81a3      	strh	r3, [r4, #12]
 800efd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800efd4:	463a      	mov	r2, r7
 800efd6:	6921      	ldr	r1, [r4, #16]
 800efd8:	f7ff fc32 	bl	800e840 <memcpy>
 800efdc:	89a3      	ldrh	r3, [r4, #12]
 800efde:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800efe2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800efe6:	81a3      	strh	r3, [r4, #12]
 800efe8:	6126      	str	r6, [r4, #16]
 800efea:	443e      	add	r6, r7
 800efec:	6026      	str	r6, [r4, #0]
 800efee:	464e      	mov	r6, r9
 800eff0:	6165      	str	r5, [r4, #20]
 800eff2:	1bed      	subs	r5, r5, r7
 800eff4:	60a5      	str	r5, [r4, #8]
 800eff6:	454e      	cmp	r6, r9
 800eff8:	d900      	bls.n	800effc <__ssputs_r+0x84>
 800effa:	464e      	mov	r6, r9
 800effc:	4632      	mov	r2, r6
 800effe:	4641      	mov	r1, r8
 800f000:	6820      	ldr	r0, [r4, #0]
 800f002:	f000 f92d 	bl	800f260 <memmove>
 800f006:	68a3      	ldr	r3, [r4, #8]
 800f008:	2000      	movs	r0, #0
 800f00a:	1b9b      	subs	r3, r3, r6
 800f00c:	60a3      	str	r3, [r4, #8]
 800f00e:	6823      	ldr	r3, [r4, #0]
 800f010:	441e      	add	r6, r3
 800f012:	6026      	str	r6, [r4, #0]
 800f014:	e7dc      	b.n	800efd0 <__ssputs_r+0x58>
 800f016:	462a      	mov	r2, r5
 800f018:	f000 f93d 	bl	800f296 <_realloc_r>
 800f01c:	4606      	mov	r6, r0
 800f01e:	2800      	cmp	r0, #0
 800f020:	d1e2      	bne.n	800efe8 <__ssputs_r+0x70>
 800f022:	6921      	ldr	r1, [r4, #16]
 800f024:	4650      	mov	r0, sl
 800f026:	f7ff ff01 	bl	800ee2c <_free_r>
 800f02a:	e7c8      	b.n	800efbe <__ssputs_r+0x46>

0800f02c <_svfiprintf_r>:
 800f02c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f030:	461d      	mov	r5, r3
 800f032:	898b      	ldrh	r3, [r1, #12]
 800f034:	b09d      	sub	sp, #116	; 0x74
 800f036:	061f      	lsls	r7, r3, #24
 800f038:	4680      	mov	r8, r0
 800f03a:	460c      	mov	r4, r1
 800f03c:	4616      	mov	r6, r2
 800f03e:	d50f      	bpl.n	800f060 <_svfiprintf_r+0x34>
 800f040:	690b      	ldr	r3, [r1, #16]
 800f042:	b96b      	cbnz	r3, 800f060 <_svfiprintf_r+0x34>
 800f044:	2140      	movs	r1, #64	; 0x40
 800f046:	f7ff ff3d 	bl	800eec4 <_malloc_r>
 800f04a:	6020      	str	r0, [r4, #0]
 800f04c:	6120      	str	r0, [r4, #16]
 800f04e:	b928      	cbnz	r0, 800f05c <_svfiprintf_r+0x30>
 800f050:	230c      	movs	r3, #12
 800f052:	f8c8 3000 	str.w	r3, [r8]
 800f056:	f04f 30ff 	mov.w	r0, #4294967295
 800f05a:	e0c8      	b.n	800f1ee <_svfiprintf_r+0x1c2>
 800f05c:	2340      	movs	r3, #64	; 0x40
 800f05e:	6163      	str	r3, [r4, #20]
 800f060:	2300      	movs	r3, #0
 800f062:	9309      	str	r3, [sp, #36]	; 0x24
 800f064:	2320      	movs	r3, #32
 800f066:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f06a:	2330      	movs	r3, #48	; 0x30
 800f06c:	f04f 0b01 	mov.w	fp, #1
 800f070:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f074:	9503      	str	r5, [sp, #12]
 800f076:	4637      	mov	r7, r6
 800f078:	463d      	mov	r5, r7
 800f07a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800f07e:	b10b      	cbz	r3, 800f084 <_svfiprintf_r+0x58>
 800f080:	2b25      	cmp	r3, #37	; 0x25
 800f082:	d13e      	bne.n	800f102 <_svfiprintf_r+0xd6>
 800f084:	ebb7 0a06 	subs.w	sl, r7, r6
 800f088:	d00b      	beq.n	800f0a2 <_svfiprintf_r+0x76>
 800f08a:	4653      	mov	r3, sl
 800f08c:	4632      	mov	r2, r6
 800f08e:	4621      	mov	r1, r4
 800f090:	4640      	mov	r0, r8
 800f092:	f7ff ff71 	bl	800ef78 <__ssputs_r>
 800f096:	3001      	adds	r0, #1
 800f098:	f000 80a4 	beq.w	800f1e4 <_svfiprintf_r+0x1b8>
 800f09c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f09e:	4453      	add	r3, sl
 800f0a0:	9309      	str	r3, [sp, #36]	; 0x24
 800f0a2:	783b      	ldrb	r3, [r7, #0]
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	f000 809d 	beq.w	800f1e4 <_svfiprintf_r+0x1b8>
 800f0aa:	2300      	movs	r3, #0
 800f0ac:	f04f 32ff 	mov.w	r2, #4294967295
 800f0b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f0b4:	9304      	str	r3, [sp, #16]
 800f0b6:	9307      	str	r3, [sp, #28]
 800f0b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f0bc:	931a      	str	r3, [sp, #104]	; 0x68
 800f0be:	462f      	mov	r7, r5
 800f0c0:	2205      	movs	r2, #5
 800f0c2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800f0c6:	4850      	ldr	r0, [pc, #320]	; (800f208 <_svfiprintf_r+0x1dc>)
 800f0c8:	f7ff fbac 	bl	800e824 <memchr>
 800f0cc:	9b04      	ldr	r3, [sp, #16]
 800f0ce:	b9d0      	cbnz	r0, 800f106 <_svfiprintf_r+0xda>
 800f0d0:	06d9      	lsls	r1, r3, #27
 800f0d2:	bf44      	itt	mi
 800f0d4:	2220      	movmi	r2, #32
 800f0d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f0da:	071a      	lsls	r2, r3, #28
 800f0dc:	bf44      	itt	mi
 800f0de:	222b      	movmi	r2, #43	; 0x2b
 800f0e0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f0e4:	782a      	ldrb	r2, [r5, #0]
 800f0e6:	2a2a      	cmp	r2, #42	; 0x2a
 800f0e8:	d015      	beq.n	800f116 <_svfiprintf_r+0xea>
 800f0ea:	462f      	mov	r7, r5
 800f0ec:	2000      	movs	r0, #0
 800f0ee:	250a      	movs	r5, #10
 800f0f0:	9a07      	ldr	r2, [sp, #28]
 800f0f2:	4639      	mov	r1, r7
 800f0f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f0f8:	3b30      	subs	r3, #48	; 0x30
 800f0fa:	2b09      	cmp	r3, #9
 800f0fc:	d94d      	bls.n	800f19a <_svfiprintf_r+0x16e>
 800f0fe:	b1b8      	cbz	r0, 800f130 <_svfiprintf_r+0x104>
 800f100:	e00f      	b.n	800f122 <_svfiprintf_r+0xf6>
 800f102:	462f      	mov	r7, r5
 800f104:	e7b8      	b.n	800f078 <_svfiprintf_r+0x4c>
 800f106:	4a40      	ldr	r2, [pc, #256]	; (800f208 <_svfiprintf_r+0x1dc>)
 800f108:	463d      	mov	r5, r7
 800f10a:	1a80      	subs	r0, r0, r2
 800f10c:	fa0b f000 	lsl.w	r0, fp, r0
 800f110:	4318      	orrs	r0, r3
 800f112:	9004      	str	r0, [sp, #16]
 800f114:	e7d3      	b.n	800f0be <_svfiprintf_r+0x92>
 800f116:	9a03      	ldr	r2, [sp, #12]
 800f118:	1d11      	adds	r1, r2, #4
 800f11a:	6812      	ldr	r2, [r2, #0]
 800f11c:	9103      	str	r1, [sp, #12]
 800f11e:	2a00      	cmp	r2, #0
 800f120:	db01      	blt.n	800f126 <_svfiprintf_r+0xfa>
 800f122:	9207      	str	r2, [sp, #28]
 800f124:	e004      	b.n	800f130 <_svfiprintf_r+0x104>
 800f126:	4252      	negs	r2, r2
 800f128:	f043 0302 	orr.w	r3, r3, #2
 800f12c:	9207      	str	r2, [sp, #28]
 800f12e:	9304      	str	r3, [sp, #16]
 800f130:	783b      	ldrb	r3, [r7, #0]
 800f132:	2b2e      	cmp	r3, #46	; 0x2e
 800f134:	d10c      	bne.n	800f150 <_svfiprintf_r+0x124>
 800f136:	787b      	ldrb	r3, [r7, #1]
 800f138:	2b2a      	cmp	r3, #42	; 0x2a
 800f13a:	d133      	bne.n	800f1a4 <_svfiprintf_r+0x178>
 800f13c:	9b03      	ldr	r3, [sp, #12]
 800f13e:	3702      	adds	r7, #2
 800f140:	1d1a      	adds	r2, r3, #4
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	9203      	str	r2, [sp, #12]
 800f146:	2b00      	cmp	r3, #0
 800f148:	bfb8      	it	lt
 800f14a:	f04f 33ff 	movlt.w	r3, #4294967295
 800f14e:	9305      	str	r3, [sp, #20]
 800f150:	4d2e      	ldr	r5, [pc, #184]	; (800f20c <_svfiprintf_r+0x1e0>)
 800f152:	2203      	movs	r2, #3
 800f154:	7839      	ldrb	r1, [r7, #0]
 800f156:	4628      	mov	r0, r5
 800f158:	f7ff fb64 	bl	800e824 <memchr>
 800f15c:	b138      	cbz	r0, 800f16e <_svfiprintf_r+0x142>
 800f15e:	2340      	movs	r3, #64	; 0x40
 800f160:	1b40      	subs	r0, r0, r5
 800f162:	fa03 f000 	lsl.w	r0, r3, r0
 800f166:	9b04      	ldr	r3, [sp, #16]
 800f168:	3701      	adds	r7, #1
 800f16a:	4303      	orrs	r3, r0
 800f16c:	9304      	str	r3, [sp, #16]
 800f16e:	7839      	ldrb	r1, [r7, #0]
 800f170:	2206      	movs	r2, #6
 800f172:	4827      	ldr	r0, [pc, #156]	; (800f210 <_svfiprintf_r+0x1e4>)
 800f174:	1c7e      	adds	r6, r7, #1
 800f176:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f17a:	f7ff fb53 	bl	800e824 <memchr>
 800f17e:	2800      	cmp	r0, #0
 800f180:	d038      	beq.n	800f1f4 <_svfiprintf_r+0x1c8>
 800f182:	4b24      	ldr	r3, [pc, #144]	; (800f214 <_svfiprintf_r+0x1e8>)
 800f184:	bb13      	cbnz	r3, 800f1cc <_svfiprintf_r+0x1a0>
 800f186:	9b03      	ldr	r3, [sp, #12]
 800f188:	3307      	adds	r3, #7
 800f18a:	f023 0307 	bic.w	r3, r3, #7
 800f18e:	3308      	adds	r3, #8
 800f190:	9303      	str	r3, [sp, #12]
 800f192:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f194:	444b      	add	r3, r9
 800f196:	9309      	str	r3, [sp, #36]	; 0x24
 800f198:	e76d      	b.n	800f076 <_svfiprintf_r+0x4a>
 800f19a:	fb05 3202 	mla	r2, r5, r2, r3
 800f19e:	2001      	movs	r0, #1
 800f1a0:	460f      	mov	r7, r1
 800f1a2:	e7a6      	b.n	800f0f2 <_svfiprintf_r+0xc6>
 800f1a4:	2300      	movs	r3, #0
 800f1a6:	250a      	movs	r5, #10
 800f1a8:	4619      	mov	r1, r3
 800f1aa:	3701      	adds	r7, #1
 800f1ac:	9305      	str	r3, [sp, #20]
 800f1ae:	4638      	mov	r0, r7
 800f1b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f1b4:	3a30      	subs	r2, #48	; 0x30
 800f1b6:	2a09      	cmp	r2, #9
 800f1b8:	d903      	bls.n	800f1c2 <_svfiprintf_r+0x196>
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d0c8      	beq.n	800f150 <_svfiprintf_r+0x124>
 800f1be:	9105      	str	r1, [sp, #20]
 800f1c0:	e7c6      	b.n	800f150 <_svfiprintf_r+0x124>
 800f1c2:	fb05 2101 	mla	r1, r5, r1, r2
 800f1c6:	2301      	movs	r3, #1
 800f1c8:	4607      	mov	r7, r0
 800f1ca:	e7f0      	b.n	800f1ae <_svfiprintf_r+0x182>
 800f1cc:	ab03      	add	r3, sp, #12
 800f1ce:	9300      	str	r3, [sp, #0]
 800f1d0:	4622      	mov	r2, r4
 800f1d2:	4b11      	ldr	r3, [pc, #68]	; (800f218 <_svfiprintf_r+0x1ec>)
 800f1d4:	a904      	add	r1, sp, #16
 800f1d6:	4640      	mov	r0, r8
 800f1d8:	f7fe f8ee 	bl	800d3b8 <_printf_float>
 800f1dc:	f1b0 3fff 	cmp.w	r0, #4294967295
 800f1e0:	4681      	mov	r9, r0
 800f1e2:	d1d6      	bne.n	800f192 <_svfiprintf_r+0x166>
 800f1e4:	89a3      	ldrh	r3, [r4, #12]
 800f1e6:	065b      	lsls	r3, r3, #25
 800f1e8:	f53f af35 	bmi.w	800f056 <_svfiprintf_r+0x2a>
 800f1ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f1ee:	b01d      	add	sp, #116	; 0x74
 800f1f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1f4:	ab03      	add	r3, sp, #12
 800f1f6:	9300      	str	r3, [sp, #0]
 800f1f8:	4622      	mov	r2, r4
 800f1fa:	4b07      	ldr	r3, [pc, #28]	; (800f218 <_svfiprintf_r+0x1ec>)
 800f1fc:	a904      	add	r1, sp, #16
 800f1fe:	4640      	mov	r0, r8
 800f200:	f7fe fb86 	bl	800d910 <_printf_i>
 800f204:	e7ea      	b.n	800f1dc <_svfiprintf_r+0x1b0>
 800f206:	bf00      	nop
 800f208:	0801011c 	.word	0x0801011c
 800f20c:	08010122 	.word	0x08010122
 800f210:	08010126 	.word	0x08010126
 800f214:	0800d3b9 	.word	0x0800d3b9
 800f218:	0800ef79 	.word	0x0800ef79

0800f21c <_sbrk_r>:
 800f21c:	b538      	push	{r3, r4, r5, lr}
 800f21e:	2300      	movs	r3, #0
 800f220:	4c05      	ldr	r4, [pc, #20]	; (800f238 <_sbrk_r+0x1c>)
 800f222:	4605      	mov	r5, r0
 800f224:	4608      	mov	r0, r1
 800f226:	6023      	str	r3, [r4, #0]
 800f228:	f7f8 fbf2 	bl	8007a10 <_sbrk>
 800f22c:	1c43      	adds	r3, r0, #1
 800f22e:	d102      	bne.n	800f236 <_sbrk_r+0x1a>
 800f230:	6823      	ldr	r3, [r4, #0]
 800f232:	b103      	cbz	r3, 800f236 <_sbrk_r+0x1a>
 800f234:	602b      	str	r3, [r5, #0]
 800f236:	bd38      	pop	{r3, r4, r5, pc}
 800f238:	200011f4 	.word	0x200011f4

0800f23c <__ascii_mbtowc>:
 800f23c:	b082      	sub	sp, #8
 800f23e:	b901      	cbnz	r1, 800f242 <__ascii_mbtowc+0x6>
 800f240:	a901      	add	r1, sp, #4
 800f242:	b142      	cbz	r2, 800f256 <__ascii_mbtowc+0x1a>
 800f244:	b14b      	cbz	r3, 800f25a <__ascii_mbtowc+0x1e>
 800f246:	7813      	ldrb	r3, [r2, #0]
 800f248:	600b      	str	r3, [r1, #0]
 800f24a:	7812      	ldrb	r2, [r2, #0]
 800f24c:	1c10      	adds	r0, r2, #0
 800f24e:	bf18      	it	ne
 800f250:	2001      	movne	r0, #1
 800f252:	b002      	add	sp, #8
 800f254:	4770      	bx	lr
 800f256:	4610      	mov	r0, r2
 800f258:	e7fb      	b.n	800f252 <__ascii_mbtowc+0x16>
 800f25a:	f06f 0001 	mvn.w	r0, #1
 800f25e:	e7f8      	b.n	800f252 <__ascii_mbtowc+0x16>

0800f260 <memmove>:
 800f260:	4288      	cmp	r0, r1
 800f262:	b510      	push	{r4, lr}
 800f264:	eb01 0302 	add.w	r3, r1, r2
 800f268:	d807      	bhi.n	800f27a <memmove+0x1a>
 800f26a:	1e42      	subs	r2, r0, #1
 800f26c:	4299      	cmp	r1, r3
 800f26e:	d00a      	beq.n	800f286 <memmove+0x26>
 800f270:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f274:	f802 4f01 	strb.w	r4, [r2, #1]!
 800f278:	e7f8      	b.n	800f26c <memmove+0xc>
 800f27a:	4283      	cmp	r3, r0
 800f27c:	d9f5      	bls.n	800f26a <memmove+0xa>
 800f27e:	1881      	adds	r1, r0, r2
 800f280:	1ad2      	subs	r2, r2, r3
 800f282:	42d3      	cmn	r3, r2
 800f284:	d100      	bne.n	800f288 <memmove+0x28>
 800f286:	bd10      	pop	{r4, pc}
 800f288:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f28c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800f290:	e7f7      	b.n	800f282 <memmove+0x22>

0800f292 <__malloc_lock>:
 800f292:	4770      	bx	lr

0800f294 <__malloc_unlock>:
 800f294:	4770      	bx	lr

0800f296 <_realloc_r>:
 800f296:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f298:	4607      	mov	r7, r0
 800f29a:	4614      	mov	r4, r2
 800f29c:	460e      	mov	r6, r1
 800f29e:	b921      	cbnz	r1, 800f2aa <_realloc_r+0x14>
 800f2a0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f2a4:	4611      	mov	r1, r2
 800f2a6:	f7ff be0d 	b.w	800eec4 <_malloc_r>
 800f2aa:	b922      	cbnz	r2, 800f2b6 <_realloc_r+0x20>
 800f2ac:	f7ff fdbe 	bl	800ee2c <_free_r>
 800f2b0:	4625      	mov	r5, r4
 800f2b2:	4628      	mov	r0, r5
 800f2b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f2b6:	f000 f821 	bl	800f2fc <_malloc_usable_size_r>
 800f2ba:	42a0      	cmp	r0, r4
 800f2bc:	d20f      	bcs.n	800f2de <_realloc_r+0x48>
 800f2be:	4621      	mov	r1, r4
 800f2c0:	4638      	mov	r0, r7
 800f2c2:	f7ff fdff 	bl	800eec4 <_malloc_r>
 800f2c6:	4605      	mov	r5, r0
 800f2c8:	2800      	cmp	r0, #0
 800f2ca:	d0f2      	beq.n	800f2b2 <_realloc_r+0x1c>
 800f2cc:	4631      	mov	r1, r6
 800f2ce:	4622      	mov	r2, r4
 800f2d0:	f7ff fab6 	bl	800e840 <memcpy>
 800f2d4:	4631      	mov	r1, r6
 800f2d6:	4638      	mov	r0, r7
 800f2d8:	f7ff fda8 	bl	800ee2c <_free_r>
 800f2dc:	e7e9      	b.n	800f2b2 <_realloc_r+0x1c>
 800f2de:	4635      	mov	r5, r6
 800f2e0:	e7e7      	b.n	800f2b2 <_realloc_r+0x1c>

0800f2e2 <__ascii_wctomb>:
 800f2e2:	b149      	cbz	r1, 800f2f8 <__ascii_wctomb+0x16>
 800f2e4:	2aff      	cmp	r2, #255	; 0xff
 800f2e6:	bf8b      	itete	hi
 800f2e8:	238a      	movhi	r3, #138	; 0x8a
 800f2ea:	700a      	strbls	r2, [r1, #0]
 800f2ec:	6003      	strhi	r3, [r0, #0]
 800f2ee:	2001      	movls	r0, #1
 800f2f0:	bf88      	it	hi
 800f2f2:	f04f 30ff 	movhi.w	r0, #4294967295
 800f2f6:	4770      	bx	lr
 800f2f8:	4608      	mov	r0, r1
 800f2fa:	4770      	bx	lr

0800f2fc <_malloc_usable_size_r>:
 800f2fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f300:	1f18      	subs	r0, r3, #4
 800f302:	2b00      	cmp	r3, #0
 800f304:	bfbc      	itt	lt
 800f306:	580b      	ldrlt	r3, [r1, r0]
 800f308:	18c0      	addlt	r0, r0, r3
 800f30a:	4770      	bx	lr

0800f30c <log>:
 800f30c:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800f310:	b08a      	sub	sp, #40	; 0x28
 800f312:	4604      	mov	r4, r0
 800f314:	460d      	mov	r5, r1
 800f316:	f000 f873 	bl	800f400 <__ieee754_log>
 800f31a:	4b34      	ldr	r3, [pc, #208]	; (800f3ec <log+0xe0>)
 800f31c:	4680      	mov	r8, r0
 800f31e:	f993 6000 	ldrsb.w	r6, [r3]
 800f322:	4689      	mov	r9, r1
 800f324:	1c73      	adds	r3, r6, #1
 800f326:	d05b      	beq.n	800f3e0 <log+0xd4>
 800f328:	4622      	mov	r2, r4
 800f32a:	462b      	mov	r3, r5
 800f32c:	4620      	mov	r0, r4
 800f32e:	4629      	mov	r1, r5
 800f330:	f7f1 fba8 	bl	8000a84 <__aeabi_dcmpun>
 800f334:	2800      	cmp	r0, #0
 800f336:	d153      	bne.n	800f3e0 <log+0xd4>
 800f338:	2200      	movs	r2, #0
 800f33a:	2300      	movs	r3, #0
 800f33c:	4620      	mov	r0, r4
 800f33e:	4629      	mov	r1, r5
 800f340:	f7f1 fb96 	bl	8000a70 <__aeabi_dcmpgt>
 800f344:	2800      	cmp	r0, #0
 800f346:	d14b      	bne.n	800f3e0 <log+0xd4>
 800f348:	4b29      	ldr	r3, [pc, #164]	; (800f3f0 <log+0xe4>)
 800f34a:	9008      	str	r0, [sp, #32]
 800f34c:	9301      	str	r3, [sp, #4]
 800f34e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f352:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800f356:	b9a6      	cbnz	r6, 800f382 <log+0x76>
 800f358:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800f35c:	4b25      	ldr	r3, [pc, #148]	; (800f3f4 <log+0xe8>)
 800f35e:	4620      	mov	r0, r4
 800f360:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f364:	4629      	mov	r1, r5
 800f366:	2200      	movs	r2, #0
 800f368:	2300      	movs	r3, #0
 800f36a:	f7f1 fb59 	bl	8000a20 <__aeabi_dcmpeq>
 800f36e:	bb40      	cbnz	r0, 800f3c2 <log+0xb6>
 800f370:	2301      	movs	r3, #1
 800f372:	2e02      	cmp	r6, #2
 800f374:	9300      	str	r3, [sp, #0]
 800f376:	d119      	bne.n	800f3ac <log+0xa0>
 800f378:	f7fd ff5a 	bl	800d230 <__errno>
 800f37c:	2321      	movs	r3, #33	; 0x21
 800f37e:	6003      	str	r3, [r0, #0]
 800f380:	e019      	b.n	800f3b6 <log+0xaa>
 800f382:	2200      	movs	r2, #0
 800f384:	4b1c      	ldr	r3, [pc, #112]	; (800f3f8 <log+0xec>)
 800f386:	4620      	mov	r0, r4
 800f388:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f38c:	4629      	mov	r1, r5
 800f38e:	2200      	movs	r2, #0
 800f390:	2300      	movs	r3, #0
 800f392:	f7f1 fb45 	bl	8000a20 <__aeabi_dcmpeq>
 800f396:	2800      	cmp	r0, #0
 800f398:	d0ea      	beq.n	800f370 <log+0x64>
 800f39a:	2302      	movs	r3, #2
 800f39c:	429e      	cmp	r6, r3
 800f39e:	9300      	str	r3, [sp, #0]
 800f3a0:	d111      	bne.n	800f3c6 <log+0xba>
 800f3a2:	f7fd ff45 	bl	800d230 <__errno>
 800f3a6:	2322      	movs	r3, #34	; 0x22
 800f3a8:	6003      	str	r3, [r0, #0]
 800f3aa:	e011      	b.n	800f3d0 <log+0xc4>
 800f3ac:	4668      	mov	r0, sp
 800f3ae:	f000 f9d9 	bl	800f764 <matherr>
 800f3b2:	2800      	cmp	r0, #0
 800f3b4:	d0e0      	beq.n	800f378 <log+0x6c>
 800f3b6:	4811      	ldr	r0, [pc, #68]	; (800f3fc <log+0xf0>)
 800f3b8:	f000 f9d6 	bl	800f768 <nan>
 800f3bc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f3c0:	e006      	b.n	800f3d0 <log+0xc4>
 800f3c2:	2302      	movs	r3, #2
 800f3c4:	9300      	str	r3, [sp, #0]
 800f3c6:	4668      	mov	r0, sp
 800f3c8:	f000 f9cc 	bl	800f764 <matherr>
 800f3cc:	2800      	cmp	r0, #0
 800f3ce:	d0e8      	beq.n	800f3a2 <log+0x96>
 800f3d0:	9b08      	ldr	r3, [sp, #32]
 800f3d2:	b11b      	cbz	r3, 800f3dc <log+0xd0>
 800f3d4:	f7fd ff2c 	bl	800d230 <__errno>
 800f3d8:	9b08      	ldr	r3, [sp, #32]
 800f3da:	6003      	str	r3, [r0, #0]
 800f3dc:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800f3e0:	4640      	mov	r0, r8
 800f3e2:	4649      	mov	r1, r9
 800f3e4:	b00a      	add	sp, #40	; 0x28
 800f3e6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800f3ea:	bf00      	nop
 800f3ec:	20000234 	.word	0x20000234
 800f3f0:	08010238 	.word	0x08010238
 800f3f4:	c7efffff 	.word	0xc7efffff
 800f3f8:	fff00000 	.word	0xfff00000
 800f3fc:	08010121 	.word	0x08010121

0800f400 <__ieee754_log>:
 800f400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f404:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800f408:	b087      	sub	sp, #28
 800f40a:	4602      	mov	r2, r0
 800f40c:	460b      	mov	r3, r1
 800f40e:	460d      	mov	r5, r1
 800f410:	da24      	bge.n	800f45c <__ieee754_log+0x5c>
 800f412:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800f416:	4304      	orrs	r4, r0
 800f418:	d108      	bne.n	800f42c <__ieee754_log+0x2c>
 800f41a:	2200      	movs	r2, #0
 800f41c:	2300      	movs	r3, #0
 800f41e:	2000      	movs	r0, #0
 800f420:	49cb      	ldr	r1, [pc, #812]	; (800f750 <__ieee754_log+0x350>)
 800f422:	f7f1 f9bf 	bl	80007a4 <__aeabi_ddiv>
 800f426:	b007      	add	sp, #28
 800f428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f42c:	2900      	cmp	r1, #0
 800f42e:	da04      	bge.n	800f43a <__ieee754_log+0x3a>
 800f430:	f7f0 fed6 	bl	80001e0 <__aeabi_dsub>
 800f434:	2200      	movs	r2, #0
 800f436:	2300      	movs	r3, #0
 800f438:	e7f3      	b.n	800f422 <__ieee754_log+0x22>
 800f43a:	2200      	movs	r2, #0
 800f43c:	4bc5      	ldr	r3, [pc, #788]	; (800f754 <__ieee754_log+0x354>)
 800f43e:	f7f1 f887 	bl	8000550 <__aeabi_dmul>
 800f442:	f06f 0635 	mvn.w	r6, #53	; 0x35
 800f446:	4602      	mov	r2, r0
 800f448:	460b      	mov	r3, r1
 800f44a:	460d      	mov	r5, r1
 800f44c:	49c2      	ldr	r1, [pc, #776]	; (800f758 <__ieee754_log+0x358>)
 800f44e:	428d      	cmp	r5, r1
 800f450:	dd06      	ble.n	800f460 <__ieee754_log+0x60>
 800f452:	4610      	mov	r0, r2
 800f454:	4619      	mov	r1, r3
 800f456:	f7f0 fec5 	bl	80001e4 <__adddf3>
 800f45a:	e7e4      	b.n	800f426 <__ieee754_log+0x26>
 800f45c:	2600      	movs	r6, #0
 800f45e:	e7f5      	b.n	800f44c <__ieee754_log+0x4c>
 800f460:	152c      	asrs	r4, r5, #20
 800f462:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800f466:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 800f46a:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800f46e:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 800f472:	4426      	add	r6, r4
 800f474:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 800f478:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 800f47c:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 800f480:	ea41 0305 	orr.w	r3, r1, r5
 800f484:	4610      	mov	r0, r2
 800f486:	4619      	mov	r1, r3
 800f488:	2200      	movs	r2, #0
 800f48a:	4bb4      	ldr	r3, [pc, #720]	; (800f75c <__ieee754_log+0x35c>)
 800f48c:	f7f0 fea8 	bl	80001e0 <__aeabi_dsub>
 800f490:	1cab      	adds	r3, r5, #2
 800f492:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f496:	2b02      	cmp	r3, #2
 800f498:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 800f49c:	4682      	mov	sl, r0
 800f49e:	468b      	mov	fp, r1
 800f4a0:	f04f 0200 	mov.w	r2, #0
 800f4a4:	dc53      	bgt.n	800f54e <__ieee754_log+0x14e>
 800f4a6:	2300      	movs	r3, #0
 800f4a8:	f7f1 faba 	bl	8000a20 <__aeabi_dcmpeq>
 800f4ac:	b1d0      	cbz	r0, 800f4e4 <__ieee754_log+0xe4>
 800f4ae:	2c00      	cmp	r4, #0
 800f4b0:	f000 8120 	beq.w	800f6f4 <__ieee754_log+0x2f4>
 800f4b4:	4620      	mov	r0, r4
 800f4b6:	f7f0 ffe1 	bl	800047c <__aeabi_i2d>
 800f4ba:	a391      	add	r3, pc, #580	; (adr r3, 800f700 <__ieee754_log+0x300>)
 800f4bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4c0:	4606      	mov	r6, r0
 800f4c2:	460f      	mov	r7, r1
 800f4c4:	f7f1 f844 	bl	8000550 <__aeabi_dmul>
 800f4c8:	a38f      	add	r3, pc, #572	; (adr r3, 800f708 <__ieee754_log+0x308>)
 800f4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ce:	4604      	mov	r4, r0
 800f4d0:	460d      	mov	r5, r1
 800f4d2:	4630      	mov	r0, r6
 800f4d4:	4639      	mov	r1, r7
 800f4d6:	f7f1 f83b 	bl	8000550 <__aeabi_dmul>
 800f4da:	4602      	mov	r2, r0
 800f4dc:	460b      	mov	r3, r1
 800f4de:	4620      	mov	r0, r4
 800f4e0:	4629      	mov	r1, r5
 800f4e2:	e7b8      	b.n	800f456 <__ieee754_log+0x56>
 800f4e4:	a38a      	add	r3, pc, #552	; (adr r3, 800f710 <__ieee754_log+0x310>)
 800f4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ea:	4650      	mov	r0, sl
 800f4ec:	4659      	mov	r1, fp
 800f4ee:	f7f1 f82f 	bl	8000550 <__aeabi_dmul>
 800f4f2:	4602      	mov	r2, r0
 800f4f4:	460b      	mov	r3, r1
 800f4f6:	2000      	movs	r0, #0
 800f4f8:	4999      	ldr	r1, [pc, #612]	; (800f760 <__ieee754_log+0x360>)
 800f4fa:	f7f0 fe71 	bl	80001e0 <__aeabi_dsub>
 800f4fe:	4652      	mov	r2, sl
 800f500:	4606      	mov	r6, r0
 800f502:	460f      	mov	r7, r1
 800f504:	465b      	mov	r3, fp
 800f506:	4650      	mov	r0, sl
 800f508:	4659      	mov	r1, fp
 800f50a:	f7f1 f821 	bl	8000550 <__aeabi_dmul>
 800f50e:	4602      	mov	r2, r0
 800f510:	460b      	mov	r3, r1
 800f512:	4630      	mov	r0, r6
 800f514:	4639      	mov	r1, r7
 800f516:	f7f1 f81b 	bl	8000550 <__aeabi_dmul>
 800f51a:	4606      	mov	r6, r0
 800f51c:	460f      	mov	r7, r1
 800f51e:	b914      	cbnz	r4, 800f526 <__ieee754_log+0x126>
 800f520:	4632      	mov	r2, r6
 800f522:	463b      	mov	r3, r7
 800f524:	e0a0      	b.n	800f668 <__ieee754_log+0x268>
 800f526:	4620      	mov	r0, r4
 800f528:	f7f0 ffa8 	bl	800047c <__aeabi_i2d>
 800f52c:	a374      	add	r3, pc, #464	; (adr r3, 800f700 <__ieee754_log+0x300>)
 800f52e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f532:	4680      	mov	r8, r0
 800f534:	4689      	mov	r9, r1
 800f536:	f7f1 f80b 	bl	8000550 <__aeabi_dmul>
 800f53a:	a373      	add	r3, pc, #460	; (adr r3, 800f708 <__ieee754_log+0x308>)
 800f53c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f540:	4604      	mov	r4, r0
 800f542:	460d      	mov	r5, r1
 800f544:	4640      	mov	r0, r8
 800f546:	4649      	mov	r1, r9
 800f548:	f7f1 f802 	bl	8000550 <__aeabi_dmul>
 800f54c:	e0a5      	b.n	800f69a <__ieee754_log+0x29a>
 800f54e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f552:	f7f0 fe47 	bl	80001e4 <__adddf3>
 800f556:	4602      	mov	r2, r0
 800f558:	460b      	mov	r3, r1
 800f55a:	4650      	mov	r0, sl
 800f55c:	4659      	mov	r1, fp
 800f55e:	f7f1 f921 	bl	80007a4 <__aeabi_ddiv>
 800f562:	e9cd 0100 	strd	r0, r1, [sp]
 800f566:	4620      	mov	r0, r4
 800f568:	f7f0 ff88 	bl	800047c <__aeabi_i2d>
 800f56c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f570:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f574:	4610      	mov	r0, r2
 800f576:	4619      	mov	r1, r3
 800f578:	f7f0 ffea 	bl	8000550 <__aeabi_dmul>
 800f57c:	4602      	mov	r2, r0
 800f57e:	460b      	mov	r3, r1
 800f580:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f584:	f7f0 ffe4 	bl	8000550 <__aeabi_dmul>
 800f588:	a363      	add	r3, pc, #396	; (adr r3, 800f718 <__ieee754_log+0x318>)
 800f58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f58e:	4680      	mov	r8, r0
 800f590:	4689      	mov	r9, r1
 800f592:	f7f0 ffdd 	bl	8000550 <__aeabi_dmul>
 800f596:	a362      	add	r3, pc, #392	; (adr r3, 800f720 <__ieee754_log+0x320>)
 800f598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f59c:	f7f0 fe22 	bl	80001e4 <__adddf3>
 800f5a0:	4642      	mov	r2, r8
 800f5a2:	464b      	mov	r3, r9
 800f5a4:	f7f0 ffd4 	bl	8000550 <__aeabi_dmul>
 800f5a8:	a35f      	add	r3, pc, #380	; (adr r3, 800f728 <__ieee754_log+0x328>)
 800f5aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5ae:	f7f0 fe19 	bl	80001e4 <__adddf3>
 800f5b2:	4642      	mov	r2, r8
 800f5b4:	464b      	mov	r3, r9
 800f5b6:	f7f0 ffcb 	bl	8000550 <__aeabi_dmul>
 800f5ba:	a35d      	add	r3, pc, #372	; (adr r3, 800f730 <__ieee754_log+0x330>)
 800f5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5c0:	f7f0 fe10 	bl	80001e4 <__adddf3>
 800f5c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f5c8:	f7f0 ffc2 	bl	8000550 <__aeabi_dmul>
 800f5cc:	a35a      	add	r3, pc, #360	; (adr r3, 800f738 <__ieee754_log+0x338>)
 800f5ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f5d6:	4640      	mov	r0, r8
 800f5d8:	4649      	mov	r1, r9
 800f5da:	f7f0 ffb9 	bl	8000550 <__aeabi_dmul>
 800f5de:	a358      	add	r3, pc, #352	; (adr r3, 800f740 <__ieee754_log+0x340>)
 800f5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5e4:	f7f0 fdfe 	bl	80001e4 <__adddf3>
 800f5e8:	4642      	mov	r2, r8
 800f5ea:	464b      	mov	r3, r9
 800f5ec:	f7f0 ffb0 	bl	8000550 <__aeabi_dmul>
 800f5f0:	a355      	add	r3, pc, #340	; (adr r3, 800f748 <__ieee754_log+0x348>)
 800f5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5f6:	f7f0 fdf5 	bl	80001e4 <__adddf3>
 800f5fa:	4642      	mov	r2, r8
 800f5fc:	464b      	mov	r3, r9
 800f5fe:	f7f0 ffa7 	bl	8000550 <__aeabi_dmul>
 800f602:	4602      	mov	r2, r0
 800f604:	460b      	mov	r3, r1
 800f606:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f60a:	f7f0 fdeb 	bl	80001e4 <__adddf3>
 800f60e:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 800f612:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800f616:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 800f61a:	3551      	adds	r5, #81	; 0x51
 800f61c:	4335      	orrs	r5, r6
 800f61e:	2d00      	cmp	r5, #0
 800f620:	4680      	mov	r8, r0
 800f622:	4689      	mov	r9, r1
 800f624:	dd48      	ble.n	800f6b8 <__ieee754_log+0x2b8>
 800f626:	2200      	movs	r2, #0
 800f628:	4b4d      	ldr	r3, [pc, #308]	; (800f760 <__ieee754_log+0x360>)
 800f62a:	4650      	mov	r0, sl
 800f62c:	4659      	mov	r1, fp
 800f62e:	f7f0 ff8f 	bl	8000550 <__aeabi_dmul>
 800f632:	4652      	mov	r2, sl
 800f634:	465b      	mov	r3, fp
 800f636:	f7f0 ff8b 	bl	8000550 <__aeabi_dmul>
 800f63a:	4602      	mov	r2, r0
 800f63c:	460b      	mov	r3, r1
 800f63e:	4606      	mov	r6, r0
 800f640:	460f      	mov	r7, r1
 800f642:	4640      	mov	r0, r8
 800f644:	4649      	mov	r1, r9
 800f646:	f7f0 fdcd 	bl	80001e4 <__adddf3>
 800f64a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f64e:	f7f0 ff7f 	bl	8000550 <__aeabi_dmul>
 800f652:	4680      	mov	r8, r0
 800f654:	4689      	mov	r9, r1
 800f656:	b964      	cbnz	r4, 800f672 <__ieee754_log+0x272>
 800f658:	4602      	mov	r2, r0
 800f65a:	460b      	mov	r3, r1
 800f65c:	4630      	mov	r0, r6
 800f65e:	4639      	mov	r1, r7
 800f660:	f7f0 fdbe 	bl	80001e0 <__aeabi_dsub>
 800f664:	4602      	mov	r2, r0
 800f666:	460b      	mov	r3, r1
 800f668:	4650      	mov	r0, sl
 800f66a:	4659      	mov	r1, fp
 800f66c:	f7f0 fdb8 	bl	80001e0 <__aeabi_dsub>
 800f670:	e6d9      	b.n	800f426 <__ieee754_log+0x26>
 800f672:	a323      	add	r3, pc, #140	; (adr r3, 800f700 <__ieee754_log+0x300>)
 800f674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f678:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f67c:	f7f0 ff68 	bl	8000550 <__aeabi_dmul>
 800f680:	a321      	add	r3, pc, #132	; (adr r3, 800f708 <__ieee754_log+0x308>)
 800f682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f686:	4604      	mov	r4, r0
 800f688:	460d      	mov	r5, r1
 800f68a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f68e:	f7f0 ff5f 	bl	8000550 <__aeabi_dmul>
 800f692:	4642      	mov	r2, r8
 800f694:	464b      	mov	r3, r9
 800f696:	f7f0 fda5 	bl	80001e4 <__adddf3>
 800f69a:	4602      	mov	r2, r0
 800f69c:	460b      	mov	r3, r1
 800f69e:	4630      	mov	r0, r6
 800f6a0:	4639      	mov	r1, r7
 800f6a2:	f7f0 fd9d 	bl	80001e0 <__aeabi_dsub>
 800f6a6:	4652      	mov	r2, sl
 800f6a8:	465b      	mov	r3, fp
 800f6aa:	f7f0 fd99 	bl	80001e0 <__aeabi_dsub>
 800f6ae:	4602      	mov	r2, r0
 800f6b0:	460b      	mov	r3, r1
 800f6b2:	4620      	mov	r0, r4
 800f6b4:	4629      	mov	r1, r5
 800f6b6:	e7d9      	b.n	800f66c <__ieee754_log+0x26c>
 800f6b8:	4602      	mov	r2, r0
 800f6ba:	460b      	mov	r3, r1
 800f6bc:	4650      	mov	r0, sl
 800f6be:	4659      	mov	r1, fp
 800f6c0:	f7f0 fd8e 	bl	80001e0 <__aeabi_dsub>
 800f6c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f6c8:	f7f0 ff42 	bl	8000550 <__aeabi_dmul>
 800f6cc:	4606      	mov	r6, r0
 800f6ce:	460f      	mov	r7, r1
 800f6d0:	2c00      	cmp	r4, #0
 800f6d2:	f43f af25 	beq.w	800f520 <__ieee754_log+0x120>
 800f6d6:	a30a      	add	r3, pc, #40	; (adr r3, 800f700 <__ieee754_log+0x300>)
 800f6d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f6e0:	f7f0 ff36 	bl	8000550 <__aeabi_dmul>
 800f6e4:	a308      	add	r3, pc, #32	; (adr r3, 800f708 <__ieee754_log+0x308>)
 800f6e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6ea:	4604      	mov	r4, r0
 800f6ec:	460d      	mov	r5, r1
 800f6ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f6f2:	e729      	b.n	800f548 <__ieee754_log+0x148>
 800f6f4:	2000      	movs	r0, #0
 800f6f6:	2100      	movs	r1, #0
 800f6f8:	e695      	b.n	800f426 <__ieee754_log+0x26>
 800f6fa:	bf00      	nop
 800f6fc:	f3af 8000 	nop.w
 800f700:	fee00000 	.word	0xfee00000
 800f704:	3fe62e42 	.word	0x3fe62e42
 800f708:	35793c76 	.word	0x35793c76
 800f70c:	3dea39ef 	.word	0x3dea39ef
 800f710:	55555555 	.word	0x55555555
 800f714:	3fd55555 	.word	0x3fd55555
 800f718:	df3e5244 	.word	0xdf3e5244
 800f71c:	3fc2f112 	.word	0x3fc2f112
 800f720:	96cb03de 	.word	0x96cb03de
 800f724:	3fc74664 	.word	0x3fc74664
 800f728:	94229359 	.word	0x94229359
 800f72c:	3fd24924 	.word	0x3fd24924
 800f730:	55555593 	.word	0x55555593
 800f734:	3fe55555 	.word	0x3fe55555
 800f738:	d078c69f 	.word	0xd078c69f
 800f73c:	3fc39a09 	.word	0x3fc39a09
 800f740:	1d8e78af 	.word	0x1d8e78af
 800f744:	3fcc71c5 	.word	0x3fcc71c5
 800f748:	9997fa04 	.word	0x9997fa04
 800f74c:	3fd99999 	.word	0x3fd99999
 800f750:	c3500000 	.word	0xc3500000
 800f754:	43500000 	.word	0x43500000
 800f758:	7fefffff 	.word	0x7fefffff
 800f75c:	3ff00000 	.word	0x3ff00000
 800f760:	3fe00000 	.word	0x3fe00000

0800f764 <matherr>:
 800f764:	2000      	movs	r0, #0
 800f766:	4770      	bx	lr

0800f768 <nan>:
 800f768:	2000      	movs	r0, #0
 800f76a:	4901      	ldr	r1, [pc, #4]	; (800f770 <nan+0x8>)
 800f76c:	4770      	bx	lr
 800f76e:	bf00      	nop
 800f770:	7ff80000 	.word	0x7ff80000

0800f774 <_init>:
 800f774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f776:	bf00      	nop
 800f778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f77a:	bc08      	pop	{r3}
 800f77c:	469e      	mov	lr, r3
 800f77e:	4770      	bx	lr

0800f780 <_fini>:
 800f780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f782:	bf00      	nop
 800f784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f786:	bc08      	pop	{r3}
 800f788:	469e      	mov	lr, r3
 800f78a:	4770      	bx	lr
