{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1700241130683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700241130683 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LimeSDR-Mini_lms7_lelec210x 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"LimeSDR-Mini_lms7_lelec210x\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700241130761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700241130793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700241130793 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 503 -1 0 } } { "" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 7673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1700241130903 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 503 -1 0 } } { "" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 7675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1700241130903 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 503 -1 0 } } { "" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 7676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1700241130903 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 503 -1 0 } } { "" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 7673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1700241130903 ""}
{ "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_MISMATCH" "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll/pll.mif pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll1 " "The contents of the scan chain Memory Initialization File C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll/pll.mif for PLL \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll1\" do not match the initial state of the scan chain for the PLL" { { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "clk1 Counter Bypass " "The value for the clk1 Counter Bypass parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file Not Bypassed " "The value in the parameter value source scan chain initialization file: Not Bypassed" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1700241130903 ""} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node Bypassed " "The value in the parameter value source PLL node: Bypassed" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1700241130903 ""}  } {  } 0 15076 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "Design Software" 0 -1 1700241130903 ""} { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "clk1 Counter High Count " "The value for the clk1 Counter High Count parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file 2 " "The value in the parameter value source scan chain initialization file: 2" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1700241130903 ""} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node 0 " "The value in the parameter value source PLL node: 0" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1700241130903 ""}  } {  } 0 15076 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "Design Software" 0 -1 1700241130903 ""} { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "clk1 Counter Low Count " "The value for the clk1 Counter Low Count parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file 2 " "The value in the parameter value source scan chain initialization file: 2" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1700241130903 ""} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node 0 " "The value in the parameter value source PLL node: 0" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1700241130903 ""}  } {  } 0 15076 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "Design Software" 0 -1 1700241130903 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 503 -1 0 } } { "" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 7673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15075 "The contents of the scan chain Memory Initialization File %1!s! for PLL \"%2!s!\" do not match the initial state of the scan chain for the PLL" 0 0 "Fitter" 0 -1 1700241130903 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1700241131201 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700241131216 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1700241131672 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700241131681 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700241131681 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700241131681 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700241131681 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700241131704 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700241131704 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700241131704 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700241131704 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700241131719 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1700241132112 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3hn1 " "Entity dcfifo_3hn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6en1 " "Entity dcfifo_6en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pcn1 " "Entity dcfifo_pcn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_r9n1 " "Entity dcfifo_r9n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pll_altpll " "Entity pll_altpll" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1700241133860 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1700241133860 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_dsp/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lms_dsp/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1700241133971 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_ctr/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lms_ctr/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1700241133989 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_ctr/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'lms_ctr/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1700241133989 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.sdc " "Reading SDC File: 'lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1700241134003 ""}
{ "Info" "ISTA_SDC_FOUND" "LMS7002_timing.sdc " "Reading SDC File: 'LMS7002_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1700241134050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "LMS7002_timing.sdc 64 *pll_top*\|pll1\|clk\[1\] pin " "Ignored filter at LMS7002_timing.sdc(64): *pll_top*\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1700241134081 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock LMS7002_timing.sdc 60 Argument <targets> is an empty collection " "Ignored create_generated_clock at LMS7002_timing.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock     -name   TX_C1 \\\n                                -master     \[get_clocks LMS_MCLK2\] \\\n                                -source     \[get_pins -compatibility_mode *pll_top*\|pll1\|inclk\[0\]\] \\\n                                -phase 90 \\\n                                            \[get_pins -compatibility_mode *pll_top*\|pll1\|clk\[1\]\] " "create_generated_clock     -name   TX_C1 \\\n                                -master     \[get_clocks LMS_MCLK2\] \\\n                                -source     \[get_pins -compatibility_mode *pll_top*\|pll1\|inclk\[0\]\] \\\n                                -phase 90 \\\n                                            \[get_pins -compatibility_mode *pll_top*\|pll1\|clk\[1\]\]" {  } { { "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1700241134085 ""}  } { { "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 60 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1700241134085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "LMS7002_timing.sdc 223 TX_C1 clock " "Ignored filter at LMS7002_timing.sdc(223): TX_C1 could not be matched with a clock" {  } { { "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1700241134113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path LMS7002_timing.sdc 223 Argument <from> is an empty collection " "Ignored set_false_path at LMS7002_timing.sdc(223): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -setup     -rise_from     \[get_clocks TX_C1\] -rise_to \\\n                                                \[get_clocks LMS_FCLK1\] " "set_false_path -setup     -rise_from     \[get_clocks TX_C1\] -rise_to \\\n                                                \[get_clocks LMS_FCLK1\]" {  } { { "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1700241134113 ""}  } { { "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1700241134113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path LMS7002_timing.sdc 225 Argument <from> is an empty collection " "Ignored set_false_path at LMS7002_timing.sdc(225): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -setup     -fall_from     \[get_clocks TX_C1\] -fall_to \\\n                                                \[get_clocks LMS_FCLK1\] " "set_false_path -setup     -fall_from     \[get_clocks TX_C1\] -fall_to \\\n                                                \[get_clocks LMS_FCLK1\]" {  } { { "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1700241134113 ""}  } { { "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1700241134113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path LMS7002_timing.sdc 227 Argument <from> is an empty collection " "Ignored set_false_path at LMS7002_timing.sdc(227): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -hold     -rise_from     \[get_clocks TX_C1\] -fall_to \\\n                                                \[get_clocks LMS_FCLK1\] " "set_false_path -hold     -rise_from     \[get_clocks TX_C1\] -fall_to \\\n                                                \[get_clocks LMS_FCLK1\]" {  } { { "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1700241134113 ""}  } { { "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1700241134113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path LMS7002_timing.sdc 229 Argument <from> is an empty collection " "Ignored set_false_path at LMS7002_timing.sdc(229): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -hold     -fall_from     \[get_clocks TX_C1\] -rise_to \\\n                                                \[get_clocks LMS_FCLK1\] " "set_false_path -hold     -fall_from     \[get_clocks TX_C1\] -rise_to \\\n                                                \[get_clocks LMS_FCLK1\]" {  } { { "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1700241134113 ""}  } { { "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1700241134113 ""}
{ "Info" "ISTA_SDC_FOUND" "FT601_timing.sdc " "Reading SDC File: 'FT601_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1700241134113 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1700241134129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1700241134129 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1700241134167 ""}
{ "Info" "ISTA_SDC_FOUND" "Clock_groups.sdc " "Reading SDC File: 'Clock_groups.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1700241134185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Clock_groups.sdc 16 TX_C1 clock " "Ignored filter at Clock_groups.sdc(16): TX_C1 could not be matched with a clock" {  } { { "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/Clock_groups.sdc" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/Clock_groups.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1700241134185 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700241134271 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1700241134271 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700241134412 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst0_nios_cpu\|lms_ctr_inst0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: inst0_nios_cpu\|lms_ctr_inst0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250 " "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250 " "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1700241134428 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "FT_CLK_VIRT " "Virtual clock FT_CLK_VIRT is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1700241134428 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1700241134428 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 DUAL_BOOT_CLK " "  25.000 DUAL_BOOT_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 FPGA_SPI_SCLK " " 100.000 FPGA_SPI_SCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 FPGA_SPI_SCLK_FPGA " " 100.000 FPGA_SPI_SCLK_FPGA" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 FPGA_SPI_SCLK_out " " 100.000 FPGA_SPI_SCLK_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       FT_CLK " "  10.000       FT_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  FT_CLK_VIRT " "  10.000  FT_CLK_VIRT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000      LMK_CLK " "  25.000      LMK_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_FCLK1 " "   8.000    LMS_FCLK1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_FCLK2 " "   8.000    LMS_FCLK2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_MCLK1 " "   8.000    LMS_MCLK1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_MCLK2 " "   8.000    LMS_MCLK2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 LMS_MCLK2_VIRT " "   8.000 LMS_MCLK2_VIRT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 ONCHIP_FLASH_CLK " " 100.000 ONCHIP_FLASH_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        RX_C2 " "   8.000        RX_C2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        RX_C3 " "   8.000        RX_C3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        TX_C0 " "   8.000        TX_C0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700241134428 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1700241134428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "LMS_MCLK2~input (placed in PIN H4 (CLK1p, DIFFIO_RX_L22p, DIFFOUT_L22p, High_Speed)) " "Promoted node LMS_MCLK2~input (placed in PIN H4 (CLK1p, DIFFIO_RX_L22p, DIFFOUT_L22p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|clkctrl:clkctrl_inst7\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G4 " "Automatically promoted pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|clkctrl:clkctrl_inst7\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G4" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 7646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135551 ""}  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135551 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 619 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 7673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135551 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 619 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 7673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135551 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 619 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 7673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|c0_mux  " "Promoted node pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|c0_mux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|clkctrl:clkctrl_inst8\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|clkctrl:clkctrl_inst8\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 15472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135551 ""}  } { { "src/pll_top/synth/rxtx_pll.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 8524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|c2_mux  " "Promoted node pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|c2_mux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|clkctrl:clkctrl_inst10\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|clkctrl:clkctrl_inst10\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 15470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135551 ""}  } { { "src/pll_top/synth/rxtx_pll.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 181 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 8525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|c3_mux  " "Promoted node pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|c3_mux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|clkctrl:clkctrl_inst11\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|clkctrl:clkctrl_inst11\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 15468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135551 ""}  } { { "src/pll_top/synth/rxtx_pll.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 181 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 8526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk  " "Automatically promoted node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135551 ""}  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 13868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LMK_CLK~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node LMK_CLK~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_dac_spi:dac_spi\|transmitting " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_dac_spi:dac_spi\|transmitting" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 14025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_dac_spi:dac_spi\|stateZero " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_dac_spi:dac_spi\|stateZero" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 14031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_dac_spi:dac_spi\|spi_slave_select_reg\[0\] " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_dac_spi:dac_spi\|spi_slave_select_reg\[0\]" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 13898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_dac_spi:dac_spi\|SSO_reg " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_dac_spi:dac_spi\|SSO_reg" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 14014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 214 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 11675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 11681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 11676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 16660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 11758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_write_reg " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_write_reg" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 11693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1700241135551 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700241135551 ""}  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FT_CLK~input (placed in PIN G9 (CLK2p, DIFFIO_RX_R18p, DIFFOUT_R18p, High_Speed)) " "Automatically promoted node FT_CLK~input (placed in PIN G9 (CLK2p, DIFFIO_RX_R18p, DIFFOUT_R18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135551 ""}  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|SCLK_reg  " "Automatically promoted node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|SCLK_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|spi_0_SCLK~0 " "Destination node nios_cpu:inst0_nios_cpu\|spi_0_SCLK~0" {  } { { "src/nios_cpu/nios_cpu.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/nios_cpu/nios_cpu.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 16556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|SCLK_reg~2 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|SCLK_reg~2" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 16712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|shift_reg~2 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|shift_reg~2" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 16720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|fpgacfg:fpgacfg_inst0\|mem\[5\]\[0\] " "Destination node nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|fpgacfg:fpgacfg_inst0\|mem\[5\]\[0\]" {  } { { "src/spi/fpgacfg.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/fpgacfg.vhd" 230 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 10731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|shift_reg~3 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|shift_reg~3" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 17250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|shift_reg~4 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|shift_reg~4" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 18163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|shift_reg~5 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|shift_reg~5" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 18890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|shift_reg~6 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|shift_reg~6" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 19313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|shift_reg~7 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|shift_reg~7" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 19840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|shift_reg~8 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\|shift_reg~8" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 20326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1700241135551 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700241135551 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 13491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135551 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 33687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135551 ""}  } { { "lms_ctr/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/altera_onchip_flash_block.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 11403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|counter:counter_inst\|running_reg " "Destination node rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|counter:counter_inst\|running_reg" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 237 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 3919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|counter:counter_inst\|count_reg\[0\] " "Destination node rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|counter:counter_inst\|count_reg\[0\]" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 237 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 3900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[12\] " "Destination node rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[12\]" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 4218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[11\] " "Destination node rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[11\]" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 4219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[10\] " "Destination node rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[10\]" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 4220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[9\] " "Destination node rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[9\]" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 4221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[8\] " "Destination node rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[8\]" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 4222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[7\] " "Destination node rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[7\]" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 4223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[6\] " "Destination node rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[6\]" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 4224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[5\] " "Destination node rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\|mag_reg\[5\]" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 4225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1700241135551 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700241135551 ""}  } { { "lms_dsp/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 3629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sync_reg:sync_reg1\|sync_reg\[1\]  " "Automatically promoted node sync_reg:sync_reg1\|sync_reg\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|fpgacfg:fpgacfg_inst0\|mcfg32wm_fsm:fsm\|state\[5\]~0 " "Destination node nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|fpgacfg:fpgacfg_inst0\|mcfg32wm_fsm:fsm\|state\[5\]~0" {  } { { "src/spi/mcfg32wm_fsm.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/mcfg32wm_fsm.vhd" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 17183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|pllcfg:pllcfg_inst1\|mem\[25\]\[15\]~24 " "Destination node nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|pllcfg:pllcfg_inst1\|mem\[25\]\[15\]~24" {  } { { "src/spi/pllcfg.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/pllcfg.vhd" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 21348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|pllcfg:pllcfg_inst1\|mem\[28\]\[15\]~25 " "Destination node nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|pllcfg:pllcfg_inst1\|mem\[28\]\[15\]~25" {  } { { "src/spi/pllcfg.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/pllcfg.vhd" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 21349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|pllcfg:pllcfg_inst1\|mem\[24\]\[15\]~26 " "Destination node nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|pllcfg:pllcfg_inst1\|mem\[24\]\[15\]~26" {  } { { "src/spi/pllcfg.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/pllcfg.vhd" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 21350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|pllcfg:pllcfg_inst1\|mem\[29\]\[15\]~27 " "Destination node nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|pllcfg:pllcfg_inst1\|mem\[29\]\[15\]~27" {  } { { "src/spi/pllcfg.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/pllcfg.vhd" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 21351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|pllcfg:pllcfg_inst1\|mem\[27\]\[15\]~30 " "Destination node nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|pllcfg:pllcfg_inst1\|mem\[27\]\[15\]~30" {  } { { "src/spi/pllcfg.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/pllcfg.vhd" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 21354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|pllcfg:pllcfg_inst1\|mem\[26\]\[15\]~31 " "Destination node nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|pllcfg:pllcfg_inst1\|mem\[26\]\[15\]~31" {  } { { "src/spi/pllcfg.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/pllcfg.vhd" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 21355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135551 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700241135551 ""}  } { { "src/general/sync_reg.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/sync_reg.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 15938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_path_top:inst6_rx_path_top\|sync_reg:sync_reg0\|sync_reg\[1\]  " "Automatically promoted node rx_path_top:inst6_rx_path_top\|sync_reg:sync_reg0\|sync_reg\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|inst0_reset_n~0 " "Destination node rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|inst0_reset_n~0" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 21220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700241135561 ""}  } { { "src/general/sync_reg.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/sync_reg.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 15307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135561 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 13197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en" {  } { { "lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 13187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" 228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 13194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 13196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|wb_inta_o " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|wb_inta_o" {  } { { "lms_ctr/synthesis/submodules/i2c_master_top.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_top.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 13319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\] " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\]" {  } { { "lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 13224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|cr\[3\] " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|cr\[3\]" {  } { { "lms_ctr/synthesis/submodules/i2c_master_top.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_top.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 13298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|irq_flag " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|irq_flag" {  } { { "lms_ctr/synthesis/submodules/i2c_master_top.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_top.v" 264 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 13322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[6\] " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[6\]" {  } { { "lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 13225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[5\] " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[5\]" {  } { { "lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 13226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1700241135561 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700241135561 ""}  } { { "lms_ctr/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 10945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135561 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|sync_reg:sync_reg7\|sync_reg\[1\]  " "Automatically promoted node pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|sync_reg:sync_reg7\|sync_reg\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_ps_top:pll_ps_top_inst2\|pll_ps_fsm:pll_ps_fsm_inst1\|ps_ctrl_updwn_reg~1 " "Destination node pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_ps_top:pll_ps_top_inst2\|pll_ps_fsm:pll_ps_fsm_inst1\|ps_ctrl_updwn_reg~1" {  } { { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps_fsm.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 18331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700241135561 ""}  } { { "src/general/sync_reg.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/sync_reg.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 15559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135561 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sync_reg:sync_reg2\|sync_reg\[1\]  " "Automatically promoted node sync_reg:sync_reg2\|sync_reg\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135561 ""}  } { { "src/general/sync_reg.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/sync_reg.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 15935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135561 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~2 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~2" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 17040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "lms_ctr/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 17897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|next_state.STATE_SAME~0 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|next_state.STATE_SAME~0" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 18068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~34 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~34" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 18069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~36 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~36" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 18071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~41 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~41" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 18076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|comb~0 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 18097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|operations_reg~6 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|operations_reg~6" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 18744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|always5~0 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|always5~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 18753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0 " "Destination node nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 19017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700241135561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1700241135561 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700241135561 ""}  } { { "lms_ctr/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 10923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700241135561 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[12\] LAB_X1_Y7_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[12\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[12\] LAB_X1_Y7_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[12\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[12\] LAB_X1_Y7_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[12\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_ENABLE_IQSEL2~input IOIBUF_X0_Y7_N22 " "Node \"LMS_ENABLE_IQSEL2~input\" is constrained to location IOIBUF_X0_Y7_N22 to improve DDIO timing" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_ENABLE_IQSEL2 PIN N3 " "Node \"LMS_ENABLE_IQSEL2\" is constrained to location PIN N3 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LMS_ENABLE_IQSEL2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_ENABLE_IQSEL2" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[10\] LAB_X3_Y1_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[10\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[10\] LAB_X3_Y1_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[10\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[10\] LAB_X3_Y1_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[10\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[10\]~input IOIBUF_X3_Y0_N1 " "Node \"LMS_DIQ2_D\[10\]~input\" is constrained to location IOIBUF_X3_Y0_N1 to improve DDIO timing" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[10\] PIN L5 " "Node \"LMS_DIQ2_D\[10\]\" is constrained to location PIN L5 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[10\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[8\] LAB_X6_Y1_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[8\]\" is constrained to location LAB_X6_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[8\] LAB_X6_Y1_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[8\]\" is constrained to location LAB_X6_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[8\] LAB_X6_Y1_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[8\]\" is constrained to location LAB_X6_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[8\]~input IOIBUF_X6_Y0_N22 " "Node \"LMS_DIQ2_D\[8\]~input\" is constrained to location IOIBUF_X6_Y0_N22 to improve DDIO timing" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[8\] PIN N4 " "Node \"LMS_DIQ2_D\[8\]\" is constrained to location PIN N4 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[8\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[11\] LAB_X6_Y1_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[11\]\" is constrained to location LAB_X6_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[11\] LAB_X6_Y1_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[11\]\" is constrained to location LAB_X6_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[11\] LAB_X6_Y1_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[11\]\" is constrained to location LAB_X6_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[11\]~input IOIBUF_X6_Y0_N29 " "Node \"LMS_DIQ2_D\[11\]~input\" is constrained to location IOIBUF_X6_Y0_N29 to improve DDIO timing" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[11\] PIN L4 " "Node \"LMS_DIQ2_D\[11\]\" is constrained to location PIN L4 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[11\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[9\] LAB_X1_Y3_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[9\]\" is constrained to location LAB_X1_Y3_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[9\] LAB_X1_Y3_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[9\]\" is constrained to location LAB_X1_Y3_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[9\] LAB_X1_Y3_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[9\]\" is constrained to location LAB_X1_Y3_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[9\]~input IOIBUF_X0_Y3_N8 " "Node \"LMS_DIQ2_D\[9\]~input\" is constrained to location IOIBUF_X0_Y3_N8 to improve DDIO timing" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[9\] PIN K2 " "Node \"LMS_DIQ2_D\[9\]\" is constrained to location PIN K2 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[9\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[6\] LAB_X1_Y7_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[6\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[6\] LAB_X1_Y7_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[6\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[6\] LAB_X1_Y7_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[6\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[6\]~input IOIBUF_X0_Y7_N8 " "Node \"LMS_DIQ2_D\[6\]~input\" is constrained to location IOIBUF_X0_Y7_N8 to improve DDIO timing" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[6\] PIN L2 " "Node \"LMS_DIQ2_D\[6\]\" is constrained to location PIN L2 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[6\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[4\] LAB_X1_Y7_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[4\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[4\] LAB_X1_Y7_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[4\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[4\] LAB_X1_Y7_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[4\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[4\]~input IOIBUF_X0_Y7_N15 " "Node \"LMS_DIQ2_D\[4\]~input\" is constrained to location IOIBUF_X0_Y7_N15 to improve DDIO timing" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[4\] PIN N2 " "Node \"LMS_DIQ2_D\[4\]\" is constrained to location PIN N2 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[4\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[7\] LAB_X1_Y9_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[7\]\" is constrained to location LAB_X1_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[7\] LAB_X1_Y9_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[7\]\" is constrained to location LAB_X1_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[7\] LAB_X1_Y9_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[7\]\" is constrained to location LAB_X1_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[7\]~input IOIBUF_X0_Y9_N8 " "Node \"LMS_DIQ2_D\[7\]~input\" is constrained to location IOIBUF_X0_Y9_N8 to improve DDIO timing" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[7\] PIN J2 " "Node \"LMS_DIQ2_D\[7\]\" is constrained to location PIN J2 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[7\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[5\] LAB_X1_Y3_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[5\]\" is constrained to location LAB_X1_Y3_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[5\] LAB_X1_Y3_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[5\]\" is constrained to location LAB_X1_Y3_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[5\] LAB_X1_Y3_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[5\]\" is constrained to location LAB_X1_Y3_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[5\]~input IOIBUF_X0_Y3_N1 " "Node \"LMS_DIQ2_D\[5\]~input\" is constrained to location IOIBUF_X0_Y3_N1 to improve DDIO timing" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[5\] PIN K1 " "Node \"LMS_DIQ2_D\[5\]\" is constrained to location PIN K1 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[5\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[2\] LAB_X1_Y8_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[2\] LAB_X1_Y8_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[2\] LAB_X1_Y8_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[2\]~input IOIBUF_X0_Y8_N1 " "Node \"LMS_DIQ2_D\[2\]~input\" is constrained to location IOIBUF_X0_Y8_N1 to improve DDIO timing" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[2\] PIN M1 " "Node \"LMS_DIQ2_D\[2\]\" is constrained to location PIN M1 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[2\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[0\] LAB_X1_Y8_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[0\] LAB_X1_Y8_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[0\] LAB_X1_Y8_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[0\]~input IOIBUF_X0_Y8_N8 " "Node \"LMS_DIQ2_D\[0\]~input\" is constrained to location IOIBUF_X0_Y8_N8 to improve DDIO timing" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[0\] PIN M2 " "Node \"LMS_DIQ2_D\[0\]\" is constrained to location PIN M2 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[0\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[3\] LAB_X1_Y9_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X1_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[3\] LAB_X1_Y9_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X1_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[3\] LAB_X1_Y9_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X1_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[3\]~input IOIBUF_X0_Y9_N1 " "Node \"LMS_DIQ2_D\[3\]~input\" is constrained to location IOIBUF_X0_Y9_N1 to improve DDIO timing" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[3\] PIN J1 " "Node \"LMS_DIQ2_D\[3\]\" is constrained to location PIN J1 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[3\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[1\] LAB_X3_Y1_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[1\] LAB_X3_Y1_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[1\] LAB_X3_Y1_N0 " "Node \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 6442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[1\]~input IOIBUF_X3_Y0_N15 " "Node \"LMS_DIQ2_D\[1\]~input\" is constrained to location IOIBUF_X3_Y0_N15 to improve DDIO timing" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 34144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[1\] PIN M4 " "Node \"LMS_DIQ2_D\[1\]\" is constrained to location PIN M4 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[1\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1700241135750 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1700241135750 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700241137403 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700241137419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700241137419 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700241137452 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700241137498 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700241137545 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700241139705 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "21 Embedded multiplier block " "Packed 21 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1700241139736 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O Output Buffer " "Packed 68 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1700241139736 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "21 " "Created 21 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1700241139736 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700241139736 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1700241140365 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1700241143754 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700241143898 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700241143931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700241145705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700241149210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700241149327 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700241181588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:32 " "Fitter placement operations ending: elapsed time is 00:00:32" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700241181588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700241191566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.4% " "1e+03 ns of routing delay (approximately 2.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1700241200949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X25_Y10 X37_Y19 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19" {  } { { "loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19"} { { 12 { 0 ""} 25 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700241202145 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700241202145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700241217393 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 20.08 " "Total time spent on timing analysis during the Fitter is 20.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700241217895 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700241217980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700241220537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700241220542 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700241223765 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700241228000 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "51 MAX 10 " "51 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_BE\[0\] 3.3-V LVCMOS B11 " "Pin FT_BE\[0\] uses I/O standard 3.3-V LVCMOS at B11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_BE[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_BE\[0\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_BE\[1\] 3.3-V LVCMOS C12 " "Pin FT_BE\[1\] uses I/O standard 3.3-V LVCMOS at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_BE[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_BE\[1\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_BE\[2\] 3.3-V LVCMOS A12 " "Pin FT_BE\[2\] uses I/O standard 3.3-V LVCMOS at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_BE[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_BE\[2\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_BE\[3\] 3.3-V LVCMOS B13 " "Pin FT_BE\[3\] uses I/O standard 3.3-V LVCMOS at B13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_BE[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_BE\[3\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[0\] 3.3-V LVCMOS A2 " "Pin FT_D\[0\] uses I/O standard 3.3-V LVCMOS at A2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[0\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[1\] 3.3-V LVCMOS B6 " "Pin FT_D\[1\] uses I/O standard 3.3-V LVCMOS at B6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[1\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[2\] 3.3-V LVCMOS B3 " "Pin FT_D\[2\] uses I/O standard 3.3-V LVCMOS at B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[2\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[3\] 3.3-V LVCMOS B5 " "Pin FT_D\[3\] uses I/O standard 3.3-V LVCMOS at B5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[3\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[4\] 3.3-V LVCMOS A3 " "Pin FT_D\[4\] uses I/O standard 3.3-V LVCMOS at A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[4\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[5\] 3.3-V LVCMOS B4 " "Pin FT_D\[5\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[5\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[6\] 3.3-V LVCMOS E6 " "Pin FT_D\[6\] uses I/O standard 3.3-V LVCMOS at E6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[6\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[7\] 3.3-V LVCMOS A4 " "Pin FT_D\[7\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[7\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[8\] 3.3-V LVCMOS B12 " "Pin FT_D\[8\] uses I/O standard 3.3-V LVCMOS at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[8\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[9\] 3.3-V LVCMOS H8 " "Pin FT_D\[9\] uses I/O standard 3.3-V LVCMOS at H8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[9\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[10\] 3.3-V LVCMOS E9 " "Pin FT_D\[10\] uses I/O standard 3.3-V LVCMOS at E9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[10\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[11\] 3.3-V LVCMOS B2 " "Pin FT_D\[11\] uses I/O standard 3.3-V LVCMOS at B2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[11\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[12\] 3.3-V LVCMOS D9 " "Pin FT_D\[12\] uses I/O standard 3.3-V LVCMOS at D9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[12\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[13\] 3.3-V LVCMOS J9 " "Pin FT_D\[13\] uses I/O standard 3.3-V LVCMOS at J9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[13\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[14\] 3.3-V LVCMOS A9 " "Pin FT_D\[14\] uses I/O standard 3.3-V LVCMOS at A9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[14\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[15\] 3.3-V LVCMOS H9 " "Pin FT_D\[15\] uses I/O standard 3.3-V LVCMOS at H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[15\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[16\] 3.3-V LVCMOS A7 " "Pin FT_D\[16\] uses I/O standard 3.3-V LVCMOS at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[16\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[17\] 3.3-V LVCMOS F8 " "Pin FT_D\[17\] uses I/O standard 3.3-V LVCMOS at F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[17\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[18\] 3.3-V LVCMOS A6 " "Pin FT_D\[18\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[18\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[19\] 3.3-V LVCMOS E10 " "Pin FT_D\[19\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[19\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[20\] 3.3-V LVCMOS A5 " "Pin FT_D\[20\] uses I/O standard 3.3-V LVCMOS at A5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[20\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[21\] 3.3-V LVCMOS F9 " "Pin FT_D\[21\] uses I/O standard 3.3-V LVCMOS at F9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[21\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[22\] 3.3-V LVCMOS E8 " "Pin FT_D\[22\] uses I/O standard 3.3-V LVCMOS at E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[22\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[23\] 3.3-V LVCMOS A8 " "Pin FT_D\[23\] uses I/O standard 3.3-V LVCMOS at A8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[23\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[24\] 3.3-V LVCMOS K11 " "Pin FT_D\[24\] uses I/O standard 3.3-V LVCMOS at K11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[24\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[25\] 3.3-V LVCMOS K12 " "Pin FT_D\[25\] uses I/O standard 3.3-V LVCMOS at K12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[25\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[26\] 3.3-V LVCMOS J12 " "Pin FT_D\[26\] uses I/O standard 3.3-V LVCMOS at J12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[26\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[27\] 3.3-V LVCMOS G12 " "Pin FT_D\[27\] uses I/O standard 3.3-V LVCMOS at G12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[27\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[28\] 3.3-V LVCMOS L13 " "Pin FT_D\[28\] uses I/O standard 3.3-V LVCMOS at L13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[28\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[29\] 3.3-V LVCMOS G13 " "Pin FT_D\[29\] uses I/O standard 3.3-V LVCMOS at G13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[29\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[30\] 3.3-V LVCMOS J13 " "Pin FT_D\[30\] uses I/O standard 3.3-V LVCMOS at J13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[30\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[31\] 3.3-V LVCMOS H13 " "Pin FT_D\[31\] uses I/O standard 3.3-V LVCMOS at H13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_D[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[31\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_I2C_SCL 3.3-V LVCMOS D13 " "Pin FPGA_I2C_SCL uses I/O standard 3.3-V LVCMOS at D13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SCL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCL" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_I2C_SDA 3.3-V LVCMOS K13 " "Pin FPGA_I2C_SDA uses I/O standard 3.3-V LVCMOS at K13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDA" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[0\] 3.3-V LVCMOS A11 " "Pin FPGA_GPIO\[0\] uses I/O standard 3.3-V LVCMOS at A11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[0\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[1\] 3.3-V LVCMOS B10 " "Pin FPGA_GPIO\[1\] uses I/O standard 3.3-V LVCMOS at B10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[1\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[2\] 3.3-V LVCMOS C10 " "Pin FPGA_GPIO\[2\] uses I/O standard 3.3-V LVCMOS at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[2\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[3\] 3.3-V LVCMOS D11 " "Pin FPGA_GPIO\[3\] uses I/O standard 3.3-V LVCMOS at D11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[3\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[4\] 3.3-V LVCMOS E13 " "Pin FPGA_GPIO\[4\] uses I/O standard 3.3-V LVCMOS at E13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[4\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[5\] 3.3-V LVCMOS F13 " "Pin FPGA_GPIO\[5\] uses I/O standard 3.3-V LVCMOS at F13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[5\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[6\] 3.3-V LVCMOS F10 " "Pin FPGA_GPIO\[6\] uses I/O standard 3.3-V LVCMOS at F10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[6\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[7\] 3.3-V LVCMOS G10 " "Pin FPGA_GPIO\[7\] uses I/O standard 3.3-V LVCMOS at G10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[7\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_EGPIO\[0\] 3.3-V LVCMOS B7 " "Pin FPGA_EGPIO\[0\] uses I/O standard 3.3-V LVCMOS at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_EGPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_EGPIO\[0\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_EGPIO\[1\] 3.3-V LVCMOS D6 " "Pin FPGA_EGPIO\[1\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_EGPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_EGPIO\[1\]" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_RXFn 3.3-V LVCMOS C11 " "Pin FT_RXFn uses I/O standard 3.3-V LVCMOS at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_RXFn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_RXFn" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_CLK 3.3-V LVCMOS G9 " "Pin FT_CLK uses I/O standard 3.3-V LVCMOS at G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_CLK" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_TXEn 3.3-V LVCMOS C13 " "Pin FT_TXEn uses I/O standard 3.3-V LVCMOS at C13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FT_TXEn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_TXEn" } } } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700241228951 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1700241228951 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/output_files/LimeSDR-Mini_lms7_lelec210x.fit.smsg " "Generated suppressed messages file C:/Users/Cec/Documents/Projet/LELEC210X_groupeC/fpga/LimeSDR-Mini_lms7_lelec210x/output_files/LimeSDR-Mini_lms7_lelec210x.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700241229837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6452 " "Peak virtual memory: 6452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700241232904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 18:13:52 2023 " "Processing ended: Fri Nov 17 18:13:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700241232904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700241232904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:03 " "Total CPU time (on all processors): 00:03:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700241232904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700241232904 ""}
