Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/tools/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 4ac12effd0654c438b3260783bece375 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot design_1_wrapper_sim_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.design_1_wrapper_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "design_1_wrapper_sim_time_synth.sdf", for root module "design_1_wrapper_sim/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "design_1_wrapper_sim_time_synth.sdf", for root module "design_1_wrapper_sim/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_bindec
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.sffsrce_fdse
Compiling module simprims_ver.FDSE
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.design_1_kd_tree_0_0_kd_tree
Compiling module xil_defaultlib.design_1_kd_tree_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling architecture behavioral of entity xil_defaultlib.design_1_wrapper_sim
Built simulation snapshot design_1_wrapper_sim_time_synth
