{
  "totalCount" : 5461,
  "totalCountFiltered" : 5461,
  "duration" : 768,
  "indexDuration" : 411,
  "requestDuration" : 624,
  "searchUid" : "d69207ff-632b-41e4-996c-3d6ac2698e9b",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-3-uyji5s5hghqla2nd3xltagsfxu",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTMtdXlqaTVzNWhnaHFsYTJuZDN4bHRhZ3NmeHU=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "How do I configure a PWL companded sensor and evaluate the de-companding error?",
    "uri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004951/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I configure a PWL companded sensor and evaluate the de-companding error? ",
      "document_number" : "ka004951",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4936898",
      "sysurihash" : "4RIQw9n8lL2fjuQW",
      "urihash" : "4RIQw9n8lL2fjuQW",
      "sysuri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
      "systransactionid" : 917180,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1657530426000,
      "topparentid" : 4936898,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657530491000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "6036864bd6f3ea0b00e84795|5eec6f02e24a5e02d07b2608", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "documenttype" : "html",
      "sysindexeddate" : 1657530553000,
      "permanentid" : "11de0538ae1095352633afeaf66ee3de42afac81bbe4872e152cf5b184a1",
      "syslanguage" : [ "English" ],
      "itemid" : "62cbe87bb334256d9ea8e4e3",
      "transactionid" : 917180,
      "title" : "How do I configure a PWL companded sensor and evaluate the de-companding error? ",
      "products" : [ "IV006", "IV009", "IV009-GRP", "IV020", "IV020-GRP", "IV021", "Mali-C55", "Mali-C71AE" ],
      "date" : 1657530553000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004951:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657530553498476254,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657530502086,
      "syssize" : 63,
      "sysdate" : 1657530553000,
      "haslayout" : "1",
      "topparent" : "4936898",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4936898,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Mali Image Signal Processors|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657530553000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004951/1-0/?lang=en",
      "modified" : 1657530491000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657530553498476254,
      "uri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure a PWL companded sensor and evaluate the de-companding error?",
    "Uri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004951/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Arm Neoverse V2 Core Software Optimization Guide",
    "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en/pdf/arm_neoverse_v2_core_swog_PJDOC-466751330-593177_0001_02.pdf",
    "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en/pdf/arm_neoverse_v2_core_swog_PJDOC-466751330-593177_0001_02.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/633fde72da191e7fe057f1fa",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en/pdf/arm_neoverse_v2_core_swog_PJDOC-466751330-593177_0001_02.pdf",
    "excerpt" : "This document may be translated into other languages for convenience, and you agree ... Non-Confidential Page 2 of 68 ... Copyright © 2021-2022 Arm Limited (or its affiliates). ... Web Address",
    "firstSentences" : "Arm® Neoverse™ V2 Core Revision: r0p1 Software Optimization Guide Issue 2.0 Non-Confidential Copyright © 2021-2022 Arm Limited (or its affiliates). All rights reserved. PJDOC-466751330-593177 Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse V2 Core Software Optimization Guide",
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
      "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
      "clickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
      "excerpt" : "Arm Neoverse V2 Core Software Optimization Guide This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm Neoverse V2 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V2 Core Software Optimization Guide Neoverse V2SWOGSoftware ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse V2 Core Software Optimization Guide ",
        "document_number" : "PJDOC-466751330-593177",
        "document_version" : "r0p1",
        "content_type" : "Software Optimization Guide",
        "systopparent" : "5364908",
        "sysurihash" : "9MSxinKe1phzrxBA",
        "urihash" : "9MSxinKe1phzrxBA",
        "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
        "systransactionid" : 981836,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1664409600000,
        "topparentid" : 5364908,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665130098000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665130159000,
        "permanentid" : "d2a562586d3e6adbc33dd373e8ee58c1b907c974a05640dcb0bde946a447",
        "syslanguage" : [ "English" ],
        "itemid" : "633fde72da191e7fe057f1f8",
        "transactionid" : 981836,
        "title" : "Arm Neoverse V2 Core Software Optimization Guide ",
        "products" : [ "Neoverse V2" ],
        "date" : 1665130158000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Infrastructure Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "PJDOC-466751330-593177:r0p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1665130158965777980,
        "navigationhierarchiescontenttype" : "Software Optimization Guide",
        "size" : 214,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665130123648,
        "syssize" : 214,
        "sysdate" : 1665130158000,
        "haslayout" : "1",
        "topparent" : "5364908",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5364908,
        "navigationhierarchiescategories" : [ "Processor products", "Cloud to edge, Networking" ],
        "content_description" : "This document describes aspects of the Neoverse V2 core micro-architecture that influence software performance.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse V2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V2" ],
        "document_revision" : "2.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665130159000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PJDOC-466751330-593177/r0p1/?lang=en",
        "modified" : 1665130098000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665130158965777980,
        "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse V2 Core Software Optimization Guide",
      "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
      "Excerpt" : "Arm Neoverse V2 Core Software Optimization Guide This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm Neoverse V2 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V2 Core Software Optimization Guide Neoverse V2SWOGSoftware ..."
    },
    "childResults" : [ {
      "title" : "Arm Neoverse V2 Core Software Optimization Guide",
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
      "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
      "clickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
      "excerpt" : "Arm Neoverse V2 Core Software Optimization Guide This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm Neoverse V2 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V2 Core Software Optimization Guide Neoverse V2SWOGSoftware ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse V2 Core Software Optimization Guide ",
        "document_number" : "PJDOC-466751330-593177",
        "document_version" : "r0p1",
        "content_type" : "Software Optimization Guide",
        "systopparent" : "5364908",
        "sysurihash" : "9MSxinKe1phzrxBA",
        "urihash" : "9MSxinKe1phzrxBA",
        "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
        "systransactionid" : 981836,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1664409600000,
        "topparentid" : 5364908,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665130098000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665130159000,
        "permanentid" : "d2a562586d3e6adbc33dd373e8ee58c1b907c974a05640dcb0bde946a447",
        "syslanguage" : [ "English" ],
        "itemid" : "633fde72da191e7fe057f1f8",
        "transactionid" : 981836,
        "title" : "Arm Neoverse V2 Core Software Optimization Guide ",
        "products" : [ "Neoverse V2" ],
        "date" : 1665130158000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Infrastructure Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "PJDOC-466751330-593177:r0p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1665130158965777980,
        "navigationhierarchiescontenttype" : "Software Optimization Guide",
        "size" : 214,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665130123648,
        "syssize" : 214,
        "sysdate" : 1665130158000,
        "haslayout" : "1",
        "topparent" : "5364908",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5364908,
        "navigationhierarchiescategories" : [ "Processor products", "Cloud to edge, Networking" ],
        "content_description" : "This document describes aspects of the Neoverse V2 core micro-architecture that influence software performance.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse V2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V2" ],
        "document_revision" : "2.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665130159000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PJDOC-466751330-593177/r0p1/?lang=en",
        "modified" : 1665130098000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665130158965777980,
        "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse V2 Core Software Optimization Guide",
      "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en",
      "Excerpt" : "Arm Neoverse V2 Core Software Optimization Guide This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm Neoverse V2 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V2 Core Software Optimization Guide Neoverse V2SWOGSoftware ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Neoverse V2 Core Software Optimization Guide ",
      "document_number" : "PJDOC-466751330-593177",
      "document_version" : "r0p1",
      "content_type" : "Software Optimization Guide",
      "systopparent" : "5364908",
      "sysurihash" : "xk5KlmyM1fgðmðhY",
      "urihash" : "xk5KlmyM1fgðmðhY",
      "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en/pdf/arm_neoverse_v2_core_swog_PJDOC-466751330-593177_0001_02.pdf",
      "systransactionid" : 981836,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1664409600000,
      "topparentid" : 5364908,
      "numberofpages" : 68,
      "sysconcepts" : "μOPs ; Neoverse V2 ; iterative algorithm ; parentheses ; latencies ; registers written ; instructions ; Arm Limited ; typical sequence ; support late-forwarding ; cycles ; block subsequent ; ASIMD ; stores ; governing predicate ; maximum throughput",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff" ],
      "attachmentparentid" : 5364908,
      "parentitem" : "633fde72da191e7fe057f1f8",
      "concepts" : "μOPs ; Neoverse V2 ; iterative algorithm ; parentheses ; latencies ; registers written ; instructions ; Arm Limited ; typical sequence ; support late-forwarding ; cycles ; block subsequent ; ASIMD ; stores ; governing predicate ; maximum throughput",
      "documenttype" : "pdf",
      "isattachment" : "5364908",
      "sysindexeddate" : 1665130161000,
      "permanentid" : "07f8bb1267c320fc6b82cf9a69391cd27fbb262b232d72b9701229c19708",
      "syslanguage" : [ "English" ],
      "itemid" : "633fde72da191e7fe057f1fa",
      "transactionid" : 981836,
      "title" : "Arm Neoverse V2 Core Software Optimization Guide ",
      "subject" : "Software Optimization Guide",
      "date" : 1665130161000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "PJDOC-466751330-593177:r0p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1665130161056372595,
      "sysisattachment" : "5364908",
      "navigationhierarchiescontenttype" : "Software Optimization Guide",
      "sysattachmentparentid" : 5364908,
      "size" : 1173818,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/633fde72da191e7fe057f1fa",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665130125702,
      "syssubject" : "Software Optimization Guide",
      "syssize" : 1173818,
      "sysdate" : 1665130161000,
      "topparent" : "5364908",
      "label_version" : "r0p1",
      "systopparentid" : 5364908,
      "content_description" : "This document describes aspects of the Neoverse V2 core micro-architecture that influence software performance.",
      "wordcount" : 2110,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse V2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V2" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665130161000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/633fde72da191e7fe057f1fa",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665130161056372595,
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en/pdf/arm_neoverse_v2_core_swog_PJDOC-466751330-593177_0001_02.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse V2 Core Software Optimization Guide",
    "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en/pdf/arm_neoverse_v2_core_swog_PJDOC-466751330-593177_0001_02.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en/pdf/arm_neoverse_v2_core_swog_PJDOC-466751330-593177_0001_02.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/633fde72da191e7fe057f1fa",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-593177/r0p1/en/pdf/arm_neoverse_v2_core_swog_PJDOC-466751330-593177_0001_02.pdf",
    "Excerpt" : "This document may be translated into other languages for convenience, and you agree ... Non-Confidential Page 2 of 68 ... Copyright © 2021-2022 Arm Limited (or its affiliates). ... Web Address",
    "FirstSentences" : "Arm® Neoverse™ V2 Core Revision: r0p1 Software Optimization Guide Issue 2.0 Non-Confidential Copyright © 2021-2022 Arm Limited (or its affiliates). All rights reserved. PJDOC-466751330-593177 Arm® ..."
  }, {
    "title" : "Cx51 Product Brief",
    "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "printableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "excerpt" : "The Cx51 Compiler gives complete access to all hardware components within your C ... LX51 Extended Linker ... The standard Code Banking Linker lets you increase the program space of a classic ...",
    "firstSentences" : "Cx51 8051/251 Development Tools The Keil Cx51 ANSI C Complier supports all classic and extended 8051 device variants. Compiler extensions provide full access to all CPU resources and support up to ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cx51 Product Brief",
      "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "printableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "clickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cx51 Product Brief ",
        "document_number" : "CX51PB",
        "document_version" : "9-6",
        "content_type" : "Product Information",
        "systopparent" : "5314233",
        "sysurihash" : "4GSe7hZ6PKIñyzRP",
        "urihash" : "4GSe7hZ6PKIñyzRP",
        "sysuri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "systransactionid" : 921290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1658188800000,
        "topparentid" : 5314233,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658236604000,
        "sysconcepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
        "concepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1658236634000,
        "permanentid" : "9129185838bbb34ccc971ebbfa549ca67eb20a293f46172eba0ea7aa1dbc",
        "syslanguage" : [ "English" ],
        "itemid" : "62d6aebc31ea212bb66276fc",
        "transactionid" : 921290,
        "title" : "Cx51 Product Brief ",
        "products" : [ "PK51", "DK251" ],
        "date" : 1658236634000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "CX51PB:9-6:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658236634419129365,
        "navigationhierarchiescontenttype" : "Product Information",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658236631690,
        "syssize" : 226,
        "sysdate" : 1658236634000,
        "haslayout" : "1",
        "topparent" : "5314233",
        "label_version" : "v9.60a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5314233,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "The Cx51 product brochure describes the features and benefits of the C51 Development Tools and the C251 Development Tools.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658236634000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/CX51PB/9-6/?lang=en",
        "modified" : 1658236604000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658236634419129365,
        "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "syscollection" : "default"
      },
      "Title" : "Cx51 Product Brief",
      "Uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "PrintableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "ClickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "Excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view."
    },
    "childResults" : [ {
      "title" : "Cx51 Product Brief",
      "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "printableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "clickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cx51 Product Brief ",
        "document_number" : "CX51PB",
        "document_version" : "9-6",
        "content_type" : "Product Information",
        "systopparent" : "5314233",
        "sysurihash" : "4GSe7hZ6PKIñyzRP",
        "urihash" : "4GSe7hZ6PKIñyzRP",
        "sysuri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "systransactionid" : 921290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1658188800000,
        "topparentid" : 5314233,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658236604000,
        "sysconcepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
        "concepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1658236634000,
        "permanentid" : "9129185838bbb34ccc971ebbfa549ca67eb20a293f46172eba0ea7aa1dbc",
        "syslanguage" : [ "English" ],
        "itemid" : "62d6aebc31ea212bb66276fc",
        "transactionid" : 921290,
        "title" : "Cx51 Product Brief ",
        "products" : [ "PK51", "DK251" ],
        "date" : 1658236634000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "CX51PB:9-6:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658236634419129365,
        "navigationhierarchiescontenttype" : "Product Information",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658236631690,
        "syssize" : 226,
        "sysdate" : 1658236634000,
        "haslayout" : "1",
        "topparent" : "5314233",
        "label_version" : "v9.60a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5314233,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "The Cx51 product brochure describes the features and benefits of the C51 Development Tools and the C251 Development Tools.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658236634000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/CX51PB/9-6/?lang=en",
        "modified" : 1658236604000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658236634419129365,
        "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "syscollection" : "default"
      },
      "Title" : "Cx51 Product Brief",
      "Uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "PrintableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "ClickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "Excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cx51 Product Brief ",
      "document_number" : "CX51PB",
      "document_version" : "9-6",
      "content_type" : "Product Information",
      "systopparent" : "5314233",
      "sysauthor" : "Tracy Robinson",
      "sysurihash" : "ñJñ2l3zuLBtBF7Pa",
      "urihash" : "ñJñ2l3zuLBtBF7Pa",
      "sysuri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
      "systransactionid" : 921290,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1658188800000,
      "topparentid" : 5314233,
      "numberofpages" : 4,
      "sysconcepts" : "Keil Cx51 Compiler ; memory ; linker ; accesses ; target hardware ; μVision debugger ; single-chip ; CPU ; LX51 Extended ; code banking ; programming ; input signals ; ACALL instructions ; applications ; functionality ; environment",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
      "attachmentparentid" : 5314233,
      "parentitem" : "62d6aebc31ea212bb66276fc",
      "concepts" : "Keil Cx51 Compiler ; memory ; linker ; accesses ; target hardware ; μVision debugger ; single-chip ; CPU ; LX51 Extended ; code banking ; programming ; input signals ; ACALL instructions ; applications ; functionality ; environment",
      "documenttype" : "pdf",
      "isattachment" : "5314233",
      "sysindexeddate" : 1658236634000,
      "permanentid" : "b6546e635b8c541521a4c60e4a39dad7c188ea27a585c263850c2dc9e5e7",
      "syslanguage" : [ "English" ],
      "itemid" : "62d6aebc31ea212bb66276fe",
      "transactionid" : 921290,
      "title" : "Cx51 Product Brief ",
      "date" : 1658236634000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "CX51PB:9-6:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "audience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658236634652349607,
      "sysisattachment" : "5314233",
      "navigationhierarchiescontenttype" : "Product Information",
      "sysattachmentparentid" : 5314233,
      "size" : 1648836,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658236633743,
      "syssize" : 1648836,
      "sysdate" : 1658236634000,
      "topparent" : "5314233",
      "author" : "Tracy Robinson",
      "label_version" : "v9.60a",
      "systopparentid" : 5314233,
      "content_description" : "The Cx51 product brochure describes the features and benefits of the C51 Development Tools and the C251 Development Tools.",
      "wordcount" : 570,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658236634000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658236634652349607,
      "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cx51 Product Brief",
    "Uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "Excerpt" : "The Cx51 Compiler gives complete access to all hardware components within your C ... LX51 Extended Linker ... The standard Code Banking Linker lets you increase the program space of a classic ...",
    "FirstSentences" : "Cx51 8051/251 Development Tools The Keil Cx51 ANSI C Complier supports all classic and extended 8051 device variants. Compiler extensions provide full access to all CPU resources and support up to ..."
  }, {
    "title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice",
    "uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/632f1548e68c6809a6b42d2d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "excerpt" : "Arm welcomes feedback on this product and its documentation. ... If you find offensive language in this document, please email terms@arm.com. ... Date of issue: 21-Sep-2022 ... Contents",
    "firstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice Date of issue: 21-Sep-2022 Non-Confidential Copyright © 2020-2022 Arm® Limited (or its affiliates). All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "excerpt" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU-600 System ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice ",
        "document_number" : "SDEN-946810",
        "document_version" : "0009",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5347008",
        "sysurihash" : "ñOHAWh6cunzT9OTu",
        "urihash" : "ñOHAWh6cunzT9OTu",
        "sysuri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
        "systransactionid" : 972591,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663977600000,
        "topparentid" : 5347008,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664030024000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664030038000,
        "permanentid" : "f0fc386bc8ed98072f940e60a43b285ce011fe7a9dbe07f926dd97828675",
        "syslanguage" : [ "English" ],
        "itemid" : "632f1548e68c6809a6b42d2b",
        "transactionid" : 972591,
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1664030038000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "SDEN-946810:0009:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "SoC Designers", "Silicon Specialists", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "SoC Designers", "Silicon Specialists", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664030038157551129,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 295,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664030032326,
        "syssize" : 295,
        "sysdate" : 1664030038000,
        "haslayout" : "1",
        "topparent" : "5347008",
        "label_version" : "9.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5347008,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "9.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664030038000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN-946810/0009/?lang=en",
        "modified" : 1664030024000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664030038157551129,
        "uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "Excerpt" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU-600 System ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "excerpt" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU-600 System ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice ",
        "document_number" : "SDEN-946810",
        "document_version" : "0009",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5347008",
        "sysurihash" : "ñOHAWh6cunzT9OTu",
        "urihash" : "ñOHAWh6cunzT9OTu",
        "sysuri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
        "systransactionid" : 972591,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663977600000,
        "topparentid" : 5347008,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664030024000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664030038000,
        "permanentid" : "f0fc386bc8ed98072f940e60a43b285ce011fe7a9dbe07f926dd97828675",
        "syslanguage" : [ "English" ],
        "itemid" : "632f1548e68c6809a6b42d2b",
        "transactionid" : 972591,
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1664030038000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "SDEN-946810:0009:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "SoC Designers", "Silicon Specialists", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "SoC Designers", "Silicon Specialists", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664030038157551129,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 295,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664030032326,
        "syssize" : 295,
        "sysdate" : 1664030038000,
        "haslayout" : "1",
        "topparent" : "5347008",
        "label_version" : "9.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5347008,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "9.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664030038000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN-946810/0009/?lang=en",
        "modified" : 1664030024000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664030038157551129,
        "uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "Excerpt" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU-600 System ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice ",
      "document_number" : "SDEN-946810",
      "document_version" : "0009",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5347008",
      "sysurihash" : "c8UCDC3RpyqRTlCP",
      "urihash" : "c8UCDC3RpyqRTlCP",
      "sysuri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
      "systransactionid" : 972591,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1663977600000,
      "topparentid" : 5347008,
      "numberofpages" : 15,
      "sysconcepts" : "workarounds ; documentation ; errata ; implementations ; arm ; critical error ; applications ; tracking queue ; unrelated memory ; written agreement ; third party ; sequences ; languages ; provisions ; coherency ; verification",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
      "attachmentparentid" : 5347008,
      "parentitem" : "632f1548e68c6809a6b42d2b",
      "concepts" : "workarounds ; documentation ; errata ; implementations ; arm ; critical error ; applications ; tracking queue ; unrelated memory ; written agreement ; third party ; sequences ; languages ; provisions ; coherency ; verification",
      "documenttype" : "pdf",
      "isattachment" : "5347008",
      "sysindexeddate" : 1664030038000,
      "permanentid" : "fb3efa296109c87f54047b54271950001392f678eeec3e1b2b86c023edc7",
      "syslanguage" : [ "English" ],
      "itemid" : "632f1548e68c6809a6b42d2d",
      "transactionid" : 972591,
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice ",
      "date" : 1664030038000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "SDEN-946810:0009:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "SoC Designers", "Silicon Specialists", "Software Developers", "Verification Engineers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "SoC Designers", "Silicon Specialists", "Software Developers", "Verification Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1664030038437619167,
      "sysisattachment" : "5347008",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5347008,
      "size" : 211905,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/632f1548e68c6809a6b42d2d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1664030034283,
      "syssize" : 211905,
      "sysdate" : 1664030038000,
      "topparent" : "5347008",
      "label_version" : "9.0",
      "systopparentid" : 5347008,
      "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 696,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1664030038000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/632f1548e68c6809a6b42d2d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1664030038437619167,
      "uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/632f1548e68c6809a6b42d2d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "Excerpt" : "Arm welcomes feedback on this product and its documentation. ... If you find offensive language in this document, please email terms@arm.com. ... Date of issue: 21-Sep-2022 ... Contents",
    "FirstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice Date of issue: 21-Sep-2022 Non-Confidential Copyright © 2020-2022 Arm® Limited (or its affiliates). All rights reserved."
  }, {
    "title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice",
    "uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/632f0a5dda191e7fe057c858",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "excerpt" : "Arm welcomes feedback on this product and its documentation. ... If you find offensive language in this document, please email terms@arm.com. ... Date of issue: 21-Sep-2022 ... Contents",
    "firstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice Date of issue: 21-Sep-2022 Non-Confidential Copyright © 2020-2022 Arm® Limited (or its affiliates). All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "excerpt" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink CI-700 Coherent Interconnect ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice ",
        "document_number" : "SDEN-1780265",
        "document_version" : "0800",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5347004",
        "sysurihash" : "4iAzOi8chPtbByW4",
        "urihash" : "4iAzOi8chPtbByW4",
        "sysuri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
        "systransactionid" : 972584,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663977600000,
        "topparentid" : 5347004,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664027229000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664027279000,
        "permanentid" : "66dc7bdddbd600fe342669625b943dbf85a97f591fed73394f3e50835a6f",
        "syslanguage" : [ "English" ],
        "itemid" : "632f0a5dda191e7fe057c856",
        "transactionid" : 972584,
        "title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1664027279000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Interconnect Products",
        "navigationhierarchiestopics" : [ "Application Processors", "IoT", "Cloud computing" ],
        "document_id" : "SDEN-1780265:0800:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Hardware Engineers", "Graphics Developers", "Kernel Developers", "Silicon Specialists", "Linux Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Hardware Engineers", "Graphics Developers", "Kernel Developers", "Silicon Specialists", "Linux Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1664027279403096820,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 275,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664027254035,
        "syssize" : 275,
        "sysdate" : 1664027279000,
        "haslayout" : "1",
        "topparent" : "5347004",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5347004,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Processor products", "IoT" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "8.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664027279000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN-1780265/0800/?lang=en",
        "modified" : 1664027229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664027279403096820,
        "uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "Excerpt" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink CI-700 Coherent Interconnect ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "excerpt" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink CI-700 Coherent Interconnect ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice ",
        "document_number" : "SDEN-1780265",
        "document_version" : "0800",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5347004",
        "sysurihash" : "4iAzOi8chPtbByW4",
        "urihash" : "4iAzOi8chPtbByW4",
        "sysuri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
        "systransactionid" : 972584,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663977600000,
        "topparentid" : 5347004,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664027229000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664027279000,
        "permanentid" : "66dc7bdddbd600fe342669625b943dbf85a97f591fed73394f3e50835a6f",
        "syslanguage" : [ "English" ],
        "itemid" : "632f0a5dda191e7fe057c856",
        "transactionid" : 972584,
        "title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1664027279000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Interconnect Products",
        "navigationhierarchiestopics" : [ "Application Processors", "IoT", "Cloud computing" ],
        "document_id" : "SDEN-1780265:0800:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Hardware Engineers", "Graphics Developers", "Kernel Developers", "Silicon Specialists", "Linux Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Hardware Engineers", "Graphics Developers", "Kernel Developers", "Silicon Specialists", "Linux Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1664027279403096820,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 275,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664027254035,
        "syssize" : 275,
        "sysdate" : 1664027279000,
        "haslayout" : "1",
        "topparent" : "5347004",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5347004,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Processor products", "IoT" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "8.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664027279000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN-1780265/0800/?lang=en",
        "modified" : 1664027229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664027279403096820,
        "uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "Excerpt" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink CI-700 Coherent Interconnect ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice ",
      "document_number" : "SDEN-1780265",
      "document_version" : "0800",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5347004",
      "sysurihash" : "OjovMi3QeacI5zOd",
      "urihash" : "OjovMi3QeacI5zOd",
      "sysuri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
      "systransactionid" : 972584,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1663977600000,
      "topparentid" : 5347004,
      "numberofpages" : 15,
      "sysconcepts" : "workarounds ; documentation ; errata ; implementations ; arm ; critical error ; applications ; tracking queue ; unrelated memory ; written agreement ; third party ; sequences ; languages ; provisions ; coherency ; verification",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
      "attachmentparentid" : 5347004,
      "parentitem" : "632f0a5dda191e7fe057c856",
      "concepts" : "workarounds ; documentation ; errata ; implementations ; arm ; critical error ; applications ; tracking queue ; unrelated memory ; written agreement ; third party ; sequences ; languages ; provisions ; coherency ; verification",
      "documenttype" : "pdf",
      "isattachment" : "5347004",
      "sysindexeddate" : 1664027279000,
      "permanentid" : "77a7580578edad8c080ab84a06eafe435257bdf1b82a1d59721a9dc1bf12",
      "syslanguage" : [ "English" ],
      "itemid" : "632f0a5dda191e7fe057c858",
      "transactionid" : 972584,
      "title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice ",
      "date" : 1664027279000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "SDEN-1780265:0800:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Hardware Engineers", "Graphics Developers", "Kernel Developers", "Silicon Specialists", "Linux Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Hardware Engineers", "Graphics Developers", "Kernel Developers", "Silicon Specialists", "Linux Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1664027279756485678,
      "sysisattachment" : "5347004",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5347004,
      "size" : 211905,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/632f0a5dda191e7fe057c858",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1664027256095,
      "syssize" : 211905,
      "sysdate" : 1664027279000,
      "topparent" : "5347004",
      "label_version" : "8.0",
      "systopparentid" : 5347004,
      "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 696,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1664027279000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/632f0a5dda191e7fe057c858",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1664027279756485678,
      "uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/632f0a5dda191e7fe057c858",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "Excerpt" : "Arm welcomes feedback on this product and its documentation. ... If you find offensive language in this document, please email terms@arm.com. ... Date of issue: 21-Sep-2022 ... Contents",
    "FirstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice Date of issue: 21-Sep-2022 Non-Confidential Copyright © 2020-2022 Arm® Limited (or its affiliates). All rights reserved."
  }, {
    "title" : "How do I know if my license file is node-locked or floating?",
    "uri" : "https://developer.arm.com/documentation/ka001788/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001788/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001788/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001788/1-0/en",
    "excerpt" : "Article ID: KA001788 Applies To: Arm Development Studio Confidentiality: Customer Non- ... Answer If your license administrator has specified a value of <port>@<server> such as: 8224@ ... KBA",
    "firstSentences" : "Article ID: KA001788 Applies To: Arm Development Studio Confidentiality: Customer Non-confidential Summary How do I know if my license file is node-locked or floating? Answer If your license ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I know if my license file is node-locked or floating? ",
      "document_number" : "ka001788",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3850982",
      "sysurihash" : "4mñsmaJpoz2vmGkV",
      "urihash" : "4mñsmaJpoz2vmGkV",
      "sysuri" : "https://developer.arm.com/documentation/ka001788/1-0/en",
      "systransactionid" : 943669,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1660664427000,
      "topparentid" : 3850982,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1660664484000,
      "sysconcepts" : "FlexNet Publisher floating ; server ; oak armlmd ; compilers ; nINCREMENT ; uncounted HOSTID ; nSERVER lic ; DUP ; administrator",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
      "concepts" : "FlexNet Publisher floating ; server ; oak armlmd ; compilers ; nINCREMENT ; uncounted HOSTID ; nSERVER lic ; DUP ; administrator",
      "documenttype" : "html",
      "sysindexeddate" : 1660664541000,
      "permanentid" : "223e67822bbeb42c4fb844f03aa7a4362a6653a1b60ad51b6a7bad513346",
      "syslanguage" : [ "English" ],
      "itemid" : "62fbbaa4e95b0a633aff8926",
      "transactionid" : 943669,
      "title" : "How do I know if my license file is node-locked or floating? ",
      "products" : [ "Arm Development Studio", "DS000", "DS100" ],
      "date" : 1660664541000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001788:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1660664541473295153,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1315,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001788/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660664491006,
      "syssize" : 1315,
      "sysdate" : 1660664541000,
      "haslayout" : "1",
      "topparent" : "3850982",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3850982,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 111,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
      "document_revision" : "15",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660664541000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001788/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001788/1-0/?lang=en",
      "modified" : 1660664484000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660664541473295153,
      "uri" : "https://developer.arm.com/documentation/ka001788/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I know if my license file is node-locked or floating?",
    "Uri" : "https://developer.arm.com/documentation/ka001788/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001788/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001788/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001788/1-0/en",
    "Excerpt" : "Article ID: KA001788 Applies To: Arm Development Studio Confidentiality: Customer Non- ... Answer If your license administrator has specified a value of <port>@<server> such as: 8224@ ... KBA",
    "FirstSentences" : "Article ID: KA001788 Applies To: Arm Development Studio Confidentiality: Customer Non-confidential Summary How do I know if my license file is node-locked or floating? Answer If your license ..."
  }, {
    "title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice",
    "uri" : "https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/632ed84fda191e7fe057c854",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
    "excerpt" : "To provide feedback on CoreSight™ SoC-600M (TM250), create a ticket on https:// ... Arm values inclusive communities. ... Date of issue: 08-Jul-2022 ... Contents ... Introduction ... Scope",
    "firstSentences" : "CoreSight™ SoC-600M (TM250) Software Developer Errata Notice Date of issue: 08-Jul-2022 Non-Confidential Copyright © 2019-2022 Arm® Limited (or its affiliates). All rights reserved. This document ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "printableUri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "clickUri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/sden1527804/0005/en",
      "excerpt" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreSight SoC-600M (TM250) Software Developer ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice ",
        "document_number" : "sden1527804",
        "document_version" : "0005",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5346996",
        "sysurihash" : "nizv6XjQ1Ztsh52m",
        "urihash" : "nizv6XjQ1Ztsh52m",
        "sysuri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
        "systransactionid" : 972553,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1657497600000,
        "topparentid" : 5346996,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664014415000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664014453000,
        "permanentid" : "81e7d3c4563fcc70c1160dfdf4293d0d6ab348c54853c3ee23788860ac7d",
        "syslanguage" : [ "English" ],
        "itemid" : "632ed84fda191e7fe057c852",
        "transactionid" : 972553,
        "title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1664014453000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "sden1527804:0005:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664014453931825995,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 230,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664014438756,
        "syssize" : 230,
        "sysdate" : 1664014453000,
        "haslayout" : "1",
        "topparent" : "5346996",
        "label_version" : "5.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5346996,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "5.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664014453000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/sden1527804/0005/?lang=en",
        "modified" : 1664014415000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664014453931825995,
        "uri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "PrintableUri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "ClickUri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/sden1527804/0005/en",
      "Excerpt" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreSight SoC-600M (TM250) Software Developer ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "printableUri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "clickUri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/sden1527804/0005/en",
      "excerpt" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreSight SoC-600M (TM250) Software Developer ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice ",
        "document_number" : "sden1527804",
        "document_version" : "0005",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5346996",
        "sysurihash" : "nizv6XjQ1Ztsh52m",
        "urihash" : "nizv6XjQ1Ztsh52m",
        "sysuri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
        "systransactionid" : 972553,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1657497600000,
        "topparentid" : 5346996,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664014415000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664014453000,
        "permanentid" : "81e7d3c4563fcc70c1160dfdf4293d0d6ab348c54853c3ee23788860ac7d",
        "syslanguage" : [ "English" ],
        "itemid" : "632ed84fda191e7fe057c852",
        "transactionid" : 972553,
        "title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1664014453000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "sden1527804:0005:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664014453931825995,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 230,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664014438756,
        "syssize" : 230,
        "sysdate" : 1664014453000,
        "haslayout" : "1",
        "topparent" : "5346996",
        "label_version" : "5.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5346996,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "5.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664014453000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/sden1527804/0005/?lang=en",
        "modified" : 1664014415000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664014453931825995,
        "uri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "PrintableUri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "ClickUri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/sden1527804/0005/en",
      "Excerpt" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreSight SoC-600M (TM250) Software Developer ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice ",
      "document_number" : "sden1527804",
      "document_version" : "0005",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5346996",
      "sysurihash" : "tQAGMnqlS5D2VB9w",
      "urihash" : "tQAGMnqlS5D2VB9w",
      "sysuri" : "https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
      "systransactionid" : 972553,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1657497600000,
      "topparentid" : 5346996,
      "numberofpages" : 14,
      "sysconcepts" : "TPIU register ; implications ; documentation ; errata ; implementations ; ID ; trace data ; arm ; tracectl pin ; critical error ; workarounds ; applications ; internal buffers ; written agreement ; third party ; provisions",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "attachmentparentid" : 5346996,
      "parentitem" : "632ed84fda191e7fe057c852",
      "concepts" : "TPIU register ; implications ; documentation ; errata ; implementations ; ID ; trace data ; arm ; tracectl pin ; critical error ; workarounds ; applications ; internal buffers ; written agreement ; third party ; provisions",
      "documenttype" : "pdf",
      "isattachment" : "5346996",
      "sysindexeddate" : 1664014454000,
      "permanentid" : "62bf225f228562ff4a27f9d27405b001a4bb15c01b954c5a8d8ab479f5ff",
      "syslanguage" : [ "English" ],
      "itemid" : "632ed84fda191e7fe057c854",
      "transactionid" : 972553,
      "title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice ",
      "date" : 1664014454000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "sden1527804:0005:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "audience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1664014454173434432,
      "sysisattachment" : "5346996",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5346996,
      "size" : 194640,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/632ed84fda191e7fe057c854",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1664014440683,
      "syssize" : 194640,
      "sysdate" : 1664014454000,
      "topparent" : "5346996",
      "label_version" : "5.0",
      "systopparentid" : 5346996,
      "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 596,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1664014454000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/632ed84fda191e7fe057c854",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1664014454173434432,
      "uri" : "https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/632ed84fda191e7fe057c854",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
    "Excerpt" : "To provide feedback on CoreSight™ SoC-600M (TM250), create a ticket on https:// ... Arm values inclusive communities. ... Date of issue: 08-Jul-2022 ... Contents ... Introduction ... Scope",
    "FirstSentences" : "CoreSight™ SoC-600M (TM250) Software Developer Errata Notice Date of issue: 08-Jul-2022 Non-Confidential Copyright © 2019-2022 Arm® Limited (or its affiliates). All rights reserved. This document ..."
  }, {
    "title" : "ACPI for Arm Components 1.1",
    "uri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "excerpt" : "8 ... 10 ... 11 ... 12 ... 13 ... 16 ... 21 ... DEN0093 ... 1.1 ... Copyright © 2020,2021 Arm Limited. ... All rights reserved. ... Release information ... Page 3 of 23 ... Date ... Changes",
    "firstSentences" : "ACPI for Arm Components 1.1 Platform Design Document Non-conﬁdential Copyright © 2020,2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0093 Contents Release information",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 450,
    "percentScore" : 47.733437,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ACPI for Arm Components 1.1",
      "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "printableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "clickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACPI for Arm Components 1.1 ",
        "document_number" : "den0093",
        "document_version" : "1-1",
        "content_type" : "Architecture Document",
        "systopparent" : "4837490",
        "sysurihash" : "k7v4etYZScKI5ZGM",
        "urihash" : "k7v4etYZScKI5ZGM",
        "sysuri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1636675200000,
        "topparentid" : 4837490,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1636724236000,
        "sysconcepts" : "Platform Design ; Arm Components ; ACPI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "concepts" : "Platform Design ; Arm Components ; ACPI",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "d69d6177bc9282f6b4e963be37fac3b1f8e21f4861727aa45c72fad9dae9",
        "syslanguage" : [ "English" ],
        "itemid" : "618e6e0c83e60c5c768e26f7",
        "transactionid" : 861242,
        "title" : "ACPI for Arm Components 1.1 ",
        "products" : [ "ACPI" ],
        "date" : 1648716718000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0093:1-1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716718834690145,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716684743,
        "syssize" : 159,
        "sysdate" : 1648716718000,
        "haslayout" : "1",
        "topparent" : "4837490",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837490,
        "content_description" : "This document provides guidance for describing system components implemented or licensed by Arm and their properties, for use with the Advanced Configuration and Power Interface (ACPI) specification.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0093/1-1/?lang=en",
        "modified" : 1647450303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716718834690145,
        "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for Arm Components 1.1",
      "Uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "Excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI"
    },
    "childResults" : [ {
      "title" : "ACPI for Arm Components 1.1",
      "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "printableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "clickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 450,
      "percentScore" : 47.733437,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACPI for Arm Components 1.1 ",
        "document_number" : "den0093",
        "document_version" : "1-1",
        "content_type" : "Architecture Document",
        "systopparent" : "4837490",
        "sysurihash" : "k7v4etYZScKI5ZGM",
        "urihash" : "k7v4etYZScKI5ZGM",
        "sysuri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1636675200000,
        "topparentid" : 4837490,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1636724236000,
        "sysconcepts" : "Platform Design ; Arm Components ; ACPI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "concepts" : "Platform Design ; Arm Components ; ACPI",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "d69d6177bc9282f6b4e963be37fac3b1f8e21f4861727aa45c72fad9dae9",
        "syslanguage" : [ "English" ],
        "itemid" : "618e6e0c83e60c5c768e26f7",
        "transactionid" : 861242,
        "title" : "ACPI for Arm Components 1.1 ",
        "products" : [ "ACPI" ],
        "date" : 1648716718000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0093:1-1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716718834690145,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716684743,
        "syssize" : 159,
        "sysdate" : 1648716718000,
        "haslayout" : "1",
        "topparent" : "4837490",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837490,
        "content_description" : "This document provides guidance for describing system components implemented or licensed by Arm and their properties, for use with the Advanced Configuration and Power Interface (ACPI) specification.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0093/1-1/?lang=en",
        "modified" : 1647450303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716718834690145,
        "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for Arm Components 1.1",
      "Uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "Excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ACPI for Arm Components 1.1 ",
      "document_number" : "den0093",
      "document_version" : "1-1",
      "content_type" : "Architecture Document",
      "systopparent" : "4837490",
      "sysurihash" : "e28wðbjxpXnbfYo4",
      "urihash" : "e28wðbjxpXnbfYo4",
      "sysuri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
      "systransactionid" : 861242,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1636675200000,
      "topparentid" : 4837490,
      "numberofpages" : 23,
      "sysconcepts" : "ACPI ; interfaces ; Arm Limited ; intellectual property ; Licensee ; Generic UART ; device objects ; Subsidiaries ; operating systems ; export laws ; third parties ; licences granted ; specifications ; identifiers ; English Law ; termination",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 4837490,
      "parentitem" : "618e6e0c83e60c5c768e26f7",
      "concepts" : "ACPI ; interfaces ; Arm Limited ; intellectual property ; Licensee ; Generic UART ; device objects ; Subsidiaries ; operating systems ; export laws ; third parties ; licences granted ; specifications ; identifiers ; English Law ; termination",
      "documenttype" : "pdf",
      "isattachment" : "4837490",
      "sysindexeddate" : 1648716719000,
      "permanentid" : "68847a3a153c2cd5d7653a49e812bdda2d39e3ddc39db98f4282a4617e27",
      "syslanguage" : [ "English" ],
      "itemid" : "618e6e0c83e60c5c768e26f9",
      "transactionid" : 861242,
      "title" : "ACPI for Arm Components 1.1 ",
      "date" : 1648716719000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0093:1-1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716719119022328,
      "sysisattachment" : "4837490",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4837490,
      "size" : 287997,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716685812,
      "syssize" : 287997,
      "sysdate" : 1648716719000,
      "topparent" : "4837490",
      "label_version" : "1.1",
      "systopparentid" : 4837490,
      "content_description" : "This document provides guidance for describing system components implemented or licensed by Arm and their properties, for use with the Advanced Configuration and Power Interface (ACPI) specification.",
      "wordcount" : 955,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716719000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716719119022328,
      "uri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
      "syscollection" : "default"
    },
    "Title" : "ACPI for Arm Components 1.1",
    "Uri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "Excerpt" : "8 ... 10 ... 11 ... 12 ... 13 ... 16 ... 21 ... DEN0093 ... 1.1 ... Copyright © 2020,2021 Arm Limited. ... All rights reserved. ... Release information ... Page 3 of 23 ... Date ... Changes",
    "FirstSentences" : "ACPI for Arm Components 1.1 Platform Design Document Non-conﬁdential Copyright © 2020,2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0093 Contents Release information"
  }, {
    "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "uri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "excerpt" : "Non-Conﬁdential ... Proprietary Notice ... as of 18 December 2020 ... as of 7 January 2022 ... Known Issues in Arm® Architecture Reference Manual, Issue H.a, ... as of 18 February 2022",
    "firstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue H.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 04 102105_H. ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 450,
    "percentScore" : 47.733437,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "uri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "printableUri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "clickUri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "document_number" : "102105",
        "document_version" : "ha-04",
        "content_type" : "Architecture Document",
        "systopparent" : "5280241",
        "sysurihash" : "3gigZMSTjoeLXgxO",
        "urihash" : "3gigZMSTjoeLXgxO",
        "sysuri" : "https://developer.arm.com/documentation/102105/ha-04/en",
        "systransactionid" : 912189,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1655078400000,
        "topparentid" : 5280241,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655130662000,
        "sysconcepts" : "architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "concepts" : "architecture",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1656955697000,
        "permanentid" : "6590592b3ea56e7110eff370cc991b381cc3aa13219529e4f0d3be7d19aa",
        "syslanguage" : [ "English" ],
        "itemid" : "62a74a2631ea212bb662340a",
        "transactionid" : 912189,
        "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A" ],
        "date" : 1656955697000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Arm Assembly Language", "Application Processors", "Armv8", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Virtualization", "Stack protection" ],
        "document_id" : "102105:ha-04:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1656955697636524863,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 257,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656955673000,
        "syssize" : 257,
        "sysdate" : 1656955697000,
        "haslayout" : "1",
        "topparent" : "5280241",
        "label_version" : "H.a-04",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5280241,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656955697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102105/ha-04/?lang=en",
        "modified" : 1655130662000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1656955697636524863,
        "uri" : "https://developer.arm.com/documentation/102105/ha-04/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "ClickUri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "document_number" : "102105",
      "document_version" : "ha-04",
      "content_type" : "Architecture Document",
      "systopparent" : "5280241",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "HqWLHVJneS049ewn",
      "urihash" : "HqWLHVJneS049ewn",
      "sysuri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 909545,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655078400000,
      "topparentid" : 5280241,
      "numberofpages" : 85,
      "sysconcepts" : "instructions ; translations ; Allocation tags ; reads ; equivalent changes ; exceptions ; subsection ; translation regime ; Performance Monitors ; Exception level ; messaged signaled ; Security state ; profiling buffer ; physical address ; registers ; asynchronous exceptions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5280241,
      "parentitem" : "62a74a2631ea212bb662340a",
      "concepts" : "instructions ; translations ; Allocation tags ; reads ; equivalent changes ; exceptions ; subsection ; translation regime ; Performance Monitors ; Exception level ; messaged signaled ; Security state ; profiling buffer ; physical address ; registers ; asynchronous exceptions",
      "documenttype" : "pdf",
      "isattachment" : "5280241",
      "sysindexeddate" : 1656318714000,
      "permanentid" : "141810fcd5496009ed7d970753e86156c57bccb2f7847e382a20bc20c75e",
      "syslanguage" : [ "English" ],
      "itemid" : "62a74a2631ea212bb662340c",
      "transactionid" : 909545,
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "date" : 1656318714000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102105:ha-04:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656318714442653009,
      "sysisattachment" : "5280241",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5280241,
      "size" : 632054,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656318677011,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "syssize" : 632054,
      "sysdate" : 1656318714000,
      "topparent" : "5280241",
      "author" : "Arm Ltd.",
      "label_version" : "H.a-04",
      "systopparentid" : 5280241,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
      "wordcount" : 2342,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656318714000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656318714442653009,
      "uri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "Excerpt" : "Non-Conﬁdential ... Proprietary Notice ... as of 18 December 2020 ... as of 7 January 2022 ... Known Issues in Arm® Architecture Reference Manual, Issue H.a, ... as of 18 February 2022",
    "FirstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue H.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 04 102105_H. ..."
  }, {
    "title" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0598/da/en/pdf/DDI0598D_a_MPAM_supplement.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0598/da/en/pdf/DDI0598D_a_MPAM_supplement.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/626c345e7e121f01fd22e7a8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0598/da/en/pdf/DDI0598D_a_MPAM_supplement.pdf",
    "excerpt" : "Release history ... This document is protected by copyright and other related rights and the practice or ... No part of this document may be reproduced in any form by any means without the ...",
    "firstSentences" : "Arm Architecture Reference Manual Supplement Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture Copyright © 2018-2022 Arm Limited or its affiliates. All rights ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 450,
    "percentScore" : 47.733437,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0598/da/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0598/da/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0598/da/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0598/da/en",
      "excerpt" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available ... Click Download to view.",
      "firstSentences" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture ",
        "document_number" : "ddi0598",
        "document_version" : "da",
        "content_type" : "Architecture Document",
        "systopparent" : "5243192",
        "sysurihash" : "NdGDFñQ961ñRc5pW",
        "urihash" : "NdGDFñQ961ñRc5pW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0598/da/en",
        "systransactionid" : 909544,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1651190400000,
        "topparentid" : 5243192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651258461000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1656318623000,
        "permanentid" : "935fb021d586e8a4a7998dabf536cb4d7e6ea1476e941f3c840600e7a553",
        "syslanguage" : [ "English" ],
        "itemid" : "626c345d7e121f01fd22e7a6",
        "transactionid" : 909544,
        "title" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A" ],
        "date" : 1656318623000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9" ],
        "document_id" : "ddi0598:da:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Architects", "SoC Designers", "Kernel Developers" ],
        "audience" : [ "Hardware Engineers", "Software Developers", "Architects", "SoC Designers", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656318623889194303,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 295,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0598/da/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318622386,
        "syssize" : 295,
        "sysdate" : 1656318623000,
        "haslayout" : "1",
        "topparent" : "5243192",
        "label_version" : "D.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5243192,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document is the Architecture Specification for the MPAM Extension Architecture Specification v1.0, and v1.1. It also describes MPAM for RME, that is, the additions made to support features introduced by the Realm Management Extension (RME), and the MPAM 2021 Extensions.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318623000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0598/da/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0598/da/?lang=en",
        "modified" : 1655723431000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318623889194303,
        "uri" : "https://developer.arm.com/documentation/ddi0598/da/en",
        "syscollection" : "default"
      },
      "Title" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0598/da/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0598/da/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0598/da/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0598/da/en",
      "Excerpt" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available ... Click Download to view.",
      "FirstSentences" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download ..."
    },
    "childResults" : [ {
      "title" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0598/da/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0598/da/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0598/da/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0598/da/en",
      "excerpt" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available ... Click Download to view.",
      "firstSentences" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 450,
      "percentScore" : 47.733437,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture ",
        "document_number" : "ddi0598",
        "document_version" : "da",
        "content_type" : "Architecture Document",
        "systopparent" : "5243192",
        "sysurihash" : "NdGDFñQ961ñRc5pW",
        "urihash" : "NdGDFñQ961ñRc5pW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0598/da/en",
        "systransactionid" : 909544,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1651190400000,
        "topparentid" : 5243192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651258461000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1656318623000,
        "permanentid" : "935fb021d586e8a4a7998dabf536cb4d7e6ea1476e941f3c840600e7a553",
        "syslanguage" : [ "English" ],
        "itemid" : "626c345d7e121f01fd22e7a6",
        "transactionid" : 909544,
        "title" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A" ],
        "date" : 1656318623000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9" ],
        "document_id" : "ddi0598:da:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Architects", "SoC Designers", "Kernel Developers" ],
        "audience" : [ "Hardware Engineers", "Software Developers", "Architects", "SoC Designers", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656318623889194303,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 295,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0598/da/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318622386,
        "syssize" : 295,
        "sysdate" : 1656318623000,
        "haslayout" : "1",
        "topparent" : "5243192",
        "label_version" : "D.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5243192,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document is the Architecture Specification for the MPAM Extension Architecture Specification v1.0, and v1.1. It also describes MPAM for RME, that is, the additions made to support features introduced by the Realm Management Extension (RME), and the MPAM 2021 Extensions.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318623000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0598/da/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0598/da/?lang=en",
        "modified" : 1655723431000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318623889194303,
        "uri" : "https://developer.arm.com/documentation/ddi0598/da/en",
        "syscollection" : "default"
      },
      "Title" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0598/da/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0598/da/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0598/da/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0598/da/en",
      "Excerpt" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available ... Click Download to view.",
      "FirstSentences" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture ",
      "document_number" : "ddi0598",
      "document_version" : "da",
      "content_type" : "Architecture Document",
      "systopparent" : "5243192",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "0VO5x5LERhSd2RDT",
      "urihash" : "0VO5x5LERhSd2RDT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0598/da/en/pdf/DDI0598D_a_MPAM_supplement.pdf",
      "keywords" : "Armv8-A MPAM Partitoning Monitoring",
      "systransactionid" : 909544,
      "copyright" : "Copyright ©2018-2022 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1651190400000,
      "topparentid" : 5243192,
      "numberofpages" : 428,
      "sysconcepts" : "MPAM features ; Non-secure ; reset domain ; registers ; supports Secure ; address maps ; security state ; resources ; requests ; monitors ; MSMON ; implementations ; Exception levels ; RIS ; PARTID spaces ; architecturally UNKNOWN",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5243192,
      "parentitem" : "626c345d7e121f01fd22e7a6",
      "concepts" : "MPAM features ; Non-secure ; reset domain ; registers ; supports Secure ; address maps ; security state ; resources ; requests ; monitors ; MSMON ; implementations ; Exception levels ; RIS ; PARTID spaces ; architecturally UNKNOWN",
      "documenttype" : "pdf",
      "isattachment" : "5243192",
      "sysindexeddate" : 1656318625000,
      "permanentid" : "338280ecfb207f5af9ef529d091a087b02e7b87a5607874444215c4cdd89",
      "syslanguage" : [ "English" ],
      "itemid" : "626c345e7e121f01fd22e7a8",
      "transactionid" : 909544,
      "title" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture ",
      "subject" : "Arm Architecture Reference Manual Supplement Memory System Resource Partitioning and Monitoring (MPAM), for A-profile Architecture",
      "date" : 1656318625000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0598:da:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Architects", "SoC Designers", "Kernel Developers" ],
      "audience" : [ "Hardware Engineers", "Software Developers", "Architects", "SoC Designers", "Kernel Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1656318625272552107,
      "sysisattachment" : "5243192",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5243192,
      "size" : 2461948,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/626c345e7e121f01fd22e7a8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656318623613,
      "syssubject" : "Arm Architecture Reference Manual Supplement Memory System Resource Partitioning and Monitoring (MPAM), for A-profile Architecture",
      "syssize" : 2461948,
      "sysdate" : 1656318625000,
      "topparent" : "5243192",
      "author" : "Arm Limited",
      "label_version" : "D.a",
      "systopparentid" : 5243192,
      "content_description" : "This document is the Architecture Specification for the MPAM Extension Architecture Specification v1.0, and v1.1. It also describes MPAM for RME, that is, the additions made to support features introduced by the Realm Management Extension (RME), and the MPAM 2021 Extensions.",
      "wordcount" : 3479,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656318625000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/626c345e7e121f01fd22e7a8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656318625272552107,
      "uri" : "https://developer.arm.com/documentation/ddi0598/da/en/pdf/DDI0598D_a_MPAM_supplement.pdf",
      "syscollection" : "default"
    },
    "Title" : "Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0598/da/en/pdf/DDI0598D_a_MPAM_supplement.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0598/da/en/pdf/DDI0598D_a_MPAM_supplement.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/626c345e7e121f01fd22e7a8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0598/da/en/pdf/DDI0598D_a_MPAM_supplement.pdf",
    "Excerpt" : "Release history ... This document is protected by copyright and other related rights and the practice or ... No part of this document may be reproduced in any form by any means without the ...",
    "FirstSentences" : "Arm Architecture Reference Manual Supplement Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture Copyright © 2018-2022 Arm Limited or its affiliates. All rights ..."
  }, {
    "title" : "Arm A-profile A64 Instruction Set Architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6245e8f0f7d10f7540e0c054",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "excerpt" : "The information relating to the Optional 64-bit external interface to the Performance ... Non-Confidential DDI 0596 ... DDI 0596 ... ID032522 ... Web Address ... http://www.arm.com ... iv",
    "firstSentences" : "Arm A64 Instruction Set for A-profile architecture Copyright © 2010-2022 Arm Limited (or its affiliates). All rights reserved. DDI 0596 (ID032522) ii Arm A64 Instruction Set for A-profile ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 450,
    "percentScore" : 47.733437,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm A-profile A64 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "BxðYxre7ctziAPVJ",
        "urihash" : "BxðYxre7ctziAPVJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "systransactionid" : 924303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750600000,
        "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8cef7d10f7540e0b9e3",
        "transactionid" : 924303,
        "title" : "Arm A-profile A64 Instruction Set Architecture ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1658750600000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750600743025076,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750581841,
        "syssize" : 201,
        "sysdate" : 1658750600000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750600000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1658750600743025076,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A-profile A64 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
    },
    "childResults" : [ {
      "title" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal.",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "excerpt" : "Xs holds the highest address that the copy is copied from -Xn+1. ... At the end of the instruction: the value of Xn is written back with 0. the value of ... toaddress = toaddress + cpysize;\\n",
      "firstSentences" : "CPYPRN, CPYMRN, CPYERN Memory Copy, reads non-temporal. These instructions perform a memory copy. The prologue, main, and epilogue instructions are expected to be run in succession and to appear ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 450,
      "percentScore" : 47.733437,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
          "document_number" : "ddi0602",
          "document_version" : "2022-03",
          "content_type" : "Architecture Document",
          "systopparent" : "5204997",
          "sysurihash" : "BxðYxre7ctziAPVJ",
          "urihash" : "BxðYxre7ctziAPVJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "systransactionid" : 924303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1648740259000,
          "topparentid" : 5204997,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648748750000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750600000,
          "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
          "syslanguage" : [ "English" ],
          "itemid" : "6245e8cef7d10f7540e0b9e3",
          "transactionid" : 924303,
          "title" : "Arm A-profile A64 Instruction Set Architecture ",
          "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
          "date" : 1658750600000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
          "document_id" : "ddi0602:2022-03:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750600743025076,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750581841,
          "syssize" : 201,
          "sysdate" : 1658750600000,
          "haslayout" : "1",
          "topparent" : "5204997",
          "label_version" : "2022-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5204997,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0602/2022-03/?lang=en",
          "modified" : 1649930485000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658750600743025076,
          "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal. ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "xhQi9S7w99RylNeu",
        "urihash" : "xhQi9S7w99RylNeu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
        "systransactionid" : 909543,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "sysconcepts" : "memory ; instructions ; epilogue ; prologue ; highest address ; general-purpose register ; backward direction ; saturation ; algorithms ; Portable software ; architecture ; 0x007FFFFFFFFFFFFF ; optimization ; preconditioning ; succession",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "attachmentparentid" : 5204997,
        "parentitem" : "6245e8cef7d10f7540e0b9e3",
        "concepts" : "memory ; instructions ; epilogue ; prologue ; highest address ; general-purpose register ; backward direction ; saturation ; algorithms ; Portable software ; architecture ; 0x007FFFFFFFFFFFFF ; optimization ; preconditioning ; succession",
        "documenttype" : "html",
        "isattachment" : "5204997",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318608000,
        "permanentid" : "036ec39bcc8cdde89392718820100908bf130d09c3c960729e72902b221c",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8d1f7d10f7540e0ba3b",
        "transactionid" : 909543,
        "title" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal. ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1656318608000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1656318608052182263,
        "sysisattachment" : "5204997",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5204997,
        "size" : 14551,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318556937,
        "syssize" : 14551,
        "sysdate" : 1656318608000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 271,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318608000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318608052182263,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
        "syscollection" : "default"
      },
      "Title" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal.",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "Excerpt" : "Xs holds the highest address that the copy is copied from -Xn+1. ... At the end of the instruction: the value of Xn is written back with 0. the value of ... toaddress = toaddress + cpysize;\\n",
      "FirstSentences" : "CPYPRN, CPYMRN, CPYERN Memory Copy, reads non-temporal. These instructions perform a memory copy. The prologue, main, and epilogue instructions are expected to be run in succession and to appear ..."
    }, {
      "title" : "CSINV: Conditional Select Invert.",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "excerpt" : "<Xm> Is the 64-bit name of the second general-purpose source register, encoded in the \\\"Rm\\\" field ... The values of the NZCV flags. ... CSINV: Conditional Select Invert. ... Armv8-AArmv9-AA64",
      "firstSentences" : "CSINV Conditional Select Invert returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the bitwise inversion value of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 450,
      "percentScore" : 47.733437,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
          "document_number" : "ddi0602",
          "document_version" : "2022-03",
          "content_type" : "Architecture Document",
          "systopparent" : "5204997",
          "sysurihash" : "BxðYxre7ctziAPVJ",
          "urihash" : "BxðYxre7ctziAPVJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "systransactionid" : 924303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1648740259000,
          "topparentid" : 5204997,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648748750000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750600000,
          "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
          "syslanguage" : [ "English" ],
          "itemid" : "6245e8cef7d10f7540e0b9e3",
          "transactionid" : 924303,
          "title" : "Arm A-profile A64 Instruction Set Architecture ",
          "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
          "date" : 1658750600000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
          "document_id" : "ddi0602:2022-03:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750600743025076,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750581841,
          "syssize" : 201,
          "sysdate" : 1658750600000,
          "haslayout" : "1",
          "topparent" : "5204997",
          "label_version" : "2022-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5204997,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0602/2022-03/?lang=en",
          "modified" : 1649930485000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658750600743025076,
          "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CSINV: Conditional Select Invert. ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "CeyQZuOmKb5Sd5p1",
        "urihash" : "CeyQZuOmKb5Sd5p1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
        "systransactionid" : 909543,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "sysconcepts" : "cond ; registers ; instruction ; CSINV ; o2 ; op ; CSETM ; CINV ; asynchronous exceptions ; Operational information ; nif ConditionHolds ; Assembler Symbols ; bitwise inversion ; general-purpose",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "attachmentparentid" : 5204997,
        "parentitem" : "6245e8cef7d10f7540e0b9e3",
        "concepts" : "cond ; registers ; instruction ; CSINV ; o2 ; op ; CSETM ; CINV ; asynchronous exceptions ; Operational information ; nif ConditionHolds ; Assembler Symbols ; bitwise inversion ; general-purpose",
        "documenttype" : "html",
        "isattachment" : "5204997",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318608000,
        "permanentid" : "2a15bcee41474c67ff9488d09b0edff14bafa98b4fc88634b59422a0478a",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8d2f7d10f7540e0ba50",
        "transactionid" : 909543,
        "title" : "CSINV: Conditional Select Invert. ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1656318608000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1656318608007782214,
        "sysisattachment" : "5204997",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5204997,
        "size" : 2210,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318556831,
        "syssize" : 2210,
        "sysdate" : 1656318608000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318608000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318608007782214,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
        "syscollection" : "default"
      },
      "Title" : "CSINV: Conditional Select Invert.",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "Excerpt" : "<Xm> Is the 64-bit name of the second general-purpose source register, encoded in the \\\"Rm\\\" field ... The values of the NZCV flags. ... CSINV: Conditional Select Invert. ... Armv8-AArmv9-AA64",
      "FirstSentences" : "CSINV Conditional Select Invert returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the bitwise inversion value of the ..."
    }, {
      "title" : "AUTDB, AUTDZB: Authenticate Data address, using key B.",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "excerpt" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data ... The modifier is: In the general-purpose register or stack pointer that is specified ... <Xn|SP>",
      "firstSentences" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data address, using a modifier and key B. The address is in the general-purpose register that is specified by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 450,
      "percentScore" : 47.733437,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
          "document_number" : "ddi0602",
          "document_version" : "2022-03",
          "content_type" : "Architecture Document",
          "systopparent" : "5204997",
          "sysurihash" : "BxðYxre7ctziAPVJ",
          "urihash" : "BxðYxre7ctziAPVJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "systransactionid" : 924303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1648740259000,
          "topparentid" : 5204997,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648748750000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750600000,
          "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
          "syslanguage" : [ "English" ],
          "itemid" : "6245e8cef7d10f7540e0b9e3",
          "transactionid" : 924303,
          "title" : "Arm A-profile A64 Instruction Set Architecture ",
          "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
          "date" : 1658750600000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
          "document_id" : "ddi0602:2022-03:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750600743025076,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750581841,
          "syssize" : 201,
          "sysdate" : 1658750600000,
          "haslayout" : "1",
          "topparent" : "5204997",
          "label_version" : "2022-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5204997,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0602/2022-03/?lang=en",
          "modified" : 1649930485000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658750600743025076,
          "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AUTDB, AUTDZB: Authenticate Data address, using key B. ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "eQoñaWSHaNcQvkoP",
        "urihash" : "eQoñaWSHaNcQvkoP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
        "systransactionid" : 909543,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "sysconcepts" : "subsequent use ; stack pointer ; general-purpose register ; AUTDB ; upper ; authentication ; modifier ; nif ; Assembler Symbols ; Translation fault ; HavePACExt ; instruction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "attachmentparentid" : 5204997,
        "parentitem" : "6245e8cef7d10f7540e0b9e3",
        "concepts" : "subsequent use ; stack pointer ; general-purpose register ; AUTDB ; upper ; authentication ; modifier ; nif ; Assembler Symbols ; Translation fault ; HavePACExt ; instruction",
        "documenttype" : "html",
        "isattachment" : "5204997",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318607000,
        "permanentid" : "65c9d721e5b0e9e70ba4f7047bfdc66a80f2165551927abe2c39e55aea75",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8d0f7d10f7540e0b9fa",
        "transactionid" : 909543,
        "title" : "AUTDB, AUTDZB: Authenticate Data address, using key B. ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1656318607000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1656318607484879500,
        "sysisattachment" : "5204997",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5204997,
        "size" : 1559,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318557171,
        "syssize" : 1559,
        "sysdate" : 1656318607000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 119,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318607000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318607484879500,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
        "syscollection" : "default"
      },
      "Title" : "AUTDB, AUTDZB: Authenticate Data address, using key B.",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "Excerpt" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data ... The modifier is: In the general-purpose register or stack pointer that is specified ... <Xn|SP>",
      "FirstSentences" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data address, using a modifier and key B. The address is in the general-purpose register that is specified by ..."
    } ],
    "totalNumberOfChildResults" : 20,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
      "document_number" : "ddi0602",
      "document_version" : "2022-03",
      "content_type" : "Architecture Document",
      "systopparent" : "5204997",
      "sysurihash" : "ñIK3fuhK3DaFKsmñ",
      "urihash" : "ñIK3fuhK3DaFKsmñ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
      "systransactionid" : 909544,
      "is_confidential" : 0,
      "validityscore" : 0.75,
      "published" : 1648740259000,
      "topparentid" : 5204997,
      "sysconcepts" : "instructions ; stack pointer ; flags ; doublewords ; asynchronous exceptions ; registers ; Security state ; encodings ; general-purpose register ; source registers ; memory ; architecture ; AdvSIMD v29 ; Build timestamp ; optimization ; preconditioning",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
      "attachmentparentid" : 5204997,
      "parentitem" : "6245e8cef7d10f7540e0b9e3",
      "concepts" : "instructions ; stack pointer ; flags ; doublewords ; asynchronous exceptions ; registers ; Security state ; encodings ; general-purpose register ; source registers ; memory ; architecture ; AdvSIMD v29 ; Build timestamp ; optimization ; preconditioning",
      "documenttype" : "pdf",
      "isattachment" : "5204997",
      "sysindexeddate" : 1656318617000,
      "permanentid" : "2a302db33aa4cb76b956175c004e4bd3670b7be08b67c1a1fd9d5447634d",
      "syslanguage" : [ "English" ],
      "itemid" : "6245e8f0f7d10f7540e0c054",
      "transactionid" : 909544,
      "title" : "Arm A-profile A64 Instruction Set Architecture ",
      "date" : 1656318615000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0602:2022-03:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1656318615784360547,
      "sysisattachment" : "5204997",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5204997,
      "size" : 10171278,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6245e8f0f7d10f7540e0c054",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656318576709,
      "syssize" : 10171278,
      "sysdate" : 1656318615000,
      "topparent" : "5204997",
      "label_version" : "2022-03",
      "systopparentid" : 5204997,
      "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
      "wordcount" : 8324,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656318617000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6245e8f0f7d10f7540e0c054",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656318615784360547,
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm A-profile A64 Instruction Set Architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6245e8f0f7d10f7540e0c054",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "Excerpt" : "The information relating to the Optional 64-bit external interface to the Performance ... Non-Confidential DDI 0596 ... DDI 0596 ... ID032522 ... Web Address ... http://www.arm.com ... iv",
    "FirstSentences" : "Arm A64 Instruction Set for A-profile architecture Copyright © 2010-2022 Arm Limited (or its affiliates). All rights reserved. DDI 0596 (ID032522) ii Arm A64 Instruction Set for A-profile ..."
  }, {
    "title" : "DRTM Architecture for Arm",
    "uri" : "https://developer.arm.com/documentation/den0113/a/en",
    "printableUri" : "https://developer.arm.com/documentation/den0113/a/en",
    "clickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
    "excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. ... Click Download to view. ... DRTM Architecture for Arm Software Standards",
    "firstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 450,
    "percentScore" : 47.733437,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "DRTM Architecture for Arm",
      "uri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "printableUri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "excerpt" : "D-CRTM and DCE ... DLME ... Devices and Non-Host Platforms ... DRTM on Arm ... 2.4.2 ... Overview ... DRTM SMC Functions ... Firmware and Hardware-backed Implementations ... 2.5.1 ... 2.5.2",
      "firstSentences" : "Document number: Release Quality: Issue Number: Confidentiality: Date of Issue: ARM DEN 0113 BETA 0 Non-confidential February 3, 2022 DRTM Architecture for Arm © Copyright Arm Limited 2022. All ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 450,
      "percentScore" : 47.733437,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DRTM Architecture for Arm",
        "uri" : "https://developer.arm.com/documentation/den0113/a/en",
        "printableUri" : "https://developer.arm.com/documentation/den0113/a/en",
        "clickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
        "excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. ... Click Download to view. ... DRTM Architecture for Arm Software Standards",
        "firstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "DRTM Architecture for Arm ",
          "document_number" : "den0113",
          "document_version" : "a",
          "content_type" : "Architecture Document",
          "systopparent" : "5052321",
          "sysurihash" : "LFiC00SrUKT6ñ3Hð",
          "urihash" : "LFiC00SrUKT6ñ3Hð",
          "sysuri" : "https://developer.arm.com/documentation/den0113/a/en",
          "systransactionid" : 861237,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1644969600000,
          "topparentid" : 5052321,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1645088667000,
          "sysconcepts" : "Architecture",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
          "concepts" : "Architecture",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1648716516000,
          "permanentid" : "f99351499f74eede499c59ce7ef505eb398d6acc2a6c8e9daf28e9eb4cdd",
          "syslanguage" : [ "English" ],
          "itemid" : "620e0f9b0ca305732a3a5dcb",
          "transactionid" : 861237,
          "title" : "DRTM Architecture for Arm ",
          "products" : [ "Software Standards", "Software standard", "SW standards" ],
          "date" : 1648716516000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "den0113:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1648716516339803842,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 144,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716494040,
          "syssize" : 144,
          "sysdate" : 1648716516000,
          "haslayout" : "1",
          "topparent" : "5052321",
          "label_version" : "a",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5052321,
          "content_description" : "This document defines the Dynamic Root of Trust for Measurement (DRTM) architecture for Arm.  DRTM is a mechanism to improve boot security.  It allows a system in a potentially unknown or untrusted state to boot a target image (such as an OS kernel) into a known and trusted state.",
          "wordcount" : 19,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716516000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0113/a/?lang=en",
          "modified" : 1645088667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716516339803842,
          "uri" : "https://developer.arm.com/documentation/den0113/a/en",
          "syscollection" : "default"
        },
        "Title" : "DRTM Architecture for Arm",
        "Uri" : "https://developer.arm.com/documentation/den0113/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0113/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
        "Excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. ... Click Download to view. ... DRTM Architecture for Arm Software Standards",
        "FirstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DRTM Architecture for Arm ",
        "document_number" : "den0113",
        "document_version" : "a",
        "content_type" : "Architecture Document",
        "systopparent" : "5052321",
        "sysauthor" : "Microsoft Office User",
        "sysurihash" : "34QXg40Dlkbf9KVL",
        "urihash" : "34QXg40Dlkbf9KVL",
        "sysuri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
        "systransactionid" : 861237,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1644969600000,
        "topparentid" : 5052321,
        "numberofpages" : 81,
        "sysconcepts" : "dynamic launch ; measurements ; architecture ; DMA protections ; boot PE ; security ; DLME ; implementations ; hardware-backed implementation ; responsibilities ; DCE preamble ; firmware ; non-host platforms ; specifications ; privilege levels ; DCE",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "attachmentparentid" : 5052321,
        "parentitem" : "620e0f9b0ca305732a3a5dcb",
        "concepts" : "dynamic launch ; measurements ; architecture ; DMA protections ; boot PE ; security ; DLME ; implementations ; hardware-backed implementation ; responsibilities ; DCE preamble ; firmware ; non-host platforms ; specifications ; privilege levels ; DCE",
        "documenttype" : "pdf",
        "isattachment" : "5052321",
        "sysindexeddate" : 1648716516000,
        "permanentid" : "e26f61ee8b13b614bc59831c2d9f4637694c90f1ea802a1168981e6709db",
        "syslanguage" : [ "English" ],
        "itemid" : "620e0f9b0ca305732a3a5dcd",
        "transactionid" : 861237,
        "title" : "DRTM Architecture for Arm ",
        "date" : 1648716516000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0113:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1648716516236975732,
        "sysisattachment" : "5052321",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5052321,
        "size" : 940279,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716495386,
        "syssize" : 940279,
        "sysdate" : 1648716516000,
        "topparent" : "5052321",
        "author" : "Microsoft Office User",
        "label_version" : "a",
        "systopparentid" : 5052321,
        "content_description" : "This document defines the Dynamic Root of Trust for Measurement (DRTM) architecture for Arm.  DRTM is a mechanism to improve boot security.  It allows a system in a potentially unknown or untrusted state to boot a target image (such as an OS kernel) into a known and trusted state.",
        "wordcount" : 1784,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716516000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716516236975732,
        "uri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
        "syscollection" : "default"
      },
      "Title" : "DRTM Architecture for Arm",
      "Uri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "Excerpt" : "D-CRTM and DCE ... DLME ... Devices and Non-Host Platforms ... DRTM on Arm ... 2.4.2 ... Overview ... DRTM SMC Functions ... Firmware and Hardware-backed Implementations ... 2.5.1 ... 2.5.2",
      "FirstSentences" : "Document number: Release Quality: Issue Number: Confidentiality: Date of Issue: ARM DEN 0113 BETA 0 Non-confidential February 3, 2022 DRTM Architecture for Arm © Copyright Arm Limited 2022. All ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "DRTM Architecture for Arm ",
      "document_number" : "den0113",
      "document_version" : "a",
      "content_type" : "Architecture Document",
      "systopparent" : "5052321",
      "sysurihash" : "LFiC00SrUKT6ñ3Hð",
      "urihash" : "LFiC00SrUKT6ñ3Hð",
      "sysuri" : "https://developer.arm.com/documentation/den0113/a/en",
      "systransactionid" : 861237,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1644969600000,
      "topparentid" : 5052321,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1645088667000,
      "sysconcepts" : "Architecture",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
      "concepts" : "Architecture",
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1648716516000,
      "permanentid" : "f99351499f74eede499c59ce7ef505eb398d6acc2a6c8e9daf28e9eb4cdd",
      "syslanguage" : [ "English" ],
      "itemid" : "620e0f9b0ca305732a3a5dcb",
      "transactionid" : 861237,
      "title" : "DRTM Architecture for Arm ",
      "products" : [ "Software Standards", "Software standard", "SW standards" ],
      "date" : 1648716516000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0113:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1648716516339803842,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 144,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716494040,
      "syssize" : 144,
      "sysdate" : 1648716516000,
      "haslayout" : "1",
      "topparent" : "5052321",
      "label_version" : "a",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5052321,
      "content_description" : "This document defines the Dynamic Root of Trust for Measurement (DRTM) architecture for Arm.  DRTM is a mechanism to improve boot security.  It allows a system in a potentially unknown or untrusted state to boot a target image (such as an OS kernel) into a known and trusted state.",
      "wordcount" : 19,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716516000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/den0113/a/?lang=en",
      "modified" : 1645088667000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716516339803842,
      "uri" : "https://developer.arm.com/documentation/den0113/a/en",
      "syscollection" : "default"
    },
    "Title" : "DRTM Architecture for Arm",
    "Uri" : "https://developer.arm.com/documentation/den0113/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/den0113/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
    "Excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. ... Click Download to view. ... DRTM Architecture for Arm Software Standards",
    "FirstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards"
  }, {
    "title" : "Armv8-M Architecture Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "excerpt" : "Custom Datapath Extension material ... Eleventh EAC release ... Tenth EAC release ... Eighth release of the v8.0-M manual with integrated v8.1-M material ... Ninth EAC release ... 14/12/2018",
    "firstSentences" : "Arm v8-M Architecture Reference Manual Copyright © 2015 - 2021 Arm Limited or its afﬁliates. All rights reserved. DDI0553B.r ID17122021 Release information DDI0553B.r ID17122021 Date 17/12/2021 30 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 450,
    "percentScore" : 47.733437,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Armv8-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en",
      "excerpt" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. ... Click Download to view. ... Armv8-M Architecture Reference Manual Armv8M",
      "firstSentences" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv8-M Architecture Reference Manual ",
        "document_number" : "ddi0553",
        "document_version" : "br",
        "content_type" : "Architecture Document",
        "systopparent" : "4956617",
        "sysurihash" : "vNzIEC76eywLUULi",
        "urihash" : "vNzIEC76eywLUULi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0553/br/en",
        "systransactionid" : 902450,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1639958400000,
        "topparentid" : 4956617,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640008030000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655119633000,
        "permanentid" : "c44afd164115ff6a9682e48f0ea74211f49a4affac11d5ad709af27a6038",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0895eb691546d37bd2b9c",
        "transactionid" : 902450,
        "title" : "Armv8-M Architecture Reference Manual ",
        "products" : [ "Armv8-M" ],
        "date" : 1655119633000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0553:br:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1655119633037240516,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655119448297,
        "syssize" : 156,
        "sysdate" : 1655119633000,
        "haslayout" : "1",
        "topparent" : "4956617",
        "label_version" : "B.r",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956617,
        "content_description" : "This manual documents the microcontroller profile of version 8 of the Arm Architecture, the Armv8-M architecture profile.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655119633000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0553/br/?lang=en",
        "modified" : 1647859726000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1655119633037240516,
        "uri" : "https://developer.arm.com/documentation/ddi0553/br/en",
        "syscollection" : "default"
      },
      "Title" : "Armv8-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en",
      "Excerpt" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. ... Click Download to view. ... Armv8-M Architecture Reference Manual Armv8M",
      "FirstSentences" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8M"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Armv8-M Architecture Reference Manual ",
      "document_number" : "ddi0553",
      "document_version" : "br",
      "content_type" : "Architecture Document",
      "systopparent" : "4956617",
      "sysurihash" : "F9ðNEMO5LmPpEbN8",
      "urihash" : "F9ðNEMO5LmPpEbN8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
      "systransactionid" : 863773,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1639958400000,
      "topparentid" : 4956617,
      "numberofpages" : 2147,
      "sysconcepts" : "instructions ; asynchronous exceptions ; execution ; architecture Armv8 ; Arm Limited ; registers ; destination registers ; exceptions ; extension requirements ; onward ; timing invariance ; PE ; immediate ; Security states ; memory ; source registers",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "attachmentparentid" : 4956617,
      "parentitem" : "61c0895eb691546d37bd2b9c",
      "concepts" : "instructions ; asynchronous exceptions ; execution ; architecture Armv8 ; Arm Limited ; registers ; destination registers ; exceptions ; extension requirements ; onward ; timing invariance ; PE ; immediate ; Security states ; memory ; source registers",
      "documenttype" : "pdf",
      "isattachment" : "4956617",
      "sysindexeddate" : 1649085348000,
      "permanentid" : "f7fc299c2461aa098a9d874239f4baba9c84c0e3db23cfa1a61019c20ec6",
      "syslanguage" : [ "English" ],
      "itemid" : "61c0895eb691546d37bd2b9e",
      "transactionid" : 863773,
      "title" : "Armv8-M Architecture Reference Manual ",
      "date" : 1649085346000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0553:br:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649085346777658648,
      "sysisattachment" : "4956617",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4956617,
      "size" : 12578842,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085222414,
      "syssize" : 12578842,
      "sysdate" : 1649085346000,
      "topparent" : "4956617",
      "label_version" : "B.r",
      "systopparentid" : 4956617,
      "content_description" : "This manual documents the microcontroller profile of version 8 of the Arm Architecture, the Armv8-M architecture profile.",
      "wordcount" : 12944,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085348000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085346777658648,
      "uri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Armv8-M Architecture Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "Excerpt" : "Custom Datapath Extension material ... Eleventh EAC release ... Tenth EAC release ... Eighth release of the v8.0-M manual with integrated v8.1-M material ... Ninth EAC release ... 14/12/2018",
    "FirstSentences" : "Arm v8-M Architecture Reference Manual Copyright © 2015 - 2021 Arm Limited or its afﬁliates. All rights reserved. DDI0553B.r ID17122021 Release information DDI0553B.r ID17122021 Date 17/12/2021 30 ..."
  }, {
    "title" : "ADC, ADCS (register): Add with Carry (register).",
    "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "excerpt" : "For the ADCS variant, the instruction performs an exception return, that restores ... In T32 assembly: Outside an IT block, if ADCS <Rd>, <Rn>, <Rd> has <Rd> and <Rn> both ... Armv8-AArmv9-A",
    "firstSentences" : "ADC, ADCS (register) Add with Carry (register) adds a register value, the Carry flag value, and an optionally-shifted register value, and writes the result to the destination register. If the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 450,
    "percentScore" : 47.733437,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "L2e1Ow7haUqvr5Xf",
        "urihash" : "L2e1Ow7haUqvr5Xf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "systransactionid" : 981302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1664979270000,
        "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91231ea212bb6626783",
        "transactionid" : 981302,
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1664979270000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1664979270777063559,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 208,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664979262209,
        "syssize" : 208,
        "sysdate" : 1664979270000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664979270000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664979270777063559,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
    },
    "childResults" : [ {
      "title" : "ERET: Exception Return.",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ERET--Exception-Return-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "excerpt" : "Halted() then\\n if PSTATE.M IN {M32_User,M32_System} then\\n ... SynchronizeContext();\\n ... The instruction executes as NOP. ... ERET: Exception Return. ... Armv8-AArmv9-A",
      "firstSentences" : "ERET Exception Return. The PE branches to the address held in the register holding the preferred return address, and restores PSTATE from SPSR_<current_mode>. The register holding the preferred ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 450,
      "percentScore" : 47.733437,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981302,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ERET: Exception Return. ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "7a8rGbEd8GTycACg",
        "urihash" : "7a8rGbEd8GTycACg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "register ; PE ; T1 ; A1 ; ERET ; decoding required ; instruction sets ; InITBlock ; encodings ; Exception",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "register ; PE ; T1 ; A1 ; ERET ; decoding required ; instruction sets ; InITBlock ; encodings ; Exception",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750725000,
        "permanentid" : "0859f161948b1a3c29d4abdf0fc6a047ac9059243b64cdf5aab2248f3077",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91531ea212bb662681d",
        "transactionid" : 924305,
        "title" : "ERET: Exception Return. ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750725000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750725902117482,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 2321,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ERET--Exception-Return-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642049,
        "syssize" : 2321,
        "sysdate" : 1658750725000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ERET--Exception-Return-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/ERET--Exception-Return-?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750725902117482,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
        "syscollection" : "default"
      },
      "Title" : "ERET: Exception Return.",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ERET--Exception-Return-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "Excerpt" : "Halted() then\\n if PSTATE.M IN {M32_User,M32_System} then\\n ... SynchronizeContext();\\n ... The instruction executes as NOP. ... ERET: Exception Return. ... Armv8-AArmv9-A",
      "FirstSentences" : "ERET Exception Return. The PE branches to the address held in the register holding the preferred return address, and restores PSTATE from SPSR_<current_mode>. The register holding the preferred ..."
    }, {
      "title" : "CPS, CPSID, CPSIE: Change PE State.",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "excerpt" : "Hint instructions: In encoding T2, if the imod field is 00 and the M bit is 0, a hint instruction is ... Operation if CurrentInstrSet() == InstrSet_A32 then\\n EncodingSpecificOperations();\\n ...",
      "firstSentences" : "CPS, CPSID, CPSIE Change PE State changes one or more of the PSTATE.{A, I, F} interrupt mask bits and, optionally, the PSTATE.M mode field, without changing any other PSTATE bits. CPS is treated ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 450,
      "percentScore" : 47.733437,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981302,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CPS, CPSID, CPSIE: Change PE State. ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "ñoi2pZq9V1PñNWEX",
        "urihash" : "ñoi2pZq9V1PñNWEX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "constrained unpredictable ; specified effect ; instructions ; mask ; side-effects ; changemode ; Architectural Constraints ; miscellaneous control ; see Branches ; encoding T2",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "constrained unpredictable ; specified effect ; instructions ; mask ; side-effects ; changemode ; Architectural Constraints ; miscellaneous control ; see Branches ; encoding T2",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750725000,
        "permanentid" : "f2c276004d0ef3b5644662ccf9d89460325bded6cbb96f5de27089809279",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91531ea212bb6626803",
        "transactionid" : 924305,
        "title" : "CPS, CPSID, CPSIE: Change PE State. ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750725000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750725759682689,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 7476,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642096,
        "syssize" : 7476,
        "sysdate" : 1658750725000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 190,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750725759682689,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
        "syscollection" : "default"
      },
      "Title" : "CPS, CPSID, CPSIE: Change PE State.",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "Excerpt" : "Hint instructions: In encoding T2, if the imod field is 00 and the M bit is 0, a hint instruction is ... Operation if CurrentInstrSet() == InstrSet_A32 then\\n EncodingSpecificOperations();\\n ...",
      "FirstSentences" : "CPS, CPSID, CPSIE Change PE State changes one or more of the PSTATE.{A, I, F} interrupt mask bits and, optionally, the PSTATE.M mode field, without changing any other PSTATE bits. CPS is treated ..."
    }, {
      "title" : "ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register).",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "excerpt" : "InITBlock(). ... The PC can be used, but this is deprecated. ... ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register). ... Armv8-AArmv9-A",
      "firstSentences" : "ASRS (immediate) Arithmetic Shift Right, setting flags (immediate) shifts a register value right by an immediate number of bits, shifting in copies of its sign bit, and writes the result to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 450,
      "percentScore" : 47.733437,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981302,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register). ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "1LzjWqc1cVPe2qKw",
        "urihash" : "1LzjWqc1cVPe2qKw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "destination register ; encodings ; instruction ; immediate ; Arm ; flags ; address written ; Arithmetic Shift ; exception",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "destination register ; encodings ; instruction ; immediate ; Arm ; flags ; address written ; Arithmetic Shift ; exception",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750725000,
        "permanentid" : "241059a481ff8be064fdb9c6544d4706c0de42b18a1fff0ac0039e3b150c",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91431ea212bb66267cc",
        "transactionid" : 924305,
        "title" : "ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register). ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750725000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750725156249241,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 3290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642174,
        "syssize" : 3290,
        "sysdate" : 1658750725000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 180,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750725156249241,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
        "syscollection" : "default"
      },
      "Title" : "ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register).",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "Excerpt" : "InITBlock(). ... The PC can be used, but this is deprecated. ... ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register). ... Armv8-AArmv9-A",
      "FirstSentences" : "ASRS (immediate) Arithmetic Shift Right, setting flags (immediate) shifts a register value right by an immediate number of bits, shifting in copies of its sign bit, and writes the result to the ..."
    } ],
    "totalNumberOfChildResults" : 26,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ADC, ADCS (register): Add with Carry (register). ",
      "document_number" : "ddi0597",
      "document_version" : "2022-06",
      "content_type" : "Architecture Document",
      "systopparent" : "5308497",
      "sysurihash" : "Duahkf60L1YtXAoL",
      "urihash" : "Duahkf60L1YtXAoL",
      "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
      "systransactionid" : 924305,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657279632000,
      "topparentid" : 5308497,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657645330000,
      "sysconcepts" : "destination register ; ADCS variant ; instruction ; flags ; ADC ; Arm ; encodings ; Carry ; see Pseudocode ; interworking branch ; exceptions ; execution ; qualifier",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5308497,
      "parentitem" : "62cda91231ea212bb6626783",
      "concepts" : "destination register ; ADCS variant ; instruction ; flags ; ADC ; Arm ; encodings ; Carry ; see Pseudocode ; interworking branch ; exceptions ; execution ; qualifier",
      "documenttype" : "html",
      "isattachment" : "5308497",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1658750726000,
      "permanentid" : "fc0fc3113536dd514c5e2be9ff012269a8fa09c3a2df7bc6968c8304f163",
      "syslanguage" : [ "English" ],
      "itemid" : "62cda91331ea212bb66267b3",
      "transactionid" : 924305,
      "title" : "ADC, ADCS (register): Add with Carry (register). ",
      "products" : [ "Armv9-A", "Armv8-A" ],
      "date" : 1658750726000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "ddi0597:2022-06:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1658750726053503208,
      "sysisattachment" : "5308497",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5308497,
      "size" : 6691,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658750642252,
      "syssize" : 6691,
      "sysdate" : 1658750726000,
      "haslayout" : "1",
      "topparent" : "5308497",
      "label_version" : "2022-06",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5308497,
      "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
      "wordcount" : 248,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658750726000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0597/2022-06/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--?lang=en",
      "modified" : 1658750610000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658750726053503208,
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
      "syscollection" : "default"
    },
    "Title" : "ADC, ADCS (register): Add with Carry (register).",
    "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "Excerpt" : "For the ADCS variant, the instruction performs an exception return, that restores ... In T32 assembly: Outside an IT block, if ADCS <Rd>, <Rn>, <Rd> has <Rd> and <Rn> both ... Armv8-AArmv9-A",
    "FirstSentences" : "ADC, ADCS (register) Add with Carry (register) adds a register value, the Carry flag value, and an optionally-shifted register value, and writes the result to the destination register. If the ..."
  }, {
    "title" : "PSA Cryptography API 1.1",
    "uri" : "https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/624af896b059dc5ff9a8fbda",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
    "excerpt" : "2.6.7 ... 3.1 ... Suitable for constrained devices ... Network Security (TLS) Secure Storage ... Network Credentials ... Device Pairing ... Secure Boot ... Attestation ... Factory Provisioning",
    "firstSentences" : "Document number: Release Quality: Issue Number: Conﬁdentiality: Date of Issue: IHI 0086 Final 0 Non-conﬁdential 10/02/2022 PSA Cryptography API 1.1 Copyright © 2018-2022, Arm Limited. All rights ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 450,
    "percentScore" : 47.733437,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PSA Cryptography API 1.1",
      "uri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/b/en",
      "excerpt" : "PSA Cryptography API 1.1 This document is only available in a PDF version. ... Click Download to view. ... PSA Cryptography API 1.1 Platform security",
      "firstSentences" : "PSA Cryptography API 1.1 This document is only available in a PDF version. Click Download to view. PSA Cryptography API 1.1 Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PSA Cryptography API 1.1 ",
        "document_number" : "ihi0086",
        "document_version" : "b",
        "content_type" : "Architecture Document",
        "systopparent" : "5213908",
        "sysurihash" : "0AYd0CAñLx5GPbSj",
        "urihash" : "0AYd0CAñLx5GPbSj",
        "sysuri" : "https://developer.arm.com/documentation/ihi0086/b/en",
        "systransactionid" : 863676,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1649030400000,
        "topparentid" : 5213908,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649080470000,
        "sysconcepts" : "Cryptography API",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "concepts" : "Cryptography API",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080567000,
        "permanentid" : "0abd10015c7723fda595751e4f190d103cedfcf482f1376972c507f637fc",
        "syslanguage" : [ "English" ],
        "itemid" : "624af896b059dc5ff9a8fbd8",
        "transactionid" : 863676,
        "title" : "PSA Cryptography API 1.1 ",
        "products" : [ "Platform security" ],
        "date" : 1649080567000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Platform Security Architecture (PSA)" ],
        "document_id" : "ihi0086:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080567718016098,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 141,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080502320,
        "syssize" : 141,
        "sysdate" : 1649080567000,
        "haslayout" : "1",
        "topparent" : "5213908",
        "label_version" : "1.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5213908,
        "content_description" : "The cryptographic API described in this document is an important PSA component that provides a portable interface to cryptographic operations and key storage functionality on a wide range of hardware.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080567000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0086/b/?lang=en",
        "modified" : 1649080470000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080567718016098,
        "uri" : "https://developer.arm.com/documentation/ihi0086/b/en",
        "syscollection" : "default"
      },
      "Title" : "PSA Cryptography API 1.1",
      "Uri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/b/en",
      "Excerpt" : "PSA Cryptography API 1.1 This document is only available in a PDF version. ... Click Download to view. ... PSA Cryptography API 1.1 Platform security",
      "FirstSentences" : "PSA Cryptography API 1.1 This document is only available in a PDF version. Click Download to view. PSA Cryptography API 1.1 Platform security"
    },
    "childResults" : [ {
      "title" : "PSA Cryptography API 1.1",
      "uri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/b/en",
      "excerpt" : "PSA Cryptography API 1.1 This document is only available in a PDF version. ... Click Download to view. ... PSA Cryptography API 1.1 Platform security",
      "firstSentences" : "PSA Cryptography API 1.1 This document is only available in a PDF version. Click Download to view. PSA Cryptography API 1.1 Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 450,
      "percentScore" : 47.733437,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PSA Cryptography API 1.1 ",
        "document_number" : "ihi0086",
        "document_version" : "b",
        "content_type" : "Architecture Document",
        "systopparent" : "5213908",
        "sysurihash" : "0AYd0CAñLx5GPbSj",
        "urihash" : "0AYd0CAñLx5GPbSj",
        "sysuri" : "https://developer.arm.com/documentation/ihi0086/b/en",
        "systransactionid" : 863676,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1649030400000,
        "topparentid" : 5213908,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649080470000,
        "sysconcepts" : "Cryptography API",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "concepts" : "Cryptography API",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080567000,
        "permanentid" : "0abd10015c7723fda595751e4f190d103cedfcf482f1376972c507f637fc",
        "syslanguage" : [ "English" ],
        "itemid" : "624af896b059dc5ff9a8fbd8",
        "transactionid" : 863676,
        "title" : "PSA Cryptography API 1.1 ",
        "products" : [ "Platform security" ],
        "date" : 1649080567000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Platform Security Architecture (PSA)" ],
        "document_id" : "ihi0086:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080567718016098,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 141,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080502320,
        "syssize" : 141,
        "sysdate" : 1649080567000,
        "haslayout" : "1",
        "topparent" : "5213908",
        "label_version" : "1.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5213908,
        "content_description" : "The cryptographic API described in this document is an important PSA component that provides a portable interface to cryptographic operations and key storage functionality on a wide range of hardware.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080567000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0086/b/?lang=en",
        "modified" : 1649080470000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080567718016098,
        "uri" : "https://developer.arm.com/documentation/ihi0086/b/en",
        "syscollection" : "default"
      },
      "Title" : "PSA Cryptography API 1.1",
      "Uri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/b/en",
      "Excerpt" : "PSA Cryptography API 1.1 This document is only available in a PDF version. ... Click Download to view. ... PSA Cryptography API 1.1 Platform security",
      "FirstSentences" : "PSA Cryptography API 1.1 This document is only available in a PDF version. Click Download to view. PSA Cryptography API 1.1 Platform security"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PSA Cryptography API 1.1 ",
      "document_number" : "ihi0086",
      "document_version" : "b",
      "content_type" : "Architecture Document",
      "systopparent" : "5213908",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "zLñOxBmZñ5Q7KbCI",
      "urihash" : "zLñOxBmZñ5Q7KbCI",
      "sysuri" : "https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
      "systransactionid" : 863676,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1649030400000,
      "topparentid" : 5213908,
      "numberofpages" : 318,
      "sysconcepts" : "algorithms ; implementations ; psa ; calls topsa ; initializing ; applications ; key types ; callingpsa ; cryptoprocessors ; alg ; encryption ; documentation ; functionspsa ; keys ; API ; macros",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
      "attachmentparentid" : 5213908,
      "parentitem" : "624af896b059dc5ff9a8fbd8",
      "concepts" : "algorithms ; implementations ; psa ; calls topsa ; initializing ; applications ; key types ; callingpsa ; cryptoprocessors ; alg ; encryption ; documentation ; functionspsa ; keys ; API ; macros",
      "documenttype" : "pdf",
      "isattachment" : "5213908",
      "sysindexeddate" : 1649080569000,
      "permanentid" : "c6b73cb7c0ba05d36c69de78a185ad1093d2e89a9d856ce27e7b4d1a96a6",
      "syslanguage" : [ "English" ],
      "itemid" : "624af896b059dc5ff9a8fbda",
      "transactionid" : 863676,
      "title" : "PSA Cryptography API 1.1 ",
      "date" : 1649080569000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0086:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080569258715283,
      "sysisattachment" : "5213908",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5213908,
      "size" : 1432430,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/624af896b059dc5ff9a8fbda",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080503612,
      "syssize" : 1432430,
      "sysdate" : 1649080569000,
      "topparent" : "5213908",
      "author" : "Arm Limited",
      "label_version" : "1.1.0",
      "systopparentid" : 5213908,
      "content_description" : "The cryptographic API described in this document is an important PSA component that provides a portable interface to cryptographic operations and key storage functionality on a wide range of hardware.",
      "wordcount" : 3762,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080569000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/624af896b059dc5ff9a8fbda",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080569258715283,
      "uri" : "https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "PSA Cryptography API 1.1",
    "Uri" : "https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/624af896b059dc5ff9a8fbda",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
    "Excerpt" : "2.6.7 ... 3.1 ... Suitable for constrained devices ... Network Security (TLS) Secure Storage ... Network Credentials ... Device Pairing ... Secure Boot ... Attestation ... Factory Provisioning",
    "FirstSentences" : "Document number: Release Quality: Issue Number: Conﬁdentiality: Date of Issue: IHI 0086 Final 0 Non-conﬁdential 10/02/2022 PSA Cryptography API 1.1 Copyright © 2018-2022, Arm Limited. All rights ..."
  }, {
    "title" : "Arm System Control and Management Interface",
    "uri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "excerpt" : "Contents ... 63 4.5.4 Notifications ... 82 4.6.3 Delayed responses ... 93 4.6.4 Notifications ... 94 4.7 Sensor management protocol ... 96 4.7.1 Sensor management protocol background ... 96",
    "firstSentences" : "Arm® System Control and Management Interface Platform Design Document Copyright © 2017 - 2022 Arm Limited or its affiliates. All rights reserved. Document number: DEN0056D Non-Confidential Version ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 450,
    "percentScore" : 47.733437,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm System Control and Management Interface",
      "uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. ... Arm System Control and Management Interface SCMI",
      "firstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm System Control and Management Interface ",
        "document_number" : "den0056",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "4921068",
        "sysurihash" : "W56M6bHpadCzFBWt",
        "urihash" : "W56M6bHpadCzFBWt",
        "sysuri" : "https://developer.arm.com/documentation/den0056/d/en",
        "systransactionid" : 917828,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647302400000,
        "topparentid" : 4921068,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647422716000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec73ebe24a5e02d07b275f|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643451000,
        "permanentid" : "2d7fb42aed890444787cc2c3a5d6e7ea814ca50361acead2a168c12ed67f",
        "syslanguage" : [ "English" ],
        "itemid" : "6231acfc8804d00769e9db67",
        "transactionid" : 917828,
        "title" : "Arm System Control and Management Interface ",
        "products" : [ "SCMI", "ACPI" ],
        "date" : 1657643451000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Performance", "Total Compute" ],
        "document_id" : "den0056:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643451111571510,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643446771,
        "syssize" : 191,
        "sysdate" : 1657643451000,
        "haslayout" : "1",
        "topparent" : "4921068",
        "label_version" : "3.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4921068,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes an extensible operating system-independent software interface to perform various system control and management tasks, including power and performance management.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SCMI", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Mobile computing", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643451000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0056/d/?lang=en",
        "modified" : 1657643411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643451111571510,
        "uri" : "https://developer.arm.com/documentation/den0056/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm System Control and Management Interface",
      "Uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "Excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. ... Arm System Control and Management Interface SCMI",
      "FirstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI"
    },
    "childResults" : [ {
      "title" : "Arm System Control and Management Interface",
      "uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. ... Arm System Control and Management Interface SCMI",
      "firstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 450,
      "percentScore" : 47.733437,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm System Control and Management Interface ",
        "document_number" : "den0056",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "4921068",
        "sysurihash" : "W56M6bHpadCzFBWt",
        "urihash" : "W56M6bHpadCzFBWt",
        "sysuri" : "https://developer.arm.com/documentation/den0056/d/en",
        "systransactionid" : 917828,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647302400000,
        "topparentid" : 4921068,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647422716000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec73ebe24a5e02d07b275f|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643451000,
        "permanentid" : "2d7fb42aed890444787cc2c3a5d6e7ea814ca50361acead2a168c12ed67f",
        "syslanguage" : [ "English" ],
        "itemid" : "6231acfc8804d00769e9db67",
        "transactionid" : 917828,
        "title" : "Arm System Control and Management Interface ",
        "products" : [ "SCMI", "ACPI" ],
        "date" : 1657643451000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Performance", "Total Compute" ],
        "document_id" : "den0056:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643451111571510,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643446771,
        "syssize" : 191,
        "sysdate" : 1657643451000,
        "haslayout" : "1",
        "topparent" : "4921068",
        "label_version" : "3.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4921068,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes an extensible operating system-independent software interface to perform various system control and management tasks, including power and performance management.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SCMI", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Mobile computing", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643451000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0056/d/?lang=en",
        "modified" : 1657643411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643451111571510,
        "uri" : "https://developer.arm.com/documentation/den0056/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm System Control and Management Interface",
      "Uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "Excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. ... Arm System Control and Management Interface SCMI",
      "FirstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm System Control and Management Interface ",
      "document_number" : "den0056",
      "document_version" : "d",
      "content_type" : "Architecture Document",
      "systopparent" : "4921068",
      "sysauthor" : "Souvik.Chakravarty@arm.com",
      "sysurihash" : "Nnðf3ñ0DjyVqdmzH",
      "urihash" : "Nnðf3ñ0DjyVqdmzH",
      "sysuri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
      "systransactionid" : 917829,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1647302400000,
      "topparentid" : 4921068,
      "numberofpages" : 171,
      "sysconcepts" : "identifiers ; commands ; platform ; protocols ; notifications ; agents ; FastChannels ; id ; code definitions ; calling agent ; system control ; sensors ; shared memory ; channels ; management interfaces ; memory region",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec73ebe24a5e02d07b275f|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 4921068,
      "parentitem" : "6231acfc8804d00769e9db67",
      "concepts" : "identifiers ; commands ; platform ; protocols ; notifications ; agents ; FastChannels ; id ; code definitions ; calling agent ; system control ; sensors ; shared memory ; channels ; management interfaces ; memory region",
      "documenttype" : "pdf",
      "isattachment" : "4921068",
      "sysindexeddate" : 1657643455000,
      "permanentid" : "21242904768aebc1a9270e34828c14709b687dff317b6eaf1bdcc8cd866b",
      "syslanguage" : [ "English" ],
      "itemid" : "6231acfc8804d00769e9db69",
      "transactionid" : 917829,
      "title" : "Arm System Control and Management Interface ",
      "date" : 1657643454000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0056:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657643454894954758,
      "sysisattachment" : "4921068",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4921068,
      "size" : 1808753,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643448724,
      "syssize" : 1808753,
      "sysdate" : 1657643454000,
      "topparent" : "4921068",
      "author" : "Souvik.Chakravarty@arm.com",
      "label_version" : "3.1",
      "systopparentid" : 4921068,
      "content_description" : "This document describes an extensible operating system-independent software interface to perform various system control and management tasks, including power and performance management.",
      "wordcount" : 2196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SCMI", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Mobile computing", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643455000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643454894954758,
      "uri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm System Control and Management Interface",
    "Uri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "Excerpt" : "Contents ... 63 4.5.4 Notifications ... 82 4.6.3 Delayed responses ... 93 4.6.4 Notifications ... 94 4.7 Sensor management protocol ... 96 4.7.1 Sensor management protocol background ... 96",
    "FirstSentences" : "Arm® System Control and Management Interface Platform Design Document Copyright © 2017 - 2022 Arm Limited or its affiliates. All rights reserved. Document number: DEN0056D Non-Confidential Version ..."
  }, {
    "title" : "Arm Firmware Framework for Arm A-profile",
    "uri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "excerpt" : "Changes ... Updated guidance on direct message passing to be used with logical partitions ... Section 4.2 ... Updated terminology in guidance on interrupt management for consistency and ...",
    "firstSentences" : "Document number Document quality Document version Document conﬁdentiality DEN0077A EAC0 1.1 Non-conﬁdential Arm Firmware Framework for Arm A-proﬁle Copyright © 2022 Arm Limited or its afﬁliates.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 450,
    "percentScore" : 47.733437,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Firmware Framework for Arm A-profile",
      "uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. ... Click Download to view. ... Arm Firmware Framework for Arm A-profile Platform security",
      "firstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Firmware Framework for Arm A-profile ",
        "document_number" : "den0077",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "5229444",
        "sysurihash" : "TCzShoLBegfchVQB",
        "urihash" : "TCzShoLBegfchVQB",
        "sysuri" : "https://developer.arm.com/documentation/den0077/d/en",
        "systransactionid" : 917824,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1649203200000,
        "topparentid" : 5229444,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649237841000,
        "sysconcepts" : "Arm Firmware",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "concepts" : "Arm Firmware",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643195000,
        "permanentid" : "674389fbe5ca8566c021b0bd06dc967f00b13081d3e693f0bccb65e67391",
        "syslanguage" : [ "English" ],
        "itemid" : "624d5f51dc9d4f0e74a54e5d",
        "transactionid" : 917824,
        "title" : "Arm Firmware Framework for Arm A-profile ",
        "products" : [ "Platform security", "SMCCC" ],
        "date" : 1657643195000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64", "Virtualization", "Security" ],
        "document_id" : "den0077:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1657643195416921093,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643191661,
        "syssize" : 173,
        "sysdate" : 1657643195000,
        "haslayout" : "1",
        "topparent" : "5229444",
        "label_version" : "1.1 EAC0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229444,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This specification describes the Arm Firmware Framework for Arm A-profile (FF-A). ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0077/d/?lang=en",
        "modified" : 1657643180000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643195416921093,
        "uri" : "https://developer.arm.com/documentation/den0077/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Firmware Framework for Arm A-profile",
      "Uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "Excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. ... Click Download to view. ... Arm Firmware Framework for Arm A-profile Platform security",
      "FirstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security"
    },
    "childResults" : [ {
      "title" : "Arm Firmware Framework for Arm A-profile",
      "uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. ... Click Download to view. ... Arm Firmware Framework for Arm A-profile Platform security",
      "firstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 450,
      "percentScore" : 47.733437,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Firmware Framework for Arm A-profile ",
        "document_number" : "den0077",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "5229444",
        "sysurihash" : "TCzShoLBegfchVQB",
        "urihash" : "TCzShoLBegfchVQB",
        "sysuri" : "https://developer.arm.com/documentation/den0077/d/en",
        "systransactionid" : 917824,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1649203200000,
        "topparentid" : 5229444,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649237841000,
        "sysconcepts" : "Arm Firmware",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "concepts" : "Arm Firmware",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643195000,
        "permanentid" : "674389fbe5ca8566c021b0bd06dc967f00b13081d3e693f0bccb65e67391",
        "syslanguage" : [ "English" ],
        "itemid" : "624d5f51dc9d4f0e74a54e5d",
        "transactionid" : 917824,
        "title" : "Arm Firmware Framework for Arm A-profile ",
        "products" : [ "Platform security", "SMCCC" ],
        "date" : 1657643195000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64", "Virtualization", "Security" ],
        "document_id" : "den0077:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1657643195416921093,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643191661,
        "syssize" : 173,
        "sysdate" : 1657643195000,
        "haslayout" : "1",
        "topparent" : "5229444",
        "label_version" : "1.1 EAC0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229444,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This specification describes the Arm Firmware Framework for Arm A-profile (FF-A). ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0077/d/?lang=en",
        "modified" : 1657643180000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643195416921093,
        "uri" : "https://developer.arm.com/documentation/den0077/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Firmware Framework for Arm A-profile",
      "Uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "Excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. ... Click Download to view. ... Arm Firmware Framework for Arm A-profile Platform security",
      "FirstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Firmware Framework for Arm A-profile ",
      "document_number" : "den0077",
      "document_version" : "d",
      "content_type" : "Architecture Document",
      "systopparent" : "5229444",
      "sysurihash" : "LRcu0Mmñu0dH76ug",
      "urihash" : "LRcu0Mmñu0dH76ug",
      "sysuri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
      "systransactionid" : 917824,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1649203200000,
      "topparentid" : 5229444,
      "numberofpages" : 344,
      "sysconcepts" : "memory regions ; execution contexts ; translation regimes ; Hypervisor ; partition managers ; endpoints ; initialization ; interfaces ; invocations ; peripheral devices ; Firmware Framework ; exception levels ; responsiveness ; FFA ; Owner ; Relayer",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 5229444,
      "parentitem" : "624d5f51dc9d4f0e74a54e5d",
      "concepts" : "memory regions ; execution contexts ; translation regimes ; Hypervisor ; partition managers ; endpoints ; initialization ; interfaces ; invocations ; peripheral devices ; Firmware Framework ; exception levels ; responsiveness ; FFA ; Owner ; Relayer",
      "documenttype" : "pdf",
      "isattachment" : "5229444",
      "sysindexeddate" : 1657643198000,
      "permanentid" : "6d1c2d6a7092e7f9d599fc57e599df467b9ef23d0f64a45ee08d2bd188c7",
      "syslanguage" : [ "English" ],
      "itemid" : "624d5f52dc9d4f0e74a54e5f",
      "transactionid" : 917824,
      "title" : "Arm Firmware Framework for Arm A-profile ",
      "date" : 1657643197000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0077:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
      "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1657643197758467762,
      "sysisattachment" : "5229444",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5229444,
      "size" : 7033952,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643194462,
      "syssize" : 7033952,
      "sysdate" : 1657643197000,
      "topparent" : "5229444",
      "label_version" : "1.1 EAC0",
      "systopparentid" : 5229444,
      "content_description" : "This specification describes the Arm Firmware Framework for Arm A-profile (FF-A). ",
      "wordcount" : 2729,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643198000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643197758467762,
      "uri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Firmware Framework for Arm A-profile",
    "Uri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "Excerpt" : "Changes ... Updated guidance on direct message passing to be used with logical partitions ... Section 4.2 ... Updated terminology in guidance on interrupt management for consistency and ...",
    "FirstSentences" : "Document number Document quality Document version Document conﬁdentiality DEN0077A EAC0 1.1 Non-conﬁdential Arm Firmware Framework for Arm A-proﬁle Copyright © 2022 Arm Limited or its afﬁliates."
  }, {
    "title" : "Arm True Random Number Generator Firmware Interface",
    "uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "excerpt" : "Feedback ... 2.3.3 ... 2.4.1 ... 2.4.4 ... 2.5 ... TRNG_VERSION ... Function deﬁnition ... Usage ... TRNG_RND ... Caller responsibilities ... Implementation responsibilities ... Return codes",
    "firstSentences" : "Arm® True Random Number Generator Firmware Interface 1.0 Platform Design Document Non-conﬁdential Copyright © 2020, 2022 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM DEN ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 450,
    "percentScore" : 47.733437,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm True Random Number Generator Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator Firmware Interface ",
        "document_number" : "den0098",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "4937284",
        "sysurihash" : "HXeAOowMZ6PDwc33",
        "urihash" : "HXeAOowMZ6PDwc33",
        "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "systransactionid" : 917820,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1642032000000,
        "topparentid" : 4937284,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642066208000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643066000,
        "permanentid" : "00f8f17ab7151ddc8e43345cb14d60b5311b9e978128c9c549e4241c45c2",
        "syslanguage" : [ "English" ],
        "itemid" : "61dff1202183326f21772c2b",
        "transactionid" : 917820,
        "title" : "Arm True Random Number Generator Firmware Interface ",
        "products" : [ "TrustZone Random Number Generator", "SMCCC" ],
        "date" : 1657643066000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0098:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643066463336086,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643063907,
        "syssize" : 211,
        "sysdate" : 1657643066000,
        "haslayout" : "1",
        "topparent" : "4937284",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937284,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643066000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0098/1-0/?lang=en",
        "modified" : 1657643022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643066463336086,
        "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "Excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ..."
    },
    "childResults" : [ {
      "title" : "Arm True Random Number Generator Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 450,
      "percentScore" : 47.733437,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator Firmware Interface ",
        "document_number" : "den0098",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "4937284",
        "sysurihash" : "HXeAOowMZ6PDwc33",
        "urihash" : "HXeAOowMZ6PDwc33",
        "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "systransactionid" : 917820,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1642032000000,
        "topparentid" : 4937284,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642066208000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643066000,
        "permanentid" : "00f8f17ab7151ddc8e43345cb14d60b5311b9e978128c9c549e4241c45c2",
        "syslanguage" : [ "English" ],
        "itemid" : "61dff1202183326f21772c2b",
        "transactionid" : 917820,
        "title" : "Arm True Random Number Generator Firmware Interface ",
        "products" : [ "TrustZone Random Number Generator", "SMCCC" ],
        "date" : 1657643066000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0098:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643066463336086,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643063907,
        "syssize" : 211,
        "sysdate" : 1657643066000,
        "haslayout" : "1",
        "topparent" : "4937284",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937284,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643066000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0098/1-0/?lang=en",
        "modified" : 1657643022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643066463336086,
        "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "Excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm True Random Number Generator Firmware Interface ",
      "document_number" : "den0098",
      "document_version" : "1-0",
      "content_type" : "Architecture Document",
      "systopparent" : "4937284",
      "sysurihash" : "dq2ZE8p3EjRksu0D",
      "urihash" : "dq2ZE8p3EjRksu0D",
      "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
      "systransactionid" : 917820,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1642032000000,
      "topparentid" : 4937284,
      "numberofpages" : 16,
      "sysconcepts" : "exception levels ; end implementations ; conditioned entropy ; licences ; documentation ; intellectual property ; Arm Limited ; Licensee ; Non-secure state ; Subsidiaries ; Communication channel ; export laws ; English Law ; termination ; entropy ; delivery path",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 4937284,
      "parentitem" : "61dff1202183326f21772c2b",
      "concepts" : "exception levels ; end implementations ; conditioned entropy ; licences ; documentation ; intellectual property ; Arm Limited ; Licensee ; Non-secure state ; Subsidiaries ; Communication channel ; export laws ; English Law ; termination ; entropy ; delivery path",
      "documenttype" : "pdf",
      "isattachment" : "4937284",
      "sysindexeddate" : 1657643066000,
      "permanentid" : "7256a4a18b949313cd2d8106c2c9c6f5d7546f78ee205ef8362ca0e65137",
      "syslanguage" : [ "English" ],
      "itemid" : "61dff1202183326f21772c2d",
      "transactionid" : 917820,
      "title" : "Arm True Random Number Generator Firmware Interface ",
      "date" : 1657643066000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0098:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
      "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657643066631402221,
      "sysisattachment" : "4937284",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4937284,
      "size" : 131867,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643065858,
      "syssize" : 131867,
      "sysdate" : 1657643066000,
      "topparent" : "4937284",
      "label_version" : "1.0",
      "systopparentid" : 4937284,
      "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
      "wordcount" : 772,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643066000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643066631402221,
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm True Random Number Generator Firmware Interface",
    "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "Excerpt" : "Feedback ... 2.3.3 ... 2.4.1 ... 2.4.4 ... 2.5 ... TRNG_VERSION ... Function deﬁnition ... Usage ... TRNG_RND ... Caller responsibilities ... Implementation responsibilities ... Return codes",
    "FirstSentences" : "Arm® True Random Number Generator Firmware Interface 1.0 Platform Design Document Non-conﬁdential Copyright © 2020, 2022 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM DEN ..."
  }, {
    "title" : "Arm Realm Management Extension (RME) System Architecture",
    "uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "excerpt" : "DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... ture",
    "firstSentences" : "Document number Document quality Document version Document conﬁdentiality ARM DEN 0129 EAC A.c Non-conﬁdential Arm® Realm Management Extension (RME) System Architecture Copyright © 2021-2022 Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 450,
    "percentScore" : 47.733437,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Realm Management Extension (RME) System Architecture",
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "clickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. ... Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "firstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
        "document_number" : "den0129",
        "document_version" : "ac",
        "content_type" : "Architecture Document",
        "systopparent" : "5049893",
        "sysurihash" : "ðZwuGzB4wñvH0eqZ",
        "urihash" : "ðZwuGzB4wñvH0eqZ",
        "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "systransactionid" : 909991,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1644278400000,
        "topparentid" : 5049893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644342046000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1656405334000,
        "permanentid" : "09e86503e1540df8cbad1b644a3712bd7ef59429b065def99f8aa5d8f7a3",
        "syslanguage" : [ "English" ],
        "itemid" : "6202ab1e965f7d118e3f6260",
        "transactionid" : 909991,
        "title" : "Arm Realm Management Extension (RME) System Architecture ",
        "products" : [ "AR101", "AR110", "AR115", "AR570", "A-profile", "A-Profile", "ZB328", "Armv9-A", "Armv8-A" ],
        "date" : 1656405333000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Cloud", "Networking" ],
        "document_id" : "den0129:ac:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1656405333986714503,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656405321073,
        "syssize" : 195,
        "sysdate" : 1656405333000,
        "haslayout" : "1",
        "topparent" : "5049893",
        "label_version" : "A.c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049893,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656405334000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0129/ac/?lang=en",
        "modified" : 1652109816000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656405333986714503,
        "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Realm Management Extension (RME) System Architecture",
      "Uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "Excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. ... Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "FirstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A"
    },
    "childResults" : [ {
      "title" : "Arm Realm Management Extension (RME) System Architecture",
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "clickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. ... Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "firstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 450,
      "percentScore" : 47.733437,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
        "document_number" : "den0129",
        "document_version" : "ac",
        "content_type" : "Architecture Document",
        "systopparent" : "5049893",
        "sysurihash" : "ðZwuGzB4wñvH0eqZ",
        "urihash" : "ðZwuGzB4wñvH0eqZ",
        "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "systransactionid" : 909991,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1644278400000,
        "topparentid" : 5049893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644342046000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1656405334000,
        "permanentid" : "09e86503e1540df8cbad1b644a3712bd7ef59429b065def99f8aa5d8f7a3",
        "syslanguage" : [ "English" ],
        "itemid" : "6202ab1e965f7d118e3f6260",
        "transactionid" : 909991,
        "title" : "Arm Realm Management Extension (RME) System Architecture ",
        "products" : [ "AR101", "AR110", "AR115", "AR570", "A-profile", "A-Profile", "ZB328", "Armv9-A", "Armv8-A" ],
        "date" : 1656405333000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Cloud", "Networking" ],
        "document_id" : "den0129:ac:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1656405333986714503,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656405321073,
        "syssize" : 195,
        "sysdate" : 1656405333000,
        "haslayout" : "1",
        "topparent" : "5049893",
        "label_version" : "A.c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049893,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656405334000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0129/ac/?lang=en",
        "modified" : 1652109816000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656405333986714503,
        "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Realm Management Extension (RME) System Architecture",
      "Uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "Excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. ... Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "FirstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
      "document_number" : "den0129",
      "document_version" : "ac",
      "content_type" : "Architecture Document",
      "systopparent" : "5049893",
      "sysurihash" : "lE1pz5kGq1wð3ut8",
      "urihash" : "lE1pz5kGq1wð3ut8",
      "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
      "systransactionid" : 909991,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1644278400000,
      "topparentid" : 5049893,
      "numberofpages" : 68,
      "sysconcepts" : "implementations ; Trusted subsystems ; physical address ; functionality ; non-idempotent locations ; completer-side ; RME system ; Security states ; requesters ; address spaces ; accesses ; Arm CCA ; measurements ; configuration ; arm ; informative statements",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5049893,
      "parentitem" : "6202ab1e965f7d118e3f6260",
      "concepts" : "implementations ; Trusted subsystems ; physical address ; functionality ; non-idempotent locations ; completer-side ; RME system ; Security states ; requesters ; address spaces ; accesses ; Arm CCA ; measurements ; configuration ; arm ; informative statements",
      "documenttype" : "pdf",
      "isattachment" : "5049893",
      "sysindexeddate" : 1656405334000,
      "permanentid" : "c0b23af14b7714c563f42fd9d111bac878a572615fc9c227e3e3e2769c2f",
      "syslanguage" : [ "English" ],
      "itemid" : "6202ab1e965f7d118e3f6262",
      "transactionid" : 909991,
      "title" : "Arm Realm Management Extension (RME) System Architecture ",
      "date" : 1656405334000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0129:ac:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656405334346210485,
      "sysisattachment" : "5049893",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5049893,
      "size" : 447390,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656405322353,
      "syssize" : 447390,
      "sysdate" : 1656405334000,
      "topparent" : "5049893",
      "label_version" : "A.c",
      "systopparentid" : 5049893,
      "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
      "wordcount" : 2042,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656405334000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656405334346210485,
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Realm Management Extension (RME) System Architecture",
    "Uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "Excerpt" : "DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... ture",
    "FirstSentences" : "Document number Document quality Document version Document conﬁdentiality ARM DEN 0129 EAC A.c Non-conﬁdential Arm® Realm Management Extension (RME) System Architecture Copyright © 2021-2022 Arm ..."
  }, {
    "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "excerpt" : "October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Armv9-A, Issue A.a, as of 14 May 2021",
    "firstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102527_B.a_02_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 450,
    "percentScore" : 47.733437,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "printableUri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "clickUri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en",
      "excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "document_number" : "102527",
        "document_version" : "ba-02",
        "content_type" : "Architecture Document",
        "systopparent" : "5280262",
        "sysurihash" : "VrðgñRN0XoRXxUnY",
        "urihash" : "VrðgñRN0XoRXxUnY",
        "sysuri" : "https://developer.arm.com/documentation/102527/ba-02/en",
        "systransactionid" : 972286,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1655078400000,
        "topparentid" : 5280262,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655133163000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1663938975000,
        "permanentid" : "b4921eb2843a8902b6e36de33eef947489658ff8127246bcba39d855180a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a753ebb334256d9ea8b52a",
        "transactionid" : 972286,
        "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1663938975000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Application Processors", "Arm Architecture System Registers", "Arm Assembly Language", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "102527:ba-02:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1663938975574752589,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663938954482,
        "syssize" : 241,
        "sysdate" : 1663938975000,
        "haslayout" : "1",
        "topparent" : "5280262",
        "label_version" : "B.a-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5280262,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663938975000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102527/ba-02/?lang=en",
        "modified" : 1656495390000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1663938975574752589,
        "uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "ClickUri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en",
      "Excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "document_number" : "102527",
      "document_version" : "ba-02",
      "content_type" : "Architecture Document",
      "systopparent" : "5280262",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ckoyI0Cy9kLWMUOh",
      "urihash" : "ckoyI0Cy9kLWMUOh",
      "sysuri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 910480,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655078400000,
      "topparentid" : 5280262,
      "numberofpages" : 12,
      "sysconcepts" : "trace buffer ; management event ; documentation ; arm ; timestamp request ; system failure ; translation ; External ; COUNT field ; third party ; implementations ; conventions ; F1 ; Branch records ; BRBE ; physical offset",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 5280262,
      "parentitem" : "62a753ebb334256d9ea8b52a",
      "concepts" : "trace buffer ; management event ; documentation ; arm ; timestamp request ; system failure ; translation ; External ; COUNT field ; third party ; implementations ; conventions ; F1 ; Branch records ; BRBE ; physical offset",
      "documenttype" : "pdf",
      "isattachment" : "5280262",
      "sysindexeddate" : 1656495422000,
      "permanentid" : "b111e6d6ca355ae9d7fa15a712d4fcdae419131418d695fd8160dd2d2c8a",
      "syslanguage" : [ "English" ],
      "itemid" : "62a753ebb334256d9ea8b52c",
      "transactionid" : 910480,
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "date" : 1656495422000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102527:ba-02:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656495422012080813,
      "sysisattachment" : "5280262",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5280262,
      "size" : 226895,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656495409837,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "syssize" : 226895,
      "sysdate" : 1656495422000,
      "topparent" : "5280262",
      "author" : "Arm Ltd.",
      "label_version" : "B.a-02",
      "systopparentid" : 5280262,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
      "wordcount" : 654,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656495422000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656495422012080813,
      "uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "Excerpt" : "October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Armv9-A, Issue A.a, as of 14 May 2021",
    "FirstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102527_B.a_02_en"
  }, {
    "title" : "Arm CortexA715 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bc009931ea212bb66256a6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "excerpt" : "Change ... Issue: 07 ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "firstSentences" : "Arm® Cortex®‑A715 Core Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 101590_0101_07_en Arm® Cortex®‑ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA715 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "biox629vQ82W3iEa",
        "urihash" : "biox629vQ82W3iEa",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
        "systransactionid" : 980346,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1664785314000,
        "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc008a31ea212bb66253ca",
        "transactionid" : 980346,
        "title" : "Arm CortexA715 Core Technical Reference Manual ",
        "products" : [ "Cortex-A715" ],
        "date" : 1664785314000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1664785314213241734,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4773,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664785283823,
        "syssize" : 4773,
        "sysdate" : 1664785314000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 318,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664785314000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664785314213241734,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA715 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "AIDR_EL1, Auxiliary ID Register",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "excerpt" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. ... The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1 ...",
      "firstSentences" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294293",
          "sysurihash" : "biox629vQ82W3iEa",
          "urihash" : "biox629vQ82W3iEa",
          "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
          "systransactionid" : 980346,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655856000000,
          "topparentid" : 5294293,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656488074000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1664785314000,
          "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
          "syslanguage" : [ "English" ],
          "itemid" : "62bc008a31ea212bb66253ca",
          "transactionid" : 980346,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1664785314000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1664785314213241734,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664785283823,
          "syssize" : 4773,
          "sysdate" : 1664785314000,
          "haslayout" : "1",
          "topparent" : "5294293",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294293,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664785314000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0101/?lang=en",
          "modified" : 1656488074000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664785314213241734,
          "uri" : "https://developer.arm.com/documentation/101590/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AIDR_EL1, Auxiliary ID Register ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "GFQgfPQLWkHrQñvP",
        "urihash" : "GFQgfPQLWkHrQñvP",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
        "systransactionid" : 910460,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "reset ; configurations ; el1 ; AArch64 ; register ; Generic System Control Access ; Functional group ; assignments ; conjunction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294293,
        "parentitem" : "62bc008a31ea212bb66253ca",
        "concepts" : "reset ; configurations ; el1 ; AArch64 ; register ; Generic System Control Access ; Functional group ; assignments ; conjunction",
        "documenttype" : "html",
        "isattachment" : "5294293",
        "sysindexeddate" : 1656488299000,
        "permanentid" : "db382f05bb9fccdbad8be47b67239ff509c250c24e83041a7cb4fff452c6",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc009031ea212bb662544b",
        "transactionid" : 910460,
        "title" : "AIDR_EL1, Auxiliary ID Register ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488299000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488299521173070,
        "sysisattachment" : "5294293",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294293,
        "size" : 1221,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488175155,
        "syssize" : 1221,
        "sysdate" : 1656488299000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 85,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488299000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488299521173070,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
        "syscollection" : "default"
      },
      "Title" : "AIDR_EL1, Auxiliary ID Register",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "Excerpt" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. ... The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1 ...",
      "FirstSentences" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1."
    }, {
      "title" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "excerpt" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_ ... Configurations This register is available in all configurations.",
      "firstSentences" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_CPUPSELR_EL3.SEL. Configurations This register is available in all configurations.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294293",
          "sysurihash" : "biox629vQ82W3iEa",
          "urihash" : "biox629vQ82W3iEa",
          "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
          "systransactionid" : 980346,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655856000000,
          "topparentid" : 5294293,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656488074000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1664785314000,
          "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
          "syslanguage" : [ "English" ],
          "itemid" : "62bc008a31ea212bb66253ca",
          "transactionid" : 980346,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1664785314000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1664785314213241734,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664785283823,
          "syssize" : 4773,
          "sysdate" : 1664785314000,
          "haslayout" : "1",
          "topparent" : "5294293",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294293,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664785314000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0101/?lang=en",
          "modified" : 1656488074000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664785314213241734,
          "uri" : "https://developer.arm.com/documentation/101590/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "hIqkT2UbsiOñzprV",
        "urihash" : "hIqkT2UbsiOñzprV",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
        "systransactionid" : 910460,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "reset ; configurations ; Generic System Control Access ; Functional group ; assignments ; el3 ; cpupmr ; imp",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294293,
        "parentitem" : "62bc008a31ea212bb66253ca",
        "concepts" : "reset ; configurations ; Generic System Control Access ; Functional group ; assignments ; el3 ; cpupmr ; imp",
        "documenttype" : "html",
        "isattachment" : "5294293",
        "sysindexeddate" : 1656488295000,
        "permanentid" : "20ebc56f270db7e262cd952f23447a3f6a6b4e1f3da52bc645051fceb004",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc009031ea212bb6625471",
        "transactionid" : 910460,
        "title" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488295000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488295801165974,
        "sysisattachment" : "5294293",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294293,
        "size" : 1496,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488175092,
        "syssize" : 1496,
        "sysdate" : 1656488295000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488295000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488295801165974,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
        "syscollection" : "default"
      },
      "Title" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "Excerpt" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_ ... Configurations This register is available in all configurations.",
      "FirstSentences" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_CPUPSELR_EL3.SEL. Configurations This register is available in all configurations."
    }, {
      "title" : "Embedded Trace Extension support",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "excerpt" : "The trace unit can also generate a trigger that is a signal to the Trace Capture ... This behavior causes a gap in the trace when viewed in the debugger. ... Embedded Trace Extension support",
      "firstSentences" : "Embedded Trace Extension support The Cortex\\u00AE\\u2011A715 core implements the Embedded Trace Extension (ETE). The trace unit performs real-time instruction flow tracing based on the ETE. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294293",
          "sysurihash" : "biox629vQ82W3iEa",
          "urihash" : "biox629vQ82W3iEa",
          "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
          "systransactionid" : 980346,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655856000000,
          "topparentid" : 5294293,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656488074000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1664785314000,
          "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
          "syslanguage" : [ "English" ],
          "itemid" : "62bc008a31ea212bb66253ca",
          "transactionid" : 980346,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1664785314000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1664785314213241734,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664785283823,
          "syssize" : 4773,
          "sysdate" : 1664785314000,
          "haslayout" : "1",
          "topparent" : "5294293",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294293,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664785314000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0101/?lang=en",
          "modified" : 1656488074000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664785314213241734,
          "uri" : "https://developer.arm.com/documentation/101590/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Embedded Trace Extension support ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "RB2CenwvfñeHRGfe",
        "urihash" : "RB2CenwvfñeHRGfe",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
        "systransactionid" : 910460,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "trace unit ; P0 elements ; core interface ; real-time ; FIFO ; triggering ; filtering ; compressed form ; address range ; executed branches ; exceptions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294293,
        "parentitem" : "62bc008a31ea212bb66253ca",
        "concepts" : "trace unit ; P0 elements ; core interface ; real-time ; FIFO ; triggering ; filtering ; compressed form ; address range ; executed branches ; exceptions",
        "documenttype" : "html",
        "isattachment" : "5294293",
        "sysindexeddate" : 1656488295000,
        "permanentid" : "d9660c2ced98600eccd844faa01281f1fd8d31f75ace91294e76cda3e03b",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc008f31ea212bb6625433",
        "transactionid" : 910460,
        "title" : "Embedded Trace Extension support ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488295000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488295694139538,
        "sysisattachment" : "5294293",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294293,
        "size" : 1596,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488174780,
        "syssize" : 1596,
        "sysdate" : 1656488295000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 126,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488295000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/Embedded-Trace-Extension-support?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488295694139538,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Extension support",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "Excerpt" : "The trace unit can also generate a trigger that is a signal to the Trace Capture ... This behavior causes a gap in the trace when viewed in the debugger. ... Embedded Trace Extension support",
      "FirstSentences" : "Embedded Trace Extension support The Cortex\\u00AE\\u2011A715 core implements the Embedded Trace Extension (ETE). The trace unit performs real-time instruction flow tracing based on the ETE. The ..."
    } ],
    "totalNumberOfChildResults" : 42,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
      "document_number" : "101590",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5294293",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "oHKMwViðgLIJDyhN",
      "urihash" : "oHKMwViðgLIJDyhN",
      "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
      "systransactionid" : 910461,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655856000000,
      "topparentid" : 5294293,
      "numberofpages" : 696,
      "sysconcepts" : "configurations ; registers ; instructions ; architectures ; translations ; interfaces ; Arm Limited ; listed reset ; cores ; counters ; power domains ; overview of IMPLEMENTATION ; trace unit ; individual field ; el1 ; functionality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
      "attachmentparentid" : 5294293,
      "parentitem" : "62bc008a31ea212bb66253ca",
      "concepts" : "configurations ; registers ; instructions ; architectures ; translations ; interfaces ; Arm Limited ; listed reset ; cores ; counters ; power domains ; overview of IMPLEMENTATION ; trace unit ; individual field ; el1 ; functionality",
      "documenttype" : "pdf",
      "isattachment" : "5294293",
      "sysindexeddate" : 1656488314000,
      "permanentid" : "b9f085e12a432ae8e859f65695dc64bbd645db61d3ef3fd37b464e6d4d06",
      "syslanguage" : [ "English" ],
      "itemid" : "62bc009931ea212bb66256a6",
      "transactionid" : 910461,
      "title" : "Arm CortexA715 Core Technical Reference Manual ",
      "subject" : "This manual is for the Cortex‑A715 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "date" : 1656488314000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101590:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1656488314182208899,
      "sysisattachment" : "5294293",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5294293,
      "size" : 5389408,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bc009931ea212bb66256a6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656488181857,
      "syssubject" : "This manual is for the Cortex‑A715 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "syssize" : 5389408,
      "sysdate" : 1656488314000,
      "topparent" : "5294293",
      "author" : "Arm Ltd.",
      "label_version" : "0101",
      "systopparentid" : 5294293,
      "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 5103,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656488314000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bc009931ea212bb66256a6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656488314182208899,
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA715 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bc009931ea212bb66256a6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "Excerpt" : "Change ... Issue: 07 ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "FirstSentences" : "Arm® Cortex®‑A715 Core Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 101590_0101_07_en Arm® Cortex®‑ ..."
  }, {
    "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bbfe9bb334256d9ea8d2af",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
    "excerpt" : "0000-02 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. ... Non-Conﬁdential Page 2 of 17",
    "firstSentences" : "Arm® Cortex®‑A715 Core Cryptographic Extension Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 05 101592_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101592/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101592/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101592",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294279",
        "sysurihash" : "hpgYjI5btwcsLEuz",
        "urihash" : "hpgYjI5btwcsLEuz",
        "sysuri" : "https://developer.arm.com/documentation/101592/0101/en",
        "systransactionid" : 980342,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5294279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656487578000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1664784825000,
        "permanentid" : "f04cd297458d8286707e7bca257823f094e971a89d1fde3ae1b9be218d09",
        "syslanguage" : [ "English" ],
        "itemid" : "62bbfe9ab334256d9ea8d29f",
        "transactionid" : 980342,
        "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A715" ],
        "date" : 1664784825000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101592:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1664784825508487028,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4758,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664784809193,
        "syssize" : 4758,
        "sysdate" : 1664784825000,
        "haslayout" : "1",
        "topparent" : "5294279",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294279,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664784825000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101592/0101/?lang=en",
        "modified" : 1656487578000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664784825508487028,
        "uri" : "https://developer.arm.com/documentation/101592/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101592/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ..."
    },
    "childResults" : [ {
      "title" : "Conventions",
      "uri" : "https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
      "printableUri" : "https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
      "clickUri" : "https://developer.arm.com/documentation/101592/0101/Introduction/Conventions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
      "excerpt" : "DANGER Requirements for the system. ... Not following these requirements will result in system failure or damage. ... The actual level is unimportant and does not affect normal operation.",
      "firstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm\\u00AE Glossary is a list of terms used in Arm documentation, together with definitions for those ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101592/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101592/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101592",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294279",
          "sysurihash" : "hpgYjI5btwcsLEuz",
          "urihash" : "hpgYjI5btwcsLEuz",
          "sysuri" : "https://developer.arm.com/documentation/101592/0101/en",
          "systransactionid" : 980342,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5294279,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656487578000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1664784825000,
          "permanentid" : "f04cd297458d8286707e7bca257823f094e971a89d1fde3ae1b9be218d09",
          "syslanguage" : [ "English" ],
          "itemid" : "62bbfe9ab334256d9ea8d29f",
          "transactionid" : 980342,
          "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1664784825000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101592:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1664784825508487028,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664784809193,
          "syssize" : 4758,
          "sysdate" : 1664784825000,
          "haslayout" : "1",
          "topparent" : "5294279",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294279,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664784825000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101592/0101/?lang=en",
          "modified" : 1656487578000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664784825508487028,
          "uri" : "https://developer.arm.com/documentation/101592/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101592/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Conventions ",
        "document_number" : "101592",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294279",
        "sysurihash" : "OV566EaxKVtKHTkj",
        "urihash" : "OV566EaxKVtKHTkj",
        "sysuri" : "https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
        "systransactionid" : 910457,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5294279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656487578000,
        "sysconcepts" : "arm ; conventions ; meaning ; system failure ; replication operators ; timing diagrams ; damage ; commands ; active-LOW ; assembler syntax ; unimportant ; Variations ; recommendations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294279,
        "parentitem" : "62bbfe9ab334256d9ea8d29f",
        "concepts" : "arm ; conventions ; meaning ; system failure ; replication operators ; timing diagrams ; damage ; commands ; active-LOW ; assembler syntax ; unimportant ; Variations ; recommendations",
        "documenttype" : "html",
        "isattachment" : "5294279",
        "sysindexeddate" : 1656487626000,
        "permanentid" : "d90f74bc4037356b3238347246d518fa608316b1f6f21eb386bfbcfdec68",
        "syslanguage" : [ "English" ],
        "itemid" : "62bbfe9ab334256d9ea8d2a4",
        "transactionid" : 910457,
        "title" : "Conventions ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656487626000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101592:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656487626494201593,
        "sysisattachment" : "5294279",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294279,
        "size" : 2797,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101592/0101/Introduction/Conventions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656487597644,
        "syssize" : 2797,
        "sysdate" : 1656487626000,
        "haslayout" : "1",
        "topparent" : "5294279",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294279,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 207,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656487626000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101592/0101/Introduction/Conventions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101592/0101/Introduction/Conventions?lang=en",
        "modified" : 1656487578000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656487626494201593,
        "uri" : "https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
        "syscollection" : "default"
      },
      "Title" : "Conventions",
      "Uri" : "https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
      "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
      "ClickUri" : "https://developer.arm.com/documentation/101592/0101/Introduction/Conventions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
      "Excerpt" : "DANGER Requirements for the system. ... Not following these requirements will result in system failure or damage. ... The actual level is unimportant and does not affect normal operation.",
      "FirstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm\\u00AE Glossary is a list of terms used in Arm documentation, together with definitions for those ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
      "document_number" : "101592",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5294279",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ElUFXNs5iX9p8UuJ",
      "urihash" : "ElUFXNs5iX9p8UuJ",
      "sysuri" : "https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
      "systransactionid" : 910457,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5294279,
      "numberofpages" : 17,
      "sysconcepts" : "instructions ; documentation ; arm ; system failure ; export laws ; party patents ; languages ; meanings ; functionality ; active-LOW ; conventions ; acceptance ; implementations ; Outer Shareable ; configurations ; Cryptographic Extension",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
      "attachmentparentid" : 5294279,
      "parentitem" : "62bbfe9ab334256d9ea8d29f",
      "concepts" : "instructions ; documentation ; arm ; system failure ; export laws ; party patents ; languages ; meanings ; functionality ; active-LOW ; conventions ; acceptance ; implementations ; Outer Shareable ; configurations ; Cryptographic Extension",
      "documenttype" : "pdf",
      "isattachment" : "5294279",
      "sysindexeddate" : 1656487627000,
      "permanentid" : "395fc9cfb8abe8fbd3527e6bd5a225b26cdfc1872124db8abf1ecbe24203",
      "syslanguage" : [ "English" ],
      "itemid" : "62bbfe9bb334256d9ea8d2af",
      "transactionid" : 910457,
      "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
      "subject" : "This manual is for the Cortex‑A715 core. It describes the optional cryptographic features of the Cortex‑A715 core and the registers used by the Cryptographic Extension.",
      "date" : 1656487627000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101592:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1656487627037484667,
      "sysisattachment" : "5294279",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5294279,
      "size" : 316707,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bbfe9bb334256d9ea8d2af",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656487600380,
      "syssubject" : "This manual is for the Cortex‑A715 core. It describes the optional cryptographic features of the Cortex‑A715 core and the registers used by the Cryptographic Extension.",
      "syssize" : 316707,
      "sysdate" : 1656487627000,
      "topparent" : "5294279",
      "author" : "Arm Ltd.",
      "label_version" : "0101",
      "systopparentid" : 5294279,
      "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
      "wordcount" : 806,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656487627000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bbfe9bb334256d9ea8d2af",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656487627037484667,
      "uri" : "https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bbfe9bb334256d9ea8d2af",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
    "Excerpt" : "0000-02 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. ... Non-Conﬁdential Page 2 of 17",
    "FirstSentences" : "Arm® Cortex®‑A715 Core Cryptographic Extension Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 05 101592_ ..."
  }, {
    "title" : "MPU",
    "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "clickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "excerpt" : "These transactions are known as speculative transactions until the pipeline completes execution of the corresponding instruction. ... MPU ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
    "firstSentences" : "MPU Each core within the Cortex\\u00AE-R82 processor has two programmable Memory Protection Units (MPUs), controlled from EL1 and EL2. Each MPU supports a 40-bit physical address range that allows ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "jbO4NUC9aC2ogZu5",
        "urihash" : "jbO4NUC9aC2ogZu5",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116093000,
        "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
        "syslanguage" : [ "English" ],
        "itemid" : "622891fc8804d00769e9bdd3",
        "transactionid" : 902374,
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116091000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116091651469696,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4810,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116066980,
        "syssize" : 4810,
        "sysdate" : 1655116091000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 323,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116091651469696,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "PMU register summary",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/PMU/PMU-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "excerpt" : "PMU register summary The register summary tables provide an overview of all the relevant registers. ... You can find the register summary table for the Cortex\\u00AE-R82 processor AArch64 ...",
      "firstSentences" : "PMU register summary The register summary tables provide an overview of all the relevant registers. You can find the register summary table for the Cortex\\u00AE-R82 processor AArch64 Performance ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMU register summary ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "ZVKFZNIVcd02lcD1",
        "urihash" : "ZVKFZNIVcd02lcD1",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "register summary ; u00AE ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "register summary ; u00AE ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116090000,
        "permanentid" : "50106c7432f305036fcbac7b853f98b923803f3005db2fd582a1b61a3488",
        "syslanguage" : [ "English" ],
        "itemid" : "622892068804d00769e9bebc",
        "transactionid" : 902374,
        "title" : "PMU register summary ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089533684599,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 549,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/PMU/PMU-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116064823,
        "syssize" : 549,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/PMU/PMU-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/PMU/PMU-register-summary?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089533684599,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
        "syscollection" : "default"
      },
      "Title" : "PMU register summary",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/PMU/PMU-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "Excerpt" : "PMU register summary The register summary tables provide an overview of all the relevant registers. ... You can find the register summary table for the Cortex\\u00AE-R82 processor AArch64 ...",
      "FirstSentences" : "PMU register summary The register summary tables provide an overview of all the relevant registers. You can find the register summary table for the Cortex\\u00AE-R82 processor AArch64 Performance ..."
    }, {
      "title" : "External register access permissions to the PMU registers",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/PMU/External-register-access-permissions-to-the-PMU-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "excerpt" : "External register access permissions to the PMU registers External access permission to the ... The following table describes the core response to accesses through the external ... Table 1.",
      "firstSentences" : "External register access permissions to the PMU registers External access permission to the PMU registers is subject to the conditions at the time of the access. The following table describes the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External register access permissions to the PMU registers ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "gBQðuK5EXUOisiiN",
        "urihash" : "gBQðuK5EXUOisiiN",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "power domain ; accesses ; PMU registers ; OSLK ; powerup state ; memory-mapped interfaces ; Lock ; EL1 ; powerdown ; accordance ; Read-As-One",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "power domain ; accesses ; PMU registers ; OSLK ; powerup state ; memory-mapped interfaces ; Lock ; EL1 ; powerdown ; accordance ; Read-As-One",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116090000,
        "permanentid" : "4b1a3ecbd9a87092766628b046c12c839b09d7b7a36f1aed0e4887eee818",
        "syslanguage" : [ "English" ],
        "itemid" : "622892068804d00769e9beb1",
        "transactionid" : 902374,
        "title" : "External register access permissions to the PMU registers ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089526843284,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 912,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/PMU/External-register-access-permissions-to-the-PMU-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116064855,
        "syssize" : 912,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/PMU/External-register-access-permissions-to-the-PMU-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/PMU/External-register-access-permissions-to-the-PMU-registers?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089526843284,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
        "syscollection" : "default"
      },
      "Title" : "External register access permissions to the PMU registers",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/PMU/External-register-access-permissions-to-the-PMU-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "Excerpt" : "External register access permissions to the PMU registers External access permission to the ... The following table describes the core response to accesses through the external ... Table 1.",
      "FirstSentences" : "External register access permissions to the PMU registers External access permission to the PMU registers is subject to the conditions at the time of the access. The following table describes the ..."
    }, {
      "title" : "Memory system",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-system?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "excerpt" : "Memory system This chapter describes the various memories and memory interfaces of the Cortex\\u00AE-R82 processor. ... Memory system ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
      "firstSentences" : "Memory system This chapter describes the various memories and memory interfaces of the Cortex\\u00AE-R82 processor. Memory system ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory system ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "w5KXmxJ9mAjruVUi",
        "urihash" : "w5KXmxJ9mAjruVUi",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "memories ; R82 processor ; u00AE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "memories ; R82 processor ; u00AE",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116090000,
        "permanentid" : "e78578f5d80b4b3c1d9e7000a709f71f75e17612cd93d19660cea9596192",
        "syslanguage" : [ "English" ],
        "itemid" : "622892048804d00769e9be28",
        "transactionid" : 902374,
        "title" : "Memory system ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089533199906,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 174,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-system?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116064951,
        "syssize" : 174,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-system?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/Memory-system?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089533199906,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
        "syscollection" : "default"
      },
      "Title" : "Memory system",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-system?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "Excerpt" : "Memory system This chapter describes the various memories and memory interfaces of the Cortex\\u00AE-R82 processor. ... Memory system ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
      "FirstSentences" : "Memory system This chapter describes the various memories and memory interfaces of the Cortex\\u00AE-R82 processor. Memory system ProcessorsReal-TimeCortex-RKinabaluCortex-R82"
    } ],
    "totalNumberOfChildResults" : 1232,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "MPU ",
      "document_number" : "101548",
      "document_version" : "0002",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4917561",
      "sysurihash" : "0rcZ8aUhYqlñkuNf",
      "urihash" : "0rcZ8aUhYqlñkuNf",
      "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
      "systransactionid" : 902374,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1645488000000,
      "topparentid" : 4917561,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1646825980000,
      "sysconcepts" : "translation regime ; accesses ; MPU ; permissions ; memory ; R82 processor ; EL2 ; transactions ; virtualization ; program flow ; pipelined operation ; stages of protection ; hypervisor",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
      "attachmentparentid" : 4917561,
      "parentitem" : "622891fc8804d00769e9bdd3",
      "concepts" : "translation regime ; accesses ; MPU ; permissions ; memory ; R82 processor ; EL2 ; transactions ; virtualization ; program flow ; pipelined operation ; stages of protection ; hypervisor",
      "documenttype" : "html",
      "isattachment" : "4917561",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1655116090000,
      "permanentid" : "9e561b24de9effcb14516f2c24e7f972d9745afcffd9eab5c6d7d17c9f4b",
      "syslanguage" : [ "English" ],
      "itemid" : "622892058804d00769e9be82",
      "transactionid" : 902374,
      "title" : "MPU ",
      "products" : [ "Cortex-R82" ],
      "date" : 1655116089000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Real-time Processors" ],
      "document_id" : "101548:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655116089529816414,
      "sysisattachment" : "4917561",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4917561,
      "size" : 2696,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655116064964,
      "syssize" : 2696,
      "sysdate" : 1655116089000,
      "haslayout" : "1",
      "topparent" : "4917561",
      "label_version" : "0002",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4917561,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
      "wordcount" : 173,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
      "document_revision" : "0002-06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655116090000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101548/0002/Memory-management/MPU?lang=en",
      "modified" : 1655116048000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655116089529816414,
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
      "syscollection" : "default"
    },
    "Title" : "MPU",
    "Uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "ClickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "Excerpt" : "These transactions are known as speculative transactions until the pipeline completes execution of the corresponding instruction. ... MPU ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
    "FirstSentences" : "MPU Each core within the Cortex\\u00AE-R82 processor has two programmable Memory Protection Units (MPUs), controlled from EL1 and EL2. Each MPU supports a 40-bit physical address range that allows ..."
  }, {
    "title" : "AMU counters",
    "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "excerpt" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when ... There is no support for overflow status indication or interrupts. ... AMU counters ProcessorsCortex-A",
    "firstSentences" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when they wrap. There is no support for overflow status indication or interrupts. Any change in clock frequency, ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
      "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "7MsoI86n8tFkaJX3",
        "urihash" : "7MsoI86n8tFkaJX3",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "systransactionid" : 863682,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080880000,
        "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
        "syslanguage" : [ "English" ],
        "itemid" : "623914858804d00769e9e1c2",
        "transactionid" : 863682,
        "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649080880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080880811839744,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5055,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080807049,
        "syssize" : 5055,
        "sysdate" : 1649080880000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 325,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080880000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080880811839744,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
      "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "PMCEID0, Performance Monitors Common Event Identification Register 0",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "excerpt" : "[30] CHAIN Chain. ... [15] UNALIGNED_LDST_RETIRED Instruction architecturally executed, condition check pass - unaligned ... [5] L1D_TLB_REFILL L1 Data TLB refill: 1 This event is implemented.",
      "firstSentences" : "PMCEID0, Performance Monitors Common Event Identification Register 0 The PMCEID0 defines which common architectural and common microarchitectural feature events are implemented. Bit field ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMCEID0, Performance Monitors Common Event Identification Register 0 ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "xQGRbnZTuG6Z0Pgi",
        "urihash" : "xQGRbnZTuG6Z0Pgi",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
        "systransactionid" : 851333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "PMU events ; common architectural ; counters ; PMCEID0 ; assignments ; Figure D4 ; cycle ; Bus",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "PMU events ; common architectural ; counters ; PMCEID0 ; assignments ; Figure D4 ; cycle ; Bus",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647908048000,
        "permanentid" : "18455da4320743222218abefc4f53caadf2800f5249c941e0c9c62e7dd23",
        "syslanguage" : [ "English" ],
        "itemid" : "623914888804d00769e9e314",
        "transactionid" : 851333,
        "title" : "PMCEID0, Performance Monitors Common Event Identification Register 0 ",
        "products" : [ "Cortex-X1" ],
        "date" : 1647908048000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647908048751146412,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 4011,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647908026371,
        "syssize" : 4011,
        "sysdate" : 1647908048000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 177,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647908048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647908048751146412,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
        "syscollection" : "default"
      },
      "Title" : "PMCEID0, Performance Monitors Common Event Identification Register 0",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "Excerpt" : "[30] CHAIN Chain. ... [15] UNALIGNED_LDST_RETIRED Instruction architecturally executed, condition check pass - unaligned ... [5] L1D_TLB_REFILL L1 Data TLB refill: 1 This event is implemented.",
      "FirstSentences" : "PMCEID0, Performance Monitors Common Event Identification Register 0 The PMCEID0 defines which common architectural and common microarchitectural feature events are implemented. Bit field ..."
    }, {
      "title" : "ETM registers",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "excerpt" : "TRCITCTRL, Trace Integration Mode Control register. ... TRCPDCR, Power Down Control Register. ... TRCPDSR, Power Down Status Register. ... TRCPIDR0, ETM Peripheral Identification Register 0.",
      "firstSentences" : "ETM registers This chapter describes the Embedded Trace Macrocell (ETM) registers. It contains the following sections: ETM register summary. TRCACATRn, Address Comparator Access Type Registers 0-7.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM registers ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "9QiAeIñTUSHgnJ1W",
        "urihash" : "9QiAeIñTUSHgnJ1W",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
        "systransactionid" : 851333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "Address Comparator Access Type ; register summary ; TRCACVRn ; TRCACATRn",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "Address Comparator Access Type ; register summary ; TRCACVRn ; TRCACATRn",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647908048000,
        "permanentid" : "a5537ffdecfb032486585d2bd093d64acdcac870b63d887f6120ef938546",
        "syslanguage" : [ "English" ],
        "itemid" : "623914898804d00769e9e354",
        "transactionid" : 851333,
        "title" : "ETM registers ",
        "products" : [ "Cortex-X1" ],
        "date" : 1647908048000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647908048739689694,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 3441,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647908026307,
        "syssize" : 3441,
        "sysdate" : 1647908048000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 174,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647908048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-registers/ETM-registers?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647908048739689694,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
        "syscollection" : "default"
      },
      "Title" : "ETM registers",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "Excerpt" : "TRCITCTRL, Trace Integration Mode Control register. ... TRCPDCR, Power Down Control Register. ... TRCPDSR, Power Down Status Register. ... TRCPIDR0, ETM Peripheral Identification Register 0.",
      "FirstSentences" : "ETM registers This chapter describes the Embedded Trace Macrocell (ETM) registers. It contains the following sections: ETM register summary. TRCACATRn, Address Comparator Access Type Registers 0-7."
    }, {
      "title" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "excerpt" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 ... Bit field descriptions AMCNTENCLR1_EL0 is a 32-bit register. ... When it is written, it has no effect.",
      "firstSentences" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 disables the control bits for the auxiliary activity monitor counters, AMEVCNTR1<0-2>_EL0. Bit field ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "Cmlwñmwwh9VsððqG",
        "urihash" : "Cmlwñmwwh9VsððqG",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
        "systransactionid" : 851333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "EL0 ; AMCNTENCLR1 ; Figure D8 ; activity monitor ; RO RO ; EL2 ; EL1 ; EL3 ; Security states ; Usage constraints ; configuration notes ; assignments RAZ ; interface ; AMEVCNTR1 ; Read-As-Zero",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "EL0 ; AMCNTENCLR1 ; Figure D8 ; activity monitor ; RO RO ; EL2 ; EL1 ; EL3 ; Security states ; Usage constraints ; configuration notes ; assignments RAZ ; interface ; AMEVCNTR1 ; Read-As-Zero",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647908048000,
        "permanentid" : "f099db750afb1143e71bf8e77868fbcb22f51cb8a97cffa2353009a2062f",
        "syslanguage" : [ "English" ],
        "itemid" : "623914898804d00769e9e33b",
        "transactionid" : 851333,
        "title" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 ",
        "products" : [ "Cortex-X1" ],
        "date" : 1647908048000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647908048693699691,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 2047,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647908026353,
        "syssize" : 2047,
        "sysdate" : 1647908048000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 128,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647908048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647908048693699691,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
        "syscollection" : "default"
      },
      "Title" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "Excerpt" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 ... Bit field descriptions AMCNTENCLR1_EL0 is a 32-bit register. ... When it is written, it has no effect.",
      "FirstSentences" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 disables the control bits for the auxiliary activity monitor counters, AMEVCNTR1<0-2>_EL0. Bit field ..."
    } ],
    "totalNumberOfChildResults" : 480,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMU counters ",
      "document_number" : "101433",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5092307",
      "sysurihash" : "iOduEV8nvF9FðMoz",
      "urihash" : "iOduEV8nvF9FðMoz",
      "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
      "systransactionid" : 851333,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647820800000,
      "topparentid" : 5092307,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647907973000,
      "sysconcepts" : "counters ; clock ; power domain ; Cold reset ; core ; evtCount ; AMEVTYPER1 ; instruction ; indication",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
      "attachmentparentid" : 5092307,
      "parentitem" : "623914858804d00769e9e1c2",
      "concepts" : "counters ; clock ; power domain ; Cold reset ; core ; evtCount ; AMEVTYPER1 ; instruction ; indication",
      "documenttype" : "html",
      "isattachment" : "5092307",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1647908048000,
      "permanentid" : "8c208b0b18cd4962083f368faccd8d3c36cfb2b018d14ada249a97e35bd6",
      "syslanguage" : [ "English" ],
      "itemid" : "623914888804d00769e9e2ed",
      "transactionid" : 851333,
      "title" : "AMU counters ",
      "products" : [ "Cortex-X1" ],
      "date" : 1647908048000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101433:r1p2:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
      "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1647908048760782809,
      "sysisattachment" : "5092307",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5092307,
      "size" : 636,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1647908026416,
      "syssize" : 636,
      "sysdate" : 1647908048000,
      "haslayout" : "1",
      "topparent" : "5092307",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5092307,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 70,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
      "document_revision" : "08",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1647908048000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
      "modified" : 1647907973000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1647908048760782809,
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
      "syscollection" : "default"
    },
    "Title" : "AMU counters",
    "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "Excerpt" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when ... There is no support for overflow status indication or interrupts. ... AMU counters ProcessorsCortex-A",
    "FirstSentences" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when they wrap. There is no support for overflow status indication or interrupts. Any change in clock frequency, ..."
  }, {
    "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
    "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
    "firstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
      "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "dgepxJrIrLSETn92",
        "urihash" : "dgepxJrIrLSETn92",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146784000,
        "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4b8",
        "transactionid" : 864220,
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146784000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146784382699731,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4953,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 4953,
        "sysdate" : 1649146784000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146784000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146784382699731,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
      "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
      "firstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "TSDOcc0eqZtKKLqa",
        "urihash" : "TSDOcc0eqZtKKLqa",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146838000,
        "permanentid" : "e1efe6dacea24a80443f9fda142592e72ab62a285b4d514648ffa5be5b8c",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4c4",
        "transactionid" : 864221,
        "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146838000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146838184687106,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 2788,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 2788,
        "sysdate" : 1649146838000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146838000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146838184687106,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "Excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
      "FirstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ..."
    }, {
      "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/62396edf8804d00769e9e4c8",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ... ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. ... This document consists solely of commercial items.",
      "firstSentences" : "Arm® Cortex®-X1 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Copyright © 2018–2021 Arm Limited or its affiliates. All rights reserved. 101435_0102_06_en Arm® Cortex®-X1 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysauthor" : "ARM",
        "sysurihash" : "Fdtlr9wV91zd91kb",
        "urihash" : "Fdtlr9wV91zd91kb",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, Cortex-X1",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "numberofpages" : 21,
        "sysconcepts" : "Cryptographic Extension ; registers ; documentation ; arm ; export laws ; third party ; monospace ; languages ; Adobe Acrobat ; active-LOW ; functionality ; agreement ; acceptance ; applications ; implementations ; instructions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "Cryptographic Extension ; registers ; documentation ; arm ; export laws ; third party ; monospace ; languages ; Adobe Acrobat ; active-LOW ; functionality ; agreement ; acceptance ; applications ; implementations ; instructions",
        "documenttype" : "pdf",
        "isattachment" : "5092865",
        "sysindexeddate" : 1649146787000,
        "permanentid" : "f39f4addee4c2bd0b9c6b94a86fdb39f966f3e6afdad3be4eef8a7ee1730",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4c8",
        "transactionid" : 864220,
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "subject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "date" : 1649146787000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146787070795657,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 386461,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/62396edf8804d00769e9e4c8",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146488018,
        "syssubject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "syssize" : 386461,
        "sysdate" : 1649146787000,
        "topparent" : "5092865",
        "author" : "ARM",
        "label_version" : "r1p2",
        "systopparentid" : 5092865,
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 728,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146787000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/62396edf8804d00769e9e4c8",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146787070795657,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/62396edf8804d00769e9e4c8",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ... ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. ... This document consists solely of commercial items.",
      "FirstSentences" : "Arm® Cortex®-X1 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Copyright © 2018–2021 Arm Limited or its affiliates. All rights reserved. 101435_0102_06_en Arm® Cortex®-X1 ..."
    }, {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "firstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Cortex -X1 cores present in a cluster. This signal is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "CRY54lkGj7OSNelQ",
        "urihash" : "CRY54lkGj7OSNelQ",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "Cryptographic Extension ; registers ; cores ; UNDEFINED exception ; cluster ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "Cryptographic Extension ; registers ; cores ; UNDEFINED exception ; cluster ; Cortex",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146786000,
        "permanentid" : "ede41f1edc59fc533036593b962878f13f797d23de4e68c4fe00fba28587",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4c2",
        "transactionid" : 864220,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146786000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146786874551264,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 540,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 540,
        "sysdate" : 1649146786000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146786000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146786874551264,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "FirstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Cortex -X1 cores present in a cluster. This signal is ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
      "document_number" : "101435",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5092865",
      "sysurihash" : "cldMo8rqQT6HQi76",
      "urihash" : "cldMo8rqQT6HQi76",
      "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "systransactionid" : 864221,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647820800000,
      "topparentid" : 5092865,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647931103000,
      "sysconcepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
      "attachmentparentid" : 5092865,
      "parentitem" : "62396edf8804d00769e9e4b8",
      "concepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
      "documenttype" : "html",
      "isattachment" : "5092865",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146838000,
      "permanentid" : "3229dfd7ef71e059617fcc10eb5663579ce43abc043784f685e0405e7c3d",
      "syslanguage" : [ "English" ],
      "itemid" : "62396edf8804d00769e9e4c5",
      "transactionid" : 864221,
      "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
      "products" : [ "Cortex-X1" ],
      "date" : 1649146838000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101435:r1p2:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146838521508577,
      "sysisattachment" : "5092865",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5092865,
      "size" : 2108,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146486574,
      "syssize" : 2108,
      "sysdate" : 1649146838000,
      "haslayout" : "1",
      "topparent" : "5092865",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5092865,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 137,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146838000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "modified" : 1647931103000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146838521508577,
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "syscollection" : "default"
    },
    "Title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
    "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "Excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
    "FirstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ..."
  }, {
    "title" : "Arm Performance Libraries Reference Guide",
    "uri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "excerpt" : "Date ... 2 ... 2018 ... 8 March 2019 ... 24 May 2019 ... 30 August 2019 ... 29 ... 23 April 2020 ... November ... 25 June 2020 ... 4 ... 2020 ... 30 March 2021 ... September ... 24 August 2021",
    "firstSentences" : "Arm Performance Libraries Reference Guide Document Number 101004_2202_00 Version 22.0.2 Copyright © 2015-2022 Arm Limited (or its affiliates). All rights reserved. 101004_2202_00_en Release ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Performance Libraries Reference Guide",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Performance Libraries Reference Guide ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "XiUw3q1TX2Esj9Hc",
        "urihash" : "XiUw3q1TX2Esj9Hc",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
        "systransactionid" : 972344,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663947105000,
        "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49c9dfaf015c2b76d096",
        "transactionid" : 972344,
        "title" : "Arm Performance Libraries Reference Guide ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1663947105000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663947105523571962,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5518,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663947063891,
        "syssize" : 5518,
        "sysdate" : 1663947105000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 334,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663947105000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1663947105523571962,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Performance Libraries Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
    },
    "childResults" : [ {
      "title" : "strsv",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "excerpt" : "A is REAL A is an array, dimension ( LDA, N ). ... ( 1 + ( n - 1 )*abs( INCX ) ). ... It also exists with a native C interface as cblas_strsv. strsv LibraryCC++FortranHPCLinuxCode ...",
      "firstSentences" : "strsv strsv solves one of the systems of equations A*x = b, or A**T*x = b,\\r\\n where b and x are n element vectors and A is an n by n unit, or non-unit, upper or lower triangular matrix. No test ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Performance Libraries Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Performance Libraries Reference Guide ",
          "document_number" : "101004",
          "document_version" : "2202",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5269417",
          "sysurihash" : "XiUw3q1TX2Esj9Hc",
          "urihash" : "XiUw3q1TX2Esj9Hc",
          "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
          "systransactionid" : 972344,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653436800000,
          "topparentid" : 5269417,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653492169000,
          "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663947105000,
          "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
          "syslanguage" : [ "English" ],
          "itemid" : "628e49c9dfaf015c2b76d096",
          "transactionid" : 972344,
          "title" : "Arm Performance Libraries Reference Guide ",
          "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
          "date" : 1663947105000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
          "document_id" : "101004:2202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663947105523571962,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5518,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663947063891,
          "syssize" : 5518,
          "sysdate" : 1663947105000,
          "haslayout" : "1",
          "topparent" : "5269417",
          "label_version" : "22.0.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5269417,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663947105000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101004/2202/?lang=en",
          "modified" : 1653492169000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1663947105523571962,
          "uri" : "https://developer.arm.com/documentation/101004/2202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Performance Libraries Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "strsv ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "ppwmabVDxS9kUeDY",
        "urihash" : "ppwmabVDxS9kUeDY",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
        "systransactionid" : 893956,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "routine ; lower triangular ; entry ; UPLO ; INCX ; array ; LDA ; Related Information ; Input parameter ; element right-hand ; first dimension ; precisions ; near-singularity ; singularity",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5269417,
        "parentitem" : "628e49c9dfaf015c2b76d096",
        "concepts" : "routine ; lower triangular ; entry ; UPLO ; INCX ; array ; LDA ; Related Information ; Input parameter ; element right-hand ; first dimension ; precisions ; near-singularity ; singularity",
        "documenttype" : "html",
        "isattachment" : "5269417",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653492694000,
        "permanentid" : "82a6d58a93d84eab3d71678ababe487e0798fed8eab0a0ace7fce21b780a",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49d9dfaf015c2b76d112",
        "transactionid" : 893956,
        "title" : "strsv ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653492694000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653492694629156888,
        "sysisattachment" : "5269417",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5269417,
        "size" : 2787,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653492578849,
        "syssize" : 2787,
        "sysdate" : 1653492694000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653492694000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653492694629156888,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
        "syscollection" : "default"
      },
      "Title" : "strsv",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "Excerpt" : "A is REAL A is an array, dimension ( LDA, N ). ... ( 1 + ( n - 1 )*abs( INCX ) ). ... It also exists with a native C interface as cblas_strsv. strsv LibraryCC++FortranHPCLinuxCode ...",
      "FirstSentences" : "strsv strsv solves one of the systems of equations A*x = b, or A**T*x = b,\\r\\n where b and x are n element vectors and A is an n by n unit, or non-unit, upper or lower triangular matrix. No test ..."
    }, {
      "title" : "zgerbu",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "excerpt" : "Y is COMPLEX*16 Y is an array, dimension at least ( 1 + ( n - 1 )\\\\*abs( INCY ) ). ... INCY Input parameter. ... Before entry, the leading m by n part of the array A must contain the matrix of ...",
      "firstSentences" : "zgerbu zgerbu performs the rank 1 operation: A := alpha*x*y**T + beta*A,\\r\\n where alpha and beta are scalars, x is an m element vector, y is an n element vector, and A is an m by n matrix. Syntax ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Performance Libraries Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Performance Libraries Reference Guide ",
          "document_number" : "101004",
          "document_version" : "2202",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5269417",
          "sysurihash" : "XiUw3q1TX2Esj9Hc",
          "urihash" : "XiUw3q1TX2Esj9Hc",
          "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
          "systransactionid" : 972344,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653436800000,
          "topparentid" : 5269417,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653492169000,
          "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663947105000,
          "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
          "syslanguage" : [ "English" ],
          "itemid" : "628e49c9dfaf015c2b76d096",
          "transactionid" : 972344,
          "title" : "Arm Performance Libraries Reference Guide ",
          "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
          "date" : 1663947105000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
          "document_id" : "101004:2202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663947105523571962,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5518,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663947063891,
          "syssize" : 5518,
          "sysdate" : 1663947105000,
          "haslayout" : "1",
          "topparent" : "5269417",
          "label_version" : "22.0.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5269417,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663947105000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101004/2202/?lang=en",
          "modified" : 1653492169000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1663947105523571962,
          "uri" : "https://developer.arm.com/documentation/101004/2202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Performance Libraries Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "zgerbu ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "DL0ZvTYuðXWREW7j",
        "urihash" : "DL0ZvTYuðXWREW7j",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
        "systransactionid" : 893956,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "entry ; element vector ; incremented array ; INCX ; INCY ; LDA ; see cgerbu ; Related Information ; first dimension ; Input parameter ; precisions",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5269417,
        "parentitem" : "628e49c9dfaf015c2b76d096",
        "concepts" : "entry ; element vector ; incremented array ; INCX ; INCY ; LDA ; see cgerbu ; Related Information ; first dimension ; Input parameter ; precisions",
        "documenttype" : "html",
        "isattachment" : "5269417",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653492696000,
        "permanentid" : "ed4eee1c8c732747e47ac3c9d65280c11bf87a0931b5df8e4911e0387fae",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49dbdfaf015c2b76d20b",
        "transactionid" : 893956,
        "title" : "zgerbu ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653492696000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653492696422596634,
        "sysisattachment" : "5269417",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5269417,
        "size" : 2330,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653492579005,
        "syssize" : 2330,
        "sysdate" : 1653492696000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 105,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653492696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653492696422596634,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
        "syscollection" : "default"
      },
      "Title" : "zgerbu",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "Excerpt" : "Y is COMPLEX*16 Y is an array, dimension at least ( 1 + ( n - 1 )\\\\*abs( INCY ) ). ... INCY Input parameter. ... Before entry, the leading m by n part of the array A must contain the matrix of ...",
      "FirstSentences" : "zgerbu zgerbu performs the rank 1 operation: A := alpha*x*y**T + beta*A,\\r\\n where alpha and beta are scalars, x is an m element vector, y is an n element vector, and A is an m by n matrix. Syntax ..."
    }, {
      "title" : "dtbmv",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "excerpt" : "The top left k by k triangle of the array A is not referenced. ... The following program segment will transfer an upper triangular band matrix from ... X Input and output parameter.",
      "firstSentences" : "dtbmv dtbmv performs one of the matrix-vector operations x := A*x, or x := A**T*x,\\r\\n where x is an n element vector and A is an n by n unit, or non-unit, upper or lower triangular band matrix, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Performance Libraries Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Performance Libraries Reference Guide ",
          "document_number" : "101004",
          "document_version" : "2202",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5269417",
          "sysurihash" : "XiUw3q1TX2Esj9Hc",
          "urihash" : "XiUw3q1TX2Esj9Hc",
          "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
          "systransactionid" : 972344,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653436800000,
          "topparentid" : 5269417,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653492169000,
          "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663947105000,
          "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
          "syslanguage" : [ "English" ],
          "itemid" : "628e49c9dfaf015c2b76d096",
          "transactionid" : 972344,
          "title" : "Arm Performance Libraries Reference Guide ",
          "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
          "date" : 1663947105000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
          "document_id" : "101004:2202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663947105523571962,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5518,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663947063891,
          "syssize" : 5518,
          "sysdate" : 1663947105000,
          "haslayout" : "1",
          "topparent" : "5269417",
          "label_version" : "22.0.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5269417,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663947105000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101004/2202/?lang=en",
          "modified" : 1653492169000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1663947105523571962,
          "uri" : "https://developer.arm.com/documentation/101004/2202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Performance Libraries Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "dtbmv ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "XwC2dOAQ4NRQ7zPP",
        "urihash" : "XwC2dOAQ4NRQ7zPP",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
        "systransactionid" : 893956,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "triangular band ; array ; entry ; leading diagonal ; supplied column ; UPLO ; INCX ; LDA ; Related Information ; Input parameter ; first dimension ; precisions",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5269417,
        "parentitem" : "628e49c9dfaf015c2b76d096",
        "concepts" : "triangular band ; array ; entry ; leading diagonal ; supplied column ; UPLO ; INCX ; LDA ; Related Information ; Input parameter ; first dimension ; precisions",
        "documenttype" : "html",
        "isattachment" : "5269417",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653492696000,
        "permanentid" : "cfe4084349ed2ef61f98c1220994b3876cde95c5003d424ca702f51c7eec",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49d9dfaf015c2b76d0fd",
        "transactionid" : 893956,
        "title" : "dtbmv ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653492696000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653492696556523688,
        "sysisattachment" : "5269417",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5269417,
        "size" : 3943,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653492578880,
        "syssize" : 3943,
        "sysdate" : 1653492696000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 162,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653492696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653492696556523688,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
        "syscollection" : "default"
      },
      "Title" : "dtbmv",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "Excerpt" : "The top left k by k triangle of the array A is not referenced. ... The following program segment will transfer an upper triangular band matrix from ... X Input and output parameter.",
      "FirstSentences" : "dtbmv dtbmv performs one of the matrix-vector operations x := A*x, or x := A**T*x,\\r\\n where x is an n element vector and A is an n by n unit, or non-unit, upper or lower triangular band matrix, ..."
    } ],
    "totalNumberOfChildResults" : 21,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Performance Libraries Reference Guide ",
      "document_number" : "101004",
      "document_version" : "2202",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5269417",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "Mn687UFyLHXTñtð1",
      "urihash" : "Mn687UFyLHXTñtð1",
      "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
      "keywords" : "Arm Performance Libraries",
      "systransactionid" : 893956,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1653436800000,
      "topparentid" : 5269417,
      "sysconcepts" : "Related Information ; precisions ; routinezggsvp3 ; workspace query ; interfaces ; theWORK array ; error bounds ; factorizations ; output parameter ; lower triangular ; entry ; upper triangular ; equilibration ; speci cation ; factored form ; system of equations",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
      "attachmentparentid" : 5269417,
      "parentitem" : "628e49c9dfaf015c2b76d096",
      "concepts" : "Related Information ; precisions ; routinezggsvp3 ; workspace query ; interfaces ; theWORK array ; error bounds ; factorizations ; output parameter ; lower triangular ; entry ; upper triangular ; equilibration ; speci cation ; factored form ; system of equations",
      "documenttype" : "pdf",
      "isattachment" : "5269417",
      "sysindexeddate" : 1653492726000,
      "permanentid" : "c928b176cd8224f45bb1983716be5e6b10dd4361f9dc5345c3729101d7ea",
      "syslanguage" : [ "English" ],
      "itemid" : "628e4a15dfaf015c2b76e5af",
      "transactionid" : 893956,
      "title" : "Arm Performance Libraries Reference Guide ",
      "subject" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm v8-A-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
      "date" : 1653492724000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101004:2202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653492724867848860,
      "sysisattachment" : "5269417",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5269417,
      "size" : 23182268,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653492625119,
      "syssubject" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm v8-A-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
      "syssize" : 23182268,
      "sysdate" : 1653492724000,
      "topparent" : "5269417",
      "author" : "Arm Limited",
      "label_version" : "22.0.2",
      "systopparentid" : 5269417,
      "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
      "wordcount" : 11039,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653492726000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653492724867848860,
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Performance Libraries Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "Excerpt" : "Date ... 2 ... 2018 ... 8 March 2019 ... 24 May 2019 ... 30 August 2019 ... 29 ... 23 April 2020 ... November ... 25 June 2020 ... 4 ... 2020 ... 30 March 2021 ... September ... 24 August 2021",
    "FirstSentences" : "Arm Performance Libraries Reference Guide Document Number 101004_2202_00 Version 22.0.2 Copyright © 2015-2022 Arm Limited (or its affiliates). All rights reserved. 101004_2202_00_en Release ..."
  }, {
    "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
    "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
    "firstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
      "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "V1xlLeDGf3ZrePPk",
        "urihash" : "V1xlLeDGf3ZrePPk",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "systransactionid" : 863710,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082234000,
        "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea7c",
        "transactionid" : 863710,
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A78" ],
        "date" : 1649082234000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082234217201203,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4955,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082053090,
        "syssize" : 4955,
        "sysdate" : 1649082234000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082234000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082234217201203,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
      "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
      "firstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101432",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5093383",
          "sysurihash" : "V1xlLeDGf3ZrePPk",
          "urihash" : "V1xlLeDGf3ZrePPk",
          "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "systransactionid" : 863710,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5093383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931876000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082234000,
          "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
          "syslanguage" : [ "English" ],
          "itemid" : "623971e48804d00769e9ea7c",
          "transactionid" : 863710,
          "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78" ],
          "date" : 1649082234000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101432:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082234217201203,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4955,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082053090,
          "syssize" : 4955,
          "sysdate" : 1649082234000,
          "haslayout" : "1",
          "topparent" : "5093383",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5093383,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082234000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101432/r1p2/?lang=en",
          "modified" : 1647931876000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082234217201203,
          "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "2pcN3LñAYrY3Ncik",
        "urihash" : "2pcN3LñAYrY3Ncik",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
        "systransactionid" : 851942,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "attachmentparentid" : 5093383,
        "parentitem" : "623971e48804d00769e9ea7c",
        "concepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
        "documenttype" : "html",
        "isattachment" : "5093383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647931887000,
        "permanentid" : "39ef53d0a77bb5b5a685db5509e60210e73d56485f488726f0a4ae16e6d2",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea89",
        "transactionid" : 851942,
        "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
        "products" : [ "Cortex-A78" ],
        "date" : 1647931887000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647931887334362083,
        "sysisattachment" : "5093383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5093383,
        "size" : 2108,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647931884576,
        "syssize" : 2108,
        "sysdate" : 1647931887000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647931887000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647931887334362083,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
        "syscollection" : "default"
      },
      "Title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "Excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
      "FirstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ..."
    }, {
      "title" : "Identifying the Cryptographic instructions implemented",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "firstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101432",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5093383",
          "sysurihash" : "V1xlLeDGf3ZrePPk",
          "urihash" : "V1xlLeDGf3ZrePPk",
          "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "systransactionid" : 863710,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5093383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931876000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082234000,
          "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
          "syslanguage" : [ "English" ],
          "itemid" : "623971e48804d00769e9ea7c",
          "transactionid" : 863710,
          "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78" ],
          "date" : 1649082234000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101432:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082234217201203,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4955,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082053090,
          "syssize" : 4955,
          "sysdate" : 1649082234000,
          "haslayout" : "1",
          "topparent" : "5093383",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5093383,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082234000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101432/r1p2/?lang=en",
          "modified" : 1647931876000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082234217201203,
          "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Identifying the Cryptographic instructions implemented ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "Fk9fQHAOEtEAAM6F",
        "urihash" : "Fk9fQHAOEtEAAM6F",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "systransactionid" : 851942,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "Cryptographic instructions ; implemented Software ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "attachmentparentid" : 5093383,
        "parentitem" : "623971e48804d00769e9ea7c",
        "concepts" : "Cryptographic instructions ; implemented Software ; registers",
        "documenttype" : "html",
        "isattachment" : "5093383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647931887000,
        "permanentid" : "687eedaf6b95cd243688d6868fc4bc02372eec2126ae0ad116a6fd5fb24c",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea85",
        "transactionid" : 851942,
        "title" : "Identifying the Cryptographic instructions implemented ",
        "products" : [ "Cortex-A78" ],
        "date" : 1647931887000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647931887333478151,
        "sysisattachment" : "5093383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5093383,
        "size" : 343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647931884576,
        "syssize" : 343,
        "sysdate" : 1647931887000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647931887000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647931887333478151,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "syscollection" : "default"
      },
      "Title" : "Identifying the Cryptographic instructions implemented",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "Excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "FirstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "excerpt" : "Register summary The core has two instruction identification registers. ... Each register has a specific purpose, usage constraints, configurations, and ... Register summary ProcessorsCortex-A",
      "firstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101432",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5093383",
          "sysurihash" : "V1xlLeDGf3ZrePPk",
          "urihash" : "V1xlLeDGf3ZrePPk",
          "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "systransactionid" : 863710,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5093383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931876000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082234000,
          "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
          "syslanguage" : [ "English" ],
          "itemid" : "623971e48804d00769e9ea7c",
          "transactionid" : 863710,
          "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78" ],
          "date" : 1649082234000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101432:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082234217201203,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4955,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082053090,
          "syssize" : 4955,
          "sysdate" : 1649082234000,
          "haslayout" : "1",
          "topparent" : "5093383",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5093383,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082234000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101432/r1p2/?lang=en",
          "modified" : 1647931876000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082234217201203,
          "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "VAF4WVCIn1WB4JEH",
        "urihash" : "VAF4WVCIn1WB4JEH",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
        "systransactionid" : 851942,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "attachmentparentid" : 5093383,
        "parentitem" : "623971e48804d00769e9ea7c",
        "concepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "5093383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647931887000,
        "permanentid" : "9f65220180b24e889c350fc6d047bd2ab179e72c8c0d6020fa83d129a10d",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea87",
        "transactionid" : 851942,
        "title" : "Register summary ",
        "products" : [ "Cortex-A78" ],
        "date" : 1647931887000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647931887301526760,
        "sysisattachment" : "5093383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5093383,
        "size" : 585,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647931884576,
        "syssize" : 585,
        "sysdate" : 1647931887000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647931887000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/Register-descriptions/Register-summary?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647931887301526760,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "Excerpt" : "Register summary The core has two instruction identification registers. ... Each register has a specific purpose, usage constraints, configurations, and ... Register summary ProcessorsCortex-A",
      "FirstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
      "document_number" : "101432",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5093383",
      "sysurihash" : "UFaidñzLq1XSTerv",
      "urihash" : "UFaidñzLq1XSTerv",
      "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "systransactionid" : 851942,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647820800000,
      "topparentid" : 5093383,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647931876000,
      "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
      "attachmentparentid" : 5093383,
      "parentitem" : "623971e48804d00769e9ea7c",
      "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
      "documenttype" : "html",
      "isattachment" : "5093383",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1647931887000,
      "permanentid" : "2188b27cc6bc7e40494e6131620da2d80a3967d71ea7a828be046e8e9812",
      "syslanguage" : [ "English" ],
      "itemid" : "623971e48804d00769e9ea88",
      "transactionid" : 851942,
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
      "products" : [ "Cortex-A78" ],
      "date" : 1647931887000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101432:r1p2:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1647931887372232274,
      "sysisattachment" : "5093383",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5093383,
      "size" : 2788,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1647931884576,
      "syssize" : 2788,
      "sysdate" : 1647931887000,
      "haslayout" : "1",
      "topparent" : "5093383",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5093383,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 158,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1647931887000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "modified" : 1647931876000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1647931887372232274,
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "syscollection" : "default"
    },
    "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
    "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "Excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
    "FirstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ..."
  }, {
    "title" : "Core power modes",
    "uri" : "https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes",
    "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes",
    "clickUri" : "https://developer.arm.com/documentation/101593/0101/Power-management/Core-power-modes?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes",
    "excerpt" : "Emulated Off OFF_EMU Emulated off mode permits you to debug the powerup and powerdown ... Figure 1. ... Cortex\\u00AE\\u2011X3 core power mode transitions Related concepts Architectural clock ...",
    "firstSentences" : "Core power modes The Cortex\\u00AE\\u2011X3 core power domain has a defined set of power modes and corresponding legal transitions between these modes. The power mode of each core can be independent ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexX3 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "ijNeCQum7plFNsaa",
        "urihash" : "ijNeCQum7plFNsaa",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
        "systransactionid" : 965877,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083187000,
        "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288831ea212bb66250da",
        "transactionid" : 965877,
        "title" : "Arm CortexX3 Core Technical Reference Manual ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083187000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083187250341970,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4702,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083149369,
        "syssize" : 4702,
        "sysdate" : 1663083187000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 317,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083187000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083187250341970,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexX3 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "TRCIDR13, ID Register 13",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "excerpt" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. ... Configurations This register is available in all configurations.",
      "firstSentences" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 32 Component ETE Register offset ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 965877,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663083187000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 965877,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1663083187000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1663083187250341970,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663083149369,
          "syssize" : 4702,
          "sysdate" : 1663083187000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663083187000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663083187250341970,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCIDR13, ID Register 13 ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "F6eEtrzNXAcbXzcñ",
        "urihash" : "F6eEtrzNXAcbXzcñ",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
        "systransactionid" : 965876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "register ; configurations ; trcidr13 ; tracing ; assignments ; Reset ; ID ; Returns",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "concepts" : "register ; configurations ; trcidr13 ; tracing ; assignments ; Reset ; ID ; Returns",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083180000,
        "permanentid" : "3d247ac4d07aa5f5e70d95da8fcb4e799c35e28f0b520d7237a79539a9f0",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb289131ea212bb6625262",
        "transactionid" : 965876,
        "title" : "TRCIDR13, ID Register 13 ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083180000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083180527487553,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 383,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083148837,
        "syssize" : 383,
        "sysdate" : 1663083180000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083180000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083180527487553,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
        "syscollection" : "default"
      },
      "Title" : "TRCIDR13, ID Register 13",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "Excerpt" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. ... Configurations This register is available in all configurations.",
      "FirstSentences" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 32 Component ETE Register offset ..."
    }, {
      "title" : "Debug recovery mode",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes/Debug-recovery-mode",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes/Debug-recovery-mode",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/Power-management/Core-power-modes/Debug-recovery-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes/Debug-recovery-mode",
      "excerpt" : "Debug recovery mode Debug recovery mode can be used to assist debug of external watchdog-triggered reset ... By default, the core invalidates its caches when transitioning from Off to On mode.",
      "firstSentences" : "Debug recovery mode Debug recovery mode can be used to assist debug of external watchdog-triggered reset events. By default, the core invalidates its caches when transitioning from Off to On mode.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 965877,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663083187000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 965877,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1663083187000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1663083187250341970,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663083149369,
          "syssize" : 4702,
          "sysdate" : 1663083187000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663083187000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663083187250341970,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug recovery mode ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "Kñ6xkxVbzOW6uLja",
        "urihash" : "Kñ6xkxVbzOW6uLja",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes/Debug-recovery-mode",
        "systransactionid" : 965876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "recovery mode ; caches ; reset ; core ; transitioning ; RAS ; cluster ; response ; transactions ; outstanding memory ; Serviceability ; Availability ; Reliability",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "concepts" : "recovery mode ; caches ; reset ; core ; transitioning ; RAS ; cluster ; response ; transactions ; outstanding memory ; Serviceability ; Availability ; Reliability",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083180000,
        "permanentid" : "49f08a259510eb44d855c9aaa3ec3935bc5a49b49eca7e3a4caf03f1201f",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288b31ea212bb66250f9",
        "transactionid" : 965876,
        "title" : "Debug recovery mode ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083180000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083180495207231,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 1719,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/Power-management/Core-power-modes/Debug-recovery-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083148652,
        "syssize" : 1719,
        "sysdate" : 1663083180000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 118,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083180000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/Power-management/Core-power-modes/Debug-recovery-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/Power-management/Core-power-modes/Debug-recovery-mode?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083180495207231,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes/Debug-recovery-mode",
        "syscollection" : "default"
      },
      "Title" : "Debug recovery mode",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes/Debug-recovery-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes/Debug-recovery-mode",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/Power-management/Core-power-modes/Debug-recovery-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes/Debug-recovery-mode",
      "Excerpt" : "Debug recovery mode Debug recovery mode can be used to assist debug of external watchdog-triggered reset ... By default, the core invalidates its caches when transitioning from Off to On mode.",
      "FirstSentences" : "Debug recovery mode Debug recovery mode can be used to assist debug of external watchdog-triggered reset events. By default, the core invalidates its caches when transitioning from Off to On mode."
    }, {
      "title" : "PMCEID0, Performance Monitors Common Event Identification register 0",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMCEID0--Performance-Monitors-Common-Event-Identification-register-0",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMCEID0--Performance-Monitors-Common-Event-Identification-register-0",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/External-registers/PMU-register-summary/PMCEID0--Performance-Monitors-Common-Event-Identification-register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMCEID0--Performance-Monitors-Common-Event-Identification-register-0",
      "excerpt" : "[16] ID16 ID16 corresponds to common event (0x10) BR_MIS_PRED 0b1 The common event is ... [7] ID7 ID7 corresponds to common event (0x7) ST_RETIRED 0b0 The common event is not implemented, or ...",
      "firstSentences" : "PMCEID0, Performance Monitors Common Event Identification register 0 Defines which common architectural events and common microarchitectural events are implemented, or counted, using PMU events in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 965877,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663083187000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 965877,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1663083187000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1663083187250341970,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663083149369,
          "syssize" : 4702,
          "sysdate" : 1663083187000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663083187000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663083187250341970,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMCEID0, Performance Monitors Common Event Identification register 0 ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "bNsrDXðX23GOlrxv",
        "urihash" : "bNsrDXðX23GOlrxv",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMCEID0--Performance-Monitors-Common-Event-Identification-register-0",
        "systransactionid" : 965876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "common events ; registers ; pmceid0 ; ID4 ; L1D ; ID5 ; ID6 ; ID7 ; configurations ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "concepts" : "common events ; registers ; pmceid0 ; ID4 ; L1D ; ID5 ; ID6 ; ID7 ; configurations ; assignments",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083180000,
        "permanentid" : "6d66e1a3497e482a6c08e5dc4fe10afaca8b8b9a0f89eba334386137931a",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb289031ea212bb662521e",
        "transactionid" : 965876,
        "title" : "PMCEID0, Performance Monitors Common Event Identification register 0 ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083180000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083180478891992,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 4284,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/External-registers/PMU-register-summary/PMCEID0--Performance-Monitors-Common-Event-Identification-register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083148791,
        "syssize" : 4284,
        "sysdate" : 1663083180000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 209,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083180000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/External-registers/PMU-register-summary/PMCEID0--Performance-Monitors-Common-Event-Identification-register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/External-registers/PMU-register-summary/PMCEID0--Performance-Monitors-Common-Event-Identification-register-0?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083180478891992,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMCEID0--Performance-Monitors-Common-Event-Identification-register-0",
        "syscollection" : "default"
      },
      "Title" : "PMCEID0, Performance Monitors Common Event Identification register 0",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMCEID0--Performance-Monitors-Common-Event-Identification-register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMCEID0--Performance-Monitors-Common-Event-Identification-register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/External-registers/PMU-register-summary/PMCEID0--Performance-Monitors-Common-Event-Identification-register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMCEID0--Performance-Monitors-Common-Event-Identification-register-0",
      "Excerpt" : "[16] ID16 ID16 corresponds to common event (0x10) BR_MIS_PRED 0b1 The common event is ... [7] ID7 ID7 corresponds to common event (0x7) ST_RETIRED 0b0 The common event is not implemented, or ...",
      "FirstSentences" : "PMCEID0, Performance Monitors Common Event Identification register 0 Defines which common architectural events and common microarchitectural events are implemented, or counted, using PMU events in ..."
    } ],
    "totalNumberOfChildResults" : 389,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Core power modes ",
      "document_number" : "101593",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5292754",
      "sysurihash" : "ctXYoEY0afP8HBrO",
      "urihash" : "ctXYoEY0afP8HBrO",
      "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes",
      "systransactionid" : 965876,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5292754,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656432776000,
      "sysconcepts" : "power modes ; u2011X3 core ; legal transitions ; u00AE ; Cortex ; cluster ; Shared Unit ; Warm reset ; powerdown sequences ; preserving memory ; Reference Manual",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
      "attachmentparentid" : 5292754,
      "parentitem" : "62bb288831ea212bb66250da",
      "concepts" : "power modes ; u2011X3 core ; legal transitions ; u00AE ; Cortex ; cluster ; Shared Unit ; Warm reset ; powerdown sequences ; preserving memory ; Reference Manual",
      "documenttype" : "html",
      "isattachment" : "5292754",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1663083180000,
      "permanentid" : "a60d701acc856845b2a9d71d7d5166a905db4e8ca9bcb04148cc79f40e5e",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb288b31ea212bb66250f4",
      "transactionid" : 965876,
      "title" : "Core power modes ",
      "products" : [ "Cortex-X3" ],
      "date" : 1663083180000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Application Processors",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "101593:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1663083180541205111,
      "sysisattachment" : "5292754",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5292754,
      "size" : 2428,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101593/0101/Power-management/Core-power-modes?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663083148652,
      "syssize" : 2428,
      "sysdate" : 1663083180000,
      "haslayout" : "1",
      "topparent" : "5292754",
      "label_version" : "0101",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5292754,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 156,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
      "document_revision" : "0101-06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663083180000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/Power-management/Core-power-modes?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101593/0101/Power-management/Core-power-modes?lang=en",
      "modified" : 1663083143000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663083180541205111,
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes",
      "syscollection" : "default"
    },
    "Title" : "Core power modes",
    "Uri" : "https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes",
    "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes",
    "ClickUri" : "https://developer.arm.com/documentation/101593/0101/Power-management/Core-power-modes?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/Power-management/Core-power-modes",
    "Excerpt" : "Emulated Off OFF_EMU Emulated off mode permits you to debug the powerup and powerdown ... Figure 1. ... Cortex\\u00AE\\u2011X3 core power mode transitions Related concepts Architectural clock ...",
    "FirstSentences" : "Core power modes The Cortex\\u00AE\\u2011X3 core power domain has a defined set of power modes and corresponding legal transitions between these modes. The power mode of each core can be independent ..."
  }, {
    "title" : "Affinity routing and assignment",
    "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Affinity-routing-and-assignment",
    "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Affinity-routing-and-assignment",
    "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/Affinity-routing-and-assignment?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Operation/Affinity-routing-and-assignment",
    "excerpt" : "However, it has two built-in default assignments that are based on the aff0_thread configuration parameter: aff0_thread = ... Figure 1. ... Affinity routing and assignment interrupt controller",
    "firstSentences" : "Affinity routing and assignment The GIC-700 uses affinity routing, a hierarchical scheme, to identify connected cores and for routing interrupts to specific cores. The Arm architecture defines a ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "GRMt3BvB1tnoy5dI",
        "urihash" : "GRMt3BvB1tnoy5dI",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862647000,
        "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ec31ea212bb6623249",
        "transactionid" : 900915,
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862647000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862647548060389,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5009,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862618026,
        "syssize" : 5009,
        "sysdate" : 1654862647000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 331,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862647000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862647548060389,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
    },
    "childResults" : [ {
      "title" : "Direct injection",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/Direct-injection?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection",
      "excerpt" : "To maintain information about the mapped vPEs, the GIC uses a single vPE table per chip that is shared between all Redistributors and ITSs on the chip ... Direct injection interrupt controller",
      "firstSentences" : "Direct injection The GIC-700 supports direct injection of SGIs (vSGIs) and LPIs (vLPIs) into virtual machines, without the processor needing to change state to execute the hypervisor in a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101516",
          "document_version" : "r2p1",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5277361",
          "sysurihash" : "GRMt3BvB1tnoy5dI",
          "urihash" : "GRMt3BvB1tnoy5dI",
          "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "systransactionid" : 900915,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1654819200000,
          "topparentid" : 5277361,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654862572000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654862647000,
          "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
          "syslanguage" : [ "English" ],
          "itemid" : "62a332ec31ea212bb6623249",
          "transactionid" : 900915,
          "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-700" ],
          "date" : 1654862647000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
          "document_id" : "101516:r2p1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1654862647548060389,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5009,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654862618026,
          "syssize" : 5009,
          "sysdate" : 1654862647000,
          "haslayout" : "1",
          "topparent" : "5277361",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277361,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
          "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654862647000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101516/r2p1/?lang=en",
          "modified" : 1654862572000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654862647548060389,
          "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Direct injection ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "ñVExRðw48NAHHWs4",
        "urihash" : "ñVExRðw48NAHHWs4",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "GIC ; VMAPP ; direct injection ; vPEs ; lpi ; vSGIs ; supports ; BASER2 registers ; architecture ; multichip configuration ; u00AE Generic ; data fields ; control of the memory ; programming ; Redistributors",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "attachmentparentid" : 5277361,
        "parentitem" : "62a332ec31ea212bb6623249",
        "concepts" : "GIC ; VMAPP ; direct injection ; vPEs ; lpi ; vSGIs ; supports ; BASER2 registers ; architecture ; multichip configuration ; u00AE Generic ; data fields ; control of the memory ; programming ; Redistributors",
        "documenttype" : "html",
        "isattachment" : "5277361",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862641000,
        "permanentid" : "f2bc87698ea3d976d9de7c08c0528b4a4adda54406a5800e75dc1607ea83",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ee31ea212bb6623288",
        "transactionid" : 900915,
        "title" : "Direct injection ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862641000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862641240848157,
        "sysisattachment" : "5277361",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5277361,
        "size" : 2312,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/Direct-injection?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862617965,
        "syssize" : 2312,
        "sysdate" : 1654862641000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 177,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/Direct-injection?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/Operation/Direct-injection?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862641240848157,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection",
        "syscollection" : "default"
      },
      "Title" : "Direct injection",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/Direct-injection?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection",
      "Excerpt" : "To maintain information about the mapped vPEs, the GIC uses a single vPE table per chip that is shared between all Redistributors and ITSs on the chip ... Direct injection interrupt controller",
      "FirstSentences" : "Direct injection The GIC-700 supports direct injection of SGIs (vSGIs) and LPIs (vLPIs) into virtual machines, without the processor needing to change state to execute the hypervisor in a ..."
    }, {
      "title" : "Residency and VMOVP",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection/Residency-and-VMOVP",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection/Residency-and-VMOVP",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/Direct-injection/Residency-and-VMOVP?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection/Residency-and-VMOVP",
      "excerpt" : "Issue a VMOVP command to a resident vPE. ... If GICR_VPROPBASER.PendingLast is written to 1 when GICR_VPROPBASER.Valid is cleared, the GIC ... Residency and VMOVP interrupt controller",
      "firstSentences" : "Residency and VMOVP Software freely moves vPEs around between PEs on both the local and remote chips, using the ITS VMOVP command. The GIC-700 only supports GITS_TYPER.VMOVP ==1. Therefore, the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101516",
          "document_version" : "r2p1",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5277361",
          "sysurihash" : "GRMt3BvB1tnoy5dI",
          "urihash" : "GRMt3BvB1tnoy5dI",
          "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "systransactionid" : 900915,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1654819200000,
          "topparentid" : 5277361,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654862572000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654862647000,
          "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
          "syslanguage" : [ "English" ],
          "itemid" : "62a332ec31ea212bb6623249",
          "transactionid" : 900915,
          "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-700" ],
          "date" : 1654862647000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
          "document_id" : "101516:r2p1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1654862647548060389,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5009,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654862618026,
          "syssize" : 5009,
          "sysdate" : 1654862647000,
          "haslayout" : "1",
          "topparent" : "5277361",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277361,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
          "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654862647000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101516/r2p1/?lang=en",
          "modified" : 1654862572000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654862647548060389,
          "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Residency and VMOVP ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "2pUsM1H8esnQVUNr",
        "urihash" : "2pUsM1H8esnQVUNr",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection/Residency-and-VMOVP",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "residency ; vPE ; GIC ; PE ; doorbells ; commands ; VMOVP ; chips ; highest priority ; heavy load ; PendingLast ; reaching WFI ; system seamlessly ; non-resident",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "attachmentparentid" : 5277361,
        "parentitem" : "62a332ec31ea212bb6623249",
        "concepts" : "residency ; vPE ; GIC ; PE ; doorbells ; commands ; VMOVP ; chips ; highest priority ; heavy load ; PendingLast ; reaching WFI ; system seamlessly ; non-resident",
        "documenttype" : "html",
        "isattachment" : "5277361",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862641000,
        "permanentid" : "66dac374ec066fb8ec8bffd5393309d25dbe2550cb4f0011e8915e020373",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ee31ea212bb662328a",
        "transactionid" : 900915,
        "title" : "Residency and VMOVP ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862641000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862641141282151,
        "sysisattachment" : "5277361",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5277361,
        "size" : 3483,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/Direct-injection/Residency-and-VMOVP?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862617965,
        "syssize" : 3483,
        "sysdate" : 1654862641000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 215,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/Direct-injection/Residency-and-VMOVP?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/Operation/Direct-injection/Residency-and-VMOVP?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862641141282151,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection/Residency-and-VMOVP",
        "syscollection" : "default"
      },
      "Title" : "Residency and VMOVP",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection/Residency-and-VMOVP",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection/Residency-and-VMOVP",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/Direct-injection/Residency-and-VMOVP?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Operation/Direct-injection/Residency-and-VMOVP",
      "Excerpt" : "Issue a VMOVP command to a resident vPE. ... If GICR_VPROPBASER.PendingLast is written to 1 when GICR_VPROPBASER.Valid is cleared, the GIC ... Residency and VMOVP interrupt controller",
      "FirstSentences" : "Residency and VMOVP Software freely moves vPEs around between PEs on both the local and remote chips, using the ITS VMOVP command. The GIC-700 only supports GITS_TYPER.VMOVP ==1. Therefore, the ..."
    }, {
      "title" : "ITS",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/ITS",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/ITS",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/ITS?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Operation/ITS",
      "excerpt" : "See the Arm\\u00AE Generic Interrupt Controller Architecture Specification, GIC ... For information about how to program and use the ITS, see the GICv3 and GICv4 ... ITS interrupt controller",
      "firstSentences" : "ITS The GIC-700 supports up to 32 Interrupt Translation Services (ITSs) per chip. Each ITS is responsible for translating message-based interrupts from peripherals into LPIs or vLPIs. Each ITS is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101516",
          "document_version" : "r2p1",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5277361",
          "sysurihash" : "GRMt3BvB1tnoy5dI",
          "urihash" : "GRMt3BvB1tnoy5dI",
          "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "systransactionid" : 900915,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1654819200000,
          "topparentid" : 5277361,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654862572000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654862647000,
          "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
          "syslanguage" : [ "English" ],
          "itemid" : "62a332ec31ea212bb6623249",
          "transactionid" : 900915,
          "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-700" ],
          "date" : 1654862647000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
          "document_id" : "101516:r2p1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1654862647548060389,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5009,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654862618026,
          "syssize" : 5009,
          "sysdate" : 1654862647000,
          "haslayout" : "1",
          "topparent" : "5277361",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277361,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
          "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654862647000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101516/r2p1/?lang=en",
          "modified" : 1654862572000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654862647548060389,
          "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ITS ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "sOhAQeñF7ilSq860",
        "urihash" : "sOhAQeñF7ilSq860",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/ITS",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "GIC ; DeviceID ; architecture ; GICv4 ; memory ; EventID ; GICv3 ; translation ; Controller Configuration ; u00AE Generic ; RAS registers ; ProcessorNumber field ; chip-wide vPE ; PCIe RequestorID ; references ; first-level",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "attachmentparentid" : 5277361,
        "parentitem" : "62a332ec31ea212bb6623249",
        "concepts" : "GIC ; DeviceID ; architecture ; GICv4 ; memory ; EventID ; GICv3 ; translation ; Controller Configuration ; u00AE Generic ; RAS registers ; ProcessorNumber field ; chip-wide vPE ; PCIe RequestorID ; references ; first-level",
        "documenttype" : "html",
        "isattachment" : "5277361",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862641000,
        "permanentid" : "055abdd17e009c4fedc23ba9f5e2301f0be7aefe587b90a35082acd0d264",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ee31ea212bb662329f",
        "transactionid" : 900915,
        "title" : "ITS ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862641000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862641084758405,
        "sysisattachment" : "5277361",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5277361,
        "size" : 2554,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/ITS?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862617948,
        "syssize" : 2554,
        "sysdate" : 1654862641000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 186,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/ITS?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/Operation/ITS?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862641084758405,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/ITS",
        "syscollection" : "default"
      },
      "Title" : "ITS",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/ITS",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/ITS",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/ITS?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Operation/ITS",
      "Excerpt" : "See the Arm\\u00AE Generic Interrupt Controller Architecture Specification, GIC ... For information about how to program and use the ITS, see the GICv3 and GICv4 ... ITS interrupt controller",
      "FirstSentences" : "ITS The GIC-700 supports up to 32 Interrupt Translation Services (ITSs) per chip. Each ITS is responsible for translating message-based interrupts from peripherals into LPIs or vLPIs. Each ITS is ..."
    } ],
    "totalNumberOfChildResults" : 246,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Affinity routing and assignment ",
      "document_number" : "101516",
      "document_version" : "r2p1",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5277361",
      "sysurihash" : "u19xWJOC6GXeBSlF",
      "urihash" : "u19xWJOC6GXeBSlF",
      "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Affinity-routing-and-assignment",
      "systransactionid" : 900915,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1654819200000,
      "topparentid" : 5277361,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1654862572000,
      "sysconcepts" : "cores ; affinity routing ; MPIDR ; GIC ; Armv8 processors ; register ; architecture ; Arm ; assignments ; configuration parameter ; Software Overview ; removal functionality ; Integration Manual ; u00AE CoreLink ; specified first ; Redistributor",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
      "attachmentparentid" : 5277361,
      "parentitem" : "62a332ec31ea212bb6623249",
      "concepts" : "cores ; affinity routing ; MPIDR ; GIC ; Armv8 processors ; register ; architecture ; Arm ; assignments ; configuration parameter ; Software Overview ; removal functionality ; Integration Manual ; u00AE CoreLink ; specified first ; Redistributor",
      "documenttype" : "html",
      "isattachment" : "5277361",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1654862641000,
      "permanentid" : "7b778b058e0cabaa7c5b14be7a2459e31f03fd2305b414456d6bb81fc3c3",
      "syslanguage" : [ "English" ],
      "itemid" : "62a332ee31ea212bb6623284",
      "transactionid" : 900915,
      "title" : "Affinity routing and assignment ",
      "products" : [ "CoreLink GIC-700" ],
      "date" : 1654862641000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "System Controllers",
      "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
      "document_id" : "101516:r2p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1654862641327576387,
      "sysisattachment" : "5277361",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5277361,
      "size" : 2582,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/Affinity-routing-and-assignment?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654862617965,
      "syssize" : 2582,
      "sysdate" : 1654862641000,
      "haslayout" : "1",
      "topparent" : "5277361",
      "label_version" : "0201",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5277361,
      "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
      "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
      "wordcount" : 171,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
      "document_revision" : "08",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654862641000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/Affinity-routing-and-assignment?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101516/r2p1/Operation/Affinity-routing-and-assignment?lang=en",
      "modified" : 1654862572000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654862641327576387,
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Affinity-routing-and-assignment",
      "syscollection" : "default"
    },
    "Title" : "Affinity routing and assignment",
    "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Affinity-routing-and-assignment",
    "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/Affinity-routing-and-assignment",
    "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/Affinity-routing-and-assignment?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Operation/Affinity-routing-and-assignment",
    "Excerpt" : "However, it has two built-in default assignments that are based on the aff0_thread configuration parameter: aff0_thread = ... Figure 1. ... Affinity routing and assignment interrupt controller",
    "FirstSentences" : "Affinity routing and assignment The GIC-700 uses affinity routing, a hierarchical scheme, to identify connected cores and for routing interrupts to specific cores. The Arm architecture defines a ..."
  }, {
    "title" : "Translation table walks",
    "uri" : "https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
    "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
    "clickUri" : "https://developer.arm.com/documentation/102099/0001/Memory-management/Translation-table-walks?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
    "excerpt" : "Translation table walks When the Neoverse\\u2122 N2 core generates a memory access, the Memory ... If it is not present, then it is a miss and the MMU proceeds by looking up the ... Figure 1.",
    "firstSentences" : "Translation table walks When the Neoverse\\u2122 N2 core generates a memory access, the Memory Management Unit (MMU) searches for the requested Virtual Address (VA) in the Translation Lookaside ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N2 Core",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  Neoverse N2  Core ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "5LqðgHybbNddSTIq",
        "urihash" : "5LqðgHybbNddSTIq",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
        "systransactionid" : 965801,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067881000,
        "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b194a2506b46a5c323cc",
        "transactionid" : 965801,
        "title" : "Arm  Neoverse N2  Core ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067880994952748,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4961,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067837213,
        "syssize" : 4961,
        "sysdate" : 1663067880000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067881000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067880994952748,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Core",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
    },
    "childResults" : [ {
      "title" : "Neoverse N2 AArch32 UNPREDICTABLE behaviors",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/Neoverse-N2-AArch32-UNPREDICTABLE-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/Neoverse-N2-AArch32-UNPREDICTABLE-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/Neoverse-N2-AArch32-UNPREDICTABLE-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/Neoverse-N2-AArch32-UNPREDICTABLE-behaviors",
      "excerpt" : "Neoverse\\u2122 N2 AArch32 UNPREDICTABLE behaviors There are cases in which the Neoverse\\u2122 N2 core ... Neoverse N2 AArch32 UNPREDICTABLE behaviors ProcessorsApplication ProcessorsCortex- ...",
      "firstSentences" : "Neoverse\\u2122 N2 AArch32 UNPREDICTABLE behaviors There are cases in which the Neoverse\\u2122 N2 core implementation diverges from the preferred behavior described in Armv8-A AArch32 UNPREDICTABLE ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqðgHybbNddSTIq",
          "urihash" : "5LqðgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 965801,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663067881000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 965801,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1663067880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663067880994952748,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663067837213,
          "syssize" : 4961,
          "sysdate" : 1663067880000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663067881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663067880994952748,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Neoverse N2 AArch32 UNPREDICTABLE behaviors ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "13CfD5dhGppGY7lP",
        "urihash" : "13CfD5dhGppGY7lP",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/Neoverse-N2-AArch32-UNPREDICTABLE-behaviors",
        "systransactionid" : 965801,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "UNPREDICTABLE behaviors ; u2122 N2 ; Neoverse ; core implementation ; Armv8",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "UNPREDICTABLE behaviors ; u2122 N2 ; Neoverse ; core implementation ; Armv8",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067868000,
        "permanentid" : "a10d1efc6d3cb002ef36c514610415a4f29265ecc77e372283a64aa2f5d4",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b19ea2506b46a5c3258a",
        "transactionid" : 965801,
        "title" : "Neoverse N2 AArch32 UNPREDICTABLE behaviors ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067868000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067868056633161,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/Neoverse-N2-AArch32-UNPREDICTABLE-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067836729,
        "syssize" : 303,
        "sysdate" : 1663067868000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067868000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/Neoverse-N2-AArch32-UNPREDICTABLE-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/Neoverse-N2-AArch32-UNPREDICTABLE-behaviors?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067868056633161,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/Neoverse-N2-AArch32-UNPREDICTABLE-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Neoverse N2 AArch32 UNPREDICTABLE behaviors",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/Neoverse-N2-AArch32-UNPREDICTABLE-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/Neoverse-N2-AArch32-UNPREDICTABLE-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/Neoverse-N2-AArch32-UNPREDICTABLE-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/Neoverse-N2-AArch32-UNPREDICTABLE-behaviors",
      "Excerpt" : "Neoverse\\u2122 N2 AArch32 UNPREDICTABLE behaviors There are cases in which the Neoverse\\u2122 N2 core ... Neoverse N2 AArch32 UNPREDICTABLE behaviors ProcessorsApplication ProcessorsCortex- ...",
      "FirstSentences" : "Neoverse\\u2122 N2 AArch32 UNPREDICTABLE behaviors There are cases in which the Neoverse\\u2122 N2 core implementation diverges from the preferred behavior described in Armv8-A AArch32 UNPREDICTABLE ..."
    }, {
      "title" : "Low-power state behavior considerations",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/Power-management/Architectural-clock-gating-modes/Low-power-state-behavior-considerations",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/Power-management/Architectural-clock-gating-modes/Low-power-state-behavior-considerations",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/Power-management/Architectural-clock-gating-modes/Low-power-state-behavior-considerations?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/Power-management/Architectural-clock-gating-modes/Low-power-state-behavior-considerations",
      "excerpt" : "Low-power state behavior considerations You must consider how certain events affect the Wait for ... While the core is in WFI or WFE state, the clocks in the core are temporarily enabled when ...",
      "firstSentences" : "Low-power state behavior considerations You must consider how certain events affect the Wait for Interrupt (WFI) and Wait for Event (WFE) low-power state behavior of the Neoverse\\u2122 N2 core.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqðgHybbNddSTIq",
          "urihash" : "5LqðgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 965801,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663067881000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 965801,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1663067880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663067880994952748,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663067837213,
          "syssize" : 4961,
          "sysdate" : 1663067880000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663067881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663067880994952748,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Low-power state behavior considerations ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "taNwp6XnmSwMðHhq",
        "urihash" : "taNwp6XnmSwMðHhq",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/Power-management/Architectural-clock-gating-modes/Low-power-state-behavior-considerations",
        "systransactionid" : 965801,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "cache ; core ; temporarily enabled ; WFE state ; WFI ; clocks ; interface ; bus ; Advanced Peripheral ; maintenance operation ; Translation Lookaside Buffer ; Controller",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "cache ; core ; temporarily enabled ; WFE state ; WFI ; clocks ; interface ; bus ; Advanced Peripheral ; maintenance operation ; Translation Lookaside Buffer ; Controller",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067868000,
        "permanentid" : "874252324ff234de4f4b5e9cf76a56f6bf6d3d9dd7af8cb2255eeac31b16",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b197a2506b46a5c323e4",
        "transactionid" : 965801,
        "title" : "Low-power state behavior considerations ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067868000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067868014585179,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 1024,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/Power-management/Architectural-clock-gating-modes/Low-power-state-behavior-considerations?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067836717,
        "syssize" : 1024,
        "sysdate" : 1663067868000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067868000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/Power-management/Architectural-clock-gating-modes/Low-power-state-behavior-considerations?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/Power-management/Architectural-clock-gating-modes/Low-power-state-behavior-considerations?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067868014585179,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/Power-management/Architectural-clock-gating-modes/Low-power-state-behavior-considerations",
        "syscollection" : "default"
      },
      "Title" : "Low-power state behavior considerations",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/Power-management/Architectural-clock-gating-modes/Low-power-state-behavior-considerations",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/Power-management/Architectural-clock-gating-modes/Low-power-state-behavior-considerations",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/Power-management/Architectural-clock-gating-modes/Low-power-state-behavior-considerations?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/Power-management/Architectural-clock-gating-modes/Low-power-state-behavior-considerations",
      "Excerpt" : "Low-power state behavior considerations You must consider how certain events affect the Wait for ... While the core is in WFI or WFE state, the clocks in the core are temporarily enabled when ...",
      "FirstSentences" : "Low-power state behavior considerations You must consider how certain events affect the Wait for Interrupt (WFI) and Wait for Event (WFE) low-power state behavior of the Neoverse\\u2122 N2 core."
    }, {
      "title" : "External performance monitors register summary",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-performance-monitors-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary",
      "excerpt" : "External performance monitors register summary ProcessorsApplication ProcessorsCortex-ANeoverse N2",
      "firstSentences" : "External performance monitors register summary ProcessorsApplication ProcessorsCortex-ANeoverse N2",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqðgHybbNddSTIq",
          "urihash" : "5LqðgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 965801,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663067881000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 965801,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1663067880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663067880994952748,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663067837213,
          "syssize" : 4961,
          "sysdate" : 1663067880000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663067881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663067880994952748,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External performance monitors register summary ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "wfYJXc2ðxX8nHbax",
        "urihash" : "wfYJXc2ðxX8nHbax",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary",
        "systransactionid" : 965801,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067867000,
        "permanentid" : "6251d4fdc540b4dd5091c0b54d60fc77221a026186c1c8645e51902ad0dc",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b19da2506b46a5c32519",
        "transactionid" : 965801,
        "title" : "External performance monitors register summary ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067867000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067867933419534,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 99,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-performance-monitors-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067836823,
        "syssize" : 99,
        "sysdate" : 1663067867000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 9,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067867000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-performance-monitors-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/External-registers/External-performance-monitors-register-summary?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067867933419534,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary",
        "syscollection" : "default"
      },
      "Title" : "External performance monitors register summary",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-performance-monitors-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary",
      "Excerpt" : "External performance monitors register summary ProcessorsApplication ProcessorsCortex-ANeoverse N2",
      "FirstSentences" : "External performance monitors register summary ProcessorsApplication ProcessorsCortex-ANeoverse N2"
    } ],
    "totalNumberOfChildResults" : 397,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Translation table walks ",
      "document_number" : "102099",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4890481",
      "sysurihash" : "SAIauH2ZFxumg7Cx",
      "urihash" : "SAIauH2ZFxumg7Cx",
      "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
      "systransactionid" : 965801,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 4890481,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639494036000,
      "sysconcepts" : "translation ; MMU ; requested VA ; accesses ; lookup ; ASID ; IDentifier ; Address Space ; permission ; Manual Armv8 ; architecture ; base register ; relevant instruction ; Virtual Machine ; descriptor",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "attachmentparentid" : 4890481,
      "parentitem" : "61b8b194a2506b46a5c323cc",
      "concepts" : "translation ; MMU ; requested VA ; accesses ; lookup ; ASID ; IDentifier ; Address Space ; permission ; Manual Armv8 ; architecture ; base register ; relevant instruction ; Virtual Machine ; descriptor",
      "documenttype" : "html",
      "isattachment" : "4890481",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1663067868000,
      "permanentid" : "0ce459feb8cc0dd3574782d11969a9c2d4542a1d4426c0143745d38a9054",
      "syslanguage" : [ "English" ],
      "itemid" : "61b8b197a2506b46a5c323f3",
      "transactionid" : 965801,
      "title" : "Translation table walks ",
      "products" : [ "Neoverse N2" ],
      "date" : 1663067868000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "CPU Architectures",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "102099:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663067868099573623,
      "sysisattachment" : "4890481",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4890481,
      "size" : 1918,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102099/0001/Memory-management/Translation-table-walks?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663067836729,
      "syssize" : 1918,
      "sysdate" : 1663067868000,
      "haslayout" : "1",
      "topparent" : "4890481",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4890481,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 124,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "document_revision" : "0001-05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663067868000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/Memory-management/Translation-table-walks?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102099/0001/Memory-management/Translation-table-walks?lang=en",
      "modified" : 1663067831000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663067868099573623,
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
      "syscollection" : "default"
    },
    "Title" : "Translation table walks",
    "Uri" : "https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
    "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
    "ClickUri" : "https://developer.arm.com/documentation/102099/0001/Memory-management/Translation-table-walks?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
    "Excerpt" : "Translation table walks When the Neoverse\\u2122 N2 core generates a memory access, the Memory ... If it is not present, then it is a miss and the MMU proceeds by looking up the ... Figure 1.",
    "FirstSentences" : "Translation table walks When the Neoverse\\u2122 N2 core generates a memory access, the Memory Management Unit (MMU) searches for the requested Virtual Address (VA) in the Translation Lookaside ..."
  }, {
    "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "excerpt" : "Date ... All rights reserved. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... Arm may make changes to this document at any time and without notice.",
    "firstSentences" : "Arm® CoreLink™ DMA-350 Controller Revision: r0p0 Technical Reference Manual Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102482_0000_02_en Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "to0OUnhA0gcrgPiF",
        "urihash" : "to0OUnhA0gcrgPiF",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720834000,
        "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e49965f7d118e3f6171",
        "transactionid" : 861325,
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720834000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720834828964477,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4506,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 4506,
        "sysdate" : 1648720834000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 304,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720834828964477,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
    },
    "childResults" : [ {
      "title" : "DMAC interfaces",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "excerpt" : "The Q-Channel interface provides quiescence capability for the clock and the P-Channel interface allows power ... Interrupts are level-based signals. ... DMAC interfaces CoreLink DMA-350",
      "firstSentences" : "DMAC interfaces This section contains an overview of the CoreLink DMA-350 interfaces. Clock and reset The DMA-350 is aimed to be placed in a single clock and reset domain. APB subordinate ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "document_number" : "102482",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5049562",
          "sysurihash" : "to0OUnhA0gcrgPiF",
          "urihash" : "to0OUnhA0gcrgPiF",
          "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
          "systransactionid" : 861325,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642118400000,
          "topparentid" : 5049562,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644330569000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720834000,
          "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
          "syslanguage" : [ "English" ],
          "itemid" : "62027e49965f7d118e3f6171",
          "transactionid" : 861325,
          "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-350" ],
          "date" : 1648720834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102482:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1648720834828964477,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4506,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720826309,
          "syssize" : 4506,
          "sysdate" : 1648720834000,
          "haslayout" : "1",
          "topparent" : "5049562",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5049562,
          "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "document_revision" : "0000-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102482/0000/?lang=en",
          "modified" : 1645010684000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720834828964477,
          "uri" : "https://developer.arm.com/documentation/102482/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMAC interfaces ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "cyd6OcJLjrkeeqew",
        "urihash" : "cyd6OcJLjrkeeqew",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "interfaces ; DMAC ; DMA ; AXI5 manager ; configuration registers ; clock ; reset ; input ports ; external engine ; manipulation ; TrustZone support ; global Non-secure ; own separate ; activity ongoing ; quiescence capability ; low-power integration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "attachmentparentid" : 5049562,
        "parentitem" : "62027e49965f7d118e3f6171",
        "concepts" : "interfaces ; DMAC ; DMA ; AXI5 manager ; configuration registers ; clock ; reset ; input ports ; external engine ; manipulation ; TrustZone support ; global Non-secure ; own separate ; activity ongoing ; quiescence capability ; low-power integration",
        "documenttype" : "html",
        "isattachment" : "5049562",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720835000,
        "permanentid" : "8366fd04c12aeb78df9018f74b04f74d0f47e29afe6c0ad0118f309eebe9",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e4a965f7d118e3f6182",
        "transactionid" : 861325,
        "title" : "DMAC interfaces ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720835000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720835509183332,
        "sysisattachment" : "5049562",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5049562,
        "size" : 2527,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 2527,
        "sysdate" : 1648720835000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 179,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720835000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/DMAC-interfaces?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720835509183332,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
        "syscollection" : "default"
      },
      "Title" : "DMAC interfaces",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "Excerpt" : "The Q-Channel interface provides quiescence capability for the clock and the P-Channel interface allows power ... Interrupts are level-based signals. ... DMAC interfaces CoreLink DMA-350",
      "FirstSentences" : "DMAC interfaces This section contains an overview of the CoreLink DMA-350 interfaces. Clock and reset The DMA-350 is aimed to be placed in a single clock and reset domain. APB subordinate ..."
    }, {
      "title" : "AXI5 manager interfaces",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "excerpt" : "Table 1. ... The WDATA does not overtake the AW control information as it adds complexity to the arbitration logic. ... AXI5 manager interfaces CoreLink DMA-350",
      "firstSentences" : "AXI5 manager interfaces The DMAC is an AXI5 manager that complies with AMBA AXI5 protocol with a reduced set of AXI5 features. For details on the protocol, see AMBA\\u00AE AXI and ACE Protocol ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "document_number" : "102482",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5049562",
          "sysurihash" : "to0OUnhA0gcrgPiF",
          "urihash" : "to0OUnhA0gcrgPiF",
          "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
          "systransactionid" : 861325,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642118400000,
          "topparentid" : 5049562,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644330569000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720834000,
          "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
          "syslanguage" : [ "English" ],
          "itemid" : "62027e49965f7d118e3f6171",
          "transactionid" : 861325,
          "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-350" ],
          "date" : 1648720834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102482:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1648720834828964477,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4506,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720826309,
          "syssize" : 4506,
          "sysdate" : 1648720834000,
          "haslayout" : "1",
          "topparent" : "5049562",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5049562,
          "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "document_revision" : "0000-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102482/0000/?lang=en",
          "modified" : 1645010684000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720834828964477,
          "uri" : "https://developer.arm.com/documentation/102482/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI5 manager interfaces ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "L8tZ91ðXð9URqMDY",
        "urihash" : "L8tZ91ðXð9URqMDY",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "manager interfaces ; DMAC ; signaling ; DMA ; present ; transactions ; Wakeup ; supports ; issuing capability ; configuration parameter ; easier connection ; extra complete ; Shareability ; Cacheability",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "attachmentparentid" : 5049562,
        "parentitem" : "62027e49965f7d118e3f6171",
        "concepts" : "manager interfaces ; DMAC ; signaling ; DMA ; present ; transactions ; Wakeup ; supports ; issuing capability ; configuration parameter ; easier connection ; extra complete ; Shareability ; Cacheability",
        "documenttype" : "html",
        "isattachment" : "5049562",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720835000,
        "permanentid" : "ce82f394e50393f8284f9157b873dc4095c86ce7fd29be3f34b6edbacb83",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e4a965f7d118e3f6188",
        "transactionid" : 861325,
        "title" : "AXI5 manager interfaces ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720835000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720835265416904,
        "sysisattachment" : "5049562",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5049562,
        "size" : 3315,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 3315,
        "sysdate" : 1648720835000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 244,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720835000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720835265416904,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
        "syscollection" : "default"
      },
      "Title" : "AXI5 manager interfaces",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "Excerpt" : "Table 1. ... The WDATA does not overtake the AW control information as it adds complexity to the arbitration logic. ... AXI5 manager interfaces CoreLink DMA-350",
      "FirstSentences" : "AXI5 manager interfaces The DMAC is an AXI5 manager that complies with AMBA AXI5 protocol with a reduced set of AXI5 features. For details on the protocol, see AMBA\\u00AE AXI and ACE Protocol ..."
    }, {
      "title" : "APB subordinate interface",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "excerpt" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal ... The DMA-350 supports AMBA APB Protocol Specification. ... APB subordinate interface CoreLink DMA-350",
      "firstSentences" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal configuration registers of the DMA-350. The DMA-350 supports AMBA APB Protocol Specification. For more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "document_number" : "102482",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5049562",
          "sysurihash" : "to0OUnhA0gcrgPiF",
          "urihash" : "to0OUnhA0gcrgPiF",
          "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
          "systransactionid" : 861325,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642118400000,
          "topparentid" : 5049562,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644330569000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720834000,
          "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
          "syslanguage" : [ "English" ],
          "itemid" : "62027e49965f7d118e3f6171",
          "transactionid" : 861325,
          "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-350" ],
          "date" : 1648720834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102482:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1648720834828964477,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4506,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720826309,
          "syssize" : 4506,
          "sysdate" : 1648720834000,
          "haslayout" : "1",
          "topparent" : "5049562",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5049562,
          "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "document_revision" : "0000-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102482/0000/?lang=en",
          "modified" : 1645010684000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720834828964477,
          "uri" : "https://developer.arm.com/documentation/102482/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB subordinate interface ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "3e2ZQðSSlh3d0BLz",
        "urihash" : "3e2ZQðSSlh3d0BLz",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "APB4 ; accesses ; interface ; signaling ; security ; pwakeup ; DMAC ; debugger ; Non-secure mode ; causing side-effects ; request mechanism ; faster clock ; u2019b1111",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "attachmentparentid" : 5049562,
        "parentitem" : "62027e49965f7d118e3f6171",
        "concepts" : "APB4 ; accesses ; interface ; signaling ; security ; pwakeup ; DMAC ; debugger ; Non-secure mode ; causing side-effects ; request mechanism ; faster clock ; u2019b1111",
        "documenttype" : "html",
        "isattachment" : "5049562",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720835000,
        "permanentid" : "9c1293fd946455c2e8c285c76697c9e2a81ea02f33efa39d52ff0319c821",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e4a965f7d118e3f6184",
        "transactionid" : 861325,
        "title" : "APB subordinate interface ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720835000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720835266939514,
        "sysisattachment" : "5049562",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5049562,
        "size" : 1486,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 1486,
        "sysdate" : 1648720835000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720835000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720835266939514,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
        "syscollection" : "default"
      },
      "Title" : "APB subordinate interface",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "Excerpt" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal ... The DMA-350 supports AMBA APB Protocol Specification. ... APB subordinate interface CoreLink DMA-350",
      "FirstSentences" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal configuration registers of the DMA-350. The DMA-350 supports AMBA APB Protocol Specification. For more ..."
    } ],
    "totalNumberOfChildResults" : 121,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
      "document_number" : "102482",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5049562",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "7VWivHnaGcYd4gpd",
      "urihash" : "7VWivHnaGcYd4gpd",
      "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
      "keywords" : "c5e69d8, hardware, dma controller, dmac, dma-350",
      "systransactionid" : 861325,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1642118400000,
      "topparentid" : 5049562,
      "numberofpages" : 187,
      "sysconcepts" : "registers ; DMAC ; usage constraints ; transfers ; channels ; destination ; trigger inputs ; interfaces ; configurations ; commands ; stream interface ; DMA ; transactions ; accesses ; addressing ; DMA channels",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
      "attachmentparentid" : 5049562,
      "parentitem" : "62027e49965f7d118e3f6171",
      "concepts" : "registers ; DMAC ; usage constraints ; transfers ; channels ; destination ; trigger inputs ; interfaces ; configurations ; commands ; stream interface ; DMA ; transactions ; accesses ; addressing ; DMA channels",
      "documenttype" : "pdf",
      "isattachment" : "5049562",
      "sysindexeddate" : 1648720838000,
      "permanentid" : "b8df1cf63ddb7434adecd93c5642403437b3b108dd7b58060ee9c970bbc7",
      "syslanguage" : [ "English" ],
      "itemid" : "62027e4d965f7d118e3f624d",
      "transactionid" : 861325,
      "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
      "subject" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
      "date" : 1648720838000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102482:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
      "audience" : [ "Hardware Engineers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1648720838016072069,
      "sysisattachment" : "5049562",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5049562,
      "size" : 1544177,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720829467,
      "syssubject" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
      "syssize" : 1544177,
      "sysdate" : 1648720838000,
      "topparent" : "5049562",
      "author" : "Arm Ltd.",
      "label_version" : "0000",
      "systopparentid" : 5049562,
      "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
      "wordcount" : 2783,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720838000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720838016072069,
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "Excerpt" : "Date ... All rights reserved. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... Arm may make changes to this document at any time and without notice.",
    "FirstSentences" : "Arm® CoreLink™ DMA-350 Controller Revision: r0p0 Technical Reference Manual Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102482_0000_02_en Arm ..."
  }, {
    "title" : "External access permissions to Debug registers",
    "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
    "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
    "clickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
    "excerpt" : "External access permissions to Debug registers External access permission to the ... The following table describes the core response to accesses through the external ... Table 1. ... Table 2.",
    "firstSentences" : "External access permissions to Debug registers External access permission to the Debug registers is subject to the conditions at the time of the access. The following table describes the core ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "ewxpnWYUov7mñMJQ",
        "urihash" : "ewxpnWYUov7mñMJQ",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
        "syslanguage" : [ "English" ],
        "itemid" : "625030b4caabfd7b3c13ed3a",
        "transactionid" : 869225,
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519065409446,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4619,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853498087,
        "syssize" : 4619,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 308,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519065409446,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
    },
    "childResults" : [ {
      "title" : "EDDEVID, External Debug Device ID Register 0",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDDEVID--External-Debug-Device-ID-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDDEVID--External-Debug-Device-ID-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/Memory-mapped-Debug-registers/EDDEVID--External-Debug-Device-ID-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDDEVID--External-Debug-Device-ID-Register-0",
      "excerpt" : "EDDEVID, External Debug Device ID Register 0 The EDDEVID provides extra information ... Bit field descriptions The EDDEVID is a 32-bit register. ... Figure 1. ... RES0, [23:0] res0 Reserved.",
      "firstSentences" : "EDDEVID, External Debug Device ID Register 0 The EDDEVID provides extra information for external debuggers about features of the debug implementation. Bit field descriptions The EDDEVID is a 32- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "document_number" : "101392",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5230942",
          "sysurihash" : "ewxpnWYUov7mñMJQ",
          "urihash" : "ewxpnWYUov7mñMJQ",
          "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
          "systransactionid" : 869225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230942,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422516000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649853519000,
          "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
          "syslanguage" : [ "English" ],
          "itemid" : "625030b4caabfd7b3c13ed3a",
          "transactionid" : 869225,
          "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649853519000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101392:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649853519065409446,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649853498087,
          "syssize" : 4619,
          "sysdate" : 1649853519000,
          "haslayout" : "1",
          "topparent" : "5230942",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230942,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649853519000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101392/0101/?lang=en",
          "modified" : 1649853485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649853519065409446,
          "uri" : "https://developer.arm.com/documentation/101392/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "EDDEVID, External Debug Device ID Register 0 ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "xCrxDnM9DBUyww6O",
        "urihash" : "xCrxDnM9DBUyww6O",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDDEVID--External-Debug-Device-ID-Register-0",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "res0 Reserved ; registers ; Reference Manual Armv8 ; extra information ; Device ID ; interface ; Arm ; AuxRegs",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 5230942,
        "parentitem" : "625030b4caabfd7b3c13ed3a",
        "concepts" : "res0 Reserved ; registers ; Reference Manual Armv8 ; extra information ; Device ID ; interface ; Arm ; AuxRegs",
        "documenttype" : "html",
        "isattachment" : "5230942",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853518000,
        "permanentid" : "e28b4d4d87584652f0e12abde2668ab2e3d9b26ed3bc39bc83eeca73921b",
        "syslanguage" : [ "English" ],
        "itemid" : "625030bccaabfd7b3c13eeba",
        "transactionid" : 869225,
        "title" : "EDDEVID, External Debug Device ID Register 0 ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853518000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853518078370107,
        "sysisattachment" : "5230942",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230942,
        "size" : 686,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/Memory-mapped-Debug-registers/EDDEVID--External-Debug-Device-ID-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853497962,
        "syssize" : 686,
        "sysdate" : 1649853518000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/Memory-mapped-Debug-registers/EDDEVID--External-Debug-Device-ID-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/Debug-registers/Memory-mapped-Debug-registers/EDDEVID--External-Debug-Device-ID-Register-0?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853518078370107,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDDEVID--External-Debug-Device-ID-Register-0",
        "syscollection" : "default"
      },
      "Title" : "EDDEVID, External Debug Device ID Register 0",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDDEVID--External-Debug-Device-ID-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDDEVID--External-Debug-Device-ID-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/Memory-mapped-Debug-registers/EDDEVID--External-Debug-Device-ID-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDDEVID--External-Debug-Device-ID-Register-0",
      "Excerpt" : "EDDEVID, External Debug Device ID Register 0 The EDDEVID provides extra information ... Bit field descriptions The EDDEVID is a 32-bit register. ... Figure 1. ... RES0, [23:0] res0 Reserved.",
      "FirstSentences" : "EDDEVID, External Debug Device ID Register 0 The EDDEVID provides extra information for external debuggers about features of the debug implementation. Bit field descriptions The EDDEVID is a 32- ..."
    }, {
      "title" : "About debug methods",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/About-debug-methods",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/About-debug-methods",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/About-debug-methods?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/About-debug-methods",
      "excerpt" : "Debug unit Helps debugging software that is running on the core: Hardware systems that ... Examine and alter process and coprocessor state. ... Restart the core. ... About debug methods A76AE",
      "firstSentences" : "About debug methods The core is part of a debug system and supports both self-hosted and external debug. The following figure shows a typical external debug system. Figure 1. External debug system ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "document_number" : "101392",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5230942",
          "sysurihash" : "ewxpnWYUov7mñMJQ",
          "urihash" : "ewxpnWYUov7mñMJQ",
          "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
          "systransactionid" : 869225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230942,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422516000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649853519000,
          "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
          "syslanguage" : [ "English" ],
          "itemid" : "625030b4caabfd7b3c13ed3a",
          "transactionid" : 869225,
          "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649853519000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101392:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649853519065409446,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649853498087,
          "syssize" : 4619,
          "sysdate" : 1649853519000,
          "haslayout" : "1",
          "topparent" : "5230942",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230942,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649853519000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101392/0101/?lang=en",
          "modified" : 1649853485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649853519065409446,
          "uri" : "https://developer.arm.com/documentation/101392/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About debug methods ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "6lHreViAFmGyfVOW",
        "urihash" : "6lHreViAFmGyfVOW",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/About-debug-methods",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "core ; protocol converter ; host ; memory ; debugger ; target ; interface ; runs ; peripherals ; program execution ; test chip ; sends messages ; high-level commands ; breakpoint",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 5230942,
        "parentitem" : "625030b4caabfd7b3c13ed3a",
        "concepts" : "core ; protocol converter ; host ; memory ; debugger ; target ; interface ; runs ; peripherals ; program execution ; test chip ; sends messages ; high-level commands ; breakpoint",
        "documenttype" : "html",
        "isattachment" : "5230942",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853518000,
        "permanentid" : "e116596dbe31c50f55df836c32add50fdf31dc20733f4eb31163e48a7af8",
        "syslanguage" : [ "English" ],
        "itemid" : "625030bccaabfd7b3c13ee52",
        "transactionid" : 869225,
        "title" : "About debug methods ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853518000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853518044535627,
        "sysisattachment" : "5230942",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230942,
        "size" : 1604,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/About-debug-methods?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853498071,
        "syssize" : 1604,
        "sysdate" : 1649853518000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 122,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/About-debug-methods?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/Debug-descriptions/Debug/About-debug-methods?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853518044535627,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/About-debug-methods",
        "syscollection" : "default"
      },
      "Title" : "About debug methods",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/About-debug-methods",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/About-debug-methods",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/About-debug-methods?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/About-debug-methods",
      "Excerpt" : "Debug unit Helps debugging software that is running on the core: Hardware systems that ... Examine and alter process and coprocessor state. ... Restart the core. ... About debug methods A76AE",
      "FirstSentences" : "About debug methods The core is part of a debug system and supports both self-hosted and external debug. The following figure shows a typical external debug system. Figure 1. External debug system ..."
    }, {
      "title" : "L2 memory system",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Functional-description/L2-memory-system",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Functional-description/L2-memory-system",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/Functional-description/L2-memory-system?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Functional-description/L2-memory-system",
      "excerpt" : "L2 memory system This chapter describes the L2 memory system. ... L2 memory system A76AE",
      "firstSentences" : "L2 memory system This chapter describes the L2 memory system. L2 memory system A76AE",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "document_number" : "101392",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5230942",
          "sysurihash" : "ewxpnWYUov7mñMJQ",
          "urihash" : "ewxpnWYUov7mñMJQ",
          "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
          "systransactionid" : 869225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230942,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422516000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649853519000,
          "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
          "syslanguage" : [ "English" ],
          "itemid" : "625030b4caabfd7b3c13ed3a",
          "transactionid" : 869225,
          "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649853519000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101392:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649853519065409446,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649853498087,
          "syssize" : 4619,
          "sysdate" : 1649853519000,
          "haslayout" : "1",
          "topparent" : "5230942",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230942,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649853519000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101392/0101/?lang=en",
          "modified" : 1649853485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649853519065409446,
          "uri" : "https://developer.arm.com/documentation/101392/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "L2 memory system ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "pfYbxsf5TMiSpNpR",
        "urihash" : "pfYbxsf5TMiSpNpR",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Functional-description/L2-memory-system",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "memory system",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 5230942,
        "parentitem" : "625030b4caabfd7b3c13ed3a",
        "concepts" : "memory system",
        "documenttype" : "html",
        "isattachment" : "5230942",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853518000,
        "permanentid" : "65d4b03047a43db011a71edaf3003e86b71ff65c17903976aff94bc375e2",
        "syslanguage" : [ "English" ],
        "itemid" : "625030b8caabfd7b3c13ed95",
        "transactionid" : 869225,
        "title" : "L2 memory system ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853518000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853518048613964,
        "sysisattachment" : "5230942",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230942,
        "size" : 84,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Functional-description/L2-memory-system?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853497883,
        "syssize" : 84,
        "sysdate" : 1649853518000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 8,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Functional-description/L2-memory-system?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/Functional-description/L2-memory-system?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853518048613964,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en/Functional-description/L2-memory-system",
        "syscollection" : "default"
      },
      "Title" : "L2 memory system",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Functional-description/L2-memory-system",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Functional-description/L2-memory-system",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Functional-description/L2-memory-system?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Functional-description/L2-memory-system",
      "Excerpt" : "L2 memory system This chapter describes the L2 memory system. ... L2 memory system A76AE",
      "FirstSentences" : "L2 memory system This chapter describes the L2 memory system. L2 memory system A76AE"
    } ],
    "totalNumberOfChildResults" : 422,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "External access permissions to Debug registers ",
      "document_number" : "101392",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5230942",
      "sysurihash" : "qzs4TL3FLBytC0Ii",
      "urihash" : "qzs4TL3FLBytC0Ii",
      "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
      "systransactionid" : 869225,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1648684800000,
      "topparentid" : 5230942,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1649422516000,
      "sysconcepts" : "access permissions ; registers ; power domain ; stops ; performance monitor ; Double Lock ; low-power state ; entry ; DoubleLockStatus",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
      "attachmentparentid" : 5230942,
      "parentitem" : "625030b4caabfd7b3c13ed3a",
      "concepts" : "access permissions ; registers ; power domain ; stops ; performance monitor ; Double Lock ; low-power state ; entry ; DoubleLockStatus",
      "documenttype" : "html",
      "isattachment" : "5230942",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649853518000,
      "permanentid" : "9bde7bbf0d14f4fdeaad955d4967d94f7643477321111e70ed6fe8ed0166",
      "syslanguage" : [ "English" ],
      "itemid" : "625030bccaabfd7b3c13ee5c",
      "transactionid" : 869225,
      "title" : "External access permissions to Debug registers ",
      "products" : [ "Cortex-A76AE" ],
      "date" : 1649853518000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "101392:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649853518080457575,
      "sysisattachment" : "5230942",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5230942,
      "size" : 1455,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649853498071,
      "syssize" : 1455,
      "sysdate" : 1649853518000,
      "haslayout" : "1",
      "topparent" : "5230942",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5230942,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 103,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
      "document_revision" : "0101-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649853518000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101392/0101/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers?lang=en",
      "modified" : 1649853485000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649853518080457575,
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
      "syscollection" : "default"
    },
    "Title" : "External access permissions to Debug registers",
    "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
    "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
    "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-register-interfaces/External-access-permissions-to-Debug-registers",
    "Excerpt" : "External access permissions to Debug registers External access permission to the ... The following table describes the core response to accesses through the external ... Table 1. ... Table 2.",
    "FirstSentences" : "External access permissions to Debug registers External access permission to the Debug registers is subject to the conditions at the time of the access. The following table describes the core ..."
  }, {
    "title" : "Product Revisions",
    "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "excerpt" : "Product Revisions The following table indicates the main differences in functionality ... Table 1. ... Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First release for r0p1 ...",
    "firstSentences" : "Product Revisions The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N2 Core Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "e81kGafqy7jAkxLs",
        "urihash" : "e81kGafqy7jAkxLs",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
        "systransactionid" : 864276,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149640000,
        "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9a4",
        "transactionid" : 864276,
        "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149639979994808,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4969,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 4969,
        "sysdate" : 1649149639000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 321,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149639979994808,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. ... To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "firstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE. When ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "XPay6dOEh5J8sSkN",
        "urihash" : "XPay6dOEh5J8sSkN",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "undefined exception ; cryptographic instruction",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "concepts" : "undefined exception ; cryptographic instruction",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149696000,
        "permanentid" : "3c8ad7142a656aaa54da2252c6a79187224ce18e52ed98ae1721bb38b967",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9ad",
        "transactionid" : 864277,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149696048627672,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 514,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 514,
        "sysdate" : 1649149696000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149696048627672,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. ... To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "FirstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE. When ..."
    }, {
      "title" : "Document revisions",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "excerpt" : "Document revisions This appendix records the changes between released issues of this document. ... Document revisions Neoverse N2",
      "firstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Document revisions ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "dWs7JvfU2UOp3KPð",
        "urihash" : "dWs7JvfU2UOp3KPð",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149693000,
        "permanentid" : "1253d17520d9a718b3189a38b1267b9c7e494a59eb700697d26b3d1dafb2",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9b1",
        "transactionid" : 864277,
        "title" : "Document revisions ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149693224776280,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 125,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 125,
        "sysdate" : 1649149693000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 13,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Document-revisions?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149693224776280,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
        "syscollection" : "default"
      },
      "Title" : "Document revisions",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "Excerpt" : "Document revisions This appendix records the changes between released issues of this document. ... Document revisions Neoverse N2",
      "FirstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2"
    }, {
      "title" : "Cryptographic Extensions register summary",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "excerpt" : "Cryptographic Extensions register summary Software can identify the cryptographic ... The following table shows the instruction identification registers for the Neoverse\\u2122 N2 ... Table 1.",
      "firstSentences" : "Cryptographic Extensions register summary Software can identify the cryptographic instructions that are implemented in the Neoverse\\u2122 N2 core by reading identification registers. The following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cryptographic Extensions register summary ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "Wu9xC3zB8zgibEZW",
        "urihash" : "Wu9xC3zB8zgibEZW",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "N2 core ; Cryptographic Extensions ; Neoverse ; instructions ; registers ; summary Software",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "concepts" : "N2 core ; Cryptographic Extensions ; Neoverse ; instructions ; registers ; summary Software",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149689000,
        "permanentid" : "832c1506c810d801b4547941b9da03bc92ec823bf3b2328140481ac6d9cf",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9ae",
        "transactionid" : 864277,
        "title" : "Cryptographic Extensions register summary ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149689000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149689431719565,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 614,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 614,
        "sysdate" : 1649149689000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149689000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149689431719565,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
        "syscollection" : "default"
      },
      "Title" : "Cryptographic Extensions register summary",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "Excerpt" : "Cryptographic Extensions register summary Software can identify the cryptographic ... The following table shows the instruction identification registers for the Neoverse\\u2122 N2 ... Table 1.",
      "FirstSentences" : "Cryptographic Extensions register summary Software can identify the cryptographic instructions that are implemented in the Neoverse\\u2122 N2 core by reading identification registers. The following ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Product Revisions ",
      "document_number" : "102101",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5045246",
      "sysurihash" : "Bq7ioPVfc6rb5wb4",
      "urihash" : "Bq7ioPVfc6rb5wb4",
      "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 5045246,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639483766000,
      "sysconcepts" : "product revisions ; r0p1 ; functionality ; documentation ; r0p0",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "attachmentparentid" : 5045246,
      "parentitem" : "61b88976503be65e4e3ae9a4",
      "concepts" : "product revisions ; r0p1 ; functionality ; documentation ; r0p0",
      "documenttype" : "html",
      "isattachment" : "5045246",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149696000,
      "permanentid" : "69325f04df9d1f35543caaedbcaaa2ed72a1bbf3511c442f6bca4497ee3f",
      "syslanguage" : [ "English" ],
      "itemid" : "61b88976503be65e4e3ae9ac",
      "transactionid" : 864277,
      "title" : "Product Revisions ",
      "products" : [ "Neoverse N2" ],
      "date" : 1649149696000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102101:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149696075518076,
      "sysisattachment" : "5045246",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5045246,
      "size" : 341,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149583580,
      "syssize" : 341,
      "sysdate" : 1649149696000,
      "haslayout" : "1",
      "topparent" : "5045246",
      "label_version" : "0001",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5045246,
      "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
      "wordcount" : 31,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "document_revision" : "0001-05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149696000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "modified" : 1645008999000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149696075518076,
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
      "syscollection" : "default"
    },
    "Title" : "Product Revisions",
    "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "Excerpt" : "Product Revisions The following table indicates the main differences in functionality ... Table 1. ... Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First release for r0p1 ...",
    "FirstSentences" : "Product Revisions The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
    "uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "excerpt" : "18 May 2018 ... 30 April 2019 ... 13 May 2019 ... 6 December 2019 ... 16 September 2020 ... 26 November 2020 ... 6 May 2022 ... Proprietary Notice ... Conﬁdentiality ... Non-Conﬁdential",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p2 Technical Reference Manual Non-Conﬁdential Copyright © 2017–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 100806_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "document_number" : "10086",
        "document_version" : "0402",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277354",
        "sysurihash" : "x6PZvtRbYiRBl7rx",
        "urihash" : "x6PZvtRbYiRBl7rx",
        "sysuri" : "https://developer.arm.com/documentation/10086/0402/en",
        "systransactionid" : 900160,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1654646400000,
        "topparentid" : 5277354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654762201000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654762298000,
        "permanentid" : "cca8c02f828d647634359abff00f18617aaad87190cb43af6b108eaf6b6a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a1aad9b334256d9ea8b31d",
        "transactionid" : 900160,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654762298000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "10086:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654762298196994495,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654762240512,
        "syssize" : 229,
        "sysdate" : 1654762298000,
        "haslayout" : "1",
        "topparent" : "5277354",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277354,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654762298000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/10086/0402/?lang=en",
        "modified" : 1654762201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654762298196994495,
        "uri" : "https://developer.arm.com/documentation/10086/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "Uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "Excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "document_number" : "10086",
        "document_version" : "0402",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277354",
        "sysurihash" : "x6PZvtRbYiRBl7rx",
        "urihash" : "x6PZvtRbYiRBl7rx",
        "sysuri" : "https://developer.arm.com/documentation/10086/0402/en",
        "systransactionid" : 900160,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1654646400000,
        "topparentid" : 5277354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654762201000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654762298000,
        "permanentid" : "cca8c02f828d647634359abff00f18617aaad87190cb43af6b108eaf6b6a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a1aad9b334256d9ea8b31d",
        "transactionid" : 900160,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654762298000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "10086:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654762298196994495,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654762240512,
        "syssize" : 229,
        "sysdate" : 1654762298000,
        "haslayout" : "1",
        "topparent" : "5277354",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277354,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654762298000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/10086/0402/?lang=en",
        "modified" : 1654762201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654762298196994495,
        "uri" : "https://developer.arm.com/documentation/10086/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "Uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "Excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
      "document_number" : "10086",
      "document_version" : "0402",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5277354",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ZñcZ2bMOðbWCcMj4",
      "urihash" : "ZñcZ2bMOðbWCcMj4",
      "sysuri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
      "systransactionid" : 900161,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1654646400000,
      "topparentid" : 5277354,
      "numberofpages" : 727,
      "sysconcepts" : "assignments ; registers ; implementer ; identification registers ; css600 ; claim tag ; continuation code ; reads ; indicating ; architecture ; interfaces ; reusable IP ; slave interfaces ; transactions ; master interface ; formatting",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "attachmentparentid" : 5277354,
      "parentitem" : "62a1aad9b334256d9ea8b31d",
      "concepts" : "assignments ; registers ; implementer ; identification registers ; css600 ; claim tag ; continuation code ; reads ; indicating ; architecture ; interfaces ; reusable IP ; slave interfaces ; transactions ; master interface ; formatting",
      "documenttype" : "pdf",
      "isattachment" : "5277354",
      "sysindexeddate" : 1654762317000,
      "permanentid" : "088ffbd5183e63968d7804da3f07ae5ee80768b98b4a1ebb39d9682d0258",
      "syslanguage" : [ "English" ],
      "itemid" : "62a1aad9b334256d9ea8b31f",
      "transactionid" : 900161,
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
      "subject" : "This book describes the CoreSight SoC-600 System\n\t\t\tComponents.",
      "date" : 1654762316000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "10086:0402:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654762316427255259,
      "sysisattachment" : "5277354",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5277354,
      "size" : 5194922,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654762243812,
      "syssubject" : "This book describes the CoreSight SoC-600 System\n\t\t\tComponents.",
      "syssize" : 5194922,
      "sysdate" : 1654762316000,
      "topparent" : "5277354",
      "author" : "Arm Ltd.",
      "label_version" : "r4p2",
      "systopparentid" : 5277354,
      "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
      "wordcount" : 4508,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654762317000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654762316427255259,
      "uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
    "Uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "Excerpt" : "18 May 2018 ... 30 April 2019 ... 13 May 2019 ... 6 December 2019 ... 16 September 2020 ... 26 November 2020 ... 6 May 2022 ... Proprietary Notice ... Conﬁdentiality ... Non-Conﬁdential",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p2 Technical Reference Manual Non-Conﬁdential Copyright © 2017–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 100806_ ..."
  }, {
    "title" : "Attach to running programs",
    "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
    "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
    "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Get-started-with-DDT/Attach-to-running-programs?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
    "excerpt" : "Attaching with Open MPI If you click the command, this automatically selects all the MPI ... When you click Attach to selected\\/listed processes, DDT uses remote-exec to attach a ... Figure 4.",
    "firstSentences" : "Attach to running programs You can attach to running processes on any machine you can access, whether they are from MPI or scalar jobs, even if they have different executables and source pathnames.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Forge User Guide",
      "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
      "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
      "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Forge User Guide ",
        "document_number" : "101136",
        "document_version" : "22-0-3",
        "content_type" : "User Guide",
        "systopparent" : "5294858",
        "sysurihash" : "1yDjmoK6YFEmñe6W",
        "urihash" : "1yDjmoK6YFEmñe6W",
        "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "systransactionid" : 926564,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656633600000,
        "topparentid" : 5294858,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656678499000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1659093510000,
        "permanentid" : "cacf7723b3e3b4bb2648861049728134f3ca8a97b52c950668b585eb2b15",
        "syslanguage" : [ "English" ],
        "itemid" : "62bee86331ea212bb662582f",
        "transactionid" : 926564,
        "title" : "Arm Forge User Guide ",
        "products" : [ "Arm Forge" ],
        "date" : 1659093510000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101136:22-0-3:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659093510620918443,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659093486912,
        "syssize" : 5156,
        "sysdate" : 1659093510000,
        "haslayout" : "1",
        "topparent" : "5294858",
        "label_version" : "22.0.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294858,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Forge.",
        "wordcount" : 321,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
        "document_revision" : "2203-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659093510000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101136/22-0-3/?lang=en",
        "modified" : 1656678499000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1659093510620918443,
        "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Forge User Guide",
      "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
      "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ..."
    },
    "childResults" : [ {
      "title" : "Browse source code",
      "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
      "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
      "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Control-program-execution/Browse-source-code?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
      "excerpt" : "This information is presented in a variety of ways, depending on the current focus setting: ... Figure 1. ... Figure 2. ... Source code viewer functions context-menu options Browse source code",
      "firstSentences" : "Browse source code Source code is automatically displayed when a process is stopped, when you select a process, or position in the stack changed. If the source file cannot be found you are ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Forge User Guide",
        "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Forge User Guide ",
          "document_number" : "101136",
          "document_version" : "22-0-3",
          "content_type" : "User Guide",
          "systopparent" : "5294858",
          "sysurihash" : "1yDjmoK6YFEmñe6W",
          "urihash" : "1yDjmoK6YFEmñe6W",
          "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
          "systransactionid" : 926564,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656633600000,
          "topparentid" : 5294858,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656678499000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1659093510000,
          "permanentid" : "cacf7723b3e3b4bb2648861049728134f3ca8a97b52c950668b585eb2b15",
          "syslanguage" : [ "English" ],
          "itemid" : "62bee86331ea212bb662582f",
          "transactionid" : 926564,
          "title" : "Arm Forge User Guide ",
          "products" : [ "Arm Forge" ],
          "date" : 1659093510000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
          "document_id" : "101136:22-0-3:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659093510620918443,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659093486912,
          "syssize" : 5156,
          "sysdate" : 1659093510000,
          "haslayout" : "1",
          "topparent" : "5294858",
          "label_version" : "22.0.3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294858,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This document describes how to install and use Arm  Forge.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
          "document_revision" : "2203-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659093510000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101136/22-0-3/?lang=en",
          "modified" : 1656678499000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659093510620918443,
          "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Forge User Guide",
        "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Browse source code ",
        "document_number" : "101136",
        "document_version" : "22-0-3",
        "content_type" : "User Guide",
        "systopparent" : "5294858",
        "sysurihash" : "St1gac9IVCcN0PxJ",
        "urihash" : "St1gac9IVCcN0PxJ",
        "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
        "systransactionid" : 911113,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656633600000,
        "topparentid" : 5294858,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656678499000,
        "sysconcepts" : "source code ; stack ; gray ; execution ; automatically displayed ; breakpoint ; window ; MDA ; Cross-Process ; currently-executing",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
        "attachmentparentid" : 5294858,
        "parentitem" : "62bee86331ea212bb662582f",
        "concepts" : "source code ; stack ; gray ; execution ; automatically displayed ; breakpoint ; window ; MDA ; Cross-Process ; currently-executing",
        "documenttype" : "html",
        "isattachment" : "5294858",
        "sysindexeddate" : 1656678587000,
        "permanentid" : "640645e3e13ab1789f1f57bb3fdd5ff720cf16c49dedcc3578646a773156",
        "syslanguage" : [ "English" ],
        "itemid" : "62bee86731ea212bb6625883",
        "transactionid" : 911113,
        "title" : "Browse source code ",
        "products" : [ "Arm Forge" ],
        "date" : 1656678586000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101136:22-0-3:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656678586721431159,
        "sysisattachment" : "5294858",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5294858,
        "size" : 2546,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Control-program-execution/Browse-source-code?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656678573278,
        "syssize" : 2546,
        "sysdate" : 1656678586000,
        "haslayout" : "1",
        "topparent" : "5294858",
        "label_version" : "22.0.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294858,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Forge.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
        "document_revision" : "2203-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656678587000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Control-program-execution/Browse-source-code?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101136/22-0-3/DDT/Control-program-execution/Browse-source-code?lang=en",
        "modified" : 1656678499000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656678586721431159,
        "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
        "syscollection" : "default"
      },
      "Title" : "Browse source code",
      "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
      "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
      "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Control-program-execution/Browse-source-code?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
      "Excerpt" : "This information is presented in a variety of ways, depending on the current focus setting: ... Figure 1. ... Figure 2. ... Source code viewer functions context-menu options Browse source code",
      "FirstSentences" : "Browse source code Source code is automatically displayed when a process is stopped, when you select a process, or position in the stack changed. If the source file cannot be found you are ..."
    }, {
      "title" : "Find Files or Functions",
      "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
      "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
      "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Source-code/Find-Files-or-Functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
      "excerpt" : "Use Regular Expressions: When selected, your search can use Perl-style regular ... Regular Expression: When selected, the search term is interpreted as a regular ... Find Files or Functions",
      "firstSentences" : "Find Files or Functions The Find Files Or Functions dialog is displayed above the sources file list in the Project Files tree. You can type the name of a file, function, or other source code ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Forge User Guide",
        "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Forge User Guide ",
          "document_number" : "101136",
          "document_version" : "22-0-3",
          "content_type" : "User Guide",
          "systopparent" : "5294858",
          "sysurihash" : "1yDjmoK6YFEmñe6W",
          "urihash" : "1yDjmoK6YFEmñe6W",
          "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
          "systransactionid" : 926564,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656633600000,
          "topparentid" : 5294858,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656678499000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1659093510000,
          "permanentid" : "cacf7723b3e3b4bb2648861049728134f3ca8a97b52c950668b585eb2b15",
          "syslanguage" : [ "English" ],
          "itemid" : "62bee86331ea212bb662582f",
          "transactionid" : 926564,
          "title" : "Arm Forge User Guide ",
          "products" : [ "Arm Forge" ],
          "date" : 1659093510000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
          "document_id" : "101136:22-0-3:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659093510620918443,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659093486912,
          "syssize" : 5156,
          "sysdate" : 1659093510000,
          "haslayout" : "1",
          "topparent" : "5294858",
          "label_version" : "22.0.3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294858,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This document describes how to install and use Arm  Forge.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
          "document_revision" : "2203-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659093510000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101136/22-0-3/?lang=en",
          "modified" : 1656678499000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659093510620918443,
          "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Forge User Guide",
        "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Find Files or Functions ",
        "document_number" : "101136",
        "document_version" : "22-0-3",
        "content_type" : "User Guide",
        "systopparent" : "5294858",
        "sysurihash" : "t3BfxggIVswBReWo",
        "urihash" : "t3BfxggIVswBReWo",
        "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
        "systransactionid" : 911112,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656633600000,
        "topparentid" : 5294858,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656678499000,
        "sysconcepts" : "sources file ; tree ; regular expression ; search term ; fixed string ; glass icon ; Fortran modules ; HelloWorld ; occurrences ; Double-click",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
        "attachmentparentid" : 5294858,
        "parentitem" : "62bee86331ea212bb662582f",
        "concepts" : "sources file ; tree ; regular expression ; search term ; fixed string ; glass icon ; Fortran modules ; HelloWorld ; occurrences ; Double-click",
        "documenttype" : "html",
        "isattachment" : "5294858",
        "sysindexeddate" : 1656678586000,
        "permanentid" : "0fc03d82342a4014cf8eb7c445af6377102cbd2295455625f7b783c79b45",
        "syslanguage" : [ "English" ],
        "itemid" : "62bee86731ea212bb662586b",
        "transactionid" : 911112,
        "title" : "Find Files or Functions ",
        "products" : [ "Arm Forge" ],
        "date" : 1656678586000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101136:22-0-3:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656678586279122705,
        "sysisattachment" : "5294858",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5294858,
        "size" : 1993,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Source-code/Find-Files-or-Functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656678573215,
        "syssize" : 1993,
        "sysdate" : 1656678586000,
        "haslayout" : "1",
        "topparent" : "5294858",
        "label_version" : "22.0.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294858,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Forge.",
        "wordcount" : 124,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
        "document_revision" : "2203-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656678586000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Source-code/Find-Files-or-Functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101136/22-0-3/DDT/Source-code/Find-Files-or-Functions?lang=en",
        "modified" : 1656678499000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656678586279122705,
        "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
        "syscollection" : "default"
      },
      "Title" : "Find Files or Functions",
      "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
      "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
      "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Source-code/Find-Files-or-Functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
      "Excerpt" : "Use Regular Expressions: When selected, your search can use Perl-style regular ... Regular Expression: When selected, the search term is interpreted as a regular ... Find Files or Functions",
      "FirstSentences" : "Find Files or Functions The Find Files Or Functions dialog is displayed above the sources file list in the Project Files tree. You can type the name of a file, function, or other source code ..."
    }, {
      "title" : "Memory debugging options",
      "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
      "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
      "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Memory-debugging/Memory-debugging-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
      "excerpt" : "Only enable for these processes. ... To link with the memory debugging library, you must add the appropriate flags from the ... This is more reliable than using the -l argument of a compiler.",
      "firstSentences" : "Memory debugging options Manual configuration is often unnecessary, but it can be used to adjust the memory checks and protection, or to alter the information which is gathered. The current ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Forge User Guide",
        "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Forge User Guide ",
          "document_number" : "101136",
          "document_version" : "22-0-3",
          "content_type" : "User Guide",
          "systopparent" : "5294858",
          "sysurihash" : "1yDjmoK6YFEmñe6W",
          "urihash" : "1yDjmoK6YFEmñe6W",
          "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
          "systransactionid" : 926564,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656633600000,
          "topparentid" : 5294858,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656678499000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1659093510000,
          "permanentid" : "cacf7723b3e3b4bb2648861049728134f3ca8a97b52c950668b585eb2b15",
          "syslanguage" : [ "English" ],
          "itemid" : "62bee86331ea212bb662582f",
          "transactionid" : 926564,
          "title" : "Arm Forge User Guide ",
          "products" : [ "Arm Forge" ],
          "date" : 1659093510000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
          "document_id" : "101136:22-0-3:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659093510620918443,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659093486912,
          "syssize" : 5156,
          "sysdate" : 1659093510000,
          "haslayout" : "1",
          "topparent" : "5294858",
          "label_version" : "22.0.3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294858,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This document describes how to install and use Arm  Forge.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
          "document_revision" : "2203-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659093510000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101136/22-0-3/?lang=en",
          "modified" : 1656678499000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659093510620918443,
          "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Forge User Guide",
        "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory debugging options ",
        "document_number" : "101136",
        "document_version" : "22-0-3",
        "content_type" : "User Guide",
        "systopparent" : "5294858",
        "sysurihash" : "l4c10aGsvugpjqwp",
        "urihash" : "l4c10aGsvugpjqwp",
        "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
        "systransactionid" : 911112,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656633600000,
        "topparentid" : 5294858,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656678499000,
        "sysconcepts" : "memory debugging ; settings ; checks ; run ; checkbox ; protection ; pointers ; heap ; stack backtraces ; Static linking ; allow-multiple-definition ; See Writing ; breakpoint ; libdmallocthcxx",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
        "attachmentparentid" : 5294858,
        "parentitem" : "62bee86331ea212bb662582f",
        "concepts" : "memory debugging ; settings ; checks ; run ; checkbox ; protection ; pointers ; heap ; stack backtraces ; Static linking ; allow-multiple-definition ; See Writing ; breakpoint ; libdmallocthcxx",
        "documenttype" : "html",
        "isattachment" : "5294858",
        "sysindexeddate" : 1656678586000,
        "permanentid" : "ffce0bfd9c4f0044b7186582ff664aa29d396cc1f74642388a64642fc771",
        "syslanguage" : [ "English" ],
        "itemid" : "62bee86731ea212bb66258ae",
        "transactionid" : 911112,
        "title" : "Memory debugging options ",
        "products" : [ "Arm Forge" ],
        "date" : 1656678586000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101136:22-0-3:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656678586097073392,
        "sysisattachment" : "5294858",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5294858,
        "size" : 7273,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Memory-debugging/Memory-debugging-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656678573235,
        "syssize" : 7273,
        "sysdate" : 1656678586000,
        "haslayout" : "1",
        "topparent" : "5294858",
        "label_version" : "22.0.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294858,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Forge.",
        "wordcount" : 410,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
        "document_revision" : "2203-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656678586000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Memory-debugging/Memory-debugging-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101136/22-0-3/DDT/Memory-debugging/Memory-debugging-options?lang=en",
        "modified" : 1656678499000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656678586097073392,
        "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
        "syscollection" : "default"
      },
      "Title" : "Memory debugging options",
      "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
      "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
      "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Memory-debugging/Memory-debugging-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
      "Excerpt" : "Only enable for these processes. ... To link with the memory debugging library, you must add the appropriate flags from the ... This is more reliable than using the -l argument of a compiler.",
      "FirstSentences" : "Memory debugging options Manual configuration is often unnecessary, but it can be used to adjust the memory checks and protection, or to alter the information which is gathered. The current ..."
    } ],
    "totalNumberOfChildResults" : 22,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Attach to running programs ",
      "document_number" : "101136",
      "document_version" : "22-0-3",
      "content_type" : "User Guide",
      "systopparent" : "5294858",
      "sysurihash" : "cBlñdHE5V3XWOv2m",
      "urihash" : "cBlñdHE5V3XWOv2m",
      "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
      "systransactionid" : 911113,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656633600000,
      "topparentid" : 5294858,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656678499000,
      "sysconcepts" : "MPI ; Automatically-detected jobs ; manually select ; executables ; remote hosts ; ranks ; command-line ; attaching ; remote-exec ; hostnames ; Arm Forge ; localhost ; Preferences",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
      "attachmentparentid" : 5294858,
      "parentitem" : "62bee86331ea212bb662582f",
      "concepts" : "MPI ; Automatically-detected jobs ; manually select ; executables ; remote hosts ; ranks ; command-line ; attaching ; remote-exec ; hostnames ; Arm Forge ; localhost ; Preferences",
      "documenttype" : "html",
      "isattachment" : "5294858",
      "sysindexeddate" : 1656678587000,
      "permanentid" : "f73bd4255fae2ff4760e4ac37a356d9de0e32c577ba3744c9f4099a569cd",
      "syslanguage" : [ "English" ],
      "itemid" : "62bee86631ea212bb6625859",
      "transactionid" : 911113,
      "title" : "Attach to running programs ",
      "products" : [ "Arm Forge" ],
      "date" : 1656678587000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "HPC Software",
      "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
      "document_id" : "101136:22-0-3:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656678587184496102,
      "sysisattachment" : "5294858",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5294858,
      "size" : 5909,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Get-started-with-DDT/Attach-to-running-programs?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656678573264,
      "syssize" : 5909,
      "sysdate" : 1656678587000,
      "haslayout" : "1",
      "topparent" : "5294858",
      "label_version" : "22.0.3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5294858,
      "navigationhierarchiescategories" : [ "HPC" ],
      "content_description" : "This document describes how to install and use Arm  Forge.",
      "wordcount" : 293,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
      "document_revision" : "2203-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656678587000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Get-started-with-DDT/Attach-to-running-programs?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101136/22-0-3/DDT/Get-started-with-DDT/Attach-to-running-programs?lang=en",
      "modified" : 1656678499000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656678587184496102,
      "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
      "syscollection" : "default"
    },
    "Title" : "Attach to running programs",
    "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
    "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
    "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Get-started-with-DDT/Attach-to-running-programs?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
    "Excerpt" : "Attaching with Open MPI If you click the command, this automatically selects all the MPI ... When you click Attach to selected\\/listed processes, DDT uses remote-exec to attach a ... Figure 4.",
    "FirstSentences" : "Attach to running programs You can attach to running processes on any machine you can access, whether they are from MPI or scalar jobs, even if they have different executables and source pathnames."
  }, {
    "title" : "Conventions",
    "uri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
    "printableUri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
    "clickUri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Conventions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
    "excerpt" : "Signal names. ... <and> Encloses replaceable terms for assembler syntax where they appear in code or code ... Conventions Mali Offline CompilerSoftware Development ToolsArm Mobile StudioShader ...",
    "firstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Mali Offline Compiler User Guide",
      "uri" : "https://developer.arm.com/documentation/101863/0705/en",
      "printableUri" : "https://developer.arm.com/documentation/101863/0705/en",
      "clickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
      "excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Mali Offline Compiler User Guide ",
        "document_number" : "101863",
        "document_version" : "0705",
        "content_type" : "User Guide",
        "systopparent" : "5252116",
        "sysurihash" : "fwXFFMz5F4Apyqip",
        "urihash" : "fwXFFMz5F4Apyqip",
        "sysuri" : "https://developer.arm.com/documentation/101863/0705/en",
        "systransactionid" : 904105,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 5252116,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1652356089000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655464673000,
        "permanentid" : "f649bba1fe24974d3b1ae3e9e6175e4bff3b8f0c2b4a955923aae7d68ad6",
        "syslanguage" : [ "English" ],
        "itemid" : "627cf3f9c20acc56309817d2",
        "transactionid" : 904105,
        "title" : "Arm Mali Offline Compiler User Guide ",
        "products" : [ "Mali Offline Compiler" ],
        "date" : 1655464673000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL" ],
        "document_id" : "101863:0705:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655464673350852566,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 4785,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655464594275,
        "syssize" : 4785,
        "sysdate" : 1655464673000,
        "haslayout" : "1",
        "topparent" : "5252116",
        "label_version" : "7.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5252116,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "document_revision" : "0705-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655464673000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101863/0705/?lang=en",
        "modified" : 1652455367000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1655464673350852566,
        "uri" : "https://developer.arm.com/documentation/101863/0705/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mali Offline Compiler User Guide",
      "Uri" : "https://developer.arm.com/documentation/101863/0705/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en",
      "ClickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
      "Excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ..."
    },
    "childResults" : [ {
      "title" : "Other information",
      "uri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
      "printableUri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
      "clickUri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Other-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
      "excerpt" : "Other information See the Arm website for other relevant information. ... Arm\\u00AE Developer. ... Arm\\u00AE Documentation. ... Technical Support. ... Arm\\u00AE Glossary.",
      "firstSentences" : "Other information See the Arm website for other relevant information. Arm\\u00AE Developer. Arm\\u00AE Documentation. Technical Support. Arm\\u00AE Glossary. Other information Mali Offline ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Mali Offline Compiler User Guide",
        "uri" : "https://developer.arm.com/documentation/101863/0705/en",
        "printableUri" : "https://developer.arm.com/documentation/101863/0705/en",
        "clickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
        "excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Mali Offline Compiler User Guide ",
          "document_number" : "101863",
          "document_version" : "0705",
          "content_type" : "User Guide",
          "systopparent" : "5252116",
          "sysurihash" : "fwXFFMz5F4Apyqip",
          "urihash" : "fwXFFMz5F4Apyqip",
          "sysuri" : "https://developer.arm.com/documentation/101863/0705/en",
          "systransactionid" : 904105,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 5252116,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1652356089000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655464673000,
          "permanentid" : "f649bba1fe24974d3b1ae3e9e6175e4bff3b8f0c2b4a955923aae7d68ad6",
          "syslanguage" : [ "English" ],
          "itemid" : "627cf3f9c20acc56309817d2",
          "transactionid" : 904105,
          "title" : "Arm Mali Offline Compiler User Guide ",
          "products" : [ "Mali Offline Compiler" ],
          "date" : 1655464673000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL" ],
          "document_id" : "101863:0705:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655464673350852566,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4785,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655464594275,
          "syssize" : 4785,
          "sysdate" : 1655464673000,
          "haslayout" : "1",
          "topparent" : "5252116",
          "label_version" : "7.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5252116,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
          "document_revision" : "0705-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655464673000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101863/0705/?lang=en",
          "modified" : 1652455367000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1655464673350852566,
          "uri" : "https://developer.arm.com/documentation/101863/0705/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Mali Offline Compiler User Guide",
        "Uri" : "https://developer.arm.com/documentation/101863/0705/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en",
        "ClickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
        "Excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Other information ",
        "document_number" : "101863",
        "document_version" : "0705",
        "content_type" : "User Guide",
        "systopparent" : "5252116",
        "sysurihash" : "9yðVsLo2Nppnyw5o",
        "urihash" : "9yðVsLo2Nppnyw5o",
        "sysuri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
        "systransactionid" : 886211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1645488000000,
        "topparentid" : 5252116,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1652356089000,
        "sysconcepts" : "Arm ; u00AE Documentation",
        "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
        "attachmentparentid" : 5252116,
        "parentitem" : "627cf3f9c20acc56309817d2",
        "concepts" : "Arm ; u00AE Documentation",
        "documenttype" : "html",
        "isattachment" : "5252116",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652356126000,
        "permanentid" : "ebe903effd7c84910e9269a53eca952bc237b0cf2bbfdf740b7a84b43f19",
        "syslanguage" : [ "English" ],
        "itemid" : "627cf3fac20acc56309817d6",
        "transactionid" : 886211,
        "navigationhierarchiesproducttype" : "Profilers",
        "title" : "Other information ",
        "products" : [ "Mali Offline Compiler" ],
        "date" : 1652356125000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "OpenCL", "OpenGL ES", "Optimization", "Performance", "Profiling", "Vulkan", "Debugging" ],
        "document_id" : "101863:0705:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652356125787622092,
        "sysisattachment" : "5252116",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5252116,
        "size" : 301,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Other-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652356099425,
        "syssize" : 301,
        "sysdate" : 1652356125000,
        "haslayout" : "1",
        "topparent" : "5252116",
        "label_version" : "7.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5252116,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "document_revision" : "0705-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652356126000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Other-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101863/0705/Introduction/Other-information?lang=en",
        "modified" : 1652356089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652356125787622092,
        "uri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
        "syscollection" : "default"
      },
      "Title" : "Other information",
      "Uri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
      "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
      "ClickUri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Other-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
      "Excerpt" : "Other information See the Arm website for other relevant information. ... Arm\\u00AE Developer. ... Arm\\u00AE Documentation. ... Technical Support. ... Arm\\u00AE Glossary.",
      "FirstSentences" : "Other information See the Arm website for other relevant information. Arm\\u00AE Developer. Arm\\u00AE Documentation. Technical Support. Arm\\u00AE Glossary. Other information Mali Offline ..."
    }, {
      "title" : "Using Mali Offline Compiler",
      "uri" : "https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
      "printableUri" : "https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
      "clickUri" : "https://developer.arm.com/documentation/101863/0705/Using-Mali-Offline-Compiler?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
      "excerpt" : "Using Mali Offline Compiler To query the capabilities of the compiler, or of a specific GPU, and to compile the shader, ... If compilation is successful, analyze the output performance report.",
      "firstSentences" : "Using Mali Offline Compiler To query the capabilities of the compiler, or of a specific GPU, and to compile the shader, invoke malioc with different command-line options. If compilation is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Mali Offline Compiler User Guide",
        "uri" : "https://developer.arm.com/documentation/101863/0705/en",
        "printableUri" : "https://developer.arm.com/documentation/101863/0705/en",
        "clickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
        "excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Mali Offline Compiler User Guide ",
          "document_number" : "101863",
          "document_version" : "0705",
          "content_type" : "User Guide",
          "systopparent" : "5252116",
          "sysurihash" : "fwXFFMz5F4Apyqip",
          "urihash" : "fwXFFMz5F4Apyqip",
          "sysuri" : "https://developer.arm.com/documentation/101863/0705/en",
          "systransactionid" : 904105,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 5252116,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1652356089000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655464673000,
          "permanentid" : "f649bba1fe24974d3b1ae3e9e6175e4bff3b8f0c2b4a955923aae7d68ad6",
          "syslanguage" : [ "English" ],
          "itemid" : "627cf3f9c20acc56309817d2",
          "transactionid" : 904105,
          "title" : "Arm Mali Offline Compiler User Guide ",
          "products" : [ "Mali Offline Compiler" ],
          "date" : 1655464673000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL" ],
          "document_id" : "101863:0705:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655464673350852566,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4785,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655464594275,
          "syssize" : 4785,
          "sysdate" : 1655464673000,
          "haslayout" : "1",
          "topparent" : "5252116",
          "label_version" : "7.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5252116,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
          "document_revision" : "0705-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655464673000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101863/0705/?lang=en",
          "modified" : 1652455367000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1655464673350852566,
          "uri" : "https://developer.arm.com/documentation/101863/0705/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Mali Offline Compiler User Guide",
        "Uri" : "https://developer.arm.com/documentation/101863/0705/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en",
        "ClickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
        "Excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Using Mali Offline Compiler ",
        "document_number" : "101863",
        "document_version" : "0705",
        "content_type" : "User Guide",
        "systopparent" : "5252116",
        "sysurihash" : "NkBDnOFCsDhWiccx",
        "urihash" : "NkBDnOFCsDhWiccx",
        "sysuri" : "https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
        "systransactionid" : 886819,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 5252116,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1652356089000,
        "sysconcepts" : "compilation ; performance report ; command-line options ; malioc ; shader ; GPU",
        "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
        "attachmentparentid" : 5252116,
        "parentitem" : "627cf3f9c20acc56309817d2",
        "concepts" : "compilation ; performance report ; command-line options ; malioc ; shader ; GPU",
        "documenttype" : "html",
        "isattachment" : "5252116",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652455399000,
        "permanentid" : "f2ae7655ea2a2780ec81e583f3f7af780ba56838a24b7c443d62bba8586a",
        "syslanguage" : [ "English" ],
        "itemid" : "627cf3fac20acc56309817db",
        "transactionid" : 886819,
        "title" : "Using Mali Offline Compiler ",
        "products" : [ "Mali Offline Compiler" ],
        "date" : 1652455399000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL" ],
        "document_id" : "101863:0705:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652455399947944689,
        "sysisattachment" : "5252116",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5252116,
        "size" : 396,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101863/0705/Using-Mali-Offline-Compiler?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652455374369,
        "syssize" : 396,
        "sysdate" : 1652455399000,
        "haslayout" : "1",
        "topparent" : "5252116",
        "label_version" : "7.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5252116,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
        "wordcount" : 39,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "document_revision" : "0705-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652455399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/Using-Mali-Offline-Compiler?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101863/0705/Using-Mali-Offline-Compiler?lang=en",
        "modified" : 1652455367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652455399947944689,
        "uri" : "https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
        "syscollection" : "default"
      },
      "Title" : "Using Mali Offline Compiler",
      "Uri" : "https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
      "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
      "ClickUri" : "https://developer.arm.com/documentation/101863/0705/Using-Mali-Offline-Compiler?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
      "Excerpt" : "Using Mali Offline Compiler To query the capabilities of the compiler, or of a specific GPU, and to compile the shader, ... If compilation is successful, analyze the output performance report.",
      "FirstSentences" : "Using Mali Offline Compiler To query the capabilities of the compiler, or of a specific GPU, and to compile the shader, invoke malioc with different command-line options. If compilation is ..."
    }, {
      "title" : "GPU support",
      "uri" : "https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
      "printableUri" : "https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
      "clickUri" : "https://developer.arm.com/documentation/101863/0705/Platform-support/GPU-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
      "excerpt" : "GPU support Arm\\u00AE Mali\\u2122 Offline Compiler supports the following Mali GPU products: Valhall ... OpenCL) Mali-G72 (OpenGL ES, Vulkan, OpenCL) Mali-G71 (OpenGL ES, Vulkan, OpenCL) Mali- ...",
      "firstSentences" : "GPU support Arm\\u00AE Mali\\u2122 Offline Compiler supports the following Mali GPU products: Valhall architecture Mali-G710 (OpenGL ES, Vulkan, OpenCL) Mali-G610 (OpenGL ES, Vulkan, OpenCL) Mali- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Mali Offline Compiler User Guide",
        "uri" : "https://developer.arm.com/documentation/101863/0705/en",
        "printableUri" : "https://developer.arm.com/documentation/101863/0705/en",
        "clickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
        "excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Mali Offline Compiler User Guide ",
          "document_number" : "101863",
          "document_version" : "0705",
          "content_type" : "User Guide",
          "systopparent" : "5252116",
          "sysurihash" : "fwXFFMz5F4Apyqip",
          "urihash" : "fwXFFMz5F4Apyqip",
          "sysuri" : "https://developer.arm.com/documentation/101863/0705/en",
          "systransactionid" : 904105,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 5252116,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1652356089000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655464673000,
          "permanentid" : "f649bba1fe24974d3b1ae3e9e6175e4bff3b8f0c2b4a955923aae7d68ad6",
          "syslanguage" : [ "English" ],
          "itemid" : "627cf3f9c20acc56309817d2",
          "transactionid" : 904105,
          "title" : "Arm Mali Offline Compiler User Guide ",
          "products" : [ "Mali Offline Compiler" ],
          "date" : 1655464673000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL" ],
          "document_id" : "101863:0705:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655464673350852566,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4785,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655464594275,
          "syssize" : 4785,
          "sysdate" : 1655464673000,
          "haslayout" : "1",
          "topparent" : "5252116",
          "label_version" : "7.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5252116,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
          "document_revision" : "0705-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655464673000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101863/0705/?lang=en",
          "modified" : 1652455367000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1655464673350852566,
          "uri" : "https://developer.arm.com/documentation/101863/0705/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Mali Offline Compiler User Guide",
        "Uri" : "https://developer.arm.com/documentation/101863/0705/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en",
        "ClickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
        "Excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "GPU support ",
        "document_number" : "101863",
        "document_version" : "0705",
        "content_type" : "User Guide",
        "systopparent" : "5252116",
        "sysurihash" : "fzjYTn1NDhoucAiF",
        "urihash" : "fzjYTn1NDhoucAiF",
        "sysuri" : "https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
        "systransactionid" : 886819,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 5252116,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1652356089000,
        "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
        "attachmentparentid" : 5252116,
        "parentitem" : "627cf3f9c20acc56309817d2",
        "documenttype" : "html",
        "isattachment" : "5252116",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652455399000,
        "permanentid" : "4c60aedf780f04680f034ca08ffa536559a3bcf4f81a1570e54b7a36e4db",
        "syslanguage" : [ "English", "Dutch" ],
        "itemid" : "627cf3fac20acc56309817d9",
        "transactionid" : 886819,
        "title" : "GPU support ",
        "products" : [ "Mali Offline Compiler" ],
        "date" : 1652455399000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL" ],
        "document_id" : "101863:0705:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652455399978657703,
        "sysisattachment" : "5252116",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5252116,
        "size" : 1236,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101863/0705/Platform-support/GPU-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652455374380,
        "syssize" : 1236,
        "sysdate" : 1652455399000,
        "haslayout" : "1",
        "topparent" : "5252116",
        "label_version" : "7.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5252116,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "document_revision" : "0705-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652455399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/Platform-support/GPU-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101863/0705/Platform-support/GPU-support?lang=en",
        "modified" : 1652455367000,
        "latest_version" : "true",
        "language" : [ "English", "Dutch" ],
        "sysrowid" : 1652455399978657703,
        "uri" : "https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
        "syscollection" : "default"
      },
      "Title" : "GPU support",
      "Uri" : "https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
      "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
      "ClickUri" : "https://developer.arm.com/documentation/101863/0705/Platform-support/GPU-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
      "Excerpt" : "GPU support Arm\\u00AE Mali\\u2122 Offline Compiler supports the following Mali GPU products: Valhall ... OpenCL) Mali-G72 (OpenGL ES, Vulkan, OpenCL) Mali-G71 (OpenGL ES, Vulkan, OpenCL) Mali- ...",
      "FirstSentences" : "GPU support Arm\\u00AE Mali\\u2122 Offline Compiler supports the following Mali GPU products: Valhall architecture Mali-G710 (OpenGL ES, Vulkan, OpenCL) Mali-G610 (OpenGL ES, Vulkan, OpenCL) Mali- ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Conventions ",
      "document_number" : "101863",
      "document_version" : "0705",
      "content_type" : "User Guide",
      "systopparent" : "5252116",
      "sysurihash" : "hHEvpt5TBnñlVO4y",
      "urihash" : "hHEvpt5TBnñlVO4y",
      "sysuri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
      "systransactionid" : 886211,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1645488000000,
      "topparentid" : 5252116,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652356089000,
      "sysconcepts" : "Arm documentation ; typographical conventions ; meaning ; system failure ; damage ; commands ; monospace ; assembler syntax ; industry standard ; recommendations ; abbreviation ; subsections",
      "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
      "attachmentparentid" : 5252116,
      "parentitem" : "627cf3f9c20acc56309817d2",
      "concepts" : "Arm documentation ; typographical conventions ; meaning ; system failure ; damage ; commands ; monospace ; assembler syntax ; industry standard ; recommendations ; abbreviation ; subsections",
      "documenttype" : "html",
      "isattachment" : "5252116",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1652356126000,
      "permanentid" : "f4aa2f97f0276d0021dd680669b00da9a0583c6740e015434359d6a5754b",
      "syslanguage" : [ "English" ],
      "itemid" : "627cf3fac20acc56309817d5",
      "transactionid" : 886211,
      "navigationhierarchiesproducttype" : "Profilers",
      "title" : "Conventions ",
      "products" : [ "Mali Offline Compiler" ],
      "date" : 1652356125000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application software", "OpenCL", "OpenGL ES", "Optimization", "Performance", "Profiling", "Vulkan", "Debugging" ],
      "document_id" : "101863:0705:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652356125825442200,
      "sysisattachment" : "5252116",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5252116,
      "size" : 1975,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Conventions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652356099425,
      "syssize" : 1975,
      "sysdate" : 1652356125000,
      "haslayout" : "1",
      "topparent" : "5252116",
      "label_version" : "7.5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5252116,
      "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
      "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
      "wordcount" : 153,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
      "document_revision" : "0705-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652356126000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Conventions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101863/0705/Introduction/Conventions?lang=en",
      "modified" : 1652356089000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652356125825442200,
      "uri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
      "syscollection" : "default"
    },
    "Title" : "Conventions",
    "Uri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
    "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
    "ClickUri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Conventions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
    "Excerpt" : "Signal names. ... <and> Encloses replaceable terms for assembler syntax where they appear in code or code ... Conventions Mali Offline CompilerSoftware Development ToolsArm Mobile StudioShader ...",
    "FirstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms."
  }, {
    "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
    "uri" : "https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ac608fb334256d9ea8b8a6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
    "excerpt" : "DOCUMENT. ... All rights reserved. ... Non-Conﬁdential Page 2 of 51 ... Arm® Streamline Target Setup Guide for Bare-metal ... Applications ... Document ID: 101815_0801_00_en ... Issue: 00",
    "firstSentences" : "Arm® Streamline Version 8.1 Target Setup Guide for Bare-metal Applications Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101815_0801_00_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
      "uri" : "https://developer.arm.com/documentation/101815/0801/en",
      "printableUri" : "https://developer.arm.com/documentation/101815/0801/en",
      "clickUri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Bare-metal Applications Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
        "document_number" : "101815",
        "document_version" : "0801",
        "content_type" : "User Guide",
        "systopparent" : "5283379",
        "sysurihash" : "82KpRkJ6BBVIPZez",
        "urihash" : "82KpRkJ6BBVIPZez",
        "sysuri" : "https://developer.arm.com/documentation/101815/0801/en",
        "systransactionid" : 953810,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653004800000,
        "topparentid" : 5283379,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655464078000,
        "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1662032328000,
        "permanentid" : "9fc75141848c6f8ac668fea541d4c7db17ac1b70604637e432ff5e51a5b9",
        "syslanguage" : [ "English" ],
        "itemid" : "62ac608eb334256d9ea8b87b",
        "transactionid" : 953810,
        "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
        "products" : [ "Streamline Performance Analyzer" ],
        "date" : 1662032328000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Performance", "Profiling", "Microcontrollers", "Real-time Processors" ],
        "document_id" : "101815:0801:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662032328718980536,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 4661,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662032322323,
        "syssize" : 4661,
        "sysdate" : 1662032328000,
        "haslayout" : "1",
        "topparent" : "5283379",
        "label_version" : "8.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5283379,
        "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
        "content_description" : "This document describes how to set up Arm Streamline on a bare-metal target device.",
        "wordcount" : 314,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "document_revision" : "0801-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662032328000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101815/0801/?lang=en",
        "modified" : 1658156190000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1662032328718980536,
        "uri" : "https://developer.arm.com/documentation/101815/0801/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
      "Uri" : "https://developer.arm.com/documentation/101815/0801/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101815/0801/en",
      "ClickUri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Bare-metal Applications Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document ..."
    },
    "childResults" : [ {
      "title" : "ITM workflow",
      "uri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
      "printableUri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
      "clickUri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
      "excerpt" : "Connect your target to a DSTREAM device. ... Streamline reformats it and prepares it for analysis. ... Related tasks Configuring Barman ITM workflow StreamlineBare-metalSoftware Development ...",
      "firstSentences" : "ITM workflow The workflow for ITM involves a complex series of interactions between the applications involved. Generate Barman agent code for ITM using the Barman Generator Wizard dialog in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
        "uri" : "https://developer.arm.com/documentation/101815/0801/en",
        "printableUri" : "https://developer.arm.com/documentation/101815/0801/en",
        "clickUri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Bare-metal Applications Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
          "document_number" : "101815",
          "document_version" : "0801",
          "content_type" : "User Guide",
          "systopparent" : "5283379",
          "sysurihash" : "82KpRkJ6BBVIPZez",
          "urihash" : "82KpRkJ6BBVIPZez",
          "sysuri" : "https://developer.arm.com/documentation/101815/0801/en",
          "systransactionid" : 953810,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653004800000,
          "topparentid" : 5283379,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1655464078000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1662032328000,
          "permanentid" : "9fc75141848c6f8ac668fea541d4c7db17ac1b70604637e432ff5e51a5b9",
          "syslanguage" : [ "English" ],
          "itemid" : "62ac608eb334256d9ea8b87b",
          "transactionid" : 953810,
          "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
          "products" : [ "Streamline Performance Analyzer" ],
          "date" : 1662032328000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Performance", "Profiling", "Microcontrollers", "Real-time Processors" ],
          "document_id" : "101815:0801:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
          "audience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662032328718980536,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4661,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662032322323,
          "syssize" : 4661,
          "sysdate" : 1662032328000,
          "haslayout" : "1",
          "topparent" : "5283379",
          "label_version" : "8.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5283379,
          "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
          "content_description" : "This document describes how to set up Arm Streamline on a bare-metal target device.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "document_revision" : "0801-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662032328000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101815/0801/?lang=en",
          "modified" : 1658156190000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1662032328718980536,
          "uri" : "https://developer.arm.com/documentation/101815/0801/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
        "Uri" : "https://developer.arm.com/documentation/101815/0801/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101815/0801/en",
        "ClickUri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Bare-metal Applications Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ITM workflow ",
        "document_number" : "101815",
        "document_version" : "0801",
        "content_type" : "User Guide",
        "systopparent" : "5283379",
        "sysurihash" : "1jKAk4I2jrK6Jm3v",
        "urihash" : "1jKAk4I2jrK6Jm3v",
        "sysuri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
        "systransactionid" : 920753,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653004800000,
        "topparentid" : 5283379,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655464078000,
        "sysconcepts" : "ITM ; Barman agent ; sampling ; u00AE ; wizard ; workflow ; Arm Development Studio ; DSTREAM device ; applications involved ; complex series ; initialization",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5283379,
        "parentitem" : "62ac608eb334256d9ea8b87b",
        "concepts" : "ITM ; Barman agent ; sampling ; u00AE ; wizard ; workflow ; Arm Development Studio ; DSTREAM device ; applications involved ; complex series ; initialization",
        "documenttype" : "html",
        "isattachment" : "5283379",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1658156219000,
        "permanentid" : "be8afa7cb4cf79eadaf05494586aea272ee87413f5d14c82f512dc6e6e83",
        "syslanguage" : [ "English" ],
        "itemid" : "62ac608eb334256d9ea8b88d",
        "transactionid" : 920753,
        "title" : "ITM workflow ",
        "products" : [ "Streamline Performance Analyzer" ],
        "date" : 1658156219000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Performance", "Profiling", "Microcontrollers", "Real-time Processors" ],
        "document_id" : "101815:0801:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658156219079282392,
        "sysisattachment" : "5283379",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5283379,
        "size" : 1498,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658156202611,
        "syssize" : 1498,
        "sysdate" : 1658156219000,
        "haslayout" : "1",
        "topparent" : "5283379",
        "label_version" : "8.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5283379,
        "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
        "content_description" : "This document describes how to set up Arm Streamline on a bare-metal target device.",
        "wordcount" : 118,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "document_revision" : "0801-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658156219000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow?lang=en",
        "modified" : 1658156190000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658156219079282392,
        "uri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
        "syscollection" : "default"
      },
      "Title" : "ITM workflow",
      "Uri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
      "PrintableUri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
      "ClickUri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
      "Excerpt" : "Connect your target to a DSTREAM device. ... Streamline reformats it and prepares it for analysis. ... Related tasks Configuring Barman ITM workflow StreamlineBare-metalSoftware Development ...",
      "FirstSentences" : "ITM workflow The workflow for ITM involves a complex series of interactions between the applications involved. Generate Barman agent code for ITM using the Barman Generator Wizard dialog in ..."
    }, {
      "title" : "Importing an ITM trace",
      "uri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
      "printableUri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
      "clickUri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
      "excerpt" : "Importing an ITM trace Import ITM trace files into Streamline for analysis. ... Procedure Click Import Capture File(s)\\u2026 in the Streamline Data view. ... Select the trace file to import.",
      "firstSentences" : "Importing an ITM trace Import ITM trace files into Streamline for analysis. Procedure Click Import Capture File(s)\\u2026 in the Streamline Data view. Select the import file type ITM Trace Files.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
        "uri" : "https://developer.arm.com/documentation/101815/0801/en",
        "printableUri" : "https://developer.arm.com/documentation/101815/0801/en",
        "clickUri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Bare-metal Applications Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
          "document_number" : "101815",
          "document_version" : "0801",
          "content_type" : "User Guide",
          "systopparent" : "5283379",
          "sysurihash" : "82KpRkJ6BBVIPZez",
          "urihash" : "82KpRkJ6BBVIPZez",
          "sysuri" : "https://developer.arm.com/documentation/101815/0801/en",
          "systransactionid" : 953810,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653004800000,
          "topparentid" : 5283379,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1655464078000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1662032328000,
          "permanentid" : "9fc75141848c6f8ac668fea541d4c7db17ac1b70604637e432ff5e51a5b9",
          "syslanguage" : [ "English" ],
          "itemid" : "62ac608eb334256d9ea8b87b",
          "transactionid" : 953810,
          "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
          "products" : [ "Streamline Performance Analyzer" ],
          "date" : 1662032328000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Performance", "Profiling", "Microcontrollers", "Real-time Processors" ],
          "document_id" : "101815:0801:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
          "audience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662032328718980536,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4661,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662032322323,
          "syssize" : 4661,
          "sysdate" : 1662032328000,
          "haslayout" : "1",
          "topparent" : "5283379",
          "label_version" : "8.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5283379,
          "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
          "content_description" : "This document describes how to set up Arm Streamline on a bare-metal target device.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "document_revision" : "0801-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662032328000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101815/0801/?lang=en",
          "modified" : 1658156190000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1662032328718980536,
          "uri" : "https://developer.arm.com/documentation/101815/0801/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
        "Uri" : "https://developer.arm.com/documentation/101815/0801/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101815/0801/en",
        "ClickUri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Bare-metal Applications Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Importing an ITM trace ",
        "document_number" : "101815",
        "document_version" : "0801",
        "content_type" : "User Guide",
        "systopparent" : "5283379",
        "sysurihash" : "UBCYxTknswgbVXU9",
        "urihash" : "UBCYxTknswgbVXU9",
        "sysuri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
        "systransactionid" : 920753,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653004800000,
        "topparentid" : 5283379,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655464078000,
        "sysconcepts" : "ITM trace ; barman ; import ; Wizard produced ; channel ; Open",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5283379,
        "parentitem" : "62ac608eb334256d9ea8b87b",
        "concepts" : "ITM trace ; barman ; import ; Wizard produced ; channel ; Open",
        "documenttype" : "html",
        "isattachment" : "5283379",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1658156219000,
        "permanentid" : "f827ff46be00cb2fd0186a2b0b56f600bd9b1e644e965c6f3b18968d3387",
        "syslanguage" : [ "English" ],
        "itemid" : "62ac608eb334256d9ea8b88e",
        "transactionid" : 920753,
        "title" : "Importing an ITM trace ",
        "products" : [ "Streamline Performance Analyzer" ],
        "date" : 1658156219000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Performance", "Profiling", "Microcontrollers", "Real-time Processors" ],
        "document_id" : "101815:0801:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658156219043728453,
        "sysisattachment" : "5283379",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5283379,
        "size" : 760,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658156202611,
        "syssize" : 760,
        "sysdate" : 1658156219000,
        "haslayout" : "1",
        "topparent" : "5283379",
        "label_version" : "8.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5283379,
        "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
        "content_description" : "This document describes how to set up Arm Streamline on a bare-metal target device.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "document_revision" : "0801-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658156219000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace?lang=en",
        "modified" : 1658156190000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658156219043728453,
        "uri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
        "syscollection" : "default"
      },
      "Title" : "Importing an ITM trace",
      "Uri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
      "PrintableUri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
      "ClickUri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
      "Excerpt" : "Importing an ITM trace Import ITM trace files into Streamline for analysis. ... Procedure Click Import Capture File(s)\\u2026 in the Streamline Data view. ... Select the trace file to import.",
      "FirstSentences" : "Importing an ITM trace Import ITM trace files into Streamline for analysis. Procedure Click Import Capture File(s)\\u2026 in the Streamline Data view. Select the import file type ITM Trace Files."
    } ],
    "totalNumberOfChildResults" : 3,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
      "document_number" : "101815",
      "document_version" : "0801",
      "content_type" : "User Guide",
      "systopparent" : "5283379",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "lGzCf26jvAZjðihI",
      "urihash" : "lGzCf26jvAZjðihI",
      "sysuri" : "https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
      "systransactionid" : 920753,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1653004800000,
      "topparentid" : 5283379,
      "numberofpages" : 51,
      "sysconcepts" : "bare-metal agent ; configuration ; timestamps ; RAM buffer ; barman ; arbitrary units ; multiplier ; limitations ; processing elements ; target device ; data collection ; arm ; documentation ; Trace Macrocell ; generation utility ; host directory",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
      "attachmentparentid" : 5283379,
      "parentitem" : "62ac608eb334256d9ea8b87b",
      "concepts" : "bare-metal agent ; configuration ; timestamps ; RAM buffer ; barman ; arbitrary units ; multiplier ; limitations ; processing elements ; target device ; data collection ; arm ; documentation ; Trace Macrocell ; generation utility ; host directory",
      "documenttype" : "pdf",
      "isattachment" : "5283379",
      "sysindexeddate" : 1658156219000,
      "permanentid" : "b6995035be4c4745041d1a6652e014c0c9340a5663c681891d8cd7c867b0",
      "syslanguage" : [ "English" ],
      "itemid" : "62ac608fb334256d9ea8b8a6",
      "transactionid" : 920753,
      "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
      "subject" : "This document describes how to set up Arm Streamline to debug a a bare-metal target device.",
      "date" : 1658156219000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101815:0801:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
      "audience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658156219059455260,
      "sysisattachment" : "5283379",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5283379,
      "size" : 1265319,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ac608fb334256d9ea8b8a6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658156203864,
      "syssubject" : "This document describes how to set up Arm Streamline to debug a a bare-metal target device.",
      "syssize" : 1265319,
      "sysdate" : 1658156219000,
      "topparent" : "5283379",
      "author" : "Arm Ltd.",
      "label_version" : "8.1",
      "systopparentid" : 5283379,
      "content_description" : "This document describes how to set up Arm Streamline on a bare-metal target device.",
      "wordcount" : 1363,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658156219000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ac608fb334256d9ea8b8a6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658156219059455260,
      "uri" : "https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
    "Uri" : "https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ac608fb334256d9ea8b8a6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
    "Excerpt" : "DOCUMENT. ... All rights reserved. ... Non-Conﬁdential Page 2 of 51 ... Arm® Streamline Target Setup Guide for Bare-metal ... Applications ... Document ID: 101815_0801_00_en ... Issue: 00",
    "FirstSentences" : "Arm® Streamline Version 8.1 Target Setup Guide for Bare-metal Applications Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101815_0801_00_en Arm® ..."
  }, {
    "title" : "Troubleshooting gatord issues",
    "uri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-gatord-issues",
    "printableUri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-gatord-issues",
    "clickUri" : "https://developer.arm.com/documentation/101814/0801/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-gatord-issues?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-gatord-issues",
    "excerpt" : "Troubleshooting gatord issues Use these solutions for issues related to gatord. ... Problem Solution Kernel version before 4.6 with CONFIG_CPU_PM enabled produces invalid results.",
    "firstSentences" : "Troubleshooting gatord issues Use these solutions for issues related to gatord. Problem Solution Kernel version before 4.6 with CONFIG_CPU_PM enabled produces invalid results. For example, ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Streamline Target Setup Guide for Linux",
      "uri" : "https://developer.arm.com/documentation/101814/0801/en",
      "printableUri" : "https://developer.arm.com/documentation/101814/0801/en",
      "clickUri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Linux Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709-00 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Streamline Target Setup Guide for Linux ",
        "document_number" : "101814",
        "document_version" : "0801",
        "content_type" : "User Guide",
        "systopparent" : "5283352",
        "sysurihash" : "zrulEXDMz2Sfwd5A",
        "urihash" : "zrulEXDMz2Sfwd5A",
        "sysuri" : "https://developer.arm.com/documentation/101814/0801/en",
        "systransactionid" : 953807,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653004800000,
        "topparentid" : 5283352,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655463925000,
        "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1662032060000,
        "permanentid" : "ee2edd3816da6fcf54a1f58432a79f8c5dd4ae96e6f786c643e7a4d27783",
        "syslanguage" : [ "English" ],
        "itemid" : "62ac5ff5b334256d9ea8b819",
        "transactionid" : 953807,
        "title" : "Arm Streamline Target Setup Guide for Linux ",
        "products" : [ "Streamline Performance Analyzer" ],
        "date" : 1662032060000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Application software", "Debugging", "OpenCL", "OpenGL ES", "Optimization", "Performance", "Profiling", "Vulkan" ],
        "document_id" : "101814:0801:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662032060112307856,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 4637,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662032031560,
        "syssize" : 4637,
        "sysdate" : 1662032060000,
        "haslayout" : "1",
        "topparent" : "5283352",
        "label_version" : "8.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5283352,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up a Linux device for profiling with Arm Streamline.",
        "wordcount" : 314,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "document_revision" : "0801-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662032060000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101814/0801/?lang=en",
        "modified" : 1658156027000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1662032060112307856,
        "uri" : "https://developer.arm.com/documentation/101814/0801/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Streamline Target Setup Guide for Linux",
      "Uri" : "https://developer.arm.com/documentation/101814/0801/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101814/0801/en",
      "ClickUri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Linux Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709-00 ..."
    },
    "childResults" : [ {
      "title" : "Troubleshooting target connection issues",
      "uri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-target-connection-issues",
      "printableUri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-target-connection-issues",
      "clickUri" : "https://developer.arm.com/documentation/101814/0801/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-target-connection-issues?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-target-connection-issues",
      "excerpt" : "The PMU on your hardware might not be correctly configured to allow the processor ... Use local captures. ... For example: ssh <user>@<host> -R 8080:localhost:8080 -N Troubleshooting target ...",
      "firstSentences" : "Troubleshooting target connection issues Use these solutions for common target connection issues. Problem Solution Error message generated: Unable to connect to the gator daemon at <target_address ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Linux",
        "uri" : "https://developer.arm.com/documentation/101814/0801/en",
        "printableUri" : "https://developer.arm.com/documentation/101814/0801/en",
        "clickUri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Linux Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709-00 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Linux ",
          "document_number" : "101814",
          "document_version" : "0801",
          "content_type" : "User Guide",
          "systopparent" : "5283352",
          "sysurihash" : "zrulEXDMz2Sfwd5A",
          "urihash" : "zrulEXDMz2Sfwd5A",
          "sysuri" : "https://developer.arm.com/documentation/101814/0801/en",
          "systransactionid" : 953807,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653004800000,
          "topparentid" : 5283352,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1655463925000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1662032060000,
          "permanentid" : "ee2edd3816da6fcf54a1f58432a79f8c5dd4ae96e6f786c643e7a4d27783",
          "syslanguage" : [ "English" ],
          "itemid" : "62ac5ff5b334256d9ea8b819",
          "transactionid" : 953807,
          "title" : "Arm Streamline Target Setup Guide for Linux ",
          "products" : [ "Streamline Performance Analyzer" ],
          "date" : 1662032060000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "Application software", "Debugging", "OpenCL", "OpenGL ES", "Optimization", "Performance", "Profiling", "Vulkan" ],
          "document_id" : "101814:0801:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662032060112307856,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4637,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662032031560,
          "syssize" : 4637,
          "sysdate" : 1662032060000,
          "haslayout" : "1",
          "topparent" : "5283352",
          "label_version" : "8.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5283352,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Gaming, graphics and VR" ],
          "content_description" : "This document describes how to set up a Linux device for profiling with Arm Streamline.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "document_revision" : "0801-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662032060000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101814/0801/?lang=en",
          "modified" : 1658156027000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1662032060112307856,
          "uri" : "https://developer.arm.com/documentation/101814/0801/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Linux",
        "Uri" : "https://developer.arm.com/documentation/101814/0801/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101814/0801/en",
        "ClickUri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Linux Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709-00 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Troubleshooting target connection issues ",
        "document_number" : "101814",
        "document_version" : "0801",
        "content_type" : "User Guide",
        "systopparent" : "5283352",
        "sysurihash" : "yð9FOfOJ2EDsMuSY",
        "urihash" : "yð9FOfOJ2EDsMuSY",
        "sysuri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-target-connection-issues",
        "systransactionid" : 920752,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653004800000,
        "topparentid" : 5283352,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655463925000,
        "sysconcepts" : "target ; error message ; gatord ; gator daemon ; try ; event-based sampling ; host ; firewalls ; local captures ; Counter Configuration ; details field ; Installation instructions ; communication",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5283352,
        "parentitem" : "62ac5ff5b334256d9ea8b819",
        "concepts" : "target ; error message ; gatord ; gator daemon ; try ; event-based sampling ; host ; firewalls ; local captures ; Counter Configuration ; details field ; Installation instructions ; communication",
        "documenttype" : "html",
        "isattachment" : "5283352",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1658156089000,
        "permanentid" : "96ac7873fa651287f6ecaaa7a04bb3bf1b8abe9d9cd3dff621b0dd2c4453",
        "syslanguage" : [ "English" ],
        "itemid" : "62ac5ff5b334256d9ea8b82d",
        "transactionid" : 920752,
        "title" : "Troubleshooting target connection issues ",
        "products" : [ "Streamline Performance Analyzer" ],
        "date" : 1658156089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Application software", "Debugging", "OpenCL", "OpenGL ES", "Optimization", "Performance", "Profiling", "Vulkan" ],
        "document_id" : "101814:0801:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658156089405335237,
        "sysisattachment" : "5283352",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5283352,
        "size" : 2377,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101814/0801/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-target-connection-issues?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658156068750,
        "syssize" : 2377,
        "sysdate" : 1658156089000,
        "haslayout" : "1",
        "topparent" : "5283352",
        "label_version" : "8.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5283352,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up a Linux device for profiling with Arm Streamline.",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "document_revision" : "0801-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658156089000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101814/0801/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-target-connection-issues?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101814/0801/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-target-connection-issues?lang=en",
        "modified" : 1658156027000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658156089405335237,
        "uri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-target-connection-issues",
        "syscollection" : "default"
      },
      "Title" : "Troubleshooting target connection issues",
      "Uri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-target-connection-issues",
      "PrintableUri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-target-connection-issues",
      "ClickUri" : "https://developer.arm.com/documentation/101814/0801/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-target-connection-issues?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-target-connection-issues",
      "Excerpt" : "The PMU on your hardware might not be correctly configured to allow the processor ... Use local captures. ... For example: ssh <user>@<host> -R 8080:localhost:8080 -N Troubleshooting target ...",
      "FirstSentences" : "Troubleshooting target connection issues Use these solutions for common target connection issues. Problem Solution Error message generated: Unable to connect to the gator daemon at <target_address ..."
    }, {
      "title" : "gatord command-line options",
      "uri" : "https://developer.arm.com/documentation/101814/0801/en/Target-Setup/gatord/gatord-command-line-options",
      "printableUri" : "https://developer.arm.com/documentation/101814/0801/en/Target-Setup/gatord/gatord-command-line-options",
      "clickUri" : "https://developer.arm.com/documentation/101814/0801/Target-Setup/gatord/gatord-command-line-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en/Target-Setup/gatord/gatord-command-line-options",
      "excerpt" : "If you use Android, creating a Unix domain socket is useful because gatord is usually prevented from creating ... It uniquely identifies the available events and counters for the SPE hardware.",
      "firstSentences" : "gatord command-line options gatord must be running before you can capture trace data. The command-line options configure how gatord captures events and how it communicates with Streamline running ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Linux",
        "uri" : "https://developer.arm.com/documentation/101814/0801/en",
        "printableUri" : "https://developer.arm.com/documentation/101814/0801/en",
        "clickUri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Linux Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709-00 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Linux ",
          "document_number" : "101814",
          "document_version" : "0801",
          "content_type" : "User Guide",
          "systopparent" : "5283352",
          "sysurihash" : "zrulEXDMz2Sfwd5A",
          "urihash" : "zrulEXDMz2Sfwd5A",
          "sysuri" : "https://developer.arm.com/documentation/101814/0801/en",
          "systransactionid" : 953807,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653004800000,
          "topparentid" : 5283352,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1655463925000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1662032060000,
          "permanentid" : "ee2edd3816da6fcf54a1f58432a79f8c5dd4ae96e6f786c643e7a4d27783",
          "syslanguage" : [ "English" ],
          "itemid" : "62ac5ff5b334256d9ea8b819",
          "transactionid" : 953807,
          "title" : "Arm Streamline Target Setup Guide for Linux ",
          "products" : [ "Streamline Performance Analyzer" ],
          "date" : 1662032060000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "Application software", "Debugging", "OpenCL", "OpenGL ES", "Optimization", "Performance", "Profiling", "Vulkan" ],
          "document_id" : "101814:0801:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662032060112307856,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4637,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662032031560,
          "syssize" : 4637,
          "sysdate" : 1662032060000,
          "haslayout" : "1",
          "topparent" : "5283352",
          "label_version" : "8.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5283352,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Gaming, graphics and VR" ],
          "content_description" : "This document describes how to set up a Linux device for profiling with Arm Streamline.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "document_revision" : "0801-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662032060000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101814/0801/?lang=en",
          "modified" : 1658156027000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1662032060112307856,
          "uri" : "https://developer.arm.com/documentation/101814/0801/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Linux",
        "Uri" : "https://developer.arm.com/documentation/101814/0801/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101814/0801/en",
        "ClickUri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Linux Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709-00 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "gatord command-line options ",
        "document_number" : "101814",
        "document_version" : "0801",
        "content_type" : "User Guide",
        "systopparent" : "5283352",
        "sysurihash" : "ZcGGCyF24dI3QvSV",
        "urihash" : "ZcGGCyF24dI3QvSV",
        "sysuri" : "https://developer.arm.com/documentation/101814/0801/en/Target-Setup/gatord/gatord-command-line-options",
        "systransactionid" : 920752,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653004800000,
        "topparentid" : 5283352,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655463925000,
        "sysconcepts" : "local capture ; daemon mode ; gatord ; command-line options ; output directory ; host ; counters ; sampling ; domain socket ; Start view ; filesystem ; append-events-xml ; streamline-data ; allow-command ; exclude-kernel ; configuration",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5283352,
        "parentitem" : "62ac5ff5b334256d9ea8b819",
        "concepts" : "local capture ; daemon mode ; gatord ; command-line options ; output directory ; host ; counters ; sampling ; domain socket ; Start view ; filesystem ; append-events-xml ; streamline-data ; allow-command ; exclude-kernel ; configuration",
        "documenttype" : "html",
        "isattachment" : "5283352",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1658156089000,
        "permanentid" : "762b9c84a38aaff70f5bd5224dcc4828b39aebb318383d59865a274fddfd",
        "syslanguage" : [ "English" ],
        "itemid" : "62ac5ff5b334256d9ea8b824",
        "transactionid" : 920752,
        "title" : "gatord command-line options ",
        "products" : [ "Streamline Performance Analyzer" ],
        "date" : 1658156089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Application software", "Debugging", "OpenCL", "OpenGL ES", "Optimization", "Performance", "Profiling", "Vulkan" ],
        "document_id" : "101814:0801:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658156089085077584,
        "sysisattachment" : "5283352",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5283352,
        "size" : 7473,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101814/0801/Target-Setup/gatord/gatord-command-line-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658156068750,
        "syssize" : 7473,
        "sysdate" : 1658156089000,
        "haslayout" : "1",
        "topparent" : "5283352",
        "label_version" : "8.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5283352,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up a Linux device for profiling with Arm Streamline.",
        "wordcount" : 379,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "document_revision" : "0801-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658156089000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101814/0801/Target-Setup/gatord/gatord-command-line-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101814/0801/Target-Setup/gatord/gatord-command-line-options?lang=en",
        "modified" : 1658156027000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658156089085077584,
        "uri" : "https://developer.arm.com/documentation/101814/0801/en/Target-Setup/gatord/gatord-command-line-options",
        "syscollection" : "default"
      },
      "Title" : "gatord command-line options",
      "Uri" : "https://developer.arm.com/documentation/101814/0801/en/Target-Setup/gatord/gatord-command-line-options",
      "PrintableUri" : "https://developer.arm.com/documentation/101814/0801/en/Target-Setup/gatord/gatord-command-line-options",
      "ClickUri" : "https://developer.arm.com/documentation/101814/0801/Target-Setup/gatord/gatord-command-line-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en/Target-Setup/gatord/gatord-command-line-options",
      "Excerpt" : "If you use Android, creating a Unix domain socket is useful because gatord is usually prevented from creating ... It uniquely identifies the available events and counters for the SPE hardware.",
      "FirstSentences" : "gatord command-line options gatord must be running before you can capture trace data. The command-line options configure how gatord captures events and how it communicates with Streamline running ..."
    }, {
      "title" : "Troubleshooting Common Arm Streamline Issues (Linux)",
      "uri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-",
      "printableUri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-",
      "clickUri" : "https://developer.arm.com/documentation/101814/0801/Troubleshooting-Common-Arm-Streamline-Issues--Linux-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-",
      "excerpt" : "Troubleshooting Common Arm Streamline Issues (Linux) Troubleshoot known Streamline issues. ... Troubleshooting target connection issues Use these solutions for common target connection issues.",
      "firstSentences" : "Troubleshooting Common Arm Streamline Issues (Linux) Troubleshoot known Streamline issues. Troubleshooting target connection issues Use these solutions for common target connection issues.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Linux",
        "uri" : "https://developer.arm.com/documentation/101814/0801/en",
        "printableUri" : "https://developer.arm.com/documentation/101814/0801/en",
        "clickUri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Linux Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709-00 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Linux ",
          "document_number" : "101814",
          "document_version" : "0801",
          "content_type" : "User Guide",
          "systopparent" : "5283352",
          "sysurihash" : "zrulEXDMz2Sfwd5A",
          "urihash" : "zrulEXDMz2Sfwd5A",
          "sysuri" : "https://developer.arm.com/documentation/101814/0801/en",
          "systransactionid" : 953807,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653004800000,
          "topparentid" : 5283352,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1655463925000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1662032060000,
          "permanentid" : "ee2edd3816da6fcf54a1f58432a79f8c5dd4ae96e6f786c643e7a4d27783",
          "syslanguage" : [ "English" ],
          "itemid" : "62ac5ff5b334256d9ea8b819",
          "transactionid" : 953807,
          "title" : "Arm Streamline Target Setup Guide for Linux ",
          "products" : [ "Streamline Performance Analyzer" ],
          "date" : 1662032060000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "Application software", "Debugging", "OpenCL", "OpenGL ES", "Optimization", "Performance", "Profiling", "Vulkan" ],
          "document_id" : "101814:0801:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662032060112307856,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4637,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662032031560,
          "syssize" : 4637,
          "sysdate" : 1662032060000,
          "haslayout" : "1",
          "topparent" : "5283352",
          "label_version" : "8.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5283352,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Gaming, graphics and VR" ],
          "content_description" : "This document describes how to set up a Linux device for profiling with Arm Streamline.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "document_revision" : "0801-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662032060000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101814/0801/?lang=en",
          "modified" : 1658156027000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1662032060112307856,
          "uri" : "https://developer.arm.com/documentation/101814/0801/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Linux",
        "Uri" : "https://developer.arm.com/documentation/101814/0801/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101814/0801/en",
        "ClickUri" : "https://developer.arm.com/documentation/101814/0801/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Linux Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709-00 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Troubleshooting Common Arm Streamline Issues (Linux) ",
        "document_number" : "101814",
        "document_version" : "0801",
        "content_type" : "User Guide",
        "systopparent" : "5283352",
        "sysurihash" : "jbowMQð0PoeJQKeh",
        "urihash" : "jbowMQð0PoeJQKeh",
        "sysuri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-",
        "systransactionid" : 920752,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653004800000,
        "topparentid" : 5283352,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655463925000,
        "sysconcepts" : "target connection ; gatord ; Troubleshooting",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5283352,
        "parentitem" : "62ac5ff5b334256d9ea8b819",
        "concepts" : "target connection ; gatord ; Troubleshooting",
        "documenttype" : "html",
        "isattachment" : "5283352",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1658156089000,
        "permanentid" : "8ab7c6015b4fb8e5fb06a19060bb85826a06ad9e54b11bfad2ee9464dd4c",
        "syslanguage" : [ "English" ],
        "itemid" : "62ac5ff5b334256d9ea8b82c",
        "transactionid" : 920752,
        "title" : "Troubleshooting Common Arm Streamline Issues (Linux) ",
        "products" : [ "Streamline Performance Analyzer" ],
        "date" : 1658156089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Application software", "Debugging", "OpenCL", "OpenGL ES", "Optimization", "Performance", "Profiling", "Vulkan" ],
        "document_id" : "101814:0801:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658156089046592835,
        "sysisattachment" : "5283352",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5283352,
        "size" : 420,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101814/0801/Troubleshooting-Common-Arm-Streamline-Issues--Linux-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658156068750,
        "syssize" : 420,
        "sysdate" : 1658156089000,
        "haslayout" : "1",
        "topparent" : "5283352",
        "label_version" : "8.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5283352,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up a Linux device for profiling with Arm Streamline.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "document_revision" : "0801-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658156089000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101814/0801/Troubleshooting-Common-Arm-Streamline-Issues--Linux-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101814/0801/Troubleshooting-Common-Arm-Streamline-Issues--Linux-?lang=en",
        "modified" : 1658156027000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658156089046592835,
        "uri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-",
        "syscollection" : "default"
      },
      "Title" : "Troubleshooting Common Arm Streamline Issues (Linux)",
      "Uri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-",
      "PrintableUri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-",
      "ClickUri" : "https://developer.arm.com/documentation/101814/0801/Troubleshooting-Common-Arm-Streamline-Issues--Linux-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-",
      "Excerpt" : "Troubleshooting Common Arm Streamline Issues (Linux) Troubleshoot known Streamline issues. ... Troubleshooting target connection issues Use these solutions for common target connection issues.",
      "FirstSentences" : "Troubleshooting Common Arm Streamline Issues (Linux) Troubleshoot known Streamline issues. Troubleshooting target connection issues Use these solutions for common target connection issues."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Troubleshooting gatord issues ",
      "document_number" : "101814",
      "document_version" : "0801",
      "content_type" : "User Guide",
      "systopparent" : "5283352",
      "sysurihash" : "VxCWOHhðXrExCSwY",
      "urihash" : "VxCWOHhðXrExCSwY",
      "sysuri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-gatord-issues",
      "systransactionid" : 920752,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.5,
      "published" : 1653004800000,
      "topparentid" : 5283352,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1655463925000,
      "sysconcepts" : "kernels ; git ; patch ; counters ; PMU ; gatord ; linux ; id ; millisecond boundaries ; switch resolutions ; CPUx reading ; dmesg output ; e3703f8cdfcf39c25c4338c3ad8e68891cca3731 ; cbcc72e037b8a3eb1fad3c1ae22021df21c97a51 ; da4e4f18afe0f3729d68f3785c5802f786d36e34",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
      "attachmentparentid" : 5283352,
      "parentitem" : "62ac5ff5b334256d9ea8b819",
      "concepts" : "kernels ; git ; patch ; counters ; PMU ; gatord ; linux ; id ; millisecond boundaries ; switch resolutions ; CPUx reading ; dmesg output ; e3703f8cdfcf39c25c4338c3ad8e68891cca3731 ; cbcc72e037b8a3eb1fad3c1ae22021df21c97a51 ; da4e4f18afe0f3729d68f3785c5802f786d36e34",
      "documenttype" : "html",
      "isattachment" : "5283352",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1658156089000,
      "permanentid" : "cdb9cc380e1538824d6944ea0d071282ecb3d923d136f79bd0ebfb26b4be",
      "syslanguage" : [ "English" ],
      "itemid" : "62ac5ff5b334256d9ea8b82e",
      "transactionid" : 920752,
      "title" : "Troubleshooting gatord issues ",
      "products" : [ "Streamline Performance Analyzer" ],
      "date" : 1658156089000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Profilers",
      "navigationhierarchiestopics" : [ "Application software", "Debugging", "OpenCL", "OpenGL ES", "Optimization", "Performance", "Profiling", "Vulkan" ],
      "document_id" : "101814:0801:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
      "audience" : [ "Software Developers", "Linux Developers", "Embedded Software Developers", "Application Developers", "Graphics Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658156089439952581,
      "sysisattachment" : "5283352",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5283352,
      "size" : 1526,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101814/0801/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-gatord-issues?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658156068750,
      "syssize" : 1526,
      "sysdate" : 1658156089000,
      "haslayout" : "1",
      "topparent" : "5283352",
      "label_version" : "8.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5283352,
      "navigationhierarchiescategories" : [ "Automotive", "IoT", "Gaming, graphics and VR" ],
      "content_description" : "This document describes how to set up a Linux device for profiling with Arm Streamline.",
      "wordcount" : 134,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
      "document_revision" : "0801-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658156089000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101814/0801/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-gatord-issues?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101814/0801/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-gatord-issues?lang=en",
      "modified" : 1658156027000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658156089439952581,
      "uri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-gatord-issues",
      "syscollection" : "default"
    },
    "Title" : "Troubleshooting gatord issues",
    "Uri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-gatord-issues",
    "PrintableUri" : "https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-gatord-issues",
    "ClickUri" : "https://developer.arm.com/documentation/101814/0801/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-gatord-issues?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101814/0801/en/Troubleshooting-Common-Arm-Streamline-Issues--Linux-/Troubleshooting-gatord-issues",
    "Excerpt" : "Troubleshooting gatord issues Use these solutions for issues related to gatord. ... Problem Solution Kernel version before 4.6 with CONFIG_CPU_PM enabled produces invalid results.",
    "FirstSentences" : "Troubleshooting gatord issues Use these solutions for issues related to gatord. Problem Solution Kernel version before 4.6 with CONFIG_CPU_PM enabled produces invalid results. For example, ..."
  }, {
    "title" : "Arm Streamline Target Setup Guide for Android",
    "uri" : "https://developer.arm.com/documentation/101813/0801/en/pdf/streamline_target_setup_android_101813_0801_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101813/0801/en/pdf/streamline_target_setup_android_101813_0801_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ac5f5631ea212bb662362f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0801/en/pdf/streamline_target_setup_android_101813_0801_00_en.pdf",
    "excerpt" : "0800-00 ... For the avoidance of doubt, Arm makes no representation with respect to, has ... Arm® Streamline Target Setup Guide for Android ... Document ID: 101813_0801_00_en ... Issue: 00",
    "firstSentences" : "Arm® Streamline Version 8.1 Target Setup Guide for Android Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101813_0801_00_en Arm® Streamline ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Streamline Target Setup Guide for Android",
      "uri" : "https://developer.arm.com/documentation/101813/0801/en",
      "printableUri" : "https://developer.arm.com/documentation/101813/0801/en",
      "clickUri" : "https://developer.arm.com/documentation/101813/0801/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0801/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Streamline Target Setup Guide for Android ",
        "document_number" : "101813",
        "document_version" : "0801",
        "content_type" : "User Guide",
        "systopparent" : "5283324",
        "sysurihash" : "ulI6ExvðhQsulAXC",
        "urihash" : "ulI6ExvðhQsulAXC",
        "sysuri" : "https://developer.arm.com/documentation/101813/0801/en",
        "systransactionid" : 953806,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653004800000,
        "topparentid" : 5283324,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655463765000,
        "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1662031667000,
        "permanentid" : "1302ec7789f2cd82169b3bac83915b1c6443e121063f0e99e3740393b278",
        "syslanguage" : [ "English" ],
        "itemid" : "62ac5f5531ea212bb6623611",
        "transactionid" : 953806,
        "title" : "Arm Streamline Target Setup Guide for Android ",
        "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
        "date" : 1662031667000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Application software", "Debugging", "OpenGL ES", "Optimization", "Performance", "Profiling", "Vulkan", "OpenCL" ],
        "document_id" : "101813:0801:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662031667840171872,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 4643,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101813/0801/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662031641815,
        "syssize" : 4643,
        "sysdate" : 1662031667000,
        "haslayout" : "1",
        "topparent" : "5283324",
        "label_version" : "8.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5283324,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up Arm Streamline on an Android target device.",
        "wordcount" : 314,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0801-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662031667000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101813/0801/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101813/0801/?lang=en",
        "modified" : 1658155916000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1662031667840171872,
        "uri" : "https://developer.arm.com/documentation/101813/0801/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Streamline Target Setup Guide for Android",
      "Uri" : "https://developer.arm.com/documentation/101813/0801/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101813/0801/en",
      "ClickUri" : "https://developer.arm.com/documentation/101813/0801/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0801/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Streamline Target Setup Guide for Android ",
      "document_number" : "101813",
      "document_version" : "0801",
      "content_type" : "User Guide",
      "systopparent" : "5283324",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "K4ZEl70wqiRsOETq",
      "urihash" : "K4ZEl70wqiRsOETq",
      "sysuri" : "https://developer.arm.com/documentation/101813/0801/en/pdf/streamline_target_setup_android_101813_0801_00_en.pdf",
      "systransactionid" : 920750,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1653004800000,
      "topparentid" : 5283324,
      "numberofpages" : 26,
      "sysconcepts" : "applications ; connection ; gatord ; counter template ; arm ; documentation ; system profiling ; call stack ; performance data ; commands ; environment variables ; leaf functions ; kernel configuration ; third party ; target device ; Troubleshooting Android",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
      "attachmentparentid" : 5283324,
      "parentitem" : "62ac5f5531ea212bb6623611",
      "concepts" : "applications ; connection ; gatord ; counter template ; arm ; documentation ; system profiling ; call stack ; performance data ; commands ; environment variables ; leaf functions ; kernel configuration ; third party ; target device ; Troubleshooting Android",
      "documenttype" : "pdf",
      "isattachment" : "5283324",
      "sysindexeddate" : 1658155954000,
      "permanentid" : "a213c39d48c667530ba482ba5deeb83584f993ffc1e798c521eebaf1e123",
      "syslanguage" : [ "English" ],
      "itemid" : "62ac5f5631ea212bb662362f",
      "transactionid" : 920750,
      "title" : "Arm Streamline Target Setup Guide for Android ",
      "subject" : "This document describes how to set up Arm Streamline to debug an Android target device.",
      "date" : 1658155954000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101813:0801:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658155954798848566,
      "sysisattachment" : "5283324",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5283324,
      "size" : 676364,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ac5f5631ea212bb662362f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658155927483,
      "syssubject" : "This document describes how to set up Arm Streamline to debug an Android target device.",
      "syssize" : 676364,
      "sysdate" : 1658155954000,
      "topparent" : "5283324",
      "author" : "Arm Ltd.",
      "label_version" : "8.1",
      "systopparentid" : 5283324,
      "content_description" : "This document describes how to set up Arm Streamline on an Android target device.",
      "wordcount" : 1172,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658155954000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ac5f5631ea212bb662362f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658155954798848566,
      "uri" : "https://developer.arm.com/documentation/101813/0801/en/pdf/streamline_target_setup_android_101813_0801_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Streamline Target Setup Guide for Android",
    "Uri" : "https://developer.arm.com/documentation/101813/0801/en/pdf/streamline_target_setup_android_101813_0801_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101813/0801/en/pdf/streamline_target_setup_android_101813_0801_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ac5f5631ea212bb662362f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0801/en/pdf/streamline_target_setup_android_101813_0801_00_en.pdf",
    "Excerpt" : "0800-00 ... For the avoidance of doubt, Arm makes no representation with respect to, has ... Arm® Streamline Target Setup Guide for Android ... Document ID: 101813_0801_00_en ... Issue: 00",
    "FirstSentences" : "Arm® Streamline Version 8.1 Target Setup Guide for Android Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101813_0801_00_en Arm® Streamline ..."
  }, {
    "title" : "Building a Secure image using the Armv8-M Security Extension",
    "uri" : "https://developer.arm.com/documentation/100748/0618/en/Security-features-supported-in-Arm-Compiler-for-Embedded/Building-a-Secure-image-using-the-Armv8-M-Security-Extension",
    "printableUri" : "https://developer.arm.com/documentation/100748/0618/en/Security-features-supported-in-Arm-Compiler-for-Embedded/Building-a-Secure-image-using-the-Armv8-M-Security-Extension",
    "clickUri" : "https://developer.arm.com/documentation/100748/0618/Security-features-supported-in-Arm-Compiler-for-Embedded/Building-a-Secure-image-using-the-Armv8-M-Security-Extension?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en/Security-features-supported-in-Arm-Compiler-for-Embedded/Building-a-Secure-image-using-the-Armv8-M-Security-Extension",
    "excerpt" : "Assuming that the section with veneers is placed at address 0x4000, the import ... If you do not use a scatter file, the entry veneers are placed in an ER_XO section as the first execution ...",
    "firstSentences" : "Building a Secure image using the Armv8-M Security Extension When building a Secure image you must also generate an import library that specifies the entry points to the Secure image. The import ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Compiler for Embedded User Guide",
      "uri" : "https://developer.arm.com/documentation/100748/0618/en",
      "printableUri" : "https://developer.arm.com/documentation/100748/0618/en",
      "clickUri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.18 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Compiler for Embedded User Guide ",
        "document_number" : "100748",
        "document_version" : "0618",
        "content_type" : "User Guide",
        "systopparent" : "5200117",
        "sysurihash" : "j7TaVoz2lOfFRfvS",
        "urihash" : "j7TaVoz2lOfFRfvS",
        "sysuri" : "https://developer.arm.com/documentation/100748/0618/en",
        "systransactionid" : 971090,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647907200000,
        "topparentid" : 5200117,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648742682000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663669940000,
        "permanentid" : "e67f358aa92b3578739ed4645137597f2a52dfdf6cd38595ed3f8191d3e1",
        "syslanguage" : [ "English" ],
        "itemid" : "6245d11ab059dc5ff9a8c004",
        "transactionid" : 971090,
        "title" : "Arm Compiler for Embedded User Guide ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1663669940000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development", "Stack Sealing" ],
        "document_id" : "100748:0618:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663669940710972713,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 4917,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663669937038,
        "syssize" : 4917,
        "sysdate" : 1663669940000,
        "haslayout" : "1",
        "topparent" : "5200117",
        "label_version" : "6.18",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5200117,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
        "wordcount" : 319,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
        "document_revision" : "0618-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663669940000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100748/0618/?lang=en",
        "modified" : 1655114855000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663669940710972713,
        "uri" : "https://developer.arm.com/documentation/100748/0618/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Compiler for Embedded User Guide",
      "Uri" : "https://developer.arm.com/documentation/100748/0618/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100748/0618/en",
      "ClickUri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.18 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ..."
    },
    "childResults" : [ {
      "title" : "SVE Coding Considerations with Arm Compiler for Embedded 6",
      "uri" : "https://developer.arm.com/documentation/100748/0618/en/SVE-Coding-Considerations-with-Arm-Compiler-for-Embedded-6",
      "printableUri" : "https://developer.arm.com/documentation/100748/0618/en/SVE-Coding-Considerations-with-Arm-Compiler-for-Embedded-6",
      "clickUri" : "https://developer.arm.com/documentation/100748/0618/SVE-Coding-Considerations-with-Arm-Compiler-for-Embedded-6?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en/SVE-Coding-Considerations-with-Arm-Compiler-for-Embedded-6",
      "excerpt" : "SVE Coding Considerations with Arm Compiler for Embedded 6 Describes best practices for writing code ... Introducing SVE The Arm\\u00AE Compiler for Embedded toolchain supports targets that ...",
      "firstSentences" : "SVE Coding Considerations with Arm Compiler for Embedded 6 Describes best practices for writing code that uses the SVE and SVE2 features of Arm\\u00AE Compiler for Embedded. Introducing SVE The Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler for Embedded User Guide",
        "uri" : "https://developer.arm.com/documentation/100748/0618/en",
        "printableUri" : "https://developer.arm.com/documentation/100748/0618/en",
        "clickUri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.18 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Compiler for Embedded User Guide ",
          "document_number" : "100748",
          "document_version" : "0618",
          "content_type" : "User Guide",
          "systopparent" : "5200117",
          "sysurihash" : "j7TaVoz2lOfFRfvS",
          "urihash" : "j7TaVoz2lOfFRfvS",
          "sysuri" : "https://developer.arm.com/documentation/100748/0618/en",
          "systransactionid" : 971090,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647907200000,
          "topparentid" : 5200117,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648742682000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663669940000,
          "permanentid" : "e67f358aa92b3578739ed4645137597f2a52dfdf6cd38595ed3f8191d3e1",
          "syslanguage" : [ "English" ],
          "itemid" : "6245d11ab059dc5ff9a8c004",
          "transactionid" : 971090,
          "title" : "Arm Compiler for Embedded User Guide ",
          "products" : [ "Arm Compiler", "Arm Compiler 6" ],
          "date" : 1663669940000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development", "Stack Sealing" ],
          "document_id" : "100748:0618:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663669940710972713,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4917,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663669937038,
          "syssize" : 4917,
          "sysdate" : 1663669940000,
          "haslayout" : "1",
          "topparent" : "5200117",
          "label_version" : "6.18",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5200117,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
          "document_revision" : "0618-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663669940000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100748/0618/?lang=en",
          "modified" : 1655114855000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663669940710972713,
          "uri" : "https://developer.arm.com/documentation/100748/0618/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler for Embedded User Guide",
        "Uri" : "https://developer.arm.com/documentation/100748/0618/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100748/0618/en",
        "ClickUri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.18 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SVE Coding Considerations with Arm Compiler for Embedded 6 ",
        "document_number" : "100748",
        "document_version" : "0618",
        "content_type" : "User Guide",
        "systopparent" : "5200117",
        "sysurihash" : "iPMBNcorMSGyjTAh",
        "urihash" : "iPMBNcorMSGyjTAh",
        "sysuri" : "https://developer.arm.com/documentation/100748/0618/en/SVE-Coding-Considerations-with-Arm-Compiler-for-Embedded-6",
        "systransactionid" : 971090,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647907200000,
        "topparentid" : 5200117,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648742682000,
        "sysconcepts" : "SVE ; u00AE Compiler ; SVE2 ; Fixed Virtual Platform ; intrinsics ; register allocation ; SIMD implementation ; data types ; pseudo-function calls ; fromelf tool ; SVE-enabled target",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 5200117,
        "parentitem" : "6245d11ab059dc5ff9a8c004",
        "concepts" : "SVE ; u00AE Compiler ; SVE2 ; Fixed Virtual Platform ; intrinsics ; register allocation ; SIMD implementation ; data types ; pseudo-function calls ; fromelf tool ; SVE-enabled target",
        "documenttype" : "html",
        "isattachment" : "5200117",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663669939000,
        "permanentid" : "b55ba0c4d5faabff9398cdfdd420cc93a24a01d4b779a08c51dfedd1aca9",
        "syslanguage" : [ "English" ],
        "itemid" : "6245d11bb059dc5ff9a8c039",
        "transactionid" : 971090,
        "title" : "SVE Coding Considerations with Arm Compiler for Embedded 6 ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1663669939000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development", "Stack Sealing" ],
        "document_id" : "100748:0618:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663669939970443758,
        "sysisattachment" : "5200117",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5200117,
        "size" : 1655,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100748/0618/SVE-Coding-Considerations-with-Arm-Compiler-for-Embedded-6?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663669936899,
        "syssize" : 1655,
        "sysdate" : 1663669939000,
        "haslayout" : "1",
        "topparent" : "5200117",
        "label_version" : "6.18",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5200117,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
        "wordcount" : 124,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
        "document_revision" : "0618-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663669939000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100748/0618/SVE-Coding-Considerations-with-Arm-Compiler-for-Embedded-6?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100748/0618/SVE-Coding-Considerations-with-Arm-Compiler-for-Embedded-6?lang=en",
        "modified" : 1655114855000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663669939970443758,
        "uri" : "https://developer.arm.com/documentation/100748/0618/en/SVE-Coding-Considerations-with-Arm-Compiler-for-Embedded-6",
        "syscollection" : "default"
      },
      "Title" : "SVE Coding Considerations with Arm Compiler for Embedded 6",
      "Uri" : "https://developer.arm.com/documentation/100748/0618/en/SVE-Coding-Considerations-with-Arm-Compiler-for-Embedded-6",
      "PrintableUri" : "https://developer.arm.com/documentation/100748/0618/en/SVE-Coding-Considerations-with-Arm-Compiler-for-Embedded-6",
      "ClickUri" : "https://developer.arm.com/documentation/100748/0618/SVE-Coding-Considerations-with-Arm-Compiler-for-Embedded-6?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en/SVE-Coding-Considerations-with-Arm-Compiler-for-Embedded-6",
      "Excerpt" : "SVE Coding Considerations with Arm Compiler for Embedded 6 Describes best practices for writing code ... Introducing SVE The Arm\\u00AE Compiler for Embedded toolchain supports targets that ...",
      "FirstSentences" : "SVE Coding Considerations with Arm Compiler for Embedded 6 Describes best practices for writing code that uses the SVE and SVE2 features of Arm\\u00AE Compiler for Embedded. Introducing SVE The Arm ..."
    }, {
      "title" : "Overlay support in Arm Compiler for Embedded 6",
      "uri" : "https://developer.arm.com/documentation/100748/0618/en/Overlays/Overlay-support-in-Arm-Compiler-for-Embedded-6",
      "printableUri" : "https://developer.arm.com/documentation/100748/0618/en/Overlays/Overlay-support-in-Arm-Compiler-for-Embedded-6",
      "clickUri" : "https://developer.arm.com/documentation/100748/0618/Overlays/Overlay-support-in-Arm-Compiler-for-Embedded-6?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en/Overlays/Overlay-support-in-Arm-Compiler-for-Embedded-6",
      "excerpt" : "Overlay support in Arm Compiler for Embedded 6 There are situations when you might want to load some ... For example, your system might have memory constraints that mean you cannot load all ...",
      "firstSentences" : "Overlay support in Arm Compiler for Embedded 6 There are situations when you might want to load some code in memory, then replace it with different code. For example, your system might have memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler for Embedded User Guide",
        "uri" : "https://developer.arm.com/documentation/100748/0618/en",
        "printableUri" : "https://developer.arm.com/documentation/100748/0618/en",
        "clickUri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.18 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Compiler for Embedded User Guide ",
          "document_number" : "100748",
          "document_version" : "0618",
          "content_type" : "User Guide",
          "systopparent" : "5200117",
          "sysurihash" : "j7TaVoz2lOfFRfvS",
          "urihash" : "j7TaVoz2lOfFRfvS",
          "sysuri" : "https://developer.arm.com/documentation/100748/0618/en",
          "systransactionid" : 971090,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647907200000,
          "topparentid" : 5200117,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648742682000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663669940000,
          "permanentid" : "e67f358aa92b3578739ed4645137597f2a52dfdf6cd38595ed3f8191d3e1",
          "syslanguage" : [ "English" ],
          "itemid" : "6245d11ab059dc5ff9a8c004",
          "transactionid" : 971090,
          "title" : "Arm Compiler for Embedded User Guide ",
          "products" : [ "Arm Compiler", "Arm Compiler 6" ],
          "date" : 1663669940000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development", "Stack Sealing" ],
          "document_id" : "100748:0618:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663669940710972713,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4917,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663669937038,
          "syssize" : 4917,
          "sysdate" : 1663669940000,
          "haslayout" : "1",
          "topparent" : "5200117",
          "label_version" : "6.18",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5200117,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
          "document_revision" : "0618-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663669940000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100748/0618/?lang=en",
          "modified" : 1655114855000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663669940710972713,
          "uri" : "https://developer.arm.com/documentation/100748/0618/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler for Embedded User Guide",
        "Uri" : "https://developer.arm.com/documentation/100748/0618/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100748/0618/en",
        "ClickUri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.18 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overlay support in Arm Compiler for Embedded 6 ",
        "document_number" : "100748",
        "document_version" : "0618",
        "content_type" : "User Guide",
        "systopparent" : "5200117",
        "sysurihash" : "YxtZzHMXAUagPlj9",
        "urihash" : "YxtZzHMXAUagPlj9",
        "sysuri" : "https://developer.arm.com/documentation/100748/0618/en/Overlays/Overlay-support-in-Arm-Compiler-for-Embedded-6",
        "systransactionid" : 971090,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647907200000,
        "topparentid" : 5200117,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648742682000,
        "sysconcepts" : "memory ; Arm Compiler ; Embedded supports ; linker ; manager ; load",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 5200117,
        "parentitem" : "6245d11ab059dc5ff9a8c004",
        "concepts" : "memory ; Arm Compiler ; Embedded supports ; linker ; manager ; load",
        "documenttype" : "html",
        "isattachment" : "5200117",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663669939000,
        "permanentid" : "f4c3b6afa8b5002b86ed835f283351fbe1fd66157413a34772886854d5eb",
        "syslanguage" : [ "English" ],
        "itemid" : "6245d11cb059dc5ff9a8c06b",
        "transactionid" : 971090,
        "title" : "Overlay support in Arm Compiler for Embedded 6 ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1663669939000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development", "Stack Sealing" ],
        "document_id" : "100748:0618:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663669939969882605,
        "sysisattachment" : "5200117",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5200117,
        "size" : 784,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100748/0618/Overlays/Overlay-support-in-Arm-Compiler-for-Embedded-6?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663669936913,
        "syssize" : 784,
        "sysdate" : 1663669939000,
        "haslayout" : "1",
        "topparent" : "5200117",
        "label_version" : "6.18",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5200117,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
        "document_revision" : "0618-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663669939000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100748/0618/Overlays/Overlay-support-in-Arm-Compiler-for-Embedded-6?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100748/0618/Overlays/Overlay-support-in-Arm-Compiler-for-Embedded-6?lang=en",
        "modified" : 1655114855000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663669939969882605,
        "uri" : "https://developer.arm.com/documentation/100748/0618/en/Overlays/Overlay-support-in-Arm-Compiler-for-Embedded-6",
        "syscollection" : "default"
      },
      "Title" : "Overlay support in Arm Compiler for Embedded 6",
      "Uri" : "https://developer.arm.com/documentation/100748/0618/en/Overlays/Overlay-support-in-Arm-Compiler-for-Embedded-6",
      "PrintableUri" : "https://developer.arm.com/documentation/100748/0618/en/Overlays/Overlay-support-in-Arm-Compiler-for-Embedded-6",
      "ClickUri" : "https://developer.arm.com/documentation/100748/0618/Overlays/Overlay-support-in-Arm-Compiler-for-Embedded-6?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en/Overlays/Overlay-support-in-Arm-Compiler-for-Embedded-6",
      "Excerpt" : "Overlay support in Arm Compiler for Embedded 6 There are situations when you might want to load some ... For example, your system might have memory constraints that mean you cannot load all ...",
      "FirstSentences" : "Overlay support in Arm Compiler for Embedded 6 There are situations when you might want to load some code in memory, then replace it with different code. For example, your system might have memory ..."
    }, {
      "title" : "Manual placement of unassigned sections",
      "uri" : "https://developer.arm.com/documentation/100748/0618/en/Mapping-Code-and-Data-to-the-Target/Manual-placement-of-unassigned-sections",
      "printableUri" : "https://developer.arm.com/documentation/100748/0618/en/Mapping-Code-and-Data-to-the-Target/Manual-placement-of-unassigned-sections",
      "clickUri" : "https://developer.arm.com/documentation/100748/0618/Mapping-Code-and-Data-to-the-Target/Manual-placement-of-unassigned-sections?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en/Mapping-Code-and-Data-to-the-Target/Manual-placement-of-unassigned-sections",
      "excerpt" : "Region table creation. ... Behavior when .ANY sections overflow because of linker-generated content Because linker- ... Manual placement of unassigned sections Arm Compiler for Embedded",
      "firstSentences" : "Manual placement of unassigned sections The linker attempts to place Input sections into specific execution regions. For any Input sections that cannot be resolved, and where the placement of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler for Embedded User Guide",
        "uri" : "https://developer.arm.com/documentation/100748/0618/en",
        "printableUri" : "https://developer.arm.com/documentation/100748/0618/en",
        "clickUri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.18 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Compiler for Embedded User Guide ",
          "document_number" : "100748",
          "document_version" : "0618",
          "content_type" : "User Guide",
          "systopparent" : "5200117",
          "sysurihash" : "j7TaVoz2lOfFRfvS",
          "urihash" : "j7TaVoz2lOfFRfvS",
          "sysuri" : "https://developer.arm.com/documentation/100748/0618/en",
          "systransactionid" : 971090,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647907200000,
          "topparentid" : 5200117,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648742682000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663669940000,
          "permanentid" : "e67f358aa92b3578739ed4645137597f2a52dfdf6cd38595ed3f8191d3e1",
          "syslanguage" : [ "English" ],
          "itemid" : "6245d11ab059dc5ff9a8c004",
          "transactionid" : 971090,
          "title" : "Arm Compiler for Embedded User Guide ",
          "products" : [ "Arm Compiler", "Arm Compiler 6" ],
          "date" : 1663669940000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development", "Stack Sealing" ],
          "document_id" : "100748:0618:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663669940710972713,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4917,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663669937038,
          "syssize" : 4917,
          "sysdate" : 1663669940000,
          "haslayout" : "1",
          "topparent" : "5200117",
          "label_version" : "6.18",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5200117,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
          "document_revision" : "0618-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663669940000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100748/0618/?lang=en",
          "modified" : 1655114855000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663669940710972713,
          "uri" : "https://developer.arm.com/documentation/100748/0618/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler for Embedded User Guide",
        "Uri" : "https://developer.arm.com/documentation/100748/0618/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100748/0618/en",
        "ClickUri" : "https://developer.arm.com/documentation/100748/0618/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.18 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Manual placement of unassigned sections ",
        "document_number" : "100748",
        "document_version" : "0618",
        "content_type" : "User Guide",
        "systopparent" : "5200117",
        "sysurihash" : "NUpFv1raQ6UjD8LH",
        "urihash" : "NUpFv1raQ6UjD8LH",
        "sysuri" : "https://developer.arm.com/documentation/100748/0618/en/Mapping-Code-and-Data-to-the-Target/Manual-placement-of-unassigned-sections",
        "systransactionid" : 971090,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647907200000,
        "topparentid" : 5200117,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648742682000,
        "sysconcepts" : "execution regions ; placement ; module selectors ; linker ; multiple ; scatter file ; pool merging ; veneer generation ; command-line options ; exception-section optimizations ; library load ; linking process",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 5200117,
        "parentitem" : "6245d11ab059dc5ff9a8c004",
        "concepts" : "execution regions ; placement ; module selectors ; linker ; multiple ; scatter file ; pool merging ; veneer generation ; command-line options ; exception-section optimizations ; library load ; linking process",
        "documenttype" : "html",
        "isattachment" : "5200117",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663669939000,
        "permanentid" : "c58b13d4754a1ed73dd7b08af7cb1bac23c2977f1e8f7a00081540e415ad",
        "syslanguage" : [ "English" ],
        "itemid" : "6245d11cb059dc5ff9a8c05a",
        "transactionid" : 971090,
        "title" : "Manual placement of unassigned sections ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1663669939000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development", "Stack Sealing" ],
        "document_id" : "100748:0618:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663669939959810454,
        "sysisattachment" : "5200117",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5200117,
        "size" : 3565,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100748/0618/Mapping-Code-and-Data-to-the-Target/Manual-placement-of-unassigned-sections?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663669936976,
        "syssize" : 3565,
        "sysdate" : 1663669939000,
        "haslayout" : "1",
        "topparent" : "5200117",
        "label_version" : "6.18",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5200117,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
        "wordcount" : 164,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
        "document_revision" : "0618-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663669939000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100748/0618/Mapping-Code-and-Data-to-the-Target/Manual-placement-of-unassigned-sections?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100748/0618/Mapping-Code-and-Data-to-the-Target/Manual-placement-of-unassigned-sections?lang=en",
        "modified" : 1655114855000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663669939959810454,
        "uri" : "https://developer.arm.com/documentation/100748/0618/en/Mapping-Code-and-Data-to-the-Target/Manual-placement-of-unassigned-sections",
        "syscollection" : "default"
      },
      "Title" : "Manual placement of unassigned sections",
      "Uri" : "https://developer.arm.com/documentation/100748/0618/en/Mapping-Code-and-Data-to-the-Target/Manual-placement-of-unassigned-sections",
      "PrintableUri" : "https://developer.arm.com/documentation/100748/0618/en/Mapping-Code-and-Data-to-the-Target/Manual-placement-of-unassigned-sections",
      "ClickUri" : "https://developer.arm.com/documentation/100748/0618/Mapping-Code-and-Data-to-the-Target/Manual-placement-of-unassigned-sections?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en/Mapping-Code-and-Data-to-the-Target/Manual-placement-of-unassigned-sections",
      "Excerpt" : "Region table creation. ... Behavior when .ANY sections overflow because of linker-generated content Because linker- ... Manual placement of unassigned sections Arm Compiler for Embedded",
      "FirstSentences" : "Manual placement of unassigned sections The linker attempts to place Input sections into specific execution regions. For any Input sections that cannot be resolved, and where the placement of ..."
    } ],
    "totalNumberOfChildResults" : 175,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Building a Secure image using the Armv8-M Security Extension ",
      "document_number" : "100748",
      "document_version" : "0618",
      "content_type" : "User Guide",
      "systopparent" : "5200117",
      "sysurihash" : "Uq9HlkB8rZwGFXñt",
      "urihash" : "Uq9HlkB8rZwGFXñt",
      "sysuri" : "https://developer.arm.com/documentation/100748/0618/en/Security-features-supported-in-Arm-Compiler-for-Embedded/Building-a-Secure-image-using-the-Armv8-M-Security-Extension",
      "systransactionid" : 971090,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647907200000,
      "topparentid" : 5200117,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1648742682000,
      "sysconcepts" : "import library ; Secure image ; entries ; Note Arm ; scatter file ; entry2 ; entry1 ; acle ; e97fe97f ; CMSE selector ; stack sealing ; myinterface ; f000b85a ; alignment ; importlib ; 0xfef5eda5",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
      "attachmentparentid" : 5200117,
      "parentitem" : "6245d11ab059dc5ff9a8c004",
      "concepts" : "import library ; Secure image ; entries ; Note Arm ; scatter file ; entry2 ; entry1 ; acle ; e97fe97f ; CMSE selector ; stack sealing ; myinterface ; f000b85a ; alignment ; importlib ; 0xfef5eda5",
      "documenttype" : "html",
      "isattachment" : "5200117",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1663669939000,
      "permanentid" : "762884dd3f218cad8a7d5fdc0589f0bdb6fa85a56493f55055860af4979e",
      "syslanguage" : [ "English" ],
      "itemid" : "6245d11cb059dc5ff9a8c096",
      "transactionid" : 971090,
      "title" : "Building a Secure image using the Armv8-M Security Extension ",
      "products" : [ "Arm Compiler", "Arm Compiler 6" ],
      "date" : 1663669939000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development", "Stack Sealing" ],
      "document_id" : "100748:0618:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663669939972807667,
      "sysisattachment" : "5200117",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5200117,
      "size" : 6793,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100748/0618/Security-features-supported-in-Arm-Compiler-for-Embedded/Building-a-Secure-image-using-the-Armv8-M-Security-Extension?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663669936870,
      "syssize" : 6793,
      "sysdate" : 1663669939000,
      "haslayout" : "1",
      "topparent" : "5200117",
      "label_version" : "6.18",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5200117,
      "navigationhierarchiescategories" : [ "Tools and Software products" ],
      "content_description" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
      "wordcount" : 324,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
      "document_revision" : "0618-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663669939000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100748/0618/Security-features-supported-in-Arm-Compiler-for-Embedded/Building-a-Secure-image-using-the-Armv8-M-Security-Extension?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100748/0618/Security-features-supported-in-Arm-Compiler-for-Embedded/Building-a-Secure-image-using-the-Armv8-M-Security-Extension?lang=en",
      "modified" : 1655114855000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663669939972807667,
      "uri" : "https://developer.arm.com/documentation/100748/0618/en/Security-features-supported-in-Arm-Compiler-for-Embedded/Building-a-Secure-image-using-the-Armv8-M-Security-Extension",
      "syscollection" : "default"
    },
    "Title" : "Building a Secure image using the Armv8-M Security Extension",
    "Uri" : "https://developer.arm.com/documentation/100748/0618/en/Security-features-supported-in-Arm-Compiler-for-Embedded/Building-a-Secure-image-using-the-Armv8-M-Security-Extension",
    "PrintableUri" : "https://developer.arm.com/documentation/100748/0618/en/Security-features-supported-in-Arm-Compiler-for-Embedded/Building-a-Secure-image-using-the-Armv8-M-Security-Extension",
    "ClickUri" : "https://developer.arm.com/documentation/100748/0618/Security-features-supported-in-Arm-Compiler-for-Embedded/Building-a-Secure-image-using-the-Armv8-M-Security-Extension?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0618/en/Security-features-supported-in-Arm-Compiler-for-Embedded/Building-a-Secure-image-using-the-Armv8-M-Security-Extension",
    "Excerpt" : "Assuming that the section with veneers is placed at address 0x4000, the import ... If you do not use a scatter file, the entry veneers are placed in an ER_XO section as the first execution ...",
    "FirstSentences" : "Building a Secure image using the Armv8-M Security Extension When building a Secure image you must also generate an import library that specifies the entry points to the Secure image. The import ..."
  }, {
    "title" : "__fp_status()",
    "uri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--fp-status--",
    "printableUri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--fp-status--",
    "clickUri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support-Functions-Reference/--fp-status--?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--fp-status--",
    "excerpt" : "Bit 4 (0x10) is for the Inexact Result exception. ... Bits marked R are reserved. ... _fpsr_DZE | _fpsr_IOE, _fpsr_IOE); To untrap the Inexact Result exception: __fp_status(_fpsr_IXE, 0); To ...",
    "firstSentences" : "__fp_status() The Arm\\u00AE Compiler for Embedded toolchain supports an interface to the status word in the floating-point environment. Some older versions of the Arm libraries implemented a ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
      "uri" : "https://developer.arm.com/documentation/100073/0618/en",
      "printableUri" : "https://developer.arm.com/documentation/100073/0618/en",
      "clickUri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en",
      "excerpt" : "TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
      "firstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.18 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "document_number" : "100073",
        "document_version" : "0618",
        "content_type" : "User Guide",
        "systopparent" : "5197858",
        "sysurihash" : "wB7RWeueeDjBJ0xV",
        "urihash" : "wB7RWeueeDjBJ0xV",
        "sysuri" : "https://developer.arm.com/documentation/100073/0618/en",
        "systransactionid" : 971090,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647907200000,
        "topparentid" : 5197858,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648741996000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663669936000,
        "permanentid" : "2cba760093257b558f218771691ddf39fe21bfe0baa64b3cb1e734f8e425",
        "syslanguage" : [ "English" ],
        "itemid" : "6245ce6cf7d10f7540e0a688",
        "transactionid" : 971090,
        "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1663669936000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development" ],
        "document_id" : "100073:0618:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663669936208920816,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5861,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663669922855,
        "syssize" : 5861,
        "sysdate" : 1663669936000,
        "haslayout" : "1",
        "topparent" : "5197858",
        "label_version" : "6.18",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5197858,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 354,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
        "document_revision" : "0618-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663669936000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100073/0618/?lang=en",
        "modified" : 1655113994000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663669936208920816,
        "uri" : "https://developer.arm.com/documentation/100073/0618/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
      "Uri" : "https://developer.arm.com/documentation/100073/0618/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100073/0618/en",
      "ClickUri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en",
      "Excerpt" : "TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
      "FirstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.18 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ..."
    },
    "childResults" : [ {
      "title" : "_statusfp()",
      "uri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/-statusfp--",
      "printableUri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/-statusfp--",
      "clickUri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support-Functions-Reference/-statusfp--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/-statusfp--",
      "excerpt" : "_statusfp() Defined in float.h, the _statusfp() function is provided for compatibility with Microsoft products. ... It returns the current value of the exception sticky flags.",
      "firstSentences" : "_statusfp() Defined in float.h, the _statusfp() function is provided for compatibility with Microsoft products. It returns the current value of the exception sticky flags. You can use the _ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
        "uri" : "https://developer.arm.com/documentation/100073/0618/en",
        "printableUri" : "https://developer.arm.com/documentation/100073/0618/en",
        "clickUri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en",
        "excerpt" : "TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
        "firstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.18 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "document_number" : "100073",
          "document_version" : "0618",
          "content_type" : "User Guide",
          "systopparent" : "5197858",
          "sysurihash" : "wB7RWeueeDjBJ0xV",
          "urihash" : "wB7RWeueeDjBJ0xV",
          "sysuri" : "https://developer.arm.com/documentation/100073/0618/en",
          "systransactionid" : 971090,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647907200000,
          "topparentid" : 5197858,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648741996000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663669936000,
          "permanentid" : "2cba760093257b558f218771691ddf39fe21bfe0baa64b3cb1e734f8e425",
          "syslanguage" : [ "English" ],
          "itemid" : "6245ce6cf7d10f7540e0a688",
          "transactionid" : 971090,
          "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "products" : [ "Arm Compiler", "Arm Compiler 6" ],
          "date" : 1663669936000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development" ],
          "document_id" : "100073:0618:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663669936208920816,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5861,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663669922855,
          "syssize" : 5861,
          "sysdate" : 1663669936000,
          "haslayout" : "1",
          "topparent" : "5197858",
          "label_version" : "6.18",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5197858,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
          "wordcount" : 354,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
          "document_revision" : "0618-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663669936000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100073/0618/?lang=en",
          "modified" : 1655113994000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663669936208920816,
          "uri" : "https://developer.arm.com/documentation/100073/0618/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
        "Uri" : "https://developer.arm.com/documentation/100073/0618/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100073/0618/en",
        "ClickUri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en",
        "Excerpt" : "TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
        "FirstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.18 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "_statusfp() ",
        "document_number" : "100073",
        "document_version" : "0618",
        "content_type" : "User Guide",
        "systopparent" : "5197858",
        "sysurihash" : "u63UwTqTg7rwt9fa",
        "urihash" : "u63UwTqTg7rwt9fa",
        "sysuri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/-statusfp--",
        "systransactionid" : 971090,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647907200000,
        "topparentid" : 5197858,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648741996000,
        "sysconcepts" : "floating-point model ; exceptions ; statusfp ; EM ; optimizations ; compiler ; command-line option ; sticky flags",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 5197858,
        "parentitem" : "6245ce6cf7d10f7540e0a688",
        "concepts" : "floating-point model ; exceptions ; statusfp ; EM ; optimizations ; compiler ; command-line option ; sticky flags",
        "documenttype" : "html",
        "isattachment" : "5197858",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663669938000,
        "permanentid" : "30a2ad7a23ba33c9e8726902860dc49632af4dd4aef05c26bac2698245a5",
        "syslanguage" : [ "English" ],
        "itemid" : "6245ce70f7d10f7540e0a757",
        "transactionid" : 971090,
        "title" : "_statusfp() ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1663669938000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development" ],
        "document_id" : "100073:0618:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663669938866741043,
        "sysisattachment" : "5197858",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5197858,
        "size" : 985,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support-Functions-Reference/-statusfp--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663669922855,
        "syssize" : 985,
        "sysdate" : 1663669938000,
        "haslayout" : "1",
        "topparent" : "5197858",
        "label_version" : "6.18",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5197858,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
        "document_revision" : "0618-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663669938000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support-Functions-Reference/-statusfp--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100073/0618/Floating-point-Support-Functions-Reference/-statusfp--?lang=en",
        "modified" : 1655113994000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663669938866741043,
        "uri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/-statusfp--",
        "syscollection" : "default"
      },
      "Title" : "_statusfp()",
      "Uri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/-statusfp--",
      "PrintableUri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/-statusfp--",
      "ClickUri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support-Functions-Reference/-statusfp--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/-statusfp--",
      "Excerpt" : "_statusfp() Defined in float.h, the _statusfp() function is provided for compatibility with Microsoft products. ... It returns the current value of the exception sticky flags.",
      "FirstSentences" : "_statusfp() Defined in float.h, the _statusfp() function is provided for compatibility with Microsoft products. It returns the current value of the exception sticky flags. You can use the _ ..."
    }, {
      "title" : "__ieee_status()",
      "uri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--ieee-status--",
      "printableUri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--ieee-status--",
      "clickUri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support-Functions-Reference/--ieee-status--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--ieee-status--",
      "excerpt" : "See the following table. ... Table 2. ... Rounding mode control Bits Rounding mode 00 Round to nearest 01 Round up 10 Round down ... They exist only in the software floating-point libraries.",
      "firstSentences" : "__ieee_status() The Arm\\u00AE Compiler for Embedded toolchain supports an interface to the status word in the floating-point environment. This interface is provided as function __ieee_status() and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
        "uri" : "https://developer.arm.com/documentation/100073/0618/en",
        "printableUri" : "https://developer.arm.com/documentation/100073/0618/en",
        "clickUri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en",
        "excerpt" : "TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
        "firstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.18 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "document_number" : "100073",
          "document_version" : "0618",
          "content_type" : "User Guide",
          "systopparent" : "5197858",
          "sysurihash" : "wB7RWeueeDjBJ0xV",
          "urihash" : "wB7RWeueeDjBJ0xV",
          "sysuri" : "https://developer.arm.com/documentation/100073/0618/en",
          "systransactionid" : 971090,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647907200000,
          "topparentid" : 5197858,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648741996000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663669936000,
          "permanentid" : "2cba760093257b558f218771691ddf39fe21bfe0baa64b3cb1e734f8e425",
          "syslanguage" : [ "English" ],
          "itemid" : "6245ce6cf7d10f7540e0a688",
          "transactionid" : 971090,
          "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "products" : [ "Arm Compiler", "Arm Compiler 6" ],
          "date" : 1663669936000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development" ],
          "document_id" : "100073:0618:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663669936208920816,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5861,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663669922855,
          "syssize" : 5861,
          "sysdate" : 1663669936000,
          "haslayout" : "1",
          "topparent" : "5197858",
          "label_version" : "6.18",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5197858,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
          "wordcount" : 354,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
          "document_revision" : "0618-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663669936000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100073/0618/?lang=en",
          "modified" : 1655113994000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663669936208920816,
          "uri" : "https://developer.arm.com/documentation/100073/0618/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
        "Uri" : "https://developer.arm.com/documentation/100073/0618/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100073/0618/en",
        "ClickUri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en",
        "Excerpt" : "TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
        "FirstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.18 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "__ieee_status() ",
        "document_number" : "100073",
        "document_version" : "0618",
        "content_type" : "User Guide",
        "systopparent" : "5197858",
        "sysurihash" : "ZWzNcnM7QOqU8MoS",
        "urihash" : "ZWzNcnM7QOqU8MoS",
        "sysuri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--ieee-status--",
        "systransactionid" : 971090,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647907200000,
        "topparentid" : 5197858,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648741996000,
        "sysconcepts" : "exceptions ; Arm Compiler ; ieee ; rounding mode ; sticky flags ; masks ; hardware ; control ; saturation ; optimizations ; increase speed ; vector capability ; Leave alone ; consistent ; architecture",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 5197858,
        "parentitem" : "6245ce6cf7d10f7540e0a688",
        "concepts" : "exceptions ; Arm Compiler ; ieee ; rounding mode ; sticky flags ; masks ; hardware ; control ; saturation ; optimizations ; increase speed ; vector capability ; Leave alone ; consistent ; architecture",
        "documenttype" : "html",
        "isattachment" : "5197858",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663669938000,
        "permanentid" : "136aa9f4ce3a25fc84f8cfe930ae08a4c83bd04f4ef2e1febedd3abdac17",
        "syslanguage" : [ "English" ],
        "itemid" : "6245ce70f7d10f7540e0a756",
        "transactionid" : 971090,
        "title" : "__ieee_status() ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1663669938000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development" ],
        "document_id" : "100073:0618:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663669938720399463,
        "sysisattachment" : "5197858",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5197858,
        "size" : 6096,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support-Functions-Reference/--ieee-status--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663669922855,
        "syssize" : 6096,
        "sysdate" : 1663669938000,
        "haslayout" : "1",
        "topparent" : "5197858",
        "label_version" : "6.18",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5197858,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 328,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
        "document_revision" : "0618-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663669938000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support-Functions-Reference/--ieee-status--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100073/0618/Floating-point-Support-Functions-Reference/--ieee-status--?lang=en",
        "modified" : 1655113994000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663669938720399463,
        "uri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--ieee-status--",
        "syscollection" : "default"
      },
      "Title" : "__ieee_status()",
      "Uri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--ieee-status--",
      "PrintableUri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--ieee-status--",
      "ClickUri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support-Functions-Reference/--ieee-status--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--ieee-status--",
      "Excerpt" : "See the following table. ... Table 2. ... Rounding mode control Bits Rounding mode 00 Round to nearest 01 Round up 10 Round down ... They exist only in the software floating-point libraries.",
      "FirstSentences" : "__ieee_status() The Arm\\u00AE Compiler for Embedded toolchain supports an interface to the status word in the floating-point environment. This interface is provided as function __ieee_status() and ..."
    }, {
      "title" : "About floating-point support",
      "uri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support/About-floating-point-support",
      "printableUri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support/About-floating-point-support",
      "clickUri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support/About-floating-point-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support/About-floating-point-support",
      "excerpt" : "If you compile for a system with a hardware VFP coprocessor, the Arm Compiler for Embedded makes use of ... Related concepts IEEE 754 arithmetic Related information -ffp-mode -mfloat-abi About ...",
      "firstSentences" : "About floating-point support The Arm floating-point environment is an implementation of the IEEE 754-1985 standard for binary floating-point arithmetic. However, there is no guarantee that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
        "uri" : "https://developer.arm.com/documentation/100073/0618/en",
        "printableUri" : "https://developer.arm.com/documentation/100073/0618/en",
        "clickUri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en",
        "excerpt" : "TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
        "firstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.18 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "document_number" : "100073",
          "document_version" : "0618",
          "content_type" : "User Guide",
          "systopparent" : "5197858",
          "sysurihash" : "wB7RWeueeDjBJ0xV",
          "urihash" : "wB7RWeueeDjBJ0xV",
          "sysuri" : "https://developer.arm.com/documentation/100073/0618/en",
          "systransactionid" : 971090,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647907200000,
          "topparentid" : 5197858,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648741996000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663669936000,
          "permanentid" : "2cba760093257b558f218771691ddf39fe21bfe0baa64b3cb1e734f8e425",
          "syslanguage" : [ "English" ],
          "itemid" : "6245ce6cf7d10f7540e0a688",
          "transactionid" : 971090,
          "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "products" : [ "Arm Compiler", "Arm Compiler 6" ],
          "date" : 1663669936000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development" ],
          "document_id" : "100073:0618:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663669936208920816,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5861,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663669922855,
          "syssize" : 5861,
          "sysdate" : 1663669936000,
          "haslayout" : "1",
          "topparent" : "5197858",
          "label_version" : "6.18",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5197858,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
          "wordcount" : 354,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
          "document_revision" : "0618-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663669936000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100073/0618/?lang=en",
          "modified" : 1655113994000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663669936208920816,
          "uri" : "https://developer.arm.com/documentation/100073/0618/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
        "Uri" : "https://developer.arm.com/documentation/100073/0618/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100073/0618/en",
        "ClickUri" : "https://developer.arm.com/documentation/100073/0618/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en",
        "Excerpt" : "TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
        "FirstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.18 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About floating-point support ",
        "document_number" : "100073",
        "document_version" : "0618",
        "content_type" : "User Guide",
        "systopparent" : "5197858",
        "sysurihash" : "3xht00N6rr0WT1GF",
        "urihash" : "3xht00N6rr0WT1GF",
        "sysuri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support/About-floating-point-support",
        "systransactionid" : 971090,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647907200000,
        "topparentid" : 5197858,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648741996000,
        "sysconcepts" : "floating-point ; compiling ; IEEE ; exceptions ; coprocessor ; hardware ; mfloat-abi ; Embedded makes ; assembly language ; architecture ; compliance",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 5197858,
        "parentitem" : "6245ce6cf7d10f7540e0a688",
        "concepts" : "floating-point ; compiling ; IEEE ; exceptions ; coprocessor ; hardware ; mfloat-abi ; Embedded makes ; assembly language ; architecture ; compliance",
        "documenttype" : "html",
        "isattachment" : "5197858",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663669938000,
        "permanentid" : "c447b68e7ffec1bf9d9e87abad39cc9d1496b1cf79e6cf7456df940121a0",
        "syslanguage" : [ "English" ],
        "itemid" : "6245ce6ff7d10f7540e0a6fe",
        "transactionid" : 971090,
        "title" : "About floating-point support ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1663669938000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development" ],
        "document_id" : "100073:0618:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663669938686015927,
        "sysisattachment" : "5197858",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5197858,
        "size" : 1985,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support/About-floating-point-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663669922855,
        "syssize" : 1985,
        "sysdate" : 1663669938000,
        "haslayout" : "1",
        "topparent" : "5197858",
        "label_version" : "6.18",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5197858,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 130,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
        "document_revision" : "0618-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663669938000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support/About-floating-point-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100073/0618/Floating-point-Support/About-floating-point-support?lang=en",
        "modified" : 1655113994000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663669938686015927,
        "uri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support/About-floating-point-support",
        "syscollection" : "default"
      },
      "Title" : "About floating-point support",
      "Uri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support/About-floating-point-support",
      "PrintableUri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support/About-floating-point-support",
      "ClickUri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support/About-floating-point-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support/About-floating-point-support",
      "Excerpt" : "If you compile for a system with a hardware VFP coprocessor, the Arm Compiler for Embedded makes use of ... Related concepts IEEE 754 arithmetic Related information -ffp-mode -mfloat-abi About ...",
      "FirstSentences" : "About floating-point support The Arm floating-point environment is an implementation of the IEEE 754-1985 standard for binary floating-point arithmetic. However, there is no guarantee that ..."
    } ],
    "totalNumberOfChildResults" : 166,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "__fp_status() ",
      "document_number" : "100073",
      "document_version" : "0618",
      "content_type" : "User Guide",
      "systopparent" : "5197858",
      "sysurihash" : "YtUMð2ñs1xS3PBWg",
      "urihash" : "YtUMð2ñs1xS3PBWg",
      "sysuri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--fp-status--",
      "systransactionid" : 971090,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647907200000,
      "topparentid" : 5197858,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1648741996000,
      "sysconcepts" : "exceptions ; Arm compilation ; word layout ; sticky flags ; optimizations ; AArch64 targets ; Embedded toolchain ; emulator",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
      "attachmentparentid" : 5197858,
      "parentitem" : "6245ce6cf7d10f7540e0a688",
      "concepts" : "exceptions ; Arm compilation ; word layout ; sticky flags ; optimizations ; AArch64 targets ; Embedded toolchain ; emulator",
      "documenttype" : "html",
      "isattachment" : "5197858",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1663669939000,
      "permanentid" : "39879ab01a417b80e144d4e77cc446b04de14558c82018ffad6f3be01885",
      "syslanguage" : [ "English" ],
      "itemid" : "6245ce70f7d10f7540e0a755",
      "transactionid" : 971090,
      "title" : "__fp_status() ",
      "products" : [ "Arm Compiler", "Arm Compiler 6" ],
      "date" : 1663669939000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development" ],
      "document_id" : "100073:0618:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663669939054255984,
      "sysisattachment" : "5197858",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5197858,
      "size" : 3788,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support-Functions-Reference/--fp-status--?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663669922855,
      "syssize" : 3788,
      "sysdate" : 1663669939000,
      "haslayout" : "1",
      "topparent" : "5197858",
      "label_version" : "6.18",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5197858,
      "navigationhierarchiescategories" : [ "Tools and Software products" ],
      "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
      "wordcount" : 237,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6" ],
      "document_revision" : "0618-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663669939000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support-Functions-Reference/--fp-status--?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100073/0618/Floating-point-Support-Functions-Reference/--fp-status--?lang=en",
      "modified" : 1655113994000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663669939054255984,
      "uri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--fp-status--",
      "syscollection" : "default"
    },
    "Title" : "__fp_status()",
    "Uri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--fp-status--",
    "PrintableUri" : "https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--fp-status--",
    "ClickUri" : "https://developer.arm.com/documentation/100073/0618/Floating-point-Support-Functions-Reference/--fp-status--?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0618/en/Floating-point-Support-Functions-Reference/--fp-status--",
    "Excerpt" : "Bit 4 (0x10) is for the Inexact Result exception. ... Bits marked R are reserved. ... _fpsr_DZE | _fpsr_IOE, _fpsr_IOE); To untrap the Inexact Result exception: __fp_status(_fpsr_IXE, 0); To ...",
    "FirstSentences" : "__fp_status() The Arm\\u00AE Compiler for Embedded toolchain supports an interface to the status word in the floating-point environment. Some older versions of the Arm libraries implemented a ..."
  }, {
    "title" : "Where can I get the CMSIS libraries for Ethos-U65 integration?",
    "uri" : "https://developer.arm.com/documentation/ka004996/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004996/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004996/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004996/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 320,
    "percentScore" : 40.25237,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Where can I get the CMSIS libraries for Ethos-U65 integration? ",
      "document_number" : "ka004996",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5064862",
      "sysurihash" : "EqQOEX3yHDZgsuOR",
      "urihash" : "EqQOEX3yHDZgsuOR",
      "sysuri" : "https://developer.arm.com/documentation/ka004996/1-0/en",
      "systransactionid" : 861258,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1646142888000,
      "topparentid" : 5064862,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1646142919000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba087cd74e712c449720f" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648717546000,
      "permanentid" : "89dbbcbf7a3ecaeb269e84b725054958e883d8d3d657b7451ac7747215a4",
      "syslanguage" : [ "English" ],
      "itemid" : "621e25c7e6f58973271ea5d5",
      "transactionid" : 861258,
      "title" : "Where can I get the CMSIS libraries for Ethos-U65 integration? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML005", "ML006" ],
      "date" : 1648717546000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004996:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717546497536617,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004996/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717543709,
      "syssize" : 63,
      "sysdate" : 1648717546000,
      "haslayout" : "1",
      "topparent" : "5064862",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5064862,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Machine Learning|Ethos-U|Ethos-U Functional Model" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717546000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004996/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004996/1-0/?lang=en",
      "modified" : 1646142919000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717546497536617,
      "uri" : "https://developer.arm.com/documentation/ka004996/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Where can I get the CMSIS libraries for Ethos-U65 integration?",
    "Uri" : "https://developer.arm.com/documentation/ka004996/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004996/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004996/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004996/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ?",
    "uri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004757/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 320,
    "percentScore" : 40.25237,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ? ",
      "document_number" : "ka004757",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4798768",
      "sysurihash" : "3llASernTTHTzðIg",
      "urihash" : "3llASernTTHTzðIg",
      "sysuri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1634812333000,
      "topparentid" : 4798768,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634812394000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648717505000,
      "permanentid" : "7ded32b43634cfb7777dd03c8334846ce0399eb9d4d12e24377adeabbb5b",
      "syslanguage" : [ "English" ],
      "itemid" : "617141eaac265639eac59664",
      "transactionid" : 861257,
      "title" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1648717505000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004757:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717505581911812,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717504175,
      "syssize" : 63,
      "sysdate" : 1648717505000,
      "haslayout" : "1",
      "topparent" : "4798768",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4798768,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717505000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004757/1-0/?lang=en",
      "modified" : 1634812394000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717505581911812,
      "uri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ?",
    "Uri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004757/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How can I fix an enumeration type mismatch error?",
    "uri" : "https://developer.arm.com/documentation/ka004914/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004914/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004914/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004914/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 320,
    "percentScore" : 40.25237,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How can I fix an enumeration type mismatch error? ",
      "document_number" : "ka004914",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4857669",
      "sysurihash" : "ydaTnUj21IEyQpYB",
      "urihash" : "ydaTnUj21IEyQpYB",
      "sysuri" : "https://developer.arm.com/documentation/ka004914/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1637873976000,
      "topparentid" : 4857669,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1637874030000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648717488000,
      "permanentid" : "55452cf4b8cb2c3535dffe15a71b2ffda4ee20a35c711c953fffeda4bb24",
      "syslanguage" : [ "English" ],
      "itemid" : "619ff96e83e60c5c768e4128",
      "transactionid" : 861257,
      "title" : "How can I fix an enumeration type mismatch error? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1648717488000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004914:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717488323591775,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004914/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717464495,
      "syssize" : 63,
      "sysdate" : 1648717488000,
      "haslayout" : "1",
      "topparent" : "4857669",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4857669,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717488000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004914/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004914/1-0/?lang=en",
      "modified" : 1637874030000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717488323591775,
      "uri" : "https://developer.arm.com/documentation/ka004914/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How can I fix an enumeration type mismatch error?",
    "Uri" : "https://developer.arm.com/documentation/ka004914/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004914/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004914/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004914/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How can I use the integration kit provided in Ethos-U65?",
    "uri" : "https://developer.arm.com/documentation/ka005001/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005001/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005001/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005001/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 320,
    "percentScore" : 40.25237,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How can I use the integration kit provided in Ethos-U65? ",
      "document_number" : "ka005001",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5071326",
      "sysurihash" : "f85qcXkeYbs1X6lx",
      "urihash" : "f85qcXkeYbs1X6lx",
      "sysuri" : "https://developer.arm.com/documentation/ka005001/1-0/en",
      "systransactionid" : 861239,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1646384361000,
      "topparentid" : 5071326,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1646384425000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba087cd74e712c449720f" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648716587000,
      "permanentid" : "aef7a68f5475d6bcdb2a677c3663c578b9242b0ec4070d33153f18bb5a55",
      "syslanguage" : [ "English" ],
      "itemid" : "6221d529e6f58973271ea60b",
      "transactionid" : 861239,
      "title" : "How can I use the integration kit provided in Ethos-U65? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML005", "ML006" ],
      "date" : 1648716587000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005001:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716587751749297,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005001/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716577301,
      "syssize" : 63,
      "sysdate" : 1648716587000,
      "haslayout" : "1",
      "topparent" : "5071326",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5071326,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Machine Learning|Ethos-U|Ethos-U Functional Model" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716587000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005001/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005001/1-0/?lang=en",
      "modified" : 1646384425000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716587751749297,
      "uri" : "https://developer.arm.com/documentation/ka005001/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How can I use the integration kit provided in Ethos-U65?",
    "Uri" : "https://developer.arm.com/documentation/ka005001/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005001/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005001/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005001/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Does Ethos-U55 support out of order transactions?",
    "uri" : "https://developer.arm.com/documentation/ka005012/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005012/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005012/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005012/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 320,
    "percentScore" : 40.25237,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Does Ethos-U55 support out of order transactions? ",
      "document_number" : "ka005012",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5087198",
      "sysurihash" : "Hu4gBQjPjñKWNS9w",
      "urihash" : "Hu4gBQjPjñKWNS9w",
      "sysuri" : "https://developer.arm.com/documentation/ka005012/1-0/en",
      "systransactionid" : 861239,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1647294477000,
      "topparentid" : 5087198,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647294504000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648716586000,
      "permanentid" : "5d7f44f1129f3a49106563aad7ca2864ace65b21490065ea9f7cf903d494",
      "syslanguage" : [ "English" ],
      "itemid" : "622fb8288804d00769e9db32",
      "transactionid" : 861239,
      "title" : "Does Ethos-U55 support out of order transactions? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1648716586000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005012:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716586079072516,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005012/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716569677,
      "syssize" : 63,
      "sysdate" : 1648716586000,
      "haslayout" : "1",
      "topparent" : "5087198",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5087198,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716586000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005012/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005012/1-0/?lang=en",
      "modified" : 1647294504000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716586079072516,
      "uri" : "https://developer.arm.com/documentation/ka005012/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Does Ethos-U55 support out of order transactions?",
    "Uri" : "https://developer.arm.com/documentation/ka005012/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005012/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005012/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005012/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How to render TM201 with newer SoC-600/SoC-600M versions?",
    "uri" : "https://developer.arm.com/documentation/ka004705/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004705/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004705/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004705/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 320,
    "percentScore" : 40.25237,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How to render TM201 with newer SoC-600/SoC-600M versions? ",
      "document_number" : "ka004705",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4881158",
      "sysurihash" : "pnpyQihJlLrsDiwy",
      "urihash" : "pnpyQihJlLrsDiwy",
      "sysuri" : "https://developer.arm.com/documentation/ka004705/1-0/en",
      "systransactionid" : 861239,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1637572731000,
      "topparentid" : 4881158,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1637572754000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648716585000,
      "permanentid" : "0529079cbb883a296f8300fa29ada791c1977843fb7988fbaa1d56b64d5e",
      "syslanguage" : [ "English" ],
      "itemid" : "619b6092f45f0b1fbf3a8d64",
      "transactionid" : 861239,
      "title" : "How to render TM201 with newer SoC-600/SoC-600M versions? ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1648716585000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004705:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716585512705675,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004705/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716580679,
      "syssize" : 63,
      "sysdate" : 1648716585000,
      "haslayout" : "1",
      "topparent" : "4881158",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4881158,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "5",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716585000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004705/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004705/1-0/?lang=en",
      "modified" : 1637572754000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716585512705675,
      "uri" : "https://developer.arm.com/documentation/ka004705/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to render TM201 with newer SoC-600/SoC-600M versions?",
    "Uri" : "https://developer.arm.com/documentation/ka004705/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004705/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004705/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004705/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Additional product entitlements with a SoC-600 license",
    "uri" : "https://developer.arm.com/documentation/ka004921/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004921/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004921/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004921/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 320,
    "percentScore" : 40.25237,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Additional product entitlements with a SoC-600 license ",
      "document_number" : "ka004921",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4873500",
      "sysurihash" : "feUInðAF62VRqXfo",
      "urihash" : "feUInðAF62VRqXfo",
      "sysuri" : "https://developer.arm.com/documentation/ka004921/1-0/en",
      "systransactionid" : 861237,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1638281283000,
      "topparentid" : 4873500,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1638281388000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648716520000,
      "permanentid" : "9e1fe286f27770415b4101f1122308827d8d2f558b7c714fcb614d909b9c",
      "syslanguage" : [ "English" ],
      "itemid" : "61a630acf45f0b1fbf3a9e0a",
      "transactionid" : 861237,
      "title" : "Additional product entitlements with a SoC-600 license ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1648716520000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004921:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716520534044971,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004921/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716502339,
      "syssize" : 63,
      "sysdate" : 1648716520000,
      "haslayout" : "1",
      "topparent" : "4873500",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4873500,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716520000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004921/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004921/1-0/?lang=en",
      "modified" : 1638281388000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716520534044971,
      "uri" : "https://developer.arm.com/documentation/ka004921/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Additional product entitlements with a SoC-600 license",
    "Uri" : "https://developer.arm.com/documentation/ka004921/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004921/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004921/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004921/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Software use-case of AIRCR.BFHFNMINS bit",
    "uri" : "https://developer.arm.com/documentation/ka004627/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004627/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004627/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004627/1-0/en",
    "excerpt" : "This bit is not banked between Security states. ... To achieve this all Secure exceptions (except the Secure HardFault) must be disabled, ... Software use-case of AIRCR.BFHFNMINS bit KBA",
    "firstSentences" : "Article ID: KA004627 Applies To: Armv8-M, Cortex-M23, Cortex-M33, Cortex-M35P, Cortex-M55 Confidentiality: Customer Non-confidential What is AIRCR.BFHFNMINS bit? In Armv8-M processors with ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 320,
    "percentScore" : 40.25237,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Software use-case of AIRCR.BFHFNMINS bit ",
      "document_number" : "ka004627",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4815432",
      "sysurihash" : "EUG4pOhqVuTl3lNC",
      "urihash" : "EUG4pOhqVuTl3lNC",
      "sysuri" : "https://developer.arm.com/documentation/ka004627/1-0/en",
      "systransactionid" : 912455,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657024542000,
      "topparentid" : 4815432,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657024576000,
      "sysconcepts" : "security states ; AIRCR ; BusFault ; exceptions ; NMI ; execution ; attacker ; handler",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2592", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2592", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "concepts" : "security states ; AIRCR ; BusFault ; exceptions ; NMI ; execution ; attacker ; handler",
      "documenttype" : "html",
      "sysindexeddate" : 1657024615000,
      "permanentid" : "ce8e7de331a730eb98b585e7523d3faba103f9826f8b634a1ebe12754177",
      "syslanguage" : [ "English" ],
      "itemid" : "62c43040b334256d9ea8e026",
      "transactionid" : 912455,
      "title" : "Software use-case of AIRCR.BFHFNMINS bit ",
      "products" : [ "AT621", "AT621-GRP", "AT623", "AT624", "AT624-GRP", "AT625", "AT625-GRP", "AT626", "AT626-GRP", "AT627", "AT628", "AT629", "AT633", "AT633-PRU", "AT633-TRM", "AT634", "AT634-PRU", "AT634-TRM", "AT635", "AT636", "AT636-PRU", "AT636-TRM", "AT638", "AT639", "Armv8-M", "Cortex-M23", "Cortex-M33", "Cortex-M55", "MP098", "PL460", "PL460-PRU", "PL460-TRM", "TM891", "TM892", "TM976", "ZB510", "ZB511", "ZB512", "ZB522", "ZB524", "ZB525", "ZB527", "ZB528", "ZB530", "ZB534", "ZB535", "ZB536", "ZB540", "ZB541", "ZB542", "ZB543", "ZB544", "ZB545", "ZB897", "ZB898", "ZB900", "ZB901", "ZB903", "ZB904", "ZB905", "ZB906" ],
      "date" : 1657024615000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004627:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657024615300458057,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2377,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004627/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657024604443,
      "syssize" : 2377,
      "sysdate" : 1657024615000,
      "haslayout" : "1",
      "topparent" : "4815432",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4815432,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 157,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M35P", "Cortex-M|Cortex-M35P", "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M35P", "IP Products|Processors|Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M55", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657024615000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004627/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004627/1-0/?lang=en",
      "modified" : 1657024576000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657024615300458057,
      "uri" : "https://developer.arm.com/documentation/ka004627/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Software use-case of AIRCR.BFHFNMINS bit",
    "Uri" : "https://developer.arm.com/documentation/ka004627/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004627/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004627/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004627/1-0/en",
    "Excerpt" : "This bit is not banked between Security states. ... To achieve this all Secure exceptions (except the Secure HardFault) must be disabled, ... Software use-case of AIRCR.BFHFNMINS bit KBA",
    "FirstSentences" : "Article ID: KA004627 Applies To: Armv8-M, Cortex-M23, Cortex-M33, Cortex-M35P, Cortex-M55 Confidentiality: Customer Non-confidential What is AIRCR.BFHFNMINS bit? In Armv8-M processors with ..."
  }, {
    "title" : "Which MPU configuration is used in a Trustzone enabled Armv8-M system",
    "uri" : "https://developer.arm.com/documentation/ka001216/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001216/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001216/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001216/1-0/en",
    "excerpt" : "Processor security state Memory security attribute MPU used Secure Secure and Non-secure callable ... A full list of the exempt regions can be found in the Armv8-M Architecture Reference ...",
    "firstSentences" : "Article ID: KA001216 Applies To: Armv8-M Confidentiality: Customer Non-confidential Summary Trustzone for Armv8-M allows two Memory Protection Unit (MPU) configurations, one for Secure software ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 320,
    "percentScore" : 40.25237,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Which MPU configuration is used in a Trustzone enabled Armv8-M system ",
      "document_number" : "ka001216",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4616744",
      "sysurihash" : "i9JE766KCEoZ7Yfp",
      "urihash" : "i9JE766KCEoZ7Yfp",
      "sysuri" : "https://developer.arm.com/documentation/ka001216/1-0/en",
      "systransactionid" : 912453,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657023689000,
      "topparentid" : 4616744,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657023821000,
      "sysconcepts" : "security ; MPU ; instructions ; Non-secure callable ; entry points ; SecureFault ; registers ; exempt ; functionality ; internal usage ; Peripheral Bus ; authentication ; 0xE00FFFFF",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "concepts" : "security ; MPU ; instructions ; Non-secure callable ; entry points ; SecureFault ; registers ; exempt ; functionality ; internal usage ; Peripheral Bus ; authentication ; 0xE00FFFFF",
      "documenttype" : "html",
      "sysindexeddate" : 1657023858000,
      "permanentid" : "7415ff73b2f072574ba3b56e83538d2fc8bdbd73b27960bcafd210524160",
      "syslanguage" : [ "English" ],
      "itemid" : "62c42d4db334256d9ea8e022",
      "transactionid" : 912453,
      "title" : "Which MPU configuration is used in a Trustzone enabled Armv8-M system ",
      "products" : [ "Armv8-M" ],
      "date" : 1657023858000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001216:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657023858571630033,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3763,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001216/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657023851068,
      "syssize" : 3763,
      "sysdate" : 1657023858000,
      "haslayout" : "1",
      "topparent" : "4616744",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4616744,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 175,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "13",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657023858000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001216/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001216/1-0/?lang=en",
      "modified" : 1657023821000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657023858571630033,
      "uri" : "https://developer.arm.com/documentation/ka001216/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Which MPU configuration is used in a Trustzone enabled Armv8-M system",
    "Uri" : "https://developer.arm.com/documentation/ka001216/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001216/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001216/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001216/1-0/en",
    "Excerpt" : "Processor security state Memory security attribute MPU used Secure Secure and Non-secure callable ... A full list of the exempt regions can be found in the Armv8-M Architecture Reference ...",
    "FirstSentences" : "Article ID: KA001216 Applies To: Armv8-M Confidentiality: Customer Non-confidential Summary Trustzone for Armv8-M allows two Memory Protection Unit (MPU) configurations, one for Secure software ..."
  } ]
}