{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522270691207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522270691210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 17:58:11 2018 " "Processing started: Wed Mar 28 17:58:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522270691210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522270691210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522270691211 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522270691435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522270691436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2/cla_8bits_partial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex2/cla_8bits_partial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_8bits_partial-rtl " "Found design unit 1: cla_8bits_partial-rtl" {  } { { "ex2/cla_8bits_partial.vhd" "" { Text "/home/ec2016/ra169966/Documents/mc613/lab5/project/ex2/cla_8bits_partial.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522270700049 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_8bits_partial " "Found entity 1: cla_8bits_partial" {  } { { "ex2/cla_8bits_partial.vhd" "" { Text "/home/ec2016/ra169966/Documents/mc613/lab5/project/ex2/cla_8bits_partial.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522270700049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522270700049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2/cla_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex2/cla_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_8bits-rtl " "Found design unit 1: cla_8bits-rtl" {  } { { "ex2/cla_8bits.vhd" "" { Text "/home/ec2016/ra169966/Documents/mc613/lab5/project/ex2/cla_8bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522270700050 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_8bits " "Found entity 1: cla_8bits" {  } { { "ex2/cla_8bits.vhd" "" { Text "/home/ec2016/ra169966/Documents/mc613/lab5/project/ex2/cla_8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522270700050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522270700050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2/cla_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex2/cla_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_4bits-rtl " "Found design unit 1: cla_4bits-rtl" {  } { { "ex2/cla_4bits.vhd" "" { Text "/home/ec2016/ra169966/Documents/mc613/lab5/project/ex2/cla_4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522270700051 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_4bits " "Found entity 1: cla_4bits" {  } { { "ex2/cla_4bits.vhd" "" { Text "/home/ec2016/ra169966/Documents/mc613/lab5/project/ex2/cla_4bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522270700051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522270700051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex1/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-rtl " "Found design unit 1: barrel_shifter-rtl" {  } { { "ex1/barrel_shifter.vhd" "" { Text "/home/ec2016/ra169966/Documents/mc613/lab5/project/ex1/barrel_shifter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522270700053 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "ex1/barrel_shifter.vhd" "" { Text "/home/ec2016/ra169966/Documents/mc613/lab5/project/ex1/barrel_shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522270700053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522270700053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex2/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-structural " "Found design unit 1: full_adder-structural" {  } { { "ex2/adder.vhd" "" { Text "/home/ec2016/ra169966/Documents/mc613/lab5/project/ex2/adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522270700054 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "ex2/adder.vhd" "" { Text "/home/ec2016/ra169966/Documents/mc613/lab5/project/ex2/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522270700054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522270700054 ""}
{ "Error" "EVRFX_VHDL_UNCOMPILED_ENTITY" "full_adder adder.vhd(12) " "VHDL error at adder.vhd(12): entity \"full_adder\" is used but not declared" {  } { { "ex2/adder.vhd" "" { Text "/home/ec2016/ra169966/Documents/mc613/lab5/project/ex2/adder.vhd" 12 0 0 } }  } 0 10334 "VHDL error at %2!s!: entity \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1522270700055 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1131 " "Peak virtual memory: 1131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522270700142 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 28 17:58:20 2018 " "Processing ended: Wed Mar 28 17:58:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522270700142 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522270700142 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522270700142 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522270700142 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522270700252 ""}
