[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Axi4_3_data_address_synchronous|Axi4_3_data_address_synchronous>io_wready_o",
    "sources":[
      "~Axi4_3_data_address_synchronous|Axi4_3_data_address_synchronous>io_wready"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Axi4_3_data_address_synchronous|Axi4_3_data_address_synchronous>io_wvalid_o",
    "sources":[
      "~Axi4_3_data_address_synchronous|Axi4_3_data_address_synchronous>io_wvalid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Axi4_3_data_address_synchronous|Axi4_3_data_address_synchronous>io_awready_o",
    "sources":[
      "~Axi4_3_data_address_synchronous|Axi4_3_data_address_synchronous>io_awready"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Axi4_3_data_address_synchronous|Axi4_3_data_address_synchronous>io_wlast_o",
    "sources":[
      "~Axi4_3_data_address_synchronous|Axi4_3_data_address_synchronous>io_wlast"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Axi4_3_data_address_synchronous|Axi4_3_data_address_synchronous>io_awvalid_o",
    "sources":[
      "~Axi4_3_data_address_synchronous|Axi4_3_data_address_synchronous>io_awvalid"
    ]
  },
  {
    "class":"firrtl.EmitAllModulesAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"srcv"
  }
]