<html><body><samp><pre>
<!@TC:1415470299>
<a name=mapperReport5>Synopsys Xilinx Technology Pre-mapping, Version maprc, Build 1495R, Built Mar  1 2013 13:42:34</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version H-2013.03

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

Linked File: <a href="E:\Embedded\Projects\POCP\Lab06\synthesis\RegFile\RegFile_scck.rpt:@XP_FILE">RegFile_scck.rpt</a>
Printing clock  summary report in "E:\Embedded\Projects\POCP\Lab06\synthesis\RegFile\RegFile_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1415470299> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1415470299> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

Reading Xilinx I/O pad type table from file [E:\Embedded\Synplify\fpga_H201303\lib\xilinx\x_io_tbl_spartan2.txt] 
Reading Xilinx Rocket I/O parameter type table from file [E:\Embedded\Synplify\fpga_H201303\lib\xilinx\gttype.txt] 


<a name=mapperReport6>Clock Summary</a>
**************

Start          Requested     Requested     Clock        Clock                
Clock          Frequency     Period        Type         Group                
-----------------------------------------------------------------------------
RegFile|WE     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0
=============================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\embedded\projects\pocp\lab06\src\regn.vhd:22:2:22:4:@W:MT529:@XP_MSG">regn.vhd(22)</a><!@TM:1415470299> | Found inferred clock RegFile|WE which controls 16 sequential elements including Regi\.3\.Regi.reg[0:3]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

syn_allowed_resources : blockrams=4  set on top level netlist RegFile
Finished Pre Mapping Phase.@N: BN225 |Writing default property annotation file E:\Embedded\Projects\POCP\Lab06\synthesis\RegFile\RegFile.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 130MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 08 21:11:39 2014

###########################################################]

</pre></samp></body></html>
