W. Bouknight, S. Denenberg, D. McIntyre, J. Randall, A. Sameh, and D. Slotnick. 1972. The Illiac IV system. Proceedings of the IEEE 60, 4, 369--388.
S. Chen, Y. Wang, S. Liu, J. Wan, H. Chen, H. Liu, K. Zhang, X. Liu, and X. Ning. 2014. FT-Matrix:A coordination-aware architecture for signal processing. IEEE MICRO 34, 6, 64--73.
T. Chen , R. Raghavan , J. N. Dale , E. Iwata, Cell broadband engine architecture and its first implementation: a performance view, IBM Journal of Research and Development, v.51 n.5, p.559-572, September 2007[doi>10.1147/rd.515.0559]
A. EITantawy, J. Wenjie Ma, M. O’Connor, and T. M. Aamodt. 2014. A scalable multi-path microarchitecture for efficient GPU control flow. In Proceedings of the 2014 IEEE 20th International Symposium on High Performance Computing Architecture (HPCA-20). 248--259.
Wilson W.  L. Fung , Tor M. Aamodt, Thread block compaction for efficient SIMT control flow, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.25-36, February 12-16, 2011
Wilson W. L. Fung , Ivan Sham , George Yuan , Tor M. Aamodt, Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.407-420, December 01-05, 2007[doi>10.1109/MICRO.2007.12]
Wilson W. L. Fung , Ivan Sham , George Yuan , Tor M. Aamodt, Dynamic warp formation: Efficient MIMD control flow on SIMD graphics hardware, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.2, p.1-37, June 2009[doi>10.1145/1543753.1543756]
Q. He. 2006. The Principle of the Computer Graphics. Tsinghua University Press, Beijing, China.
Naifeng Jing , Yao Shen , Yao Lu , Shrikanth Ganapathy , Zhigang Mao , Minyi Guo , Ramon Canal , Xiaoyao Liang, An energy-efficient and scalable eDRAM-based register file architecture for GPGPU, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485952]
Ujval J. Kapasi , William J. Dally , Scott Rixner , Peter R. Mattson , John D. Owens , Brucek Khailany, Efficient conditional operations for data-parallel architectures, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.159-170, December 2000, Monterey, California, USA[doi>10.1145/360128.360145]
Brucek Khailany , William J. Dally , Ujval J. Kapasi , Peter Mattson , Jinyung Namkoong , John D. Owens , Brian Towles , Andrew Chang , Scott Rixner, Imagine: Media Processing with Streams, IEEE Micro, v.21 n.2, p.35-46, March 2001[doi>10.1109/40.918001]
Ronny Krashinsky , Christopher Batten , Mark Hampton , Steve Gerding , Brian Pharris , Jared Casper , Krste Asanovic, The Vector-Thread Architecture, IEEE Micro, v.24 n.6, p.84-90, November 2004[doi>10.1109/MM.2004.90]
Yunsup Lee , Rimas Avizienis , Alex Bishara , Richard Xia , Derek Lockhart , Christopher Batten , Krste Asanović, Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000080]
Jiayuan Meng , David Tarjan , Kevin Skadron, Dynamic warp subdivision for integrated branch and memory divergence tolerance, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815992]
Veynu Narasiman , Michael Shebanow , Chang Joo Lee , Rustam Miftakhutdinov , Onur Mutlu , Yale N. Patt, Improving GPU performance via large warps and two-level warp scheduling, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155656]
NVIDIA Corporation. 2008. GeForce Gtx 280 Specifications. Available at http://www.geforce.com/hardware/desktop-gpus/geforce-gtx-280/specifications.
NVIDIA Corporation. 2009. Nvidia's Next Generation CUDA Compute Architecture: Fermi. Available at http://www.nvidia.com.
NVIDIA Corporation. 2012. Nvidia's Next Generation CUDA Compute Architecture: Kepler GK110. Available at http://www.nvidia.com.
OPCODE. 2003. OPCODE Optimized Collision Detection Library (OPCODE). Retrieved December 7, 2015, from http://www.codercorner.com/Opcode.htm.
Minsoo Rhu , Mattan Erez, CAPRI: prediction of compaction-adequacy for handling control-divergence in GPGPU architectures, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Minsoo Rhu , Mattan Erez, Maximizing SIMD resource utilization in GPGPUs with SIMD lane permutation, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485953]
Minsoo Rhu , Mattan Erez, The dual-path execution model for efficient GPU control flow, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.591-602, February 23-27, 2013[doi>10.1109/HPCA.2013.6522352]
Suzanne Rivoire , Rebecca Schultz , Tomofumi Okuda , Christos Kozyrakis, Vector Lane Threading, Proceedings of the 2006 International Conference on Parallel Processing, p.55-64, August 14-18, 2006[doi>10.1109/ICPP.2006.74]
Larry Seiler , Doug Carmean , Eric Sprangle , Tom Forsyth , Michael Abrash , Pradeep Dubey , Stephen Junkins , Adam Lake , Jeremy Sugerman , Robert Cavin , Roger Espasa , Ed Grochowski , Toni Juan , Pat Hanrahan, Larrabee: a many-core x86 architecture for visual computing, ACM SIGGRAPH 2008 papers, August 11-15, 2008, Los Angeles, California[doi>10.1145/1399504.1360617]
K. Suhring. 2015 H.264 Joint Model (JM)-h.264/AVC Reference Software. Available at http://iphome.hhi.de/suehring/tml/.
Yaohua Wang , Shuming Chen , Jianghua Wan , Jiayuan Meng , Kai Zhang , Wei Liu , Xi Ning, A multiple SIMD, multiple data (MSMD) architecture: Parallel execution of dynamic and static SIMD fragments, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.603-614, February 23-27, 2013[doi>10.1109/HPCA.2013.6522353]
Yaohua Wang , 2 2 , 3 3 , 4 4 , 5 5 , 6 6 , 7 7, Instruction Shuffle: Achieving MIMD-like Performance on SIMD Architectures, IEEE Computer Architecture Letters, v.11 n.2, p.37-40, July 2012[doi>10.1109/L-CA.2011.34]
Mark Woh , Sangwon Seo , Scott Mahlke , Trevor Mudge , Chaitali Chakrabarti , Krisztian Flautner, AnySP: Anytime Anywhere Anyway Signal Processing, IEEE Micro, v.30 n.1, p.81-91, January 2010[doi>10.1109/MM.2010.8]
Xuejun Yang , Xiaobo Yan , Zuocheng Xing , Yu Deng , Jiang Jiang , Ying Zhang, A 64-bit stream processor architecture for scientific applications, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250689]
