// Seed: 1714343410
module module_0 #(
    parameter id_1 = 32'd19
);
  logic _id_1;
  wire  id_2;
  wire  id_3;
  ;
  logic [-1 : id_1  |  -1] id_4;
  ;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd65,
    parameter id_4 = 32'd6,
    parameter id_7 = 32'd83
) (
    input  wire  _id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    output wire  _id_4,
    input  tri1  id_5,
    output uwire id_6,
    input  tri0  _id_7,
    input  tri1  id_8,
    input  tri   id_9,
    output tri0  id_10
);
  assign id_6 = ~id_9;
  supply1 ["" : id_0  != ""] id_12 = 1 & 1;
  logic [id_4 : id_7] id_13;
  ;
  module_0 modCall_1 ();
endmodule
