#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 14 12:57:47 2019
# Process ID: 9212
# Current directory: C:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.runs/design_1_icsuart0b_0_0_synth_1
# Command line: vivado.exe -log design_1_icsuart0b_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_icsuart0b_0_0.tcl
# Log file: C:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.runs/design_1_icsuart0b_0_0_synth_1/design_1_icsuart0b_0_0.vds
# Journal file: C:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.runs/design_1_icsuart0b_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_icsuart0b_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/PmodICSIF/FPGA/ip_repo/icsuart0b_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/PmodICSIF/FPGA/ip_repo/icsuart0_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_icsuart0b_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 394.582 ; gain = 97.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_icsuart0b_0_0' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ip/design_1_icsuart0b_0_0/synth/design_1_icsuart0b_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter CYCLES bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'icsuart0b_v1_0' declared at 'c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0b_v1_0.vhd:5' bound to instance 'U0' of component 'icsuart0b_v1_0' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ip/design_1_icsuart0b_0_0/synth/design_1_icsuart0b_0_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'icsuart0b_v1_0' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0b_v1_0.vhd:55]
	Parameter CYCLES bound to: 5 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'icsuart0b_v1_0_S00_AXI' declared at 'c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0b_v1_0_S00_AXI.vhd:5' bound to instance 'icsuart0b_v1_0_S00_AXI_inst' of component 'icsuart0b_v1_0_S00_AXI' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0b_v1_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'icsuart0b_v1_0_S00_AXI' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0b_v1_0_S00_AXI.vhd:95]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0b_v1_0_S00_AXI.vhd:245]
INFO: [Synth 8-226] default block is never used [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0b_v1_0_S00_AXI.vhd:411]
WARNING: [Synth 8-614] signal 'Status' is read in the process but is not in the sensitivity list [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0b_v1_0_S00_AXI.vhd:406]
WARNING: [Synth 8-614] signal 'RxData' is read in the process but is not in the sensitivity list [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0b_v1_0_S00_AXI.vhd:406]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0b_v1_0_S00_AXI.vhd:237]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0b_v1_0_S00_AXI.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0b_v1_0_S00_AXI.vhd:463]
INFO: [Synth 8-256] done synthesizing module 'icsuart0b_v1_0_S00_AXI' (1#1) [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0b_v1_0_S00_AXI.vhd:95]
INFO: [Synth 8-3491] module 'icsuart0_core' declared at 'c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0_core.vhd:11' bound to instance 'i_uart' of component 'icsuart0_core' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0b_v1_0.vhd:171]
INFO: [Synth 8-638] synthesizing module 'icsuart0_core' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0_core.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'uart_fifo' declared at 'c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/uart_primitive.vhd:336' bound to instance 'i_tx_fifo' of component 'uart_fifo' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0_core.vhd:143]
INFO: [Synth 8-638] synthesizing module 'uart_fifo' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/uart_primitive.vhd:357]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_fifo' (2#1) [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/uart_primitive.vhd:357]
	Parameter CYCLES bound to: 5 - type: integer 
	Parameter OE_LOW_ACTIVE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/uart_primitive.vhd:11' bound to instance 'i_tx' of component 'uart_tx' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0_core.vhd:238]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/uart_primitive.vhd:30]
	Parameter CYCLES bound to: 5 - type: integer 
	Parameter OE_LOW_ACTIVE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/uart_primitive.vhd:30]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'uart_fifo' declared at 'c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/uart_primitive.vhd:336' bound to instance 'i_rx_fifo' of component 'uart_fifo' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0_core.vhd:276]
	Parameter CYCLES bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/uart_primitive.vhd:155' bound to instance 'i_rx' of component 'uart_rx' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0_core.vhd:375]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/uart_primitive.vhd:171]
	Parameter CYCLES bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/uart_primitive.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'icsuart0_core' (5#1) [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0_core.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'icsuart0b_v1_0' (6#1) [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0b_v1_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_icsuart0b_0_0' (7#1) [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ip/design_1_icsuart0b_0_0/synth/design_1_icsuart0b_0_0.vhd:85]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[31]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[30]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[29]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[28]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[27]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[26]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[25]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[24]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[23]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[22]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[21]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[20]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[19]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[18]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[17]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[16]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[15]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[14]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[13]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[12]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[11]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[10]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[9]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[8]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[7]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[6]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[5]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[4]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[3]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[2]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[1]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[0]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[31]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[30]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[29]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[28]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[27]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[26]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[25]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[24]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[23]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[22]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[21]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[20]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[19]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[18]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[17]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[16]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[15]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[14]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[13]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[12]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[11]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[10]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[9]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[8]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[7]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[6]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[5]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[4]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[3]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[2]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[1]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Status_clear[0]
WARNING: [Synth 8-3331] design icsuart0b_v1_0_S00_AXI has unconnected port RxData_valid
WARNING: [Synth 8-3331] design icsuart0b_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design icsuart0b_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design icsuart0b_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design icsuart0b_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design icsuart0b_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design icsuart0b_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 452.051 ; gain = 155.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 452.051 ; gain = 155.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 452.051 ; gain = 155.148
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 775.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 775.445 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 778.176 ; gain = 2.730
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 778.176 ; gain = 481.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 778.176 ; gain = 481.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 778.176 ; gain = 481.273
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/uart_primitive.vhd:430]
INFO: [Synth 8-5546] ROM "r_status[empty]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_status[full]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'stat_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "r_pace" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "stat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_txd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'stat_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "r_pace" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_sample" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_sample" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_bit_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_output[parity_error]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_num_bytes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tx_stat_reg' in module 'icsuart0_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               stat_idle |                              000 |                              000
          stat_start_bit |                              001 |                              001
           stat_transmit |                              010 |                              010
         stat_parity_bit |                              011 |                              011
           stat_stop_bit |                              100 |                              100
               stat_wait |                              101 |                              101
               stat_term |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stat_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               stat_idle |                              000 |                              000
          stat_start_bit |                              001 |                              001
            stat_receive |                              010 |                              010
         stat_parity_bit |                              011 |                              011
           stat_stop_bit |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stat_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            stat_tx_idle |                            00001 |                              000
        stat_tx_get_data |                            00010 |                              001
        stat_tx_transmit |                            00100 |                              010
            stat_tx_wait |                            01000 |                              011
             stat_tx_end |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_stat_reg' using encoding 'one-hot' in module 'icsuart0_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 778.176 ; gain = 481.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 32    
+---RAMs : 
	              512 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   8 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module icsuart0b_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 6     
Module uart_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 11    
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module icsuart0_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'v_byte_count_reg[2:0]' into 'v_byte_count_reg[2:0]' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/f547/hdl/icsuart0_core.vhd:303]
INFO: [Synth 8-5544] ROM "i_tx/stat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_rx/r_pace" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_rx/r_sample" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_rx/stat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_tx/r_pace" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[31]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[30]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[29]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[28]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[27]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[26]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[25]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[24]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[23]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[22]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[21]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[20]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[19]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[18]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[17]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[16]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[15]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[14]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[13]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[12]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[11]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[10]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[9]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[8]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[7]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[6]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[5]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[4]
WARNING: [Synth 8-3331] design icsuart0_core has unconnected port Control[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/i_uart/v_num_bytes_reg[2] )
INFO: [Synth 8-3886] merging instance 'U0/icsuart0b_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/icsuart0b_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/icsuart0b_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/icsuart0b_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/icsuart0b_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/icsuart0b_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 778.176 ; gain = 481.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+-----------------------------+-----------+----------------------+--------------+
|Module Name            | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------+-----------------------------+-----------+----------------------+--------------+
|design_1_icsuart0b_0_0 | U0/i_uart/i_tx_fifo/ram_reg | Implied   | 16 x 32              | RAM32M x 6   | 
|design_1_icsuart0b_0_0 | U0/i_uart/i_rx_fifo/ram_reg | Implied   | 16 x 32              | RAM32M x 6   | 
+-----------------------+-----------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 782.539 ; gain = 485.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 783.281 ; gain = 486.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-----------------------+-----------------------------+-----------+----------------------+--------------+
|Module Name            | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------+-----------------------------+-----------+----------------------+--------------+
|design_1_icsuart0b_0_0 | U0/i_uart/i_tx_fifo/ram_reg | Implied   | 16 x 32              | RAM32M x 6   | 
|design_1_icsuart0b_0_0 | U0/i_uart/i_rx_fifo/ram_reg | Implied   | 16 x 32              | RAM32M x 6   | 
+-----------------------+-----------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/i_uart/i_tx_fifo/r_ram_addr_reg[r]_rep[0]' (FDRE) to 'U0/i_uart/i_tx_fifo/r_ram_addr_reg[r][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_uart/i_rx_fifo/r_ram_addr_reg[r]_rep[0]' (FDRE) to 'U0/i_uart/i_rx_fifo/r_ram_addr_reg[r][0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 806.730 ; gain = 509.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 806.730 ; gain = 509.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 806.730 ; gain = 509.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 806.730 ; gain = 509.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 806.730 ; gain = 509.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 806.730 ; gain = 509.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 806.730 ; gain = 509.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     8|
|2     |LUT2   |    19|
|3     |LUT3   |    23|
|4     |LUT4   |    30|
|5     |LUT5   |    69|
|6     |LUT6   |   104|
|7     |MUXF7  |    33|
|8     |RAM32M |    12|
|9     |FDRE   |   475|
|10    |FDSE   |    10|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |   783|
|2     |  U0                            |icsuart0b_v1_0         |   783|
|3     |    i_uart                      |icsuart0_core          |   408|
|4     |      i_rx                      |uart_rx                |    79|
|5     |      i_rx_fifo                 |uart_fifo              |    80|
|6     |      i_tx                      |uart_tx                |    59|
|7     |      i_tx_fifo                 |uart_fifo_0            |    85|
|8     |    icsuart0b_v1_0_S00_AXI_inst |icsuart0b_v1_0_S00_AXI |   375|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 806.730 ; gain = 509.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 806.730 ; gain = 183.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 806.730 ; gain = 509.828
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 806.730 ; gain = 519.047
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 806.730 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.runs/design_1_icsuart0b_0_0_synth_1/design_1_icsuart0b_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_icsuart0b_0_0, cache-ID = 4520736984985850
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 806.730 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.runs/design_1_icsuart0b_0_0_synth_1/design_1_icsuart0b_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_icsuart0b_0_0_utilization_synth.rpt -pb design_1_icsuart0b_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 12:58:50 2019...
