`timescale 1ns/1ps
module tb_pwm_generator;

reg clk;
reg [7:0] duty;
wire pwm_out;

pwm_generator uut (.clk(clk), .duty(duty), .pwm_out(pwm_out));

initial begin
    $dumpfile("pwm.vcd");
    $dumpvars(0, tb_pwm_generator);

    clk = 0;
    duty = 128; // 50% duty cycle

    #500 duty = 64;  // 25%
    #500 duty = 192; // 75%
    #500 duty = 255; // 100%
    #500 duty = 0;   // 0%
    #500 $finish;
end

always #5 clk = ~clk; // 100MHz clock

endmodule
