INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:58:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 buffer47/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            buffer28/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 2.258ns (31.611%)  route 4.885ns (68.389%))
  Logic Levels:           21  (CARRY4=8 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1684, unset)         0.508     0.508    buffer47/clk
                         FDRE                                         r  buffer47/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer47/outs_reg[5]/Q
                         net (fo=3, unplaced)         0.478     1.240    addi12/Q[5]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.263     1.503 r  addi12/Memory_reg[1][6]_i_13/CO[3]
                         net (fo=1, unplaced)         0.007     1.510    addi12/Memory_reg[1][6]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.560 r  addi12/Memory_reg[1][6]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.560    addi12/Memory_reg[1][6]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.610 r  addi12/Memory_reg[3][0]_i_104/CO[3]
                         net (fo=1, unplaced)         0.000     1.610    addi12/Memory_reg[3][0]_i_104_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.660 r  addi12/Memory_reg[3][0]_i_103/CO[3]
                         net (fo=1, unplaced)         0.000     1.660    addi12/Memory_reg[3][0]_i_103_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.814 r  addi12/Memory_reg[3][0]_i_102/O[3]
                         net (fo=1, unplaced)         0.456     2.270    addi16/Memory_reg[3][0]_i_13_2[19]
                         LUT6 (Prop_lut6_I5_O)        0.120     2.390 r  addi16/Memory[3][0]_i_61/O
                         net (fo=1, unplaced)         0.000     2.390    addi16/Memory[3][0]_i_61_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.636 r  addi16/Memory_reg[3][0]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    addi16/Memory_reg[3][0]_i_19_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     2.752 r  addi16/Memory_reg[3][0]_i_15/O[2]
                         net (fo=3, unplaced)         0.395     3.147    cmpi4/Memory_reg[1][0]_i_2_0[26]
                         LUT6 (Prop_lut6_I0_O)        0.126     3.273 r  cmpi4/Memory[1][0]_i_5/O
                         net (fo=1, unplaced)         0.000     3.273    cmpi4/Memory[1][0]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     3.550 r  cmpi4/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=7, unplaced)         0.279     3.829    buffer98/fifo/result[0]
                         LUT5 (Prop_lut5_I2_O)        0.122     3.951 r  buffer98/fifo/Head[0]_i_5/O
                         net (fo=2, unplaced)         0.255     4.206    buffer98/fifo/Head[0]_i_5_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     4.249 f  buffer98/fifo/Head[0]_i_2__2/O
                         net (fo=7, unplaced)         0.279     4.528    buffer98/fifo/Empty_reg_1
                         LUT6 (Prop_lut6_I3_O)        0.043     4.571 r  buffer98/fifo/transmitValue_i_4__9/O
                         net (fo=3, unplaced)         0.395     4.966    fork28/control/generateBlocks[2].regblock/join_inputs/Memory[0][31]_i_3
                         LUT6 (Prop_lut6_I0_O)        0.043     5.009 f  fork28/control/generateBlocks[2].regblock/i___2_i_5/O
                         net (fo=2, unplaced)         0.255     5.264    fork27/control/generateBlocks[0].regblock/Full_reg_1
                         LUT6 (Prop_lut6_I4_O)        0.043     5.307 f  fork27/control/generateBlocks[0].regblock/join_inputs/i___2_i_2/O
                         net (fo=1, unplaced)         0.244     5.551    fork26/control/generateBlocks[1].regblock/addi12_result_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     5.594 f  fork26/control/generateBlocks[1].regblock/i___2_i_1/O
                         net (fo=10, unplaced)        0.287     5.881    fork22/control/generateBlocks[3].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I3_O)        0.043     5.924 f  fork22/control/generateBlocks[3].regblock/join_inputs//i___2/O
                         net (fo=4, unplaced)         0.268     6.192    fork19/control/generateBlocks[1].regblock/addi7_result_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     6.235 f  fork19/control/generateBlocks[1].regblock/outputValid_i_2__3/O
                         net (fo=9, unplaced)         0.285     6.520    fork15/control/generateBlocks[8].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I2_O)        0.043     6.563 r  fork15/control/generateBlocks[8].regblock/fullReg_i_6__2/O
                         net (fo=1, unplaced)         0.377     6.940    buffer38/control/outs_reg[0]_19
                         LUT6 (Prop_lut6_I1_O)        0.043     6.983 f  buffer38/control/fullReg_i_3__23/O
                         net (fo=24, unplaced)        0.308     7.291    fork12/control/generateBlocks[0].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I3_O)        0.043     7.334 r  fork12/control/generateBlocks[0].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, unplaced)        0.317     7.651    buffer28/E[0]
                         FDRE                                         r  buffer28/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1684, unset)         0.483     9.683    buffer28/clk
                         FDRE                                         r  buffer28/dataReg_reg[0]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.455    buffer28/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  1.804    




