{
    "stat": {
        "ru_self_cgstart": {
            "ru_nvcsw": 350,
            "ru_minflt": 22398,
            "ru_utime_sec": 0.098275000000000001,
            "ru_maxrss_kb": 67140,
            "ru_stime_sec": 0.098275000000000001,
            "ru_majflt": 0,
            "ru_nivcsw": 49
        },
        "CodeGen(%)": 22.798045500251376,
        "outputSizePerQuad": 335.55191256830602,
        "nMops": 827,
        "mopSpeed": 28496.605906068027,
        "Frontend(%)": 77.201954499748624,
        "ru_childs_cgstart": {
            "ru_nvcsw": 31,
            "ru_minflt": 4345,
            "ru_utime_sec": 0.015147000000000001,
            "ru_maxrss_kb": 19980,
            "ru_stime_sec": 0.023907999999999999,
            "ru_majflt": 0,
            "ru_nivcsw": 19
        },
        "nQuads": 366,
        "ru_childs_end": {
            "ru_nvcsw": 40,
            "ru_minflt": 4945,
            "ru_utime_sec": 0.019001000000000001,
            "ru_maxrss_kb": 21544,
            "ru_stime_sec": 0.026797999999999999,
            "ru_majflt": 0,
            "ru_nivcsw": 21
        },
        "peak_mem_kb": 278560,
        "totalObjSize": 122812,
        "ru_self_end": {
            "ru_nvcsw": 499,
            "ru_minflt": 25725,
            "ru_utime_sec": 0.12729599999999999,
            "ru_maxrss_kb": 76876,
            "ru_stime_sec": 0.12212099999999999,
            "ru_majflt": 0,
            "ru_nivcsw": 53
        },
        "quadSpeed": 12611.557148271944,
        "mop/quad": 2.2595628415300548
    },
    "MlibObjs": {},
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "out": "reYIK_d.o",
                "bytes": 41999,
                "checksum": 0,
                "mod": "std",
                "mode": 4,
                "archive": "archive.54/_prev_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "out": "objs/amcQw_d.o",
                "bytes": 7750,
                "checksum": 0,
                "mod": "...MASTER...",
                "mode": 4
            }
        }
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module",
            3
        ],
        "tb_shift_register": [
            "tb_shift_register",
            "xSPDh",
            "module",
            4
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            2
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "std",
        "tb_shift_register",
        "tb_shift_register"
    ],
    "SIMBData": {
        "bytes": 100571,
        "out": "amcQwB.o",
        "archive": "archive.54/_25116_archive_1.a"
    },
    "PEModules": [],
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.25116.json"
    ],
    "Misc": {
        "cwd": "/DCNFS/users/student/jtrinh/senior_design_puf",
        "daidir": "simv.daidir",
        "csrc": "csrc",
        "csrc_abs": "/DCNFS/users/student/jtrinh/senior_design_puf/csrc",
        "daidir_abs": "/DCNFS/users/student/jtrinh/senior_design_puf/simv.daidir",
        "archive_dir": "archive.54",
        "default_output_dir": "csrc"
    },
    "CompileStatus": "Successful"
}