Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jun 22 15:11:40 2019
| Host         : PS-03 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1054 |
| Unused register locations in slices containing registers |  2064 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           35 |
|      4 |           21 |
|      6 |           24 |
|      8 |          123 |
|     10 |           66 |
|     12 |           22 |
|     14 |           17 |
|    16+ |          746 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           14918 |         2115 |
| No           | No                    | Yes                    |             582 |           89 |
| No           | Yes                   | No                     |            6950 |         1212 |
| Yes          | No                    | No                     |            6456 |          942 |
| Yes          | No                    | Yes                    |             564 |           62 |
| Yes          | Yes                   | No                     |           17890 |         2271 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                            |                                                                                                                                                                                                          Enable Signal                                                                                                                                                                                                         |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]       |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                   |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                   |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                   |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Trgger/r_Trggerio_reg_i_2_n_1                                                                                                                                                                                                                                                                                                                                                                                                  | Trgger/r_Trggerio_i_1_n_0                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                        |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                          |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]        |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/src_arst                                                                                                                                                                                |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                               |                1 |              4 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/norm_wea3                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/src_arst                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                        |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                        |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i              |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                        |                2 |              6 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                    |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                        |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                            |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                      |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                3 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i        |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i          |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i         |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i           |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                             |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                     |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                                                       |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                    |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                     |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                       |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                   |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                   |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                   |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                   |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                   |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                   |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                   |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                   |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                   |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                   |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                                                                  |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                           |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                     |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                             |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/m_valid_i_i_1__5_n_0                                                                                                                                                                                                |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                            |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                            |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                            |                1 |              8 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/state_delay1[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                           |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                           |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                           |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                           |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                           |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                           |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                           |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                          |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                   |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[3][0]                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                     |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                   |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[3][0]                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                   |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                      |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0]_0[0]                                                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                        |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                        |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                             |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                                                                                                                                                   | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                     |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                   |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4][0]                                                                                    |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[6]                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                         |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_reg[0][0]                                                                                                                                                   |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                         |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1_n_0                                                                                                                                                                                                         |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                            |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                 |                4 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[6]                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                               |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_24_out                                                                                                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                    |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                         |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg[0]                                                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                      |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                            |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                          |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                 |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                                                                                                                                                                                            | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                               |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_reg[0][0]                                                                                                                                                   |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[6]                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                      |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                 |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                    |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                 |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                  |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[6]                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                     |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                          |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                     |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[6]                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                               |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                1 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                     |                1 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                        |                1 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[0][0]                                                                                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                2 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                 |                2 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                 |                2 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                   |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                2 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                           |                1 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                       |                1 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                           |                1 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                           |                1 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                   |                1 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                 |                1 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                 |                1 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                |                2 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                2 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                        |                1 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                       |                1 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                2 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/s_fsync_d2_reg                                                                                                                                                                                                  |                3 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                          |                2 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                         |                2 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                         |                2 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                                                                                                                                                                                            | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                2 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                3 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                |                3 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                    |                2 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                  |                2 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                  |                2 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/s_fsync_d1_reg                                                                                                                                                                                        |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/dmacr_i_reg[1]                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22][0]                                                 |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/s_fsync_d1_reg                                                                                                                                                                                        |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                           |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7][0]                                                                                               |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                6 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/p_1_in[4]                                                                                                                                                                                                                                                                                                                                                                                               | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/p_1_in[30]                                                                                                                                                                                                                                                                                                                                                                                              | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                                                                                                                                                              | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                                                                                                                                                              | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                        |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                              |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                  |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                         |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/cmnds_queued_reg[7]_0[0]                                                                                                                                                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                               |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/cmnds_queued_reg[7][0]                                                                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                               |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17][0]                                                               |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/dmacr_i_reg[1]                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21][0]                                                               |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7][0]                                                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                    |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7][0]                                                                                                |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                             |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                               |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/dmacr_i_reg[1]                                                                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22][0]                                                  |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                        |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                               |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/dmacr_i_reg[1]                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22][0]                                           |                1 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                        |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                               |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/dmacr_i_reg[1]                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22][0]                                           |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                  |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                             |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                           |                2 |             16 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | isp_model_axis_i/dpc_axis_i/SR[0]                                                                                                                                                                                                                                              |                2 |             16 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | isp_model_axis_i/s_axis_tuser_dely                                                                                                                                                                                                                                             |                2 |             16 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/count[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                             | isp_model_axis_i/histogram_axis_i/count[7]_i_1_n_0                                                                                                                                                                                                                             |                2 |             16 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/count_bram_addrb[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/count_gray_num                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/norm_reg2                                                                                                                                                                                                                                                                                                                                                                                    | isp_model_axis_i/histogram_axis_i/norm_bram_dina[7]_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/norm_bram_addra[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/s_fsync_d1_reg                                                                                                                                                                                              |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/s_fsync_d1_reg                                                                                                                                                                                               |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                3 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                2 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6][0]                                                                             |                3 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/first_mi_word_reg                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                         |                3 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                          |                3 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                |                                                                                                                                                                                                                                                                                |                2 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                |                4 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                           |                2 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/first_mi_word_reg                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                         |                3 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                  |                2 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                            |                4 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                    |                3 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                2 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]          |                3 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]          |                2 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]          |                2 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                4 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                    |                3 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                4 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                              |                3 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                3 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                5 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                         |                3 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                         |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                3 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                5 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                    |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                5 |             20 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | isp_model_axis_i/gaus_sharp_axis_i/data_out_reg                                                                                                                                                                                                                                |                2 |             20 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | isp_model_axis_i/gaus_sharp_axis_i/data_tmp2[10]                                                                                                                                                                                                                               |                4 |             20 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | data_conv_model_i/data_put_together_i/s_axis_tlast_dly1                                                                                                                                                                                                                                                                                                                                                                        | data_conv_model_i/data_put_together_i/s_axis_tuser_dly1                                                                                                                                                                                                                        |                3 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                    |                3 |             20 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/dpc_axis_i/rows_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | isp_model_axis_i/dpc_axis_i/tuser_delay                                                                                                                                                                                                                                        |                3 |             20 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/gaus_sharp_axis_i/E[0]                                                                                                                                                                                                                                                                                                                                                                                        | isp_model_axis_i/gaus_filter_axis_i/tuser_delay3                                                                                                                                                                                                                               |                3 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                       |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]          |                5 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                  |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                             |                6 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                             |                3 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                                                                                       |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                       |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                2 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                          |                2 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/line_count[10]_i_2__1_n_0                                                                                                                                                                                                                                                                                                                                                                    | isp_model_axis_i/histogram_axis_i/line_count[10]_i_1__1_n_0                                                                                                                                                                                                                    |                3 |             22 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                    |                2 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/s_axis_tvalid_dly7                                                                                                                                                                                                                                                                                                                                                            | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/s_axis_tlast_dly7                                                                                                                                                                                                             |                4 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | vcap_i/row_pixels_count[10]_i_1_n_0                                                                                                                                                                                                                                            |                2 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/s_axis_tlast_dly7                                                                                                                                                                                                                                                                                                                                                             | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/s_axis_tuser_dly1                                                                                                                                                                                                             |                4 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/s_axis_tlast_dly6                                                                                                                                                                                                                                                                                                                                                             | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/s_axis_tuser_dly1                                                                                                                                                                                                             |                3 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/s_axis_tlast_dly5                                                                                                                                                                                                                                                                                                                                                             | opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/s_axis_tuser_dly1_reg_n_0                                                                                                                                                                                                     |                4 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/s_axis_tvalid_dly5                                                                                                                                                                                                                                                                                                                                                            | opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/s_axis_tlast_dly5                                                                                                                                                                                                             |                3 |             22 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                          |                2 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/s_axis_tvalid_dly6                                                                                                                                                                                                                                                                                                                                                            | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/s_axis_tlast_dly6                                                                                                                                                                                                             |                2 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_count[10]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                        | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                  |                3 |             22 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                |                3 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_dpc_i/line_count[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        | isp_model_axis_i/s_axis_tuser_dely                                                                                                                                                                                                                                             |                3 |             22 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                 |                2 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_gaus_i/line_count[10]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                    | isp_model_axis_i/dpc_axis_i/SR[0]                                                                                                                                                                                                                                              |                3 |             22 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                5 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x1[18]_i_1_n_0                                                                                                                                                                                               |                3 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x4                                                                                                                                                                                                           |                2 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y1[18]_i_1_n_0                                                                                                                                                                                               |                3 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                             |                4 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y4                                                                                                                                                                                                           |                3 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                2 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                         |                2 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/Gx_abs[11]_i_1_n_0                                                                                                                                                                                                            |                3 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/Gy_abs[11]_i_1_n_0                                                                                                                                                                                                            |                3 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_x2                                                                                                                                                                                                            |                2 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_x1[15]_i_1_n_0                                                                                                                                                                                                |                3 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_x4                                                                                                                                                                                                            |                5 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_x8                                                                                                                                                                                                            |                3 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_y1[15]_i_1_n_0                                                                                                                                                                                                |                3 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_y2                                                                                                                                                                                                            |                2 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_y8                                                                                                                                                                                                            |                2 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/axis_wr_eop                                                                                                                                                                                                                                                                                                      | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                         |                3 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/AR[0]                                                                                                                                                                                   |                3 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                3 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                       |                2 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                4 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                  |                6 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                         |                4 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                  |                2 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                3 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                    |                3 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_y4                                                                                                                                                                                                            |                2 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/axis_rd_eop                                                                                                                                                                                                                                                                                              | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                                                                                       |                3 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg[26]                                                                                                                                       |                3 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                         |                3 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                3 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                  |                3 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                3 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]        |                6 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                4 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                4 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                7 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]           |                4 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |                3 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                               |                4 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[12]                                                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                                                                              |                4 |             26 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_data_abs_x12_reg[15][0]                                                                                                                                                                                                |                4 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                 |                4 |             26 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_data_abs_y6_reg[15][0]                                                                                                                                                                                                 |                4 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]       |                5 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                3 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                3 |             26 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_data_abs_x6_reg[15][0]                                                                                                                                                                                                 |                4 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                    |                2 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                    |                4 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                3 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |                4 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                3 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                7 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                 |                3 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                  |                4 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                3 |             26 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_y12[15]_i_1_n_0                                                                                                                                                                                               |                4 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                3 |             26 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | cmos_sampling_i/vsync_out                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                4 |             26 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             28 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y6[18]_i_1_n_0                                                                                                                                                                                               |                5 |             28 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x6[18]_i_1_n_0                                                                                                                                                                                               |                5 |             28 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y24[18]_i_1_n_0                                                                                                                                                                                              |                5 |             28 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y20[18]_i_1_n_0                                                                                                                                                                                              |                4 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                5 |             28 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x24[18]_i_1_n_0                                                                                                                                                                                              |                5 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                3 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[0][0]                                                                                                                                           |                5 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                6 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                4 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg[0]                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/SR[0]                                                                                                                                                                                    |                4 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg[0]                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg[0]                                                                                                                                 |                6 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                6 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                4 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                6 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg[0]                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/SR[0]                                                                                                                                                                                   |                5 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg[0] | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/SR[0]                                                                                                                                                                                       |                5 |             28 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_tdata_abs_x20_reg[18][0]                                                                                                                                                                                               |                5 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                |                6 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                5 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg[0]                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg[0]                                                                                                                                 |                5 |             28 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             28 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y5[18]_i_1_n_0                                                                                                                                                                                               |                5 |             30 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x5[18]_i_1_n_0                                                                                                                                                                                               |                5 |             30 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                          |                4 |             30 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                6 |             30 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/E[0]                                                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                      |                5 |             30 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                  |                4 |             30 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                      |                6 |             30 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                4 |             30 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                8 |             30 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                       |                6 |             30 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg[0]                                                                  |                5 |             30 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg[0]                                                                  |                6 |             30 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[0]_0                                                                                                                                                                              |                9 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                2 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                    |                2 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                    |                3 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                         |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                7 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                3 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                6 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                5 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                   |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                   |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                   |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                      |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                5 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15][0]                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                 |                3 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                 |                3 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                               |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                               |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                         |                3 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                3 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                           |                                                                                                                                                                                                                                                                                |                2 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                5 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                6 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15][0]                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                3 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                  |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                      |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                      |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                3 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                7 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             32 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/SR[0]                                                                                                                                                                                                                         |                6 |             32 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_tdata_abs_x100_reg[18][0]                                                                                                                                                                                              |                7 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                5 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |                3 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                  |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15][0]                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                3 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                  |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                3 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                  |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                  |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                2 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                           |                                                                                                                                                                                                                                                                                |                2 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                5 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                4 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                3 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                3 |             34 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x60[18]_i_1_n_0                                                                                                                                                                                              |                5 |             34 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_tdata_abs_x80_reg[18][0]                                                                                                                                                                                               |                4 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                3 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                5 |             34 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y60[18]_i_1_n_0                                                                                                                                                                                              |                5 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                5 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                3 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                      |                8 |             34 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[18]_i_1_n_0                                                                                                                                                                                              |                6 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                9 |             36 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y30[18]_i_1_n_0                                                                                                                                                                                              |                5 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                4 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                         |                4 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                         |                3 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                      |                5 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                      |                4 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8]_0[0]                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_reg[0][0]                                                                                                                                                   |                5 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                            |                5 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                     |                7 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                             |                3 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_reg[0][0]                                                                                                                                                   |                4 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                           |                8 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                             |                3 |             36 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30[18]_i_1_n_0                                                                                                                                                                                              |                5 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                3 |             36 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/addr2                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                     |                6 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_reg[0][0]                                                                                                                                                   |                4 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8]_0[0]                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_reg[0][0]                                                                                                                                                   |                4 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                     |                4 |             38 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x75[18]_i_1_n_0                                                                                                                                                                                              |                5 |             38 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y75[18]_i_1_n_0                                                                                                                                                                                              |                5 |             38 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/count_gray_num                                                                                                                                                                                                                                                                                                                                                                               | isp_model_axis_i/histogram_axis_i/count_gray_num[18]_i_1_n_0                                                                                                                                                                                                                   |                6 |             38 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y15[18]_i_1_n_0                                                                                                                                                                                              |                6 |             38 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                              |                3 |             38 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                              |                4 |             38 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x15[18]_i_1_n_0                                                                                                                                                                                              |                6 |             38 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/count_gray_num                                                                                                                                                                                                                                                                                                                                                                               | isp_model_axis_i/histogram_axis_i/count_bram_dina[18]_i_1_n_0                                                                                                                                                                                                                  |                5 |             38 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                        |                4 |             38 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                    |                3 |             38 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                3 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                3 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                3 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                3 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/dmacr_i_reg[1]                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                5 |             42 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/dmacr_i_reg[1]                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |                7 |             42 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                    |                6 |             42 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/dmacr_i_reg[1]                                                                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                 |                6 |             42 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/dmacr_i_reg[1]                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                6 |             42 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                8 |             42 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               10 |             42 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                                                                                         | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                  |                6 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                                         | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                  |                6 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                                                                                         | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                  |                6 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                                         | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                  |                5 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                                         | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                  |                6 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                                                                                         | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                  |                5 |             44 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/dmacr_i_reg[1]                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                5 |             44 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                               |                4 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_gaus_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                                                                                                     | isp_model_axis_i/dpc_axis_i/SR[0]                                                                                                                                                                                                                                              |                5 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_gaus_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                                                     | isp_model_axis_i/dpc_axis_i/SR[0]                                                                                                                                                                                                                                              |                5 |             44 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                7 |             44 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                5 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                                                                                         | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                  |                4 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                                         | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                  |                4 |             44 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                4 |             44 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                           |                5 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                                                                                         | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                  |                4 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                                         | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                  |                5 |             44 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                            |                5 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                                                      | isp_model_axis_i/s_axis_tuser_dely                                                                                                                                                                                                                                             |                6 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                                                                                                      | isp_model_axis_i/s_axis_tuser_dely                                                                                                                                                                                                                                             |                6 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                                                                                                      | isp_model_axis_i/s_axis_tuser_dely                                                                                                                                                                                                                                             |                4 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                                                      | isp_model_axis_i/s_axis_tuser_dely                                                                                                                                                                                                                                             |                4 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_gaus_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                                                                                                     | isp_model_axis_i/dpc_axis_i/SR[0]                                                                                                                                                                                                                                              |                5 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_gaus_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                                                     | isp_model_axis_i/dpc_axis_i/SR[0]                                                                                                                                                                                                                                              |                5 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                                         | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                  |                6 |             44 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                                                                                         | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                  |                4 |             44 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |               10 |             46 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                3 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[11]                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                         |                6 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                3 |             48 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                  |                9 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                          |                6 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[11]                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                          |                6 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                         |                3 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                                                                                                                                                                                                                                  | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                                                                                       |                4 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                9 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                8 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                8 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                5 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                8 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                5 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                8 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                5 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                8 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                8 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                8 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                8 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                4 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                5 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                8 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                8 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |               12 |             54 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                5 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                4 |             56 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/norm_wea3                                                                                                                                                                                                                                                                                                                                                                                    | isp_model_axis_i/histogram_axis_i/norm_addr0[7]_i_1_n_0                                                                                                                                                                                                                        |                6 |             58 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                          |               15 |             60 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/tdatay_out_reg[0]                                                                                                                                                                                                             |               18 |             60 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Trgger/cnt[31]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                         | Trgger/cnt[31]_i_1_n_0                                                                                                                                                                                                                                                         |                8 |             62 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                        |               14 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                         |                7 |             62 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                7 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               11 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                8 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |               11 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                    |                8 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | Trgger/exposure_width_reg0                                                                                                                                                                                                                                                     |                9 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[8]                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |               12 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                 |                6 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[15]                                                      |                7 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                9 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                5 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                8 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                    |                6 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/dconv_i/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               10 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/dconv_i/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data[63]_i_1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               11 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                9 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/dconv_i/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[95]_i_1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               12 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                9 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[15]                                                       |                8 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                  |               10 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                 |                8 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[15]                                                |                7 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                  |                7 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                8 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               11 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |                8 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                9 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |                8 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[15]                                                          |                7 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               12 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                9 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                5 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                           |               11 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[9]                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |               12 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[15]                                                |                8 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |               11 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                8 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                                                                                                                                                                            | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |               14 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                6 |             66 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/dconv_i/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               15 |             66 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                7 |             66 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                8 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0][0]                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                9 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_reg[0][0]                                                                                                                                                   |               11 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_reg[0][0]                                                                                                                                                   |               13 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |               11 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0][0]                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |                6 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                7 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0][0]                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               13 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                          |               12 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                          |               10 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                9 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/E[0]                                                                                                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                      |               12 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                6 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_reg[0][0]                                                                                                                                                   |               11 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_reg[0][0]                                                                                                                                                   |                7 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                      |                9 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                6 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                         |               15 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                         |               10 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                9 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0][0]                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                |               14 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                |               10 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/dconv_i/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               10 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                             |               12 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                             |                8 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                9 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0][0]                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               10 |             68 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                8 |             70 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                       |                6 |             70 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                          |                6 |             70 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                |                6 |             70 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                      |                6 |             70 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                |                6 |             70 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                             |                6 |             72 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                 |                9 |             72 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                       |                5 |             72 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                       |                7 |             72 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                              |                9 |             72 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               14 |             74 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                   |               13 |             74 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                      |               13 |             74 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                  |               14 |             74 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |               11 |             74 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |               12 |             74 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                    |               12 |             76 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                            |               12 |             76 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                5 |             78 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                5 |             80 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                5 |             80 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |               10 |             80 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                5 |             80 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                            |                7 |             80 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |               10 |             80 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                |                9 |             80 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                        |                8 |             80 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                             |                9 |             80 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                5 |             80 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                5 |             80 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |               16 |             82 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                 |               14 |             82 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                7 |             82 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |               14 |             82 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |               12 |             82 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                         |               10 |             84 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                           |                7 |             84 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                        |                8 |             84 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                         |               10 |             84 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                          |               10 |             84 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                6 |             86 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                             |                7 |             86 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                             |                6 |             86 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                            |                6 |             86 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                9 |             86 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                6 |             86 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                |                8 |             86 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                8 |             94 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               12 |             94 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               11 |             96 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               11 |             96 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                                                                    |               35 |             96 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |               10 |             96 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               10 |             96 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                    |                9 |             96 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                                                             | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                         |               10 |             96 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |               11 |             96 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |               15 |             96 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                 |               12 |             96 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                9 |             96 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |               11 |             96 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               10 |             98 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               12 |             98 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               11 |             98 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               10 |             98 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               11 |             98 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               10 |             98 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               11 |             98 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               11 |             98 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               11 |             98 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/tdata_out_reg[18]_i_1_n_0                                                                                                                                                                                                     |               18 |             98 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg[0]                                                                                                                                         |                8 |            100 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |            100 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                7 |            100 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                7 |            100 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                         |                9 |            100 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                7 |            100 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                         |                8 |            100 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                7 |            100 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |            100 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg_0[0]                                                                                                                                           |               10 |            100 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tvalid_reg[0]                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg_0[0]                                                                                                                                           |                9 |            100 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                                |                8 |            100 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/norm_reg2                                                                                                                                                                                                                                                                                                                                                                                    | isp_model_axis_i/histogram_axis_i/norm_reg1[31]_i_1_n_0                                                                                                                                                                                                                        |               12 |            102 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                 |               18 |            104 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                 |               17 |            104 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                       |               21 |            104 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                        |               16 |            104 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                           |               18 |            112 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |               22 |            118 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |               18 |            122 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               25 |            126 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               12 |            128 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/tdata_out_reg[23]_i_1_n_0                                                                                                                                                                                                     |               19 |            128 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               23 |            128 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               18 |            128 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               11 |            128 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               23 |            128 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               15 |            128 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               30 |            128 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               19 |            128 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               22 |            128 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               17 |            128 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               11 |            130 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               18 |            134 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               15 |            134 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               21 |            134 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               20 |            134 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |               26 |            134 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_0[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               18 |            134 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |               18 |            134 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               13 |            134 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               18 |            134 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               16 |            134 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                |               20 |            134 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                |               14 |            134 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               23 |            148 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               30 |            148 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |               28 |            150 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                |               32 |            150 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               29 |            150 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                 |               13 |            154 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                    |               18 |            154 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |               15 |            154 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |               11 |            154 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                          |               12 |            154 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               23 |            158 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               27 |            206 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                               |               58 |            248 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                |               39 |            346 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                             |              105 |            654 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |              719 |           4840 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |             1441 |          10786 |
+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


