###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Thu May  5 01:17:19 2022
#  Design:            top
#  Command:           eval_legacy {timeDesign -postRoute}
###############################################################
Path 1: MET (0.735 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.538 (P)          0.000 (I)
          Arrival:=          3.138              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.138
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.203
            Slack:=          0.735
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.298   0.167    1.104  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.171   0.081    1.185  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.093   0.088    1.274  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.077    1.351  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.270   0.578    1.929  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.893   0.097    2.026  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91169/Q                                      -      B->Q    R     NA2X1           4  0.184   0.171    2.197  
  top_INST/n_1754                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90950/Q                                      -      A->Q    F     NO2X1           1  0.215   0.058    2.255  
  top_INST/CPU_REGS_regs_hi_n_32                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g7/Q       -      A->Q    F     OR2X1           1  0.082   0.148    2.403  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    2.403  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.132    3.138  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.024    3.138  
#-----------------------------------------------------------------------------------------------------------------------
Path 2: MET (0.736 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.534 (P)          0.000 (I)
          Arrival:=          3.134              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.134
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.198
            Slack:=          0.736
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.298   0.167    1.104  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.171   0.081    1.185  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.093   0.088    1.274  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.077    1.351  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.270   0.578    1.929  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.893   0.097    2.026  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91169/Q                                      -      B->Q    R     NA2X1           4  0.184   0.171    2.197  
  top_INST/n_1754                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90952/Q                                      -      A->Q    F     NO2X1           1  0.215   0.051    2.248  
  top_INST/CPU_REGS_regs_hi_n_18                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g7/Q       -      A->Q    F     OR2X1           1  0.087   0.150    2.398  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    2.398  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.128    3.134  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.020    3.134  
#-----------------------------------------------------------------------------------------------------------------------
Path 3: MET (0.745 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          3.137              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.137
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.192
            Slack:=          0.745
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.298   0.167    1.104  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.171   0.081    1.185  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.093   0.088    1.274  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.077    1.351  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.270   0.578    1.929  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.893   0.097    2.026  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91169/Q                                      -      B->Q    R     NA2X1           4  0.184   0.171    2.197  
  top_INST/n_1754                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90953/Q                                      -      A->Q    F     NO2X1           1  0.215   0.045    2.242  
  top_INST/CPU_REGS_regs_hi_n_34                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7/Q       -      A->Q    F     OR2X1           1  0.085   0.150    2.392  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    2.392  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.131    3.137  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.024    3.137  
#-----------------------------------------------------------------------------------------------------------------------
Path 4: MET (0.749 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.535 (P)          0.000 (I)
          Arrival:=          3.135              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.135
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.186
            Slack:=          0.749
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.298   0.167    1.104  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.171   0.081    1.185  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.093   0.088    1.273  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.077    1.351  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.270   0.578    1.929  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.893   0.097    2.026  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91169/Q                                      -      B->Q    R     NA2X1           4  0.184   0.171    2.197  
  top_INST/n_1754                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90951/Q                                      -      A->Q    F     NO2X1           1  0.215   0.044    2.241  
  top_INST/CPU_REGS_regs_hi_n_16                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g7/Q       -      A->Q    F     OR2X1           1  0.062   0.145    2.386  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    2.386  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.129    3.135  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.021    3.135  
#-----------------------------------------------------------------------------------------------------------------------
Path 5: MET (0.751 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          3.137              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.137
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.187
            Slack:=          0.751
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.298   0.167    1.104  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.171   0.081    1.185  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.093   0.088    1.274  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.077    1.351  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.270   0.578    1.929  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.893   0.097    2.026  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91171/Q                                      -      B->Q    R     NA2X1           4  0.184   0.163    2.190  
  top_INST/n_1752                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90944/Q                                      -      A->Q    F     NO2X1           1  0.201   0.045    2.235  
  top_INST/CPU_REGS_regs_hi_n_30                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g7/Q       -      A->Q    F     OR2X1           1  0.086   0.152    2.387  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D  -      D       F     DLLQX1          1  0.060   0.000    2.387  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.131    3.137  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.023    3.137  
#-----------------------------------------------------------------------------------------------------------------------
Path 6: MET (0.752 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.538 (P)          0.000 (I)
          Arrival:=          3.138              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.138
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.186
            Slack:=          0.752
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.298   0.167    1.104  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.171   0.081    1.185  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.093   0.088    1.273  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.077    1.351  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.270   0.578    1.929  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.893   0.097    2.026  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91171/Q                                      -      B->Q    R     NA2X1           4  0.184   0.163    2.190  
  top_INST/n_1752                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90943/Q                                      -      A->Q    F     NO2X1           1  0.201   0.047    2.236  
  top_INST/CPU_REGS_regs_hi_n_28                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g7/Q       -      A->Q    F     OR2X1           1  0.073   0.149    2.386  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D  -      D       F     DLLQX1          1  0.060   0.000    2.386  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.132    3.138  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.024    3.138  
#-----------------------------------------------------------------------------------------------------------------------
Path 7: MET (0.752 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          3.137              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.137
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.185
            Slack:=          0.752
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.298   0.167    1.104  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.171   0.081    1.185  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.093   0.088    1.274  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.077    1.351  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.270   0.578    1.929  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.893   0.097    2.026  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91171/Q                                      -      B->Q    R     NA2X1           4  0.184   0.163    2.190  
  top_INST/n_1752                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90948/Q                                      -      A->Q    F     NO2X1           1  0.201   0.047    2.237  
  top_INST/CPU_REGS_regs_hi_n_14                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g7/Q       -      A->Q    F     OR2X1           1  0.084   0.148    2.385  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    2.385  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.131    3.137  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.023    3.137  
#-----------------------------------------------------------------------------------------------------------------------
Path 8: MET (0.761 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          3.137              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.137
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.177
            Slack:=          0.761
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.298   0.167    1.104  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.171   0.081    1.185  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.093   0.088    1.273  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.077    1.351  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.270   0.578    1.929  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.893   0.097    2.026  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91171/Q                                      -      B->Q    R     NA2X1           4  0.184   0.163    2.190  
  top_INST/n_1752                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90965/Q                                      -      A->Q    F     NO2X1           1  0.201   0.043    2.233  
  top_INST/CPU_REGS_regs_hi_n_12                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g7/Q       -      A->Q    F     OR2X1           1  0.062   0.144    2.377  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    2.377  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.131    3.137  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.023    3.137  
#-----------------------------------------------------------------------------------------------------------------------
Path 9: MET (0.854 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.528 (P)          0.000 (I)
          Arrival:=          3.128              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.128
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.074
            Slack:=          0.854
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.298   0.167    1.104  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.171   0.081    1.185  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.093   0.088    1.274  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.077    1.351  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.270   0.577    1.928  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91193/Q                                      -      C->Q    F     NO3X0           1  0.893   0.146    2.075  
  top_INST/CPU_REGS_regs_hi_n_24                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g7/Q       -      A->Q    F     OR2X1           1  0.287   0.200    2.274  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D  -      D       F     DLLQX1          1  0.059   0.000    2.274  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.122    3.128  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN  -      GN      F     DLLQX1         37  0.094   0.015    3.128  
#-----------------------------------------------------------------------------------------------------------------------
Path 10: MET (0.862 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          3.137              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.137
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.075
            Slack:=          0.862
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.298   0.167    1.104  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.171   0.081    1.185  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.093   0.088    1.273  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.077    1.351  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.270   0.578    1.929  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91092/Q                                      -      C->Q    F     NO3X0           1  0.893   0.147    2.076  
  top_INST/CPU_REGS_regs_hi_n_36                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g7/Q       -      A->Q    F     OR2X1           1  0.288   0.200    2.275  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D  -      D       F     DLLQX1          1  0.059   0.000    2.275  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.131    3.137  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.023    3.137  
#-----------------------------------------------------------------------------------------------------------------------
Path 11: MET (0.905 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.534 (P)          0.000 (I)
          Arrival:=          3.134              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.134
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.028
            Slack:=          0.905
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.298   0.167    1.104  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.171   0.081    1.185  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.093   0.088    1.274  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.077    1.351  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.270   0.578    1.929  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91192/Q                                      -      C->Q    F     NO3X1           1  0.893   0.116    2.044  
  top_INST/CPU_REGS_regs_hi_n_26                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g7/Q       -      A->Q    F     OR2X1           1  0.206   0.184    2.228  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D  -      D       F     DLLQX1          1  0.063   0.000    2.228  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.128    3.134  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.020    3.134  
#-----------------------------------------------------------------------------------------------------------------------
Path 12: MET (0.914 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.535 (P)          0.000 (I)
          Arrival:=          3.135              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.135
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.020
            Slack:=          0.914
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.298   0.167    1.104  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.171   0.081    1.185  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.093   0.088    1.274  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.077    1.351  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.270   0.578    1.929  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91028/Q                                      -      C->Q    F     NO3X1           1  0.893   0.112    2.041  
  top_INST/CPU_REGS_regs_hi_n_22                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g7/Q       -      A->Q    F     OR2X1           1  0.203   0.179    2.220  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D  -      D       F     DLLQX1          1  0.059   0.000    2.220  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.129    3.135  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.021    3.135  
#-----------------------------------------------------------------------------------------------------------------------
Path 13: MET (0.964 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.535 (P)          0.000 (I)
          Arrival:=          3.135              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.135
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.971
            Slack:=          0.964
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.298   0.167    1.104  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.171   0.081    1.185  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.093   0.088    1.274  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.077    1.351  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.270   0.578    1.929  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g90847/Q                                      -      B->Q    F     NO2X1           1  0.893   0.074    2.002  
  top_INST/CPU_REGS_regs_hi_n_20                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g7/Q       -      A->Q    F     OR2X1           1  0.167   0.168    2.171  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    2.171  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.129    3.135  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.021    3.135  
#-----------------------------------------------------------------------------------------------------------------------
Path 14: MET (1.376 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.538 (P)          0.000 (I)
          Arrival:=          3.138              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.138
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.561
            Slack:=          1.376
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.298   0.393    1.329  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91170/Q                                      -      B->Q    R     OR2X1           4  0.529   0.226    1.555  
  top_INST/n_1753                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90955/Q                                      -      A->Q    F     NO2X1           1  0.169   0.044    1.599  
  top_INST/CPU_REGS_regs_lo_n_18                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g7/Q       -      A->Q    F     OR2X1           1  0.083   0.162    1.761  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D  -      D       F     DLLQX1          1  0.070   0.000    1.761  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.131    3.138  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.024    3.138  
#-----------------------------------------------------------------------------------------------------------------------
Path 15: MET (1.384 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          3.137              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.137
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.554
            Slack:=          1.384
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.298   0.393    1.329  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91170/Q                                      -      B->Q    R     OR2X1           4  0.529   0.226    1.555  
  top_INST/n_1753                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90957/Q                                      -      A->Q    F     NO2X1           1  0.169   0.049    1.604  
  top_INST/CPU_REGS_regs_lo_n_34                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g7/Q       -      A->Q    F     OR2X1           1  0.092   0.150    1.754  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.754  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.131    3.137  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.023    3.137  
#-----------------------------------------------------------------------------------------------------------------------
Path 16: MET (1.385 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          3.137              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.137
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.553
            Slack:=          1.385
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.298   0.393    1.329  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91172/Q                                      -      B->Q    R     OR2X1           4  0.529   0.226    1.555  
  top_INST/n_1751                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90947/Q                                      -      A->Q    F     NO2X1           1  0.169   0.046    1.601  
  top_INST/CPU_REGS_regs_lo_n_30                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7/Q       -      A->Q    F     OR2X1           1  0.088   0.152    1.753  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D  -      D       F     DLLQX1          1  0.059   0.000    1.753  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.131    3.137  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.024    3.137  
#-----------------------------------------------------------------------------------------------------------------------
Path 17: MET (1.385 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.538 (P)          0.000 (I)
          Arrival:=          3.138              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.138
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.552
            Slack:=          1.385
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.298   0.393    1.329  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91170/Q                                      -      B->Q    R     OR2X1           4  0.529   0.226    1.555  
  top_INST/n_1753                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90956/Q                                      -      A->Q    F     NO2X1           1  0.169   0.052    1.607  
  top_INST/CPU_REGS_regs_lo_n_16                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g7/Q       -      A->Q    F     OR2X1           1  0.071   0.145    1.752  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.752  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.131    3.138  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.024    3.138  
#-----------------------------------------------------------------------------------------------------------------------
Path 18: MET (1.388 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.538 (P)          0.000 (I)
          Arrival:=          3.138              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.138
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.550
            Slack:=          1.388
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.298   0.393    1.329  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91172/Q                                      -      B->Q    R     OR2X1           4  0.529   0.226    1.555  
  top_INST/n_1751                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90949/Q                                      -      A->Q    F     NO2X1           1  0.169   0.045    1.600  
  top_INST/CPU_REGS_regs_lo_n_14                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7/Q       -      A->Q    F     OR2X1           1  0.083   0.149    1.750  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.750  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.131    3.138  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.024    3.138  
#-----------------------------------------------------------------------------------------------------------------------
Path 19: MET (1.388 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.536 (P)          0.000 (I)
          Arrival:=          3.136              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.136
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.548
            Slack:=          1.388
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.298   0.393    1.329  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91170/Q                                      -      B->Q    R     OR2X1           4  0.529   0.226    1.555  
  top_INST/n_1753                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90954/Q                                      -      A->Q    F     NO2X1           1  0.169   0.047    1.602  
  top_INST/CPU_REGS_regs_lo_n_32                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g7/Q       -      A->Q    F     OR2X1           1  0.074   0.146    1.748  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.748  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.130    3.136  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.022    3.136  
#-----------------------------------------------------------------------------------------------------------------------
Path 20: MET (1.392 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.538 (P)          0.000 (I)
          Arrival:=          3.138              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.138
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.546
            Slack:=          1.392
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.298   0.393    1.329  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91172/Q                                      -      B->Q    R     OR2X1           4  0.529   0.226    1.555  
  top_INST/n_1751                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90945/Q                                      -      A->Q    F     NO2X1           1  0.169   0.044    1.599  
  top_INST/CPU_REGS_regs_lo_n_12                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g7/Q       -      A->Q    F     OR2X1           1  0.064   0.147    1.746  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D  -      D       F     DLLQX1          1  0.060   0.000    1.746  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.132    3.138  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.024    3.138  
#-----------------------------------------------------------------------------------------------------------------------
Path 21: MET (1.394 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.538 (P)          0.000 (I)
          Arrival:=          3.138              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.138
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.544
            Slack:=          1.394
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.936  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.298   0.393    1.329  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91172/Q                                      -      B->Q    R     OR2X1           4  0.529   0.226    1.555  
  top_INST/n_1751                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90946/Q                                      -      A->Q    F     NO2X1           1  0.169   0.043    1.599  
  top_INST/CPU_REGS_regs_lo_n_28                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7/Q       -      A->Q    F     OR2X1           1  0.071   0.145    1.744  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.744  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.131    3.138  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.024    3.138  
#-----------------------------------------------------------------------------------------------------------------------
Path 22: MET (1.502 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.529 (P)          0.000 (I)
          Arrival:=          3.129              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.129
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.426
            Slack:=          1.502
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                        -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                             -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                               -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                             -      B->Q    R     NA2X1           2  0.298   0.167    1.104  
  top_INST/n_738                                -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                             -      A->Q    F     INX1            2  0.171   0.081    1.185  
  top_INST/n_739                                -      -       -     (net)           2      -       -        -  
  top_INST/g91461/Q                             -      F->Q    F     AO33X1          1  0.093   0.271    1.456  
  top_INST/CPU_REGS_n_152                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g7/Q       -      A->Q    F     OR2X1           1  0.129   0.170    1.626  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/D  -      D       F     DLLQX1          1  0.069   0.000    1.626  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP             2  0.130   0.404    3.004  
  CLK_I                                          -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    F     BUX20          36  0.120   0.125    3.129  
  CLK_I__L1_N0                                   -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN  -      GN      F     DLLQX1         36  0.090   0.007    3.129  
#--------------------------------------------------------------------------------------------------------------
Path 23: MET (1.519 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          3.137              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.137
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.418
            Slack:=          1.519
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.936  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.298   0.392    1.328  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91110/Q                                      -      B->Q    F     NO3X0           1  0.529   0.115    1.443  
  top_INST/CPU_REGS_regs_lo_n_36                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g7/Q       -      A->Q    F     OR2X1           1  0.186   0.174    1.618  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.618  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.131    3.137  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.023    3.137  
#-----------------------------------------------------------------------------------------------------------------------
Path 24: MET (1.537 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.535 (P)          0.000 (I)
          Arrival:=          3.135              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.135
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.398
            Slack:=          1.537
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.936  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.298   0.393    1.329  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91124/Q                                      -      C->Q    F     NO3X1           1  0.529   0.105    1.434  
  top_INST/CPU_REGS_regs_lo_n_26                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7/Q       -      A->Q    F     OR2X1           1  0.148   0.164    1.598  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.598  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.129    3.135  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.021    3.135  
#-----------------------------------------------------------------------------------------------------------------------
Path 25: MET (1.539 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          3.137              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.137
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.398
            Slack:=          1.539
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.298   0.392    1.329  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91029/Q                                      -      C->Q    F     NO3X1           1  0.529   0.104    1.433  
  top_INST/CPU_REGS_regs_lo_n_22                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g7/Q       -      A->Q    F     OR2X1           1  0.148   0.164    1.598  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.598  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.131    3.137  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.023    3.137  
#-----------------------------------------------------------------------------------------------------------------------
Path 26: MET (1.539 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          3.137              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.137
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.398
            Slack:=          1.539
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.298   0.392    1.329  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91126/Q                                      -      C->Q    F     NO3X1           1  0.529   0.105    1.434  
  top_INST/CPU_REGS_regs_lo_n_24                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g7/Q       -      A->Q    F     OR2X1           1  0.148   0.164    1.598  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.598  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.131    3.137  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.023    3.137  
#-----------------------------------------------------------------------------------------------------------------------
Path 27: MET (1.572 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.536 (P)          0.000 (I)
          Arrival:=          3.136              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.136
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.364
            Slack:=          1.572
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.076   0.196    0.936  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.298   0.393    1.329  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g90848/Q                                      -      B->Q    F     NO2X1           1  0.529   0.075    1.404  
  top_INST/CPU_REGS_regs_lo_n_20                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g7/Q       -      A->Q    F     OR2X1           1  0.122   0.160    1.564  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D  -      D       F     DLLQX1          1  0.059   0.000    1.564  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.130   0.406    3.006  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.120   0.130    3.136  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.022    3.136  
#-----------------------------------------------------------------------------------------------------------------------
Path 28: MET (1.692 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.531 (P)          0.000 (I)
          Arrival:=          3.131              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.131
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.239
            Slack:=          1.692
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                               -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                    -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                      -      -       -     (net)          10      -       -        -  
  top_INST/g92074/Q                    -      C->Q    F     OA21X1          1  0.298   0.165    1.101  
  top_INST/n_1008                      -      -       -     (net)           1      -       -        -  
  top_INST/g90225/Q                    -      C->Q    R     ON21X1          2  0.068   0.109    1.210  
  top_INST/n_2479                      -      -       -     (net)           2      -       -        -  
  top_INST/g90223/Q                    -      C->Q    F     ON21X1          1  0.230   0.081    1.291  
  top_INST/n_2560                      -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST4/g7/Q       -      A->Q    F     OR2X1           1  0.091   0.148    1.439  
  top_INST/RC_CG_HIER_INST4/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/D  -      D       F     DLLQX1          1  0.055   0.000    1.439  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP             2  0.130   0.404    3.004  
  CLK_I                                 -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    F     BUX20          36  0.120   0.127    3.131  
  CLK_I__L1_N0                          -      -       -     (net)          36      -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/GN  -      GN      F     DLLQX1         36  0.090   0.010    3.131  
#-----------------------------------------------------------------------------------------------------
Path 29: MET (1.730 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.531 (P)          0.000 (I)
          Arrival:=          3.131              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.131
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.201
            Slack:=          1.730
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                               -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                    -      A->Q    F     INX1           10  0.076   0.196    0.936  
  top_INST/n_2594                      -      -       -     (net)          10      -       -        -  
  top_INST/g92074/Q                    -      C->Q    F     OA21X1          1  0.298   0.165    1.101  
  top_INST/n_1008                      -      -       -     (net)           1      -       -        -  
  top_INST/g90225/Q                    -      C->Q    R     ON21X1          2  0.068   0.109    1.210  
  top_INST/n_2479                      -      -       -     (net)           2      -       -        -  
  top_INST/g90224/Q                    -      A->Q    F     INX1            1  0.230   0.048    1.258  
  top_INST/n_2562                      -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST3/g7/Q       -      A->Q    F     OR2X1           1  0.063   0.143    1.401  
  top_INST/RC_CG_HIER_INST3/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.401  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP             2  0.130   0.404    3.004  
  CLK_I                                 -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    F     BUX20          36  0.120   0.127    3.131  
  CLK_I__L1_N0                          -      -       -     (net)          36      -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1         36  0.090   0.010    3.131  
#-----------------------------------------------------------------------------------------------------
Path 30: MET (1.739 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.529 (P)          0.000 (I)
          Arrival:=          3.129              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.129
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.191
            Slack:=          1.739
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                        -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                             -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                               -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                             -      B->Q    R     NA2X1           2  0.298   0.167    1.104  
  top_INST/n_738                                -      -       -     (net)           2      -       -        -  
  top_INST/g91464/Q                             -      D->Q    F     ON22X1          1  0.171   0.124    1.228  
  top_INST/CPU_REGS_n_125                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g7/Q       -      A->Q    F     OR2X1           1  0.127   0.163    1.391  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/D  -      D       F     DLLQX1          1  0.061   0.000    1.391  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP             2  0.130   0.404    3.004  
  CLK_I                                          -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    F     BUX20          36  0.120   0.125    3.129  
  CLK_I__L1_N0                                   -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN  -      GN      F     DLLQX1         36  0.090   0.008    3.129  
#--------------------------------------------------------------------------------------------------------------
Path 31: MET (1.757 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.529 (P)          0.000 (I)
          Arrival:=          3.129              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.129
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.172
            Slack:=          1.757
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                        -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                             -      A->Q    F     INX1           10  0.076   0.196    0.937  
  top_INST/n_2594                               -      -       -     (net)          10      -       -        -  
  top_INST/g91491/Q                             -      C->Q    F     OA21X0          1  0.298   0.259    1.196  
  top_INST/CPU_REGS_n_126                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g7/Q       -      A->Q    F     OR2X1           1  0.173   0.176    1.372  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/D  -      D       F     DLLQX1          1  0.063   0.000    1.372  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP             2  0.130   0.404    3.004  
  CLK_I                                          -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    F     BUX20          36  0.120   0.125    3.129  
  CLK_I__L1_N0                                   -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN  -      GN      F     DLLQX1         36  0.090   0.008    3.129  
#--------------------------------------------------------------------------------------------------------------
Path 32: MET (1.864 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.530 (P)          0.000 (I)
          Arrival:=          3.130              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.130
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.066
            Slack:=          1.864
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                               -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                    -      A->Q    F     INX1           10  0.076   0.196    0.936  
  top_INST/n_2594                      -      -       -     (net)          10      -       -        -  
  top_INST/g91324/Q                    -      B->Q    F     AND2X1          1  0.298   0.188    1.124  
  top_INST/n_2561                      -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST2/g7/Q       -      A->Q    F     OR2X1           1  0.050   0.142    1.266  
  top_INST/RC_CG_HIER_INST2/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.266  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP             2  0.130   0.404    3.004  
  CLK_I                                 -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    F     BUX20          36  0.120   0.126    3.130  
  CLK_I__L1_N0                          -      -       -     (net)          36      -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1         36  0.090   0.009    3.130  
#-----------------------------------------------------------------------------------------------------
Path 33: MET (1.887 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.529 (P)          0.000 (I)
          Arrival:=          3.129              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.129
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.042
            Slack:=          1.887
     Timing Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  WAIT                                           -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                       -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                                         -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                              -      A->Q    F     INX1           10  0.076   0.195    0.936  
  top_INST/n_2594                                -      -       -     (net)          10      -       -        -  
  top_INST/g91122/Q                              -      C->Q    F     OA21X1          1  0.298   0.160    1.096  
  top_INST/CPU_REGS_n_131                        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g7/Q       -      A->Q    F     OR2X1           1  0.070   0.146    1.242  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.242  
#--------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  CLK                                             -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                             -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                         -      PAD->Y  F     ICP             2  0.130   0.404    3.004  
  CLK_I                                           -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                  -      A->Q    F     BUX20          36  0.120   0.125    3.129  
  CLK_I__L1_N0                                    -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN  -      GN      F     DLLQX1         36  0.090   0.008    3.129  
#---------------------------------------------------------------------------------------------------------------
Path 34: MET (1.972 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.530 (P)          0.000 (I)
          Arrival:=          3.130              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.130
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.958
            Slack:=          1.972
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    F     (arrival)       1  0.135   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  F     ICP             9  0.135   0.377    0.577  
  WAIT_I                                        -      -       -     (net)           9      -       -        -  
  top_INST/g91658/Q                             -      C->Q    R     AN211X0         1  0.075   0.271    0.847  
  top_INST/n_1409                               -      -       -     (net)           1      -       -        -  
  top_INST/g91537/Q                             -      C->Q    F     ON21X1          2  0.390   0.125    0.973  
  top_INST/n_1509                               -      -       -     (net)           2      -       -        -  
  top_INST/g91503/Q                             -      A->Q    R     NO2X1           1  0.156   0.080    1.053  
  top_INST/CPU_REGS_n_143                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g7/Q       -      A->Q    R     OR2X1           1  0.094   0.106    1.158  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/D  -      D       R     DLLQX1          1  0.061   0.000    1.158  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP             2  0.130   0.404    3.004  
  CLK_I                                          -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    F     BUX20          36  0.120   0.126    3.130  
  CLK_I__L1_N0                                   -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN  -      GN      F     DLLQX1         36  0.090   0.009    3.130  
#--------------------------------------------------------------------------------------------------------------
Path 35: MET (1.972 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.531 (P)          0.000 (I)
          Arrival:=          3.131              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.131
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.958
            Slack:=          1.972
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    F     (arrival)       1  0.135   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  F     ICP             9  0.135   0.377    0.577  
  WAIT_I                                        -      -       -     (net)           9      -       -        -  
  top_INST/g91658/Q                             -      C->Q    R     AN211X0         1  0.075   0.271    0.847  
  top_INST/n_1409                               -      -       -     (net)           1      -       -        -  
  top_INST/g91537/Q                             -      C->Q    F     ON21X1          2  0.390   0.125    0.972  
  top_INST/n_1509                               -      -       -     (net)           2      -       -        -  
  top_INST/g91504/Q                             -      A->Q    R     NO2X1           1  0.156   0.079    1.052  
  top_INST/CPU_REGS_n_151                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g7/Q       -      A->Q    R     OR2X1           1  0.093   0.106    1.158  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/D  -      D       R     DLLQX1          1  0.062   0.000    1.158  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP             2  0.130   0.404    3.004  
  CLK_I                                          -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    F     BUX20          36  0.120   0.127    3.131  
  CLK_I__L1_N0                                   -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN  -      GN      F     DLLQX1         36  0.090   0.009    3.131  
#--------------------------------------------------------------------------------------------------------------
Path 36: MET (1.987 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.530 (P)          0.000 (I)
          Arrival:=          3.130              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.130
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.943
            Slack:=          1.987
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                               -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                    -      A->Q    F     INX1           10  0.076   0.196    0.936  
  top_INST/n_2594                      -      -       -     (net)          10      -       -        -  
  top_INST/RC_CG_HIER_INST1/g7/Q       -      A->Q    F     OR2X1           1  0.298   0.207    1.143  
  top_INST/RC_CG_HIER_INST1/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/D  -      D       F     DLLQX1          1  0.063   0.000    1.143  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.130   0.000    2.600  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP             2  0.130   0.404    3.004  
  CLK_I                                 -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    F     BUX20          36  0.120   0.126    3.130  
  CLK_I__L1_N0                          -      -       -     (net)          36      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1         36  0.090   0.009    3.130  
#-----------------------------------------------------------------------------------------------------
Path 37: MET (4.274 ns) Setup Check with Pin top_INST/CPU_REGS_r_reg[7]/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_r_reg[7]/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.670 (P)          0.000 (I)
          Arrival:=          5.870              0.000
 
            Setup:-          0.413
    Required Time:=          5.458
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.984
            Slack:=          4.274
     Timing Path:

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  WAIT                           -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y       -      PAD->Y  R     ICP             9  0.207   0.541    0.741  
  WAIT_I                         -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q              -      A->Q    F     INX1           10  0.076   0.196    0.936  
  top_INST/n_2594                -      -       -     (net)          10      -       -        -  
  top_INST/g91211/Q              -      B->Q    F     AND2X1          1  0.298   0.201    1.137  
  top_INST/CPU_REGS_n_138        -      -       -     (net)           1      -       -        -  
  top_INST/g15234/Q              -      A->Q    R     INX1            1  0.064   0.046    1.184  
  top_INST/n_9                   -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_r_reg[7]/SE  -      SE      R     SDFRQX0         1  0.056   0.000    1.184  
#----------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                           -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y       -      PAD->Y  R     ICP             2  0.200   0.561    5.761  
  CLK_I                         -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                -      A->Q    R     BUX20          36  0.118   0.109    5.870  
  CLK_I__L1_N0                  -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_r_reg[7]/C  -      C       R     SDFRQX0        36  0.096   0.008    5.870  
#---------------------------------------------------------------------------------------------
Path 38: MET (4.347 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[12][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[12][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.875 (P)          0.000 (I)
          Arrival:=          6.075              0.000
 
            Setup:-          0.143
    Required Time:=          5.931
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.384
            Slack:=          4.347
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[4]                                        -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                     -      PAD->Y  R     ICP             3  0.207   0.523    0.723  
  DI_I[4]                                      -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                            -      AN->Q   R     NO2I1X1         2  0.047   0.290    1.013  
  top_INST/n_110                               -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                            -      C->Q    R     AO21X1         13  0.357   0.571    1.584  
  top_INST/n_129                               -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[12][4]/D  -      D       R     DFRQX1         13  0.803   0.007    1.584  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.116    5.880  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/Q  -      A->Q    R     AND2X4          1  0.101   0.106    5.986  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131__L1_I0/Q    -      A->Q    F     INX4            1  0.068   0.042    6.028  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131__L2_I0/Q    -      A->Q    R     INX6            8  0.048   0.046    6.075  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[12][4]/C        -      C       R     DFRQX1          8  0.062   0.001    6.075  
#------------------------------------------------------------------------------------------------------------------
Path 39: MET (4.347 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[8][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[8][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.875 (P)          0.000 (I)
          Arrival:=          6.075              0.000
 
            Setup:-          0.143
    Required Time:=          5.932
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.384
            Slack:=          4.347
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.523    0.723  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.047   0.290    1.013  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.357   0.572    1.584  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[8][4]/D  -      D       R     DFRQX1         13  0.803   0.007    1.584  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.117    5.880  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/Q  -      A->Q    R     AND2X4          1  0.101   0.105    5.985  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151__L1_I0/Q    -      A->Q    F     INX4            1  0.067   0.042    6.028  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151__L2_I0/Q    -      A->Q    R     INX6            8  0.048   0.047    6.075  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[8][4]/C         -      C       R     DFRQX1          8  0.063   0.001    6.075  
#------------------------------------------------------------------------------------------------------------------
Path 40: MET (4.352 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[7][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[7][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.880 (P)          0.000 (I)
          Arrival:=          6.080              0.000
 
            Setup:-          0.143
    Required Time:=          5.937
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.385
            Slack:=          4.352
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.523    0.723  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.047   0.290    1.013  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.357   0.572    1.585  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[7][4]/D  -      D       R     DFRQX1         13  0.803   0.008    1.585  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.110    5.874  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/Q  -      A->Q    R     AND2X4          1  0.101   0.110    5.984  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2149             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2149__L1_I0/Q    -      A->Q    F     INX4            1  0.074   0.043    6.027  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2149__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2149__L2_I0/Q    -      A->Q    R     INX6            8  0.049   0.053    6.080  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2149__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[7][4]/C         -      C       R     DFRQX1          8  0.073   0.002    6.080  
#------------------------------------------------------------------------------------------------------------------
Path 41: MET (4.352 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[11][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[11][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.880 (P)          0.000 (I)
          Arrival:=          6.080              0.000
 
            Setup:-          0.143
    Required Time:=          5.937
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.385
            Slack:=          4.352
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[4]                                        -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                     -      PAD->Y  R     ICP             3  0.207   0.523    0.723  
  DI_I[4]                                      -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                            -      AN->Q   R     NO2I1X1         2  0.047   0.290    1.013  
  top_INST/n_110                               -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                            -      C->Q    R     AO21X1         13  0.357   0.572    1.585  
  top_INST/n_129                               -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[11][4]/D  -      D       R     DFRQX1         13  0.803   0.008    1.585  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.117    5.880  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/Q  -      A->Q    R     AND2X4          1  0.101   0.105    5.985  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2145             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2145__L1_I0/Q    -      A->Q    F     INX4            1  0.066   0.042    6.027  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2145__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2145__L2_I0/Q    -      A->Q    R     INX6            8  0.048   0.053    6.080  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2145__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[11][4]/C        -      C       R     DFRQX1          8  0.073   0.002    6.080  
#------------------------------------------------------------------------------------------------------------------
Path 42: MET (4.352 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[10][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[10][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.880 (P)          0.000 (I)
          Arrival:=          6.080              0.000
 
            Setup:-          0.143
    Required Time:=          5.937
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.385
            Slack:=          4.352
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[4]                                        -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                     -      PAD->Y  R     ICP             3  0.207   0.523    0.723  
  DI_I[4]                                      -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                            -      AN->Q   R     NO2I1X1         2  0.047   0.290    1.013  
  top_INST/n_110                               -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                            -      C->Q    R     AO21X1         13  0.357   0.572    1.585  
  top_INST/n_129                               -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[10][4]/D  -      D       R     DFRQX1         13  0.803   0.008    1.585  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.116    5.880  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/Q  -      A->Q    R     AND2X4          1  0.101   0.106    5.986  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2129             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2129__L1_I0/Q    -      A->Q    F     INX4            1  0.068   0.043    6.029  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2129__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2129__L2_I0/Q    -      A->Q    R     INX6            8  0.049   0.051    6.080  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2129__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[10][4]/C        -      C       R     DFRQX1          8  0.071   0.002    6.080  
#------------------------------------------------------------------------------------------------------------------
Path 43: MET (4.352 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[4][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[4][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.880 (P)          0.000 (I)
          Arrival:=          6.080              0.000
 
            Setup:-          0.143
    Required Time:=          5.937
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.384
            Slack:=          4.352
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.523    0.723  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.047   0.290    1.013  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.357   0.571    1.584  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[4][4]/D  -      D       R     DFRQX1         13  0.803   0.007    1.584  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.107    5.871  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/Q  -      A->Q    R     AND2X4          1  0.100   0.112    5.983  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2139             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2139__L1_I0/Q    -      A->Q    F     INX4            1  0.078   0.044    6.027  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2139__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2139__L2_I0/Q    -      A->Q    R     INX6            8  0.050   0.053    6.080  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2139__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[4][4]/C         -      C       R     DFRQX1          8  0.072   0.002    6.080  
#------------------------------------------------------------------------------------------------------------------
Path 44: MET (4.353 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[9][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[9][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.881 (P)          0.000 (I)
          Arrival:=          6.081              0.000
 
            Setup:-          0.143
    Required Time:=          5.937
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.385
            Slack:=          4.353
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.523    0.723  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.047   0.290    1.013  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.357   0.572    1.585  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[9][4]/D  -      D       R     DFRQX1         13  0.803   0.008    1.585  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.121    5.883  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/Q  -      A->Q    R     AND2X4          1  0.099   0.105    5.988  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2153             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2153__L1_I0/Q    -      A->Q    F     INX4            1  0.066   0.042    6.030  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2153__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2153__L2_I0/Q    -      A->Q    R     INX6            8  0.048   0.051    6.081  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2153__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[9][4]/C         -      C       R     DFRQX1          8  0.069   0.002    6.081  
#------------------------------------------------------------------------------------------------------------------
Path 45: MET (4.355 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[3][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[3][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.883 (P)          0.000 (I)
          Arrival:=          6.083              0.000
 
            Setup:-          0.143
    Required Time:=          5.940
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.385
            Slack:=          4.355
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.523    0.723  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.047   0.290    1.013  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.357   0.572    1.585  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[3][4]/D  -      D       R     DFRQX1         13  0.803   0.008    1.585  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.113    5.877  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/Q  -      A->Q    R     AND2X4          1  0.101   0.109    5.986  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2135             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2135__L1_I0/Q    -      A->Q    F     INX4            1  0.073   0.044    6.030  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2135__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2135__L2_I0/Q    -      A->Q    R     INX6            8  0.050   0.053    6.083  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2135__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[3][4]/C         -      C       R     DFRQX1          8  0.073   0.002    6.083  
#------------------------------------------------------------------------------------------------------------------
Path 46: MET (4.356 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[2][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[2][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.884 (P)          0.000 (I)
          Arrival:=          6.084              0.000
 
            Setup:-          0.143
    Required Time:=          5.940
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.385
            Slack:=          4.356
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.523    0.723  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.047   0.290    1.013  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.357   0.572    1.585  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[2][4]/D  -      D       R     DFRQX1         13  0.803   0.008    1.585  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.116    5.879  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/Q  -      A->Q    R     AND2X4          1  0.101   0.109    5.988  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2133             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2133__L1_I0/Q    -      A->Q    F     INX4            1  0.072   0.043    6.031  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2133__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2133__L2_I0/Q    -      A->Q    R     INX6            8  0.049   0.053    6.084  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2133__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[2][4]/C         -      C       R     DFRQX1          8  0.072   0.002    6.084  
#------------------------------------------------------------------------------------------------------------------
Path 47: MET (4.356 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[1][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[1][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.884 (P)          0.000 (I)
          Arrival:=          6.084              0.000
 
            Setup:-          0.143
    Required Time:=          5.940
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.384
            Slack:=          4.356
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.523    0.723  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.047   0.290    1.013  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.357   0.571    1.584  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[1][4]/D  -      D       R     DFRQX1         13  0.803   0.007    1.584  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.121    5.883  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/Q  -      A->Q    R     AND2X4          1  0.099   0.107    5.990  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2157             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2157__L1_I0/Q    -      A->Q    F     INX4            1  0.070   0.043    6.033  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2157__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2157__L2_I0/Q    -      A->Q    R     INX6            8  0.049   0.051    6.084  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2157__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[1][4]/C         -      C       R     DFRQX1          8  0.069   0.002    6.084  
#------------------------------------------------------------------------------------------------------------------
Path 48: MET (4.360 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[6][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[6][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.889 (P)          0.000 (I)
          Arrival:=          6.089              0.000
 
            Setup:-          0.143
    Required Time:=          5.945
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.385
            Slack:=          4.360
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.523    0.723  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.047   0.290    1.013  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.357   0.572    1.585  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[6][4]/D  -      D       R     DFRQX1         13  0.803   0.008    1.585  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.121    5.882  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/Q  -      A->Q    R     AND2X4          1  0.099   0.110    5.992  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2143             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2143__L1_I0/Q    -      A->Q    F     INX4            1  0.074   0.044    6.036  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2143__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2143__L2_I0/Q    -      A->Q    R     INX6            8  0.050   0.053    6.089  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2143__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[6][4]/C         -      C       R     DFRQX1          8  0.072   0.002    6.089  
#------------------------------------------------------------------------------------------------------------------
Path 49: MET (4.361 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[5][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[5][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.888 (P)          0.000 (I)
          Arrival:=          6.088              0.000
 
            Setup:-          0.143
    Required Time:=          5.945
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.384
            Slack:=          4.361
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.523    0.723  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.047   0.290    1.013  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.357   0.571    1.584  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[5][4]/D  -      D       R     DFRQX1         13  0.803   0.007    1.584  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.121    5.883  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/Q  -      A->Q    R     AND2X4          1  0.099   0.109    5.992  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2141             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2141__L1_I0/Q    -      A->Q    F     INX4            1  0.074   0.043    6.035  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2141__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2141__L2_I0/Q    -      A->Q    R     INX6            8  0.049   0.053    6.088  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2141__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[5][4]/C         -      C       R     DFRQX1          8  0.072   0.002    6.088  
#------------------------------------------------------------------------------------------------------------------
Path 50: MET (4.364 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[0][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[0][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.890 (P)          0.000 (I)
          Arrival:=          6.090              0.000
 
            Setup:-          0.143
    Required Time:=          5.947
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.382
            Slack:=          4.364
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.523    0.723  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.047   0.290    1.013  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.357   0.569    1.582  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[0][4]/D  -      D       R     DFRQX1         13  0.803   0.005    1.582  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.121    5.883  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/Q  -      A->Q    R     AND2X4          1  0.099   0.110    5.993  
  top_INST/CPU_REGS_regs_hi_rc_gclk                  -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk__L1_I0/Q         -      A->Q    F     INX4            1  0.075   0.044    6.036  
  top_INST/CPU_REGS_regs_hi_rc_gclk__L1_N0           -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk__L2_I0/Q         -      A->Q    R     INX6            8  0.049   0.054    6.090  
  top_INST/CPU_REGS_regs_hi_rc_gclk__L2_N0           -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[0][4]/C         -      C       R     DFRQX1          8  0.075   0.002    6.090  
#------------------------------------------------------------------------------------------------------------------

