
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version J-2014.09-SP2 for RHEL64 -- Nov 25, 2014
               Copyright (c) 1988-2014 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
#########################################
# TCL script for Design Compiler        #
# 2012 Mingoo Seok                      #
#########################################
#########################################
# READ Design and Library               #
#########################################
set BEHAVIORROOT "../rtl/"
../rtl/
#set top_level
set top_level cacheBank_new
cacheBank_new
#set top_level incomingPortHandler
source -verbose "common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog {../rtl/cacheBank_new.v}
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/usr/cad/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/syn/libraries/syn/gtech.db'
Loading db file '/usr/cad/syn/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/cacheBank_new.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/globalVariables.v
Opening include file /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/cacheBank_new.v
Opening include file /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/globalVariables.v
Opening include file /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:294: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:296: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:296: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:296: case inequality (!==) is not supported by synthesis. (VER-190)
Warning:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:363: Port msb is implicitly typed  (VER-987)
Warning:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:364: Port lsb is implicitly typed  (VER-987)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:371: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:385: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:387: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:393: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:395: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:405: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:407: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:409: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:419: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:429: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:442: case inequality (!==) is not supported by synthesis. (VER-190)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:448: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:465: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:467: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:472: case equality (===) is not supported by synthesis. (VER-189)
Error:  /homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/CacheMem.v:479: case equality (===) is not supported by synthesis. (VER-189)
Error:  Too many errors; can't continue. (VER-40)
*** Presto compilation terminated with 21 errors. ***
Error: Can't read 'verilog' file '/homes/user3/fall16/smn2164/AdvancedElectronics/project/rtl/cacheBank_new.v'. (UID-59)
No designs were read
#read_verilog {../rtl/incomingPortHandler.v}
list_designs
Warning: No designs to list. (UID-275)
0
#########################################
# Design Constranits                    #
#########################################
current_design $top_level
Error: Can't find design 'cacheBank_new'. (UID-109)
Error: Current design is not defined. (UID-4)
link
Error: Current design is not defined. (UID-4)
0
source -verbose "timing.tcl"
12
0
1.5
0
3
0.001
Error: Current design is not defined. (UID-4)
Error: Can't find port 'clk'. (UID-109)
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
Error: can't read "clk_port": no such variable
	Use error_info for more info. (CMD-013)
Error: Current design is not defined. (UID-4)
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
Error: Current design is not defined. (UID-4)
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
Error: Current design is not defined. (UID-4)
Error: Value for list 'objects' must have 1 elements. (CMD-036)
0
0
set_max_capacitance 0.001 [all_inputs]
Error: Current design is not defined. (UID-4)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_max_fanout 4 $top_level
Error: Current design is not defined. (UID-4)
Error: Can't find object 'cacheBank_new'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_max_fanout 2 [all_inputs]
Error: Current design is not defined. (UID-4)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_max_area 0 
Error: Current design is not defined. (UID-4)
0
#########################################
# Compile for combinational logic       #
#########################################
check_design
Error: Current design is not defined. (UID-4)
0
compile_ultra -no_autoungroup
Error: Current design is not defined. (UID-4)
0
#########################################
# Write outputs                         #
#########################################
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Error: No files or designs were specified. (UID-22)
0
# Generate Standard Delay Format (SDF) file
write_sdf -context verilog "${top_level}.temp.sdf"
Error: Current design is not defined. (UID-4)
0
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
cacheBank_new.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
quit

Thank you...
