// Seed: 1329621628
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8, id_9, id_10;
  assign id_4 = 1;
endmodule
module module_1 (
    input wor id_0,
    id_26 = 1,
    input supply1 id_1,
    output wand id_2,
    input wor id_3,
    input supply1 id_4,
    output tri id_5,
    input tri0 id_6#(
        .id_27(1'h0),
        .id_28(1),
        .id_29((1'b0) ? 1 : -1 == id_23)
    ),
    input supply1 id_7,
    id_30,
    output wand id_8,
    output wire id_9,
    output uwire id_10,
    input tri0 id_11,
    output tri0 id_12,
    input wire id_13,
    input supply1 id_14,
    input wor id_15,
    output tri id_16,
    output wand id_17,
    input tri id_18,
    input tri0 id_19,
    id_31,
    input tri1 id_20,
    input wor id_21,
    input tri id_22,
    input tri0 id_23,
    input tri id_24
);
  always @(-1) id_16 = -1'h0;
  xor primCall (
      id_8,
      id_3,
      id_24,
      id_21,
      id_6,
      id_14,
      id_22,
      id_27,
      id_15,
      id_11,
      id_1,
      id_20,
      id_31,
      id_0,
      id_19,
      id_13,
      id_28,
      id_18,
      id_4,
      id_7,
      id_29,
      id_30,
      id_23
  );
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_31,
      id_26,
      id_31,
      id_26
  );
  wire id_32;
  wire id_33;
endmodule
