#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55a649877000 .scope module, "BidBussDriver" "BidBussDriver" 2 114;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INOUT 8 "io_a";
    .port_info 3 /INOUT 8 "io_y";
P_0x55a649888f70 .param/l "BusWidth" 0 2 115, +C4<00000000000000000000000000001000>;
o0x7f8bc3285288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a6498b84c0 .functor OR 1, L_0x55a6498b83c0, o0x7f8bc3285288, C4<0>, C4<0>;
o0x7f8bc32852b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a6498b86e0 .functor OR 1, o0x7f8bc32852b8, o0x7f8bc3285288, C4<0>, C4<0>;
v0x55a6498ac6c0_0 .net *"_ivl_1", 0 0, L_0x55a6498b83c0;  1 drivers
v0x55a6498ac780_0 .net "i_oe_b", 0 0, o0x7f8bc3285288;  0 drivers
v0x55a6498ac840_0 .net "i_re_b", 0 0, o0x7f8bc32852b8;  0 drivers
v0x55a6498ac910_0 .net "io_a", 7 0, L_0x55a6498b8580;  1 drivers
v0x55a6498aca20_0 .net "io_y", 7 0, L_0x55a6498b82c0;  1 drivers
L_0x55a6498b83c0 .reduce/nor o0x7f8bc32852b8;
S_0x55a649877bf0 .scope module, "inst1" "BussDriver" 2 123, 2 104 0, S_0x55a649877000;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x55a6498585b0 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x7f8bc3285018 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55a649878c10_0 name=_ivl_0
v0x55a6498751b0_0 .net "i_a", 7 0, L_0x55a6498b8580;  alias, 1 drivers
v0x55a649871b10_0 .net "i_oe_b", 0 0, L_0x55a6498b84c0;  1 drivers
v0x55a649870370_0 .net "o_y", 7 0, L_0x55a6498b82c0;  alias, 1 drivers
L_0x55a6498b82c0 .functor MUXZ 8, L_0x55a6498b8580, o0x7f8bc3285018, L_0x55a6498b84c0, C4<>;
S_0x55a64987bc70 .scope module, "inst2" "BussDriver" 2 129, 2 104 0, S_0x55a649877000;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x55a6498ac450 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x7f8bc3285168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55a64986caa0_0 name=_ivl_0
v0x55a64986be00_0 .net "i_a", 7 0, L_0x55a6498b82c0;  alias, 1 drivers
v0x55a64986af20_0 .net "i_oe_b", 0 0, L_0x55a6498b86e0;  1 drivers
v0x55a6498ac5c0_0 .net "o_y", 7 0, L_0x55a6498b8580;  alias, 1 drivers
L_0x55a6498b8580 .functor MUXZ 8, L_0x55a6498b82c0, o0x7f8bc3285168, L_0x55a6498b86e0, C4<>;
S_0x55a64986df70 .scope module, "DLatch" "DLatch" 2 85;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 8 "i_in";
    .port_info 3 /OUTPUT 8 "o_out";
P_0x55a64983e550 .param/l "Delay" 0 2 86, +C4<00000000000000000000000000000101>;
o0x7f8bc32853a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55a6498acc40_0 name=_ivl_0
o0x7f8bc32853d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a6498acd40_0 .net "i_clk", 0 0, o0x7f8bc32853d8;  0 drivers
o0x7f8bc3285408 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a6498ace00_0 .net "i_in", 7 0, o0x7f8bc3285408;  0 drivers
o0x7f8bc3285438 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a6498acec0_0 .net "i_oe_b", 0 0, o0x7f8bc3285438;  0 drivers
v0x55a6498acf80_0 .net "o_out", 7 0, L_0x55a6498b87a0;  1 drivers
v0x55a6498ad0b0_0 .var "reg_q", 7 0;
E_0x55a649840dc0 .event posedge, v0x55a6498acd40_0;
L_0x55a6498b87a0 .delay 8 (50,50,50) L_0x55a6498b87a0/d;
L_0x55a6498b87a0/d .functor MUXZ 8, v0x55a6498ad0b0_0, o0x7f8bc32853a8, o0x7f8bc3285438, C4<>;
S_0x55a649874190 .scope module, "DualPortRam" "DualPortRam" 2 39;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_l_b";
    .port_info 1 /INPUT 1 "i_rw_l_b";
    .port_info 2 /INPUT 1 "i_oe_l_b";
    .port_info 3 /INPUT 10 "i_addr_l";
    .port_info 4 /INOUT 8 "io_data_l";
    .port_info 5 /INPUT 1 "i_ce_r_b";
    .port_info 6 /INPUT 1 "i_rw_r_b";
    .port_info 7 /INPUT 1 "i_oe_r_b";
    .port_info 8 /INPUT 10 "i_addr_r";
    .port_info 9 /INOUT 8 "io_data_r";
P_0x55a6498878b0 .param/l "AddrWidth" 0 2 40, +C4<00000000000000000000000000010000>;
P_0x55a6498878f0 .param/l "Delay" 0 2 42, +C4<00000000000000000000000000000000>;
P_0x55a649887930 .param/str "InitFile" 0 2 41, "\000";
L_0x55a6498b8cb0/d .functor BUFZ 8, L_0x55a6498b8a40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a6498b8cb0 .delay 8 (0,0,0) L_0x55a6498b8cb0/d;
L_0x55a6498b9080/d .functor BUFZ 8, L_0x55a6498b8e10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a6498b9080 .delay 8 (0,0,0) L_0x55a6498b9080/d;
o0x7f8bc3285948 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a6498b91e0 .functor NOT 1, o0x7f8bc3285948, C4<0>, C4<0>, C4<0>;
o0x7f8bc32858e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a6498b9280 .functor NOT 1, o0x7f8bc32858e8, C4<0>, C4<0>, C4<0>;
L_0x55a6498b9380 .functor AND 1, L_0x55a6498b91e0, L_0x55a6498b9280, C4<1>, C4<1>;
o0x7f8bc32859a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a6498b94c0 .functor AND 1, L_0x55a6498b9380, o0x7f8bc32859a8, C4<1>, C4<1>;
o0x7f8bc3285978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a6498b9700 .functor NOT 1, o0x7f8bc3285978, C4<0>, C4<0>, C4<0>;
o0x7f8bc3285918 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a6498b9770 .functor NOT 1, o0x7f8bc3285918, C4<0>, C4<0>, C4<0>;
L_0x55a6498b9890 .functor AND 1, L_0x55a6498b9700, L_0x55a6498b9770, C4<1>, C4<1>;
o0x7f8bc32859d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a6498b99d0 .functor AND 1, L_0x55a6498b9890, o0x7f8bc32859d8, C4<1>, C4<1>;
v0x55a6498ad290_0 .net *"_ivl_0", 7 0, L_0x55a6498b8a40;  1 drivers
v0x55a6498ad390_0 .net *"_ivl_10", 17 0, L_0x55a6498b8ee0;  1 drivers
L_0x7f8bc2dd6060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55a6498ad470_0 .net *"_ivl_13", 7 0, L_0x7f8bc2dd6060;  1 drivers
v0x55a6498ad530_0 .net *"_ivl_16", 0 0, L_0x55a6498b91e0;  1 drivers
v0x55a6498ad610_0 .net *"_ivl_18", 0 0, L_0x55a6498b9280;  1 drivers
v0x55a6498ad740_0 .net *"_ivl_2", 17 0, L_0x55a6498b8b40;  1 drivers
v0x55a6498ad820_0 .net *"_ivl_20", 0 0, L_0x55a6498b9380;  1 drivers
v0x55a6498ad900_0 .net *"_ivl_22", 0 0, L_0x55a6498b94c0;  1 drivers
o0x7f8bc3285708 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55a6498ad9e0_0 name=_ivl_24
v0x55a6498adac0_0 .net *"_ivl_28", 0 0, L_0x55a6498b9700;  1 drivers
v0x55a6498adba0_0 .net *"_ivl_30", 0 0, L_0x55a6498b9770;  1 drivers
v0x55a6498adc80_0 .net *"_ivl_32", 0 0, L_0x55a6498b9890;  1 drivers
v0x55a6498add60_0 .net *"_ivl_34", 0 0, L_0x55a6498b99d0;  1 drivers
o0x7f8bc32857f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55a6498ade40_0 name=_ivl_36
L_0x7f8bc2dd6018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55a6498adf20_0 .net *"_ivl_5", 7 0, L_0x7f8bc2dd6018;  1 drivers
v0x55a6498ae000_0 .net *"_ivl_8", 7 0, L_0x55a6498b8e10;  1 drivers
o0x7f8bc3285888 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x55a6498ae0e0_0 .net "i_addr_l", 9 0, o0x7f8bc3285888;  0 drivers
o0x7f8bc32858b8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x55a6498ae1c0_0 .net "i_addr_r", 9 0, o0x7f8bc32858b8;  0 drivers
v0x55a6498ae2a0_0 .net "i_ce_l_b", 0 0, o0x7f8bc32858e8;  0 drivers
v0x55a6498ae360_0 .net "i_ce_r_b", 0 0, o0x7f8bc3285918;  0 drivers
v0x55a6498ae420_0 .net "i_oe_l_b", 0 0, o0x7f8bc3285948;  0 drivers
v0x55a6498ae4e0_0 .net "i_oe_r_b", 0 0, o0x7f8bc3285978;  0 drivers
v0x55a6498ae5a0_0 .net "i_rw_l_b", 0 0, o0x7f8bc32859a8;  0 drivers
v0x55a6498ae660_0 .net "i_rw_r_b", 0 0, o0x7f8bc32859d8;  0 drivers
v0x55a6498ae720_0 .net "int_data_l", 7 0, L_0x55a6498b8cb0;  1 drivers
v0x55a6498ae800_0 .net "int_data_r", 7 0, L_0x55a6498b9080;  1 drivers
v0x55a6498ae8e0_0 .net "io_data_l", 7 0, L_0x55a6498b95c0;  1 drivers
v0x55a6498ae9c0_0 .net "io_data_r", 7 0, L_0x55a6498b9af0;  1 drivers
v0x55a6498aeaa0 .array "reg_mem", 65535 0, 7 0;
E_0x55a6498412f0 .event edge, v0x55a6498ae9c0_0, v0x55a6498ae1c0_0, v0x55a6498ae660_0, v0x55a6498ae360_0;
E_0x55a64981aa50 .event edge, v0x55a6498ae8e0_0, v0x55a6498ae0e0_0, v0x55a6498ae5a0_0, v0x55a6498ae2a0_0;
L_0x55a6498b8a40 .array/port v0x55a6498aeaa0, L_0x55a6498b8b40;
L_0x55a6498b8b40 .concat [ 10 8 0 0], o0x7f8bc3285888, L_0x7f8bc2dd6018;
L_0x55a6498b8e10 .array/port v0x55a6498aeaa0, L_0x55a6498b8ee0;
L_0x55a6498b8ee0 .concat [ 10 8 0 0], o0x7f8bc32858b8, L_0x7f8bc2dd6060;
L_0x55a6498b95c0 .functor MUXZ 8, o0x7f8bc3285708, L_0x55a6498b8cb0, L_0x55a6498b94c0, C4<>;
L_0x55a6498b9af0 .functor MUXZ 8, o0x7f8bc32857f8, L_0x55a6498b9080, L_0x55a6498b99d0, C4<>;
S_0x55a64988b0d0 .scope module, "VgaDmaTb" "VgaDmaTb" 3 6;
 .timescale -9 -10;
P_0x55a64987ec20 .param/l "HIGH" 1 3 11, C4<1>;
P_0x55a64987ec60 .param/l "HZ" 1 3 12, C4<z>;
P_0x55a64987eca0 .param/l "LOW" 1 3 10, C4<0>;
P_0x55a64987ece0 .param/real "UTCLK" 1 3 8, Cr<m4f71a2e7f6f4c000gfc8>; value=79.4439
P_0x55a64987ed20 .param/real "VTCLK" 1 3 7, Cr<m4f71a2e7f6f4c000gfc7>; value=39.7219
L_0x55a6498bdfc0/d .functor BUFZ 1, v0x55a6498b7990_0, C4<0>, C4<0>, C4<0>;
L_0x55a6498bdfc0 .delay 1 (100,100,100) L_0x55a6498bdfc0/d;
L_0x7f8bc2dd60f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a6498b6f10_0 .net/2u *"_ivl_0", 1 0, L_0x7f8bc2dd60f0;  1 drivers
L_0x7f8bc2dd61c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55a6498b7010_0 .net/2u *"_ivl_10", 3 0, L_0x7f8bc2dd61c8;  1 drivers
v0x55a6498b70f0_0 .net "clk", 0 0, L_0x55a6498bdfc0;  1 drivers
RS_0x7f8bc3285d38 .resolv tri, L_0x55a6498bb790, L_0x55a6498bc960;
v0x55a6498b7190_0 .net8 "cram_addr", 12 0, RS_0x7f8bc3285d38;  2 drivers
L_0x55a6498bc010 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7f8bc32861b8 .resolv tri, L_0x55a6498bbf70, L_0x55a6498bc010;
v0x55a6498b7280_0 .net8 "cram_ce_b", 0 0, RS_0x7f8bc32861b8;  2 drivers, strength-aware
RS_0x7f8bc3285f78 .resolv tri, L_0x55a6498ba260, L_0x55a6498bb8c0;
v0x55a6498b7370_0 .net8 "cram_data", 7 0, RS_0x7f8bc3285f78;  2 drivers
L_0x55a6498bc110 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7f8bc32861e8 .resolv tri, L_0x55a6498bbcc0, L_0x55a6498bc110, L_0x55a6498bccf0;
v0x55a6498b7410_0 .net8 "cram_oe_b", 0 0, RS_0x7f8bc32861e8;  3 drivers, strength-aware
L_0x55a6498bc180 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7f8bc3286218 .resolv tri, L_0x55a6498bbe80, L_0x55a6498bc180, L_0x55a6498bcee0;
v0x55a6498b7500_0 .net8 "cram_we_b", 0 0, RS_0x7f8bc3286218;  3 drivers, strength-aware
v0x55a6498b75f0_0 .net "ctrlBusInput", 7 0, L_0x55a6498bbaa0;  1 drivers
v0x55a6498b7720_0 .net "ctrlBusOutput", 7 0, L_0x55a6498bb960;  1 drivers
v0x55a6498b77c0_0 .net "dma_active", 0 0, L_0x55a6498bdca0;  1 drivers
v0x55a6498b78f0_0 .var "reg_addr", 12 0;
v0x55a6498b7990_0 .var "reg_clk2", 0 0;
v0x55a6498b7a60_0 .var "reg_data", 7 0;
v0x55a6498b7b30_0 .var "reg_free_vbus_b", 0 0;
v0x55a6498b7c00_0 .var "reg_ram_ce_b", 0 0;
v0x55a6498b7ca0_0 .var "reg_ram_re_b", 0 0;
v0x55a6498b7d40_0 .var "reg_ram_we_b", 0 0;
v0x55a6498b7de0_0 .var "reg_vga_active_b", 0 0;
v0x55a6498b7e80_0 .var "reg_vga_ce_b", 0 0;
L_0x55a6498bc280 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7f8bc3286818 .resolv tri, L_0x55a6498bbb90, L_0x55a6498bc280;
v0x55a6498b7f40_0 .net8 "vga_ce_b", 0 0, RS_0x7f8bc3286818;  2 drivers, strength-aware
v0x55a6498b7fe0_0 .net "vram_addr", 15 0, L_0x55a6498bd550;  1 drivers
o0x7f8bc3287448 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a6498b80b0_0 .net "vram_addr15_b", 0 0, o0x7f8bc3287448;  0 drivers
RS_0x7f8bc3286878 .resolv tri, L_0x55a6498bab00, L_0x55a6498bb4a0, L_0x55a6498bd6e0;
v0x55a6498b8180_0 .net8 "vram_data", 7 0, RS_0x7f8bc3286878;  3 drivers
v0x55a6498b8220_0 .net "vram_we_b", 0 0, L_0x55a6498bda50;  1 drivers
L_0x55a6498ba3e0 .concat [ 13 2 0 0], RS_0x7f8bc3285d38, L_0x7f8bc2dd60f0;
L_0x55a6498bac80 .part L_0x55a6498bd550, 15, 1;
L_0x55a6498badc0 .part L_0x55a6498bd550, 0, 15;
L_0x55a6498bb5e0 .part L_0x55a6498bd550, 0, 15;
LS_0x55a6498bbaa0_0_0 .concat [ 1 1 1 1], v0x55a6498b7e80_0, v0x55a6498b7ca0_0, v0x55a6498b7d40_0, v0x55a6498b7c00_0;
LS_0x55a6498bbaa0_0_4 .concat [ 4 0 0 0], L_0x7f8bc2dd61c8;
L_0x55a6498bbaa0 .concat [ 4 4 0 0], LS_0x55a6498bbaa0_0_0, LS_0x55a6498bbaa0_0_4;
L_0x55a6498bbb90 .part L_0x55a6498bb960, 0, 1;
L_0x55a6498bbcc0 .part L_0x55a6498bb960, 1, 1;
L_0x55a6498bbe80 .part L_0x55a6498bb960, 2, 1;
L_0x55a6498bbf70 .part L_0x55a6498bb960, 3, 1;
L_0x55a6498bde70 .part RS_0x7f8bc3285d38, 3, 1;
S_0x55a6498aed00 .scope module, "bdAddrInst" "BussDriver" 3 78, 2 104 0, S_0x55a64988b0d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 13 "i_a";
    .port_info 2 /OUTPUT 13 "o_y";
P_0x55a6498aeeb0 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001101>;
o0x7f8bc3285ca8 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55a6498aefc0_0 name=_ivl_0
v0x55a6498af0c0_0 .net "i_a", 12 0, v0x55a6498b78f0_0;  1 drivers
v0x55a6498af1a0_0 .net "i_oe_b", 0 0, L_0x55a6498bdca0;  alias, 1 drivers
v0x55a6498af240_0 .net8 "o_y", 12 0, RS_0x7f8bc3285d38;  alias, 2 drivers
L_0x55a6498bb790 .functor MUXZ 13, v0x55a6498b78f0_0, o0x7f8bc3285ca8, L_0x55a6498bdca0, C4<>;
S_0x55a6498af3a0 .scope module, "bdCtrlInst" "BussDriver" 3 99, 2 104 0, S_0x55a64988b0d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x55a6498af580 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x7f8bc3285df8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55a6498af670_0 name=_ivl_0
v0x55a6498af770_0 .net "i_a", 7 0, L_0x55a6498bbaa0;  alias, 1 drivers
v0x55a6498af850_0 .net "i_oe_b", 0 0, L_0x55a6498bdca0;  alias, 1 drivers
v0x55a6498af950_0 .net "o_y", 7 0, L_0x55a6498bb960;  alias, 1 drivers
L_0x55a6498bb960 .functor MUXZ 8, L_0x55a6498bbaa0, o0x7f8bc3285df8, L_0x55a6498bdca0, C4<>;
S_0x55a6498afa70 .scope module, "bdDataInst" "BussDriver" 3 84, 2 104 0, S_0x55a64988b0d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x55a6498afc80 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x7f8bc3285f18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55a6498afda0_0 name=_ivl_0
v0x55a6498afe80_0 .net "i_a", 7 0, v0x55a6498b7a60_0;  1 drivers
v0x55a6498aff60_0 .net "i_oe_b", 0 0, L_0x55a6498bdca0;  alias, 1 drivers
v0x55a6498b0080_0 .net8 "o_y", 7 0, RS_0x7f8bc3285f78;  alias, 2 drivers
L_0x55a6498bb8c0 .functor MUXZ 8, v0x55a6498b7a60_0, o0x7f8bc3285f18, L_0x55a6498bdca0, C4<>;
S_0x55a6498b01c0 .scope module, "cram32Inst" "Ram" 3 45, 2 3 0, S_0x55a64988b0d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x55a6498b03a0 .param/l "AddrWidth" 0 2 4, +C4<00000000000000000000000000001111>;
P_0x55a6498b03e0 .param/l "Delay" 0 2 6, +C4<00000000000000000000000000001111>;
P_0x55a6498b0420 .param/str "InitFile" 0 2 5, "./ram/dma_ram";
L_0x55a6498b9e30/d .functor BUFZ 8, L_0x55a6498b9c20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a6498b9e30 .delay 8 (150,150,150) L_0x55a6498b9e30/d;
L_0x55a6498b9fc0 .functor NOT 1, RS_0x7f8bc32861e8, C4<0>, C4<0>, C4<0>;
L_0x55a6498ba030 .functor NOT 1, RS_0x7f8bc32861b8, C4<0>, C4<0>, C4<0>;
L_0x55a6498ba120 .functor AND 1, L_0x55a6498b9fc0, L_0x55a6498ba030, C4<1>, C4<1>;
v0x55a6498b0610_0 .net *"_ivl_0", 7 0, L_0x55a6498b9c20;  1 drivers
v0x55a6498b0710_0 .net *"_ivl_10", 0 0, L_0x55a6498ba030;  1 drivers
v0x55a6498b07f0_0 .net *"_ivl_13", 0 0, L_0x55a6498ba120;  1 drivers
o0x7f8bc32860c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55a6498b08c0_0 name=_ivl_14
v0x55a6498b09a0_0 .net *"_ivl_2", 16 0, L_0x55a6498b9cc0;  1 drivers
L_0x7f8bc2dd60a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a6498b0ad0_0 .net *"_ivl_5", 1 0, L_0x7f8bc2dd60a8;  1 drivers
v0x55a6498b0bb0_0 .net *"_ivl_8", 0 0, L_0x55a6498b9fc0;  1 drivers
v0x55a6498b0c90_0 .net "i_addr", 14 0, L_0x55a6498ba3e0;  1 drivers
v0x55a6498b0d70_0 .net8 "i_ce_b", 0 0, RS_0x7f8bc32861b8;  alias, 2 drivers, strength-aware
v0x55a6498b0e30_0 .net8 "i_re_b", 0 0, RS_0x7f8bc32861e8;  alias, 3 drivers, strength-aware
v0x55a6498b0ef0_0 .net8 "i_we_b", 0 0, RS_0x7f8bc3286218;  alias, 3 drivers, strength-aware
v0x55a6498b0fb0_0 .net "int_data", 7 0, L_0x55a6498b9e30;  1 drivers
v0x55a6498b1090_0 .net8 "io_data", 7 0, RS_0x7f8bc3285f78;  alias, 2 drivers
v0x55a6498b1150 .array "reg_mem", 32767 0, 7 0;
E_0x55a649894e00/0 .event edge, v0x55a6498b0080_0, v0x55a6498b0c90_0, v0x55a6498b0e30_0, v0x55a6498b0ef0_0;
E_0x55a649894e00/1 .event edge, v0x55a6498b0d70_0;
E_0x55a649894e00 .event/or E_0x55a649894e00/0, E_0x55a649894e00/1;
L_0x55a6498b9c20 .array/port v0x55a6498b1150, L_0x55a6498b9cc0;
L_0x55a6498b9cc0 .concat [ 15 2 0 0], L_0x55a6498ba3e0, L_0x7f8bc2dd60a8;
L_0x55a6498ba260 .functor MUXZ 8, o0x7f8bc32860c8, L_0x55a6498b9e30, L_0x55a6498ba120, C4<>;
S_0x55a6498b12c0 .scope module, "vgaDmaInst" "VgaDma" 3 115, 4 1 0, S_0x55a64988b0d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_clk2";
    .port_info 2 /INPUT 1 "i_src_ce_b";
    .port_info 3 /INPUT 1 "i_src_ce2_b";
    .port_info 4 /OUTPUT 1 "o_src_re_b";
    .port_info 5 /INOUT 1 "io_src_we_b";
    .port_info 6 /INOUT 13 "io_src_addr";
    .port_info 7 /OUTPUT 2 "o_src_ram_page";
    .port_info 8 /INPUT 8 "i_src_data";
    .port_info 9 /OUTPUT 1 "o_dst_we_b";
    .port_info 10 /OUTPUT 16 "o_dst_addr";
    .port_info 11 /OUTPUT 8 "o_dst_data";
    .port_info 12 /INPUT 1 "i_free_vbus_b";
    .port_info 13 /OUTPUT 1 "o_active";
P_0x55a649891c40 .param/l "CFG_CPY_ALL" 1 4 34, C4<1>;
P_0x55a649891c80 .param/l "CFG_CPY_NON_ZERO" 1 4 33, C4<0>;
P_0x55a649891cc0 .param/l "CTRL_ADDR_DST_ADDR_H" 1 4 27, C4<011>;
P_0x55a649891d00 .param/l "CTRL_ADDR_DST_ADDR_L" 1 4 26, C4<010>;
P_0x55a649891d40 .param/l "CTRL_ADDR_HEIGHT" 1 4 29, C4<101>;
P_0x55a649891d80 .param/l "CTRL_ADDR_MASK" 1 4 30, C4<110>;
P_0x55a649891dc0 .param/l "CTRL_ADDR_SRC_ADDR_H" 1 4 25, C4<001>;
P_0x55a649891e00 .param/l "CTRL_ADDR_SRC_ADDR_L" 1 4 24, C4<000>;
P_0x55a649891e40 .param/l "CTRL_ADDR_STATE" 1 4 31, C4<111>;
P_0x55a649891e80 .param/l "CTRL_ADDR_WIDTH" 1 4 28, C4<100>;
L_0x55a6498bc2f0 .functor NOT 1, RS_0x7f8bc3286818, C4<0>, C4<0>, C4<0>;
L_0x55a6498bc3f0 .functor NOT 1, L_0x55a6498bde70, C4<0>, C4<0>, C4<0>;
L_0x55a6498bc460 .functor AND 1, L_0x55a6498bc2f0, L_0x55a6498bc3f0, C4<1>, C4<1>;
L_0x55a6498bc4d0 .functor NOT 1, v0x55a6498b7b30_0, C4<0>, C4<0>, C4<0>;
L_0x55a6498bc570 .functor AND 1, v0x55a6498b3890_0, L_0x55a6498bc4d0, C4<1>, C4<1>;
L_0x7f8bc2dd6210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55a6498bc5e0 .functor XNOR 1, v0x55a6498b3950_0, L_0x7f8bc2dd6210, C4<0>, C4<0>;
L_0x55a6498bc850 .functor AND 1, L_0x55a6498bc5e0, L_0x55a6498bc780, C4<1>, C4<1>;
L_0x55a6498bd180 .functor NOT 1, L_0x55a6498bc570, C4<0>, C4<0>, C4<0>;
L_0x55a6498bd960 .functor OR 1, L_0x55a6498bd180, L_0x55a6498bc850, C4<0>, C4<0>;
L_0x55a6498bda50/d .functor OR 1, L_0x55a6498bd960, v0x55a6498b7990_0, C4<0>, C4<0>;
L_0x55a6498bda50 .delay 1 (60,60,60) L_0x55a6498bda50/d;
L_0x55a6498bdca0/d .functor BUFZ 1, v0x55a6498b37d0_0, C4<0>, C4<0>, C4<0>;
L_0x55a6498bdca0 .delay 1 (20,20,20) L_0x55a6498bdca0/d;
v0x55a6498b1aa0_0 .net *"_ivl_0", 0 0, L_0x55a6498bc2f0;  1 drivers
v0x55a6498b1ba0_0 .net/2u *"_ivl_10", 0 0, L_0x7f8bc2dd6210;  1 drivers
v0x55a6498b1c80_0 .net *"_ivl_12", 0 0, L_0x55a6498bc5e0;  1 drivers
L_0x7f8bc2dd6258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55a6498b1d20_0 .net/2u *"_ivl_14", 7 0, L_0x7f8bc2dd6258;  1 drivers
v0x55a6498b1e00_0 .net *"_ivl_16", 0 0, L_0x55a6498bc780;  1 drivers
v0x55a6498b1f10_0 .net *"_ivl_2", 0 0, L_0x55a6498bc3f0;  1 drivers
o0x7f8bc3286488 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55a6498b1ff0_0 name=_ivl_20
o0x7f8bc32864b8 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x55a6498b20d0_0 name=_ivl_24
L_0x7f8bc2dd62a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a6498b21b0_0 .net/2u *"_ivl_28", 0 0, L_0x7f8bc2dd62a0;  1 drivers
o0x7f8bc3286518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55a6498b2290_0 name=_ivl_30
L_0x7f8bc2dd62e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a6498b2370_0 .net/2u *"_ivl_34", 0 0, L_0x7f8bc2dd62e8;  1 drivers
o0x7f8bc3286578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55a6498b2450_0 name=_ivl_36
v0x55a6498b2530_0 .net *"_ivl_40", 7 0, L_0x55a6498bd0e0;  1 drivers
v0x55a6498b2610_0 .net *"_ivl_42", 7 0, L_0x55a6498bd290;  1 drivers
o0x7f8bc3286608 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55a6498b26f0_0 name=_ivl_46
o0x7f8bc3286638 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55a6498b27d0_0 name=_ivl_50
v0x55a6498b28b0_0 .net *"_ivl_54", 0 0, L_0x55a6498bd180;  1 drivers
v0x55a6498b2990_0 .net *"_ivl_56", 0 0, L_0x55a6498bd960;  1 drivers
v0x55a6498b2a70_0 .net *"_ivl_6", 0 0, L_0x55a6498bc4d0;  1 drivers
v0x55a6498b2b50_0 .net "dst_addr_offset", 15 0, L_0x55a6498bd390;  1 drivers
v0x55a6498b2c30_0 .net "dst_out_enabled", 0 0, L_0x55a6498bc570;  1 drivers
v0x55a6498b2cf0_0 .net "i_clk", 0 0, L_0x55a6498bdfc0;  alias, 1 drivers
v0x55a6498b2db0_0 .net "i_clk2", 0 0, v0x55a6498b7990_0;  1 drivers
v0x55a6498b2e70_0 .net "i_free_vbus_b", 0 0, v0x55a6498b7b30_0;  1 drivers
v0x55a6498b2f30_0 .net "i_src_ce2_b", 0 0, L_0x55a6498bde70;  1 drivers
v0x55a6498b2ff0_0 .net8 "i_src_ce_b", 0 0, RS_0x7f8bc3286818;  alias, 2 drivers, strength-aware
v0x55a6498b30b0_0 .net8 "i_src_data", 7 0, RS_0x7f8bc3285f78;  alias, 2 drivers
v0x55a6498b3170_0 .net8 "io_src_addr", 12 0, RS_0x7f8bc3285d38;  alias, 2 drivers
v0x55a6498b3230_0 .net8 "io_src_we_b", 0 0, RS_0x7f8bc3286218;  alias, 3 drivers, strength-aware
v0x55a6498b32d0_0 .net "o_active", 0 0, L_0x55a6498bdca0;  alias, 1 drivers
v0x55a6498b3370_0 .net "o_dst_addr", 15 0, L_0x55a6498bd550;  alias, 1 drivers
v0x55a6498b3410_0 .net8 "o_dst_data", 7 0, RS_0x7f8bc3286878;  alias, 3 drivers
v0x55a6498b34f0_0 .net "o_dst_we_b", 0 0, L_0x55a6498bda50;  alias, 1 drivers
v0x55a6498b35b0_0 .net "o_src_ram_page", 1 0, L_0x55a6498bcad0;  1 drivers
v0x55a6498b3690_0 .net8 "o_src_re_b", 0 0, RS_0x7f8bc32861e8;  alias, 3 drivers, strength-aware
v0x55a6498b3730_0 .var "reg_active", 0 0;
v0x55a6498b37d0_0 .var "reg_active_prestage", 0 0;
v0x55a6498b3890_0 .var "reg_active_stage", 0 0;
v0x55a6498b3950_0 .var "reg_ctrl_config", 0 0;
v0x55a6498b3a10_0 .var "reg_ctrl_cpy_x_mask", 4 0;
v0x55a6498b3af0_0 .var "reg_ctrl_cpy_y_mask", 2 0;
v0x55a6498b3bd0_0 .var "reg_ctrl_dst_x_origin", 7 0;
v0x55a6498b3cb0_0 .var "reg_ctrl_dst_y_origin", 7 0;
v0x55a6498b3d90_0 .var "reg_ctrl_height", 7 0;
v0x55a6498b3e70_0 .var "reg_ctrl_src_addr", 12 0;
v0x55a6498b3f50_0 .var "reg_ctrl_src_x_origin", 7 0;
v0x55a6498b4030_0 .var "reg_ctrl_src_y_origin", 4 0;
v0x55a6498b4110_0 .var "reg_ctrl_width", 7 0;
v0x55a6498b41f0_0 .var "reg_dst_addr_staged", 15 0;
v0x55a6498b42d0_0 .var "reg_dst_data_staged", 7 0;
v0x55a6498b43b0_0 .var "reg_src_ram_page", 1 0;
v0x55a6498b4490_0 .var "reg_x_cnt", 7 0;
v0x55a6498b4570_0 .var "reg_y_cnt", 7 0;
v0x55a6498b4650_0 .net "skip_cpy", 0 0, L_0x55a6498bc850;  1 drivers
v0x55a6498b4710_0 .net "src_ce", 0 0, L_0x55a6498bc460;  1 drivers
E_0x55a649894910 .event posedge, v0x55a6498b2cf0_0;
L_0x55a6498bc780 .cmp/eq 8, v0x55a6498b42d0_0, L_0x7f8bc2dd6258;
L_0x55a6498bc960 .delay 13 (20,20,20) L_0x55a6498bc960/d;
L_0x55a6498bc960/d .functor MUXZ 13, o0x7f8bc3286488, v0x55a6498b3e70_0, v0x55a6498b3730_0, C4<>;
L_0x55a6498bcad0 .delay 2 (20,20,20) L_0x55a6498bcad0/d;
L_0x55a6498bcad0/d .functor MUXZ 2, o0x7f8bc32864b8, v0x55a6498b43b0_0, v0x55a6498b3730_0, C4<>;
L_0x55a6498bccf0 .delay 1 (50,50,50) L_0x55a6498bccf0/d;
L_0x55a6498bccf0/d .functor MUXZ 1, o0x7f8bc3286518, L_0x7f8bc2dd62a0, v0x55a6498b3730_0, C4<>;
L_0x55a6498bcee0 .delay 1 (50,50,50) L_0x55a6498bcee0/d;
L_0x55a6498bcee0/d .functor MUXZ 1, o0x7f8bc3286578, L_0x7f8bc2dd62e8, v0x55a6498b3730_0, C4<>;
L_0x55a6498bd0e0 .arith/sub 8, v0x55a6498b3cb0_0, v0x55a6498b4570_0;
L_0x55a6498bd290 .arith/sub 8, v0x55a6498b3bd0_0, v0x55a6498b4490_0;
L_0x55a6498bd390 .concat [ 8 8 0 0], L_0x55a6498bd290, L_0x55a6498bd0e0;
L_0x55a6498bd550 .delay 16 (0,0,0) L_0x55a6498bd550/d;
L_0x55a6498bd550/d .functor MUXZ 16, o0x7f8bc3286608, v0x55a6498b41f0_0, L_0x55a6498bc570, C4<>;
L_0x55a6498bd6e0 .delay 8 (0,0,0) L_0x55a6498bd6e0/d;
L_0x55a6498bd6e0/d .functor MUXZ 8, o0x7f8bc3286638, v0x55a6498b42d0_0, L_0x55a6498bc570, C4<>;
S_0x55a6498b4a10 .scope module, "vram32Inst1" "Ram" 3 57, 2 3 0, S_0x55a64988b0d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x55a6498b4bf0 .param/l "AddrWidth" 0 2 4, +C4<00000000000000000000000000001111>;
P_0x55a6498b4c30 .param/l "Delay" 0 2 6, +C4<00000000000000000000000000001111>;
P_0x55a6498b4c70 .param/str "InitFile" 0 2 5, "\000";
L_0x55a6498ba750/d .functor BUFZ 8, L_0x55a6498ba520, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a6498ba750 .delay 8 (150,150,150) L_0x55a6498ba750/d;
L_0x55a6498ba8b0 .functor NOT 1, v0x55a6498b7de0_0, C4<0>, C4<0>, C4<0>;
L_0x55a6498ba920 .functor NOT 1, L_0x55a6498bac80, C4<0>, C4<0>, C4<0>;
L_0x55a6498ba990 .functor AND 1, L_0x55a6498ba8b0, L_0x55a6498ba920, C4<1>, C4<1>;
v0x55a6498b4eb0_0 .net *"_ivl_0", 7 0, L_0x55a6498ba520;  1 drivers
v0x55a6498b4fb0_0 .net *"_ivl_10", 0 0, L_0x55a6498ba920;  1 drivers
v0x55a6498b5090_0 .net *"_ivl_13", 0 0, L_0x55a6498ba990;  1 drivers
o0x7f8bc3286ff8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55a6498b5160_0 name=_ivl_14
v0x55a6498b5240_0 .net *"_ivl_2", 16 0, L_0x55a6498ba5c0;  1 drivers
L_0x7f8bc2dd6138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a6498b5370_0 .net *"_ivl_5", 1 0, L_0x7f8bc2dd6138;  1 drivers
v0x55a6498b5450_0 .net *"_ivl_8", 0 0, L_0x55a6498ba8b0;  1 drivers
v0x55a6498b5530_0 .var/i "i", 31 0;
v0x55a6498b5610_0 .net "i_addr", 14 0, L_0x55a6498badc0;  1 drivers
v0x55a6498b56f0_0 .net "i_ce_b", 0 0, L_0x55a6498bac80;  1 drivers
v0x55a6498b57b0_0 .net "i_re_b", 0 0, v0x55a6498b7de0_0;  1 drivers
v0x55a6498b5870_0 .net "i_we_b", 0 0, L_0x55a6498bda50;  alias, 1 drivers
v0x55a6498b5910_0 .net "int_data", 7 0, L_0x55a6498ba750;  1 drivers
v0x55a6498b59d0_0 .net8 "io_data", 7 0, RS_0x7f8bc3286878;  alias, 3 drivers
v0x55a6498b5ac0 .array "reg_mem", 32767 0, 7 0;
E_0x55a649894420/0 .event edge, v0x55a6498b3410_0, v0x55a6498b5610_0, v0x55a6498b57b0_0, v0x55a6498b34f0_0;
E_0x55a649894420/1 .event edge, v0x55a6498b56f0_0;
E_0x55a649894420 .event/or E_0x55a649894420/0, E_0x55a649894420/1;
L_0x55a6498ba520 .array/port v0x55a6498b5ac0, L_0x55a6498ba5c0;
L_0x55a6498ba5c0 .concat [ 15 2 0 0], L_0x55a6498badc0, L_0x7f8bc2dd6138;
L_0x55a6498bab00 .functor MUXZ 8, o0x7f8bc3286ff8, L_0x55a6498ba750, L_0x55a6498ba990, C4<>;
S_0x55a6498b5c30 .scope module, "vram32Inst2" "Ram" 3 68, 2 3 0, S_0x55a64988b0d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x55a6498b5dc0 .param/l "AddrWidth" 0 2 4, +C4<00000000000000000000000000001111>;
P_0x55a6498b5e00 .param/l "Delay" 0 2 6, +C4<00000000000000000000000000001111>;
P_0x55a6498b5e40 .param/str "InitFile" 0 2 5, "\000";
L_0x55a6498bb090/d .functor BUFZ 8, L_0x55a6498baeb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a6498bb090 .delay 8 (150,150,150) L_0x55a6498bb090/d;
L_0x55a6498bb1f0 .functor NOT 1, v0x55a6498b7de0_0, C4<0>, C4<0>, C4<0>;
L_0x55a6498bb2f0 .functor NOT 1, o0x7f8bc3287448, C4<0>, C4<0>, C4<0>;
L_0x55a6498bb360 .functor AND 1, L_0x55a6498bb1f0, L_0x55a6498bb2f0, C4<1>, C4<1>;
v0x55a6498b61a0_0 .net *"_ivl_0", 7 0, L_0x55a6498baeb0;  1 drivers
v0x55a6498b62a0_0 .net *"_ivl_10", 0 0, L_0x55a6498bb2f0;  1 drivers
v0x55a6498b6380_0 .net *"_ivl_13", 0 0, L_0x55a6498bb360;  1 drivers
o0x7f8bc3287328 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55a6498b6450_0 name=_ivl_14
v0x55a6498b6530_0 .net *"_ivl_2", 16 0, L_0x55a6498baf50;  1 drivers
L_0x7f8bc2dd6180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a6498b6660_0 .net *"_ivl_5", 1 0, L_0x7f8bc2dd6180;  1 drivers
v0x55a6498b6740_0 .net *"_ivl_8", 0 0, L_0x55a6498bb1f0;  1 drivers
v0x55a6498b6820_0 .var/i "i", 31 0;
v0x55a6498b6900_0 .net "i_addr", 14 0, L_0x55a6498bb5e0;  1 drivers
v0x55a6498b69e0_0 .net "i_ce_b", 0 0, o0x7f8bc3287448;  alias, 0 drivers
v0x55a6498b6aa0_0 .net "i_re_b", 0 0, v0x55a6498b7de0_0;  alias, 1 drivers
v0x55a6498b6b40_0 .net "i_we_b", 0 0, L_0x55a6498bda50;  alias, 1 drivers
v0x55a6498b6be0_0 .net "int_data", 7 0, L_0x55a6498bb090;  1 drivers
v0x55a6498b6ca0_0 .net8 "io_data", 7 0, RS_0x7f8bc3286878;  alias, 3 drivers
v0x55a6498b6db0 .array "reg_mem", 32767 0, 7 0;
E_0x55a6498b6110/0 .event edge, v0x55a6498b3410_0, v0x55a6498b6900_0, v0x55a6498b57b0_0, v0x55a6498b34f0_0;
E_0x55a6498b6110/1 .event edge, v0x55a6498b69e0_0;
E_0x55a6498b6110 .event/or E_0x55a6498b6110/0, E_0x55a6498b6110/1;
L_0x55a6498baeb0 .array/port v0x55a6498b6db0, L_0x55a6498baf50;
L_0x55a6498baf50 .concat [ 15 2 0 0], L_0x55a6498bb5e0, L_0x7f8bc2dd6180;
L_0x55a6498bb4a0 .functor MUXZ 8, o0x7f8bc3287328, L_0x55a6498bb090, L_0x55a6498bb360, C4<>;
    .scope S_0x55a64986df70;
T_0 ;
    %wait E_0x55a649840dc0;
    %load/vec4 v0x55a6498ace00_0;
    %assign/vec4 v0x55a6498ad0b0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a649874190;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x55a649874190;
T_2 ;
    %wait E_0x55a64981aa50;
    %load/vec4 v0x55a6498ae2a0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x55a6498ae5a0_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55a6498ae8e0_0;
    %load/vec4 v0x55a6498ae0e0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6498aeaa0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55a649874190;
T_3 ;
    %wait E_0x55a6498412f0;
    %load/vec4 v0x55a6498ae360_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x55a6498ae660_0;
    %inv;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55a6498ae9c0_0;
    %load/vec4 v0x55a6498ae1c0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6498aeaa0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55a6498b01c0;
T_4 ;
    %vpi_call 2 23 "$readmemh", P_0x55a6498b0420, v0x55a6498b1150 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55a6498b01c0;
T_5 ;
    %wait E_0x55a649894e00;
    %load/vec4 v0x55a6498b0d70_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v0x55a6498b0ef0_0;
    %inv;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x55a6498b0e30_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %delay 150, 0;
    %load/vec4 v0x55a6498b1090_0;
    %load/vec4 v0x55a6498b0c90_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6498b1150, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55a6498b4a10;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a6498b5530_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x55a6498b5530_0;
    %cmpi/s 32767, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x55a6498b5530_0;
    %pad/s 8;
    %ix/getv/s 4, v0x55a6498b5530_0;
    %store/vec4a v0x55a6498b5ac0, 4, 0;
    %load/vec4 v0x55a6498b5530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a6498b5530_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x55a6498b4a10;
T_7 ;
    %wait E_0x55a649894420;
    %load/vec4 v0x55a6498b56f0_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v0x55a6498b5870_0;
    %inv;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x55a6498b57b0_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %delay 150, 0;
    %load/vec4 v0x55a6498b59d0_0;
    %load/vec4 v0x55a6498b5610_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6498b5ac0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55a6498b5c30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a6498b6820_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x55a6498b6820_0;
    %cmpi/s 32767, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x55a6498b6820_0;
    %pad/s 8;
    %ix/getv/s 4, v0x55a6498b6820_0;
    %store/vec4a v0x55a6498b6db0, 4, 0;
    %load/vec4 v0x55a6498b6820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a6498b6820_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x55a6498b5c30;
T_9 ;
    %wait E_0x55a6498b6110;
    %load/vec4 v0x55a6498b69e0_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.3, 10;
    %load/vec4 v0x55a6498b6b40_0;
    %inv;
    %and;
T_9.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x55a6498b6aa0_0;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %delay 150, 0;
    %load/vec4 v0x55a6498b6ca0_0;
    %load/vec4 v0x55a6498b6900_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a6498b6db0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55a6498b12c0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b3950_0, 0, 1;
    %pushi/vec4 170, 0, 13;
    %store/vec4 v0x55a6498b3e70_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a6498b3bd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a6498b3cb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a6498b4110_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a6498b3d90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a6498b4490_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a6498b4570_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b3730_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x55a6498b3a10_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55a6498b3af0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b3890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b37d0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a6498b41f0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a6498b42d0_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x55a6498b12c0;
T_11 ;
    %wait E_0x55a649894910;
    %load/vec4 v0x55a6498b3730_0;
    %assign/vec4 v0x55a6498b3890_0, 0;
    %load/vec4 v0x55a6498b37d0_0;
    %assign/vec4 v0x55a6498b3730_0, 0;
    %load/vec4 v0x55a6498b3730_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x55a6498b2e70_0;
    %inv;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %delay 20, 0;
    %load/vec4 v0x55a6498b2b50_0;
    %assign/vec4 v0x55a6498b41f0_0, 0;
    %delay 20, 0;
    %load/vec4 v0x55a6498b30b0_0;
    %assign/vec4 v0x55a6498b42d0_0, 0;
    %load/vec4 v0x55a6498b4570_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_11.3, 4;
    %delay 40, 0;
    %load/vec4 v0x55a6498b3d90_0;
    %store/vec4 v0x55a6498b4570_0, 0, 8;
    %delay 90, 0;
    %load/vec4 v0x55a6498b4490_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55a6498b4490_0, 0;
    %delay 40, 0;
    %load/vec4 v0x55a6498b4030_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a6498b3e70_0, 4, 5;
    %delay 40, 0;
    %load/vec4 v0x55a6498b3e70_0;
    %parti/s 8, 0, 2;
    %addi 1, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55a6498b3a10_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 2;
    %load/vec4 v0x55a6498b3a10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %and;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a6498b3e70_0, 4, 5;
    %load/vec4 v0x55a6498b4490_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_11.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a6498b3730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a6498b37d0_0, 0;
T_11.5 ;
    %jmp T_11.4;
T_11.3 ;
    %delay 70, 0;
    %load/vec4 v0x55a6498b4570_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55a6498b4570_0, 0;
    %delay 40, 0;
    %load/vec4 v0x55a6498b3e70_0;
    %parti/s 5, 8, 5;
    %addi 1, 0, 5;
    %load/vec4 v0x55a6498b3af0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x55a6498b3af0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 2;
    %load/vec4 v0x55a6498b3af0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %and;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a6498b3e70_0, 4, 5;
T_11.4 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55a6498b4710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v0x55a6498b3230_0;
    %inv;
    %and;
T_11.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v0x55a6498b3170_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %jmp T_11.18;
T_11.10 ;
    %load/vec4 v0x55a6498b30b0_0;
    %assign/vec4 v0x55a6498b3f50_0, 0;
    %jmp T_11.18;
T_11.11 ;
    %load/vec4 v0x55a6498b30b0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x55a6498b4030_0, 0;
    %load/vec4 v0x55a6498b30b0_0;
    %parti/s 2, 5, 4;
    %assign/vec4 v0x55a6498b43b0_0, 0;
    %jmp T_11.18;
T_11.12 ;
    %load/vec4 v0x55a6498b30b0_0;
    %assign/vec4 v0x55a6498b3bd0_0, 0;
    %jmp T_11.18;
T_11.13 ;
    %load/vec4 v0x55a6498b30b0_0;
    %assign/vec4 v0x55a6498b3cb0_0, 0;
    %jmp T_11.18;
T_11.14 ;
    %load/vec4 v0x55a6498b30b0_0;
    %assign/vec4 v0x55a6498b4110_0, 0;
    %jmp T_11.18;
T_11.15 ;
    %load/vec4 v0x55a6498b30b0_0;
    %assign/vec4 v0x55a6498b3d90_0, 0;
    %jmp T_11.18;
T_11.16 ;
    %load/vec4 v0x55a6498b30b0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x55a6498b3a10_0, 0;
    %load/vec4 v0x55a6498b30b0_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x55a6498b3af0_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %load/vec4 v0x55a6498b4110_0;
    %assign/vec4 v0x55a6498b4490_0, 0;
    %load/vec4 v0x55a6498b3d90_0;
    %assign/vec4 v0x55a6498b4570_0, 0;
    %load/vec4 v0x55a6498b3f50_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a6498b3e70_0, 4, 5;
    %load/vec4 v0x55a6498b4030_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a6498b3e70_0, 4, 5;
    %load/vec4 v0x55a6498b30b0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55a6498b3950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a6498b37d0_0, 0;
    %jmp T_11.18;
T_11.18 ;
    %pop/vec4 1;
T_11.7 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55a64988b0d0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7990_0, 0, 1;
    %delay 199, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b7990_0, 0, 1;
    %delay 199, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55a64988b0d0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7ca0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x55a6498b78f0_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a6498b7a60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b7b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7de0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x55a64988b0d0;
T_14 ;
    %vpi_call 3 156 "$dumpfile", "./out/vga_dma_tb.vcd" {0 0 0};
    %vpi_call 3 157 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a64988b0d0 {0 0 0};
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b7e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x55a6498b78f0_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a6498b7a60_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v0x55a6498b78f0_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a6498b7a60_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %pushi/vec4 2, 0, 13;
    %store/vec4 v0x55a6498b78f0_0, 0, 13;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x55a6498b7a60_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x55a6498b78f0_0, 0, 13;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x55a6498b7a60_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %pushi/vec4 4, 0, 13;
    %store/vec4 v0x55a6498b78f0_0, 0, 13;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55a6498b7a60_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %pushi/vec4 5, 0, 13;
    %store/vec4 v0x55a6498b78f0_0, 0, 13;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55a6498b7a60_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %pushi/vec4 6, 0, 13;
    %store/vec4 v0x55a6498b78f0_0, 0, 13;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55a6498b7a60_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %pushi/vec4 7, 0, 13;
    %store/vec4 v0x55a6498b78f0_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a6498b7a60_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7d40_0, 0, 1;
    %pushi/vec4 0, 8191, 13;
    %store/vec4 v0x55a6498b78f0_0, 0, 13;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x55a6498b7a60_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7e80_0, 0, 1;
    %delay 4481, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6498b7b30_0, 0, 1;
    %delay 1589, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6498b7b30_0, 0, 1;
    %delay 1588878, 0;
    %vpi_call 3 198 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./tb_defs.v";
    "./vga_dma_tb.v";
    "./vga_dma.v";
