Start time: 16:40:32 on Mar 27,2017
qverilog -f example_03-06_run.f 
-- Compiling module add_type
-- Compiling module test
-- Compiling module top

Top level modules:
	test
	top
# vsim -lib work test top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.6 win64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test(fast)
# Loading work.top(fast)
# Loading work.add_type(fast__2)
# run -all
#  
# port i1.a type after parameter override is reg[0:0]
# port i1.b type after parameter override is reg[0:0]
# port i1.sum type after parameter override is reg[0:0]
#  
# port i2.a type after parameter override is int
# port i2.b type after parameter override is int
# port i2.sum type after parameter override is int
#  
# port i3.a type after parameter override is real
# port i3.b type after parameter override is real
# port i3.sum type after parameter override is real
#  
# port i4.a type after parameter override is reg signed[23:0]
# port i4.b type after parameter override is reg signed[23:0]
# port i4.sum type after parameter override is reg signed[23:0]
#  
# 
# 
# *** No simulation results expected ***
# *** Only testing that the dut compiles and elaborates ***
# 
# 
# ** Note: $finish    : example_03-06_testbench.sv(38)
#    Time: 5 ns  Iteration: 0  Instance: /test
# End time: 16:40:33 on Mar 27,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
