<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MPAMCFG_INTPARTID</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">MPAMCFG_INTPARTID, MPAM Internal PARTID Narrowing Configuration Register</h1><p>The MPAMCFG_INTPARTID characteristics are:</p><h2>Purpose</h2>
        <p>MPAMCFG_INTPARTID is a 32-bit read-write register that controls the mapping of the PARTID selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a> into a narrower internal PARTID (intPARTID).</p>

      
        <p>MPAMCFG_INTPARTID_s controls the mapping for the Secure PARTID selected by the Secure instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>. MPAMCFG_INTPARTID_ns controls the mapping for the Non-secure PARTID selected by the Non-secure instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.</p>

      
        <p>The MPAMCFG_INTPARTID register associates the request PARTID (reqPARTID) in the <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a> register with an internal PARTID (intPARTID) in this register. To set that association, store reqPARTID into the <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a> register and then store the intPARTID into the MPAMCFG_INTPARTID register. To read the association, store reqPARTID into the MPAMCFG_PART_SEL register and then read MPAMCFG_INTPARTID.</p>

      
        <p>If the intPARTID stored into MPAMCFG_INTPARTID is out-of-range or does not have the INTERNAL bit set, the association of reqPARTID to intPARTID is not written and <a href="ext-mpamf_esr.html">MPAMF_ESR</a> is set to indicate an intPARTID_Range error.</p>

      
        <p>If MPAMCFG_PART_SEL.INTERNAL is 1 when MPAMCFG_INTPARTID is read or written, <a href="ext-mpamf_esr.html">MPAMF_ESR</a> is set to indicate an Unexpected_INTERNAL error.</p>
      <h2>Configuration</h2><p>
        The power domain of MPAMCFG_INTPARTID is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
      </p><p>This register is present only
    when MPAMF_IDR.HAS_PARTID_NRW == 1.
      
    Otherwise, direct accesses to MPAMCFG_INTPARTID are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
            <p>MPAMCFG_INTPARTID is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The MPAMCFG_INTPARTID bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="15"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#INTERNAL_16">INTERNAL</a></td><td class="lr" colspan="16"><a href="#INTPARTID_15">INTPARTID</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="0_31">
                Bits [31:17]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="INTERNAL_16">INTERNAL, bit [16]
              </h4>
          
  <p>Internal PARTID flag.</p>
<p>This bit must be 1 when written to the register. If written as 0, the write will not update the reqPARTID to intPARTID association.</p>
<p>On a read of this register, the bit will always read the value last written.</p>

        <h4 id="INTPARTID_15">INTPARTID, bits [15:0]
                  </h4>
          
  <p>This field contains the intPARTID mapped to the reqPARTID in <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.</p>

        
              
  <p>The maximum intPARTID supported is <a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a>.INTPARTID_MAX.</p>

            <div class="text_after_fields">
    
  

    </div><h2>Accessing the MPAMCFG_INTPARTID</h2>
        <p>This register is within the MPAM feature page memory frames. In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.</p>

      
        <p>MPAMCFG_INTPARTID_s must be accessible from the Secure MPAM feature page. MPAMCFG_INTPARTID_ns must be accessible from the Non-secure MPAM feature page.</p>

      
        <p>MPAMCFG_INTPARTID_s and MPAMCFG_INTPARTID_ns must be separate registers. The Secure instance (MPAMCFG_INTPARTID_s) accesses the PARTID narrowing used for Secure PARTIDs, and the Non-secure instance (MPAMCFG_INTPARTID_ns) accesses the PARTID narrowing used for Non-secure PARTIDs.</p>
      <h4>MPAMCFG_INTPARTID can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0600</span></td><td>MPAMCFG_INTPARTID_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0600</span></td><td>MPAMCFG_INTPARTID_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
