m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vchannelStrip
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1586551889
!i10b 1
!s100 ?@@zOJ`Hd]QEl]0B]YE@c0
IbAN^?Gf0dPXLHR76k@@;n3
Z1 VDg1SIo80bB@j0V0VzS_@n1
!s105 channelStrip_sv_unit
S1
Z2 dC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip
w1586503613
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1586551889.000000
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv|
!i113 1
Z4 o-work work -sv
Z5 tCvgOpt 0
nchannel@strip
vchannelStrip_tb
R0
Z6 !s110 1586585966
!i10b 1
!s100 dJgZN;kUn0LMfT]QI32Hl1
IkHT4:L39lgdmod@X>5o_C2
R1
Z7 !s105 channelStrip_tb_sv_unit
S1
R2
w1586585961
Z8 8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip_tb.sv
Z9 FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip_tb.sv
L0 1
R3
r1
!s85 0
31
Z10 !s108 1586585966.000000
Z11 !s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip_tb.sv|
Z12 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip_tb.sv|
!i113 1
R4
R5
nchannel@strip_tb
vclkDivider
R0
Z13 !s110 1586585965
!i10b 1
!s100 1]a:H0Q1<SEolEQFE>HYQ1
I>Q4m2:6MT>;fP9FR:g2=k1
R1
!s105 clkDivider_sv_unit
S1
R2
w1586585319
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv
L0 1
R3
r1
!s85 0
31
Z14 !s108 1586585965.000000
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv|
!i113 1
R4
R5
nclk@divider
vcolseq
R0
!s110 1586409579
!i10b 1
!s100 1_>Kakf7Ec9zVN<=]UAP[1
IWmQWg;[L[MimU1_YQHfn`0
R1
!s105 colseq_sv_unit
S1
R2
w1579895377
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/colseq/colseq.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/colseq/colseq.sv
L0 6
R3
r1
!s85 0
31
!s108 1586409579.000000
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/colseq/colseq.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/colseq/colseq.sv|
!i113 1
R4
R5
vdecode2
R0
R6
!i10b 1
!s100 ?Lz4z`ba=SALa@:Bf;_=83
ICFELGCR`?I9DJdN:Cam9A1
R1
!s105 decode2_sv_unit
S1
R2
w1586324156
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode2/decode2.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode2/decode2.sv
L0 8
R3
r1
!s85 0
31
R10
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode2/decode2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode2/decode2.sv|
!i113 1
R4
R5
vdecode7
R0
R6
!i10b 1
!s100 zS@:2V;AkD=Va2<DSba>W1
I]VTF1[E6C?AkHEPJ0E;?X1
R1
!s105 decode7_sv_unit
S1
R2
w1586374903
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode7/decode7.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode7/decode7.sv
L0 8
R3
r1
!s85 0
31
R10
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode7/decode7.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode7/decode7.sv|
!i113 1
R4
R5
vdecodeButton
R0
Z15 !s110 1586409580
!i10b 1
!s100 O2A]o7T][08CF=ziHHeRE2
Id9^dAC9SzWZB0eR<NRlzG2
R1
!s105 decodeButton_sv_unit
S1
R2
w1586395412
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decodeButton/decodeButton.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decodeButton/decodeButton.sv
L0 1
R3
r1
!s85 0
31
Z16 !s108 1586409580.000000
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decodeButton/decodeButton.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decodeButton/decodeButton.sv|
!i113 1
R4
R5
ndecode@button
vdisplayMux
R0
R6
!i10b 1
!s100 ERzVL;5jk8;ef;G19o4[U1
I353P>db6ONCZkX]P_9^B92
R1
!s105 displayMux_sv_unit
S1
R2
w1586407278
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/displayMux/displayMux.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/displayMux/displayMux.sv
L0 1
R3
r1
!s85 0
31
R10
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/displayMux/displayMux.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/displayMux/displayMux.sv|
!i113 1
R4
R5
ndisplay@mux
vencodeButton
R0
R15
!i10b 1
!s100 [cI6<Hlm;nNS`hg2Q5aB]3
Ik42520a[dFf=j8C5NA3FJ3
R1
!s105 encodeButton_sv_unit
S1
R2
w1586398904
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv
L0 1
R3
r1
!s85 0
31
R16
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv|
!i113 1
R4
R5
nencode@button
vhighpass
R0
R13
!i10b 1
!s100 WVS0VD@o1_UYId^[Hm<JP3
IZWb6;Ec94[kzdUVe3:`6[1
R1
!s105 highpass_sv_unit
S1
R2
Z17 w1586576866
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass.sv
L0 1
R3
r1
!s85 0
31
R14
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass.sv|
!i113 1
R4
R5
vkpdecode
R0
R15
!i10b 1
!s100 abSJ>ZNQhmLWkSZ;MZ`YW0
Izh9V4=<On<;_9_hO>Laz<2
R1
!s105 kpdecode_sv_unit
S1
R2
w1586384571
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv
L0 6
R3
r1
!s85 0
31
R16
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv|
!i113 1
R4
R5
vlowpass
R0
R13
!i10b 1
!s100 aA4c:MKI`;Jam_01d^C7m0
I=kC5BAg47Z09kG:Bl4X;W3
R1
!s105 lowpass_sv_unit
S1
R2
R17
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/lowpass/lowpass.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/lowpass/lowpass.sv
L0 1
R3
r1
!s85 0
31
R14
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/lowpass/lowpass.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/lowpass/lowpass.sv|
!i113 1
R4
R5
voutputLevel
R0
R6
!i10b 1
!s100 1RRilP2Dha1NRToLe7Yj91
IQ>lgBe@8Ioz@l]Y>4=C_k1
R1
!s105 outputLevel_sv_unit
S1
R2
w1586562484
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv
L0 1
R3
r1
!s85 0
31
R10
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv|
!i113 1
R4
R5
noutput@level
vpll
R0
!s110 1586552060
!i10b 1
!s100 QG@2lkc<gM=T1WiB^nSR?1
IOblZnU0Z?0YnB:@74VNmk0
R1
R7
S1
R2
w1586551543
R8
R9
L0 87
R3
r1
!s85 0
31
!s108 1586552060.000000
R11
R12
!i113 1
R4
R5
vsineWaveGen
R0
R6
!i10b 1
!s100 :_@zGT2;?YMLl@QH:EgKF3
I^oI^E2;[4kJ_^b:@UVkM:1
R1
!s105 sineWaveGen_sv_unit
S1
R2
w1586502460
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv
L0 1
R3
r1
!s85 0
31
R14
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv|
!i113 1
R4
R5
nsine@wave@gen
