###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Sep 23 06:01:12 2023
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: VIOLATED Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D          (^) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.309
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.183
- Arrival Time                 10.192
= Slack Time                   -0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |   -0.009 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    0.025 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    0.055 | 
     | U_reference_clock_multiplexer/U1        | A ^ -> Y ^   | MX2X6M      | 0.211 | 0.240 |   0.304 |    0.295 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v   | INVX20M     | 0.083 | 0.094 |   0.398 |    0.389 | 
     | REF_CLK_M__L2_I0                        | A v -> Y ^   | CLKINVX40M  | 0.313 | 0.190 |   0.588 |    0.579 | 
     | U0_RegFile/\Reg_File_reg[1][4]          | CK ^ -> QN ^ | SDFFRX4M    | 0.072 | 0.365 |   0.953 |    0.944 | 
     | U0_RegFile/U140                         | A ^ -> Y v   | INVX2M      | 0.121 | 0.096 |   1.048 |    1.039 | 
     | U0_ALU/FE_RC_4_0                        | A v -> Y v   | BUFX8M      | 0.048 | 0.133 |   1.181 |    1.172 | 
     | U0_ALU/div_60/U9                        | B v -> Y ^   | NOR2X4M     | 0.175 | 0.137 |   1.319 |    1.310 | 
     | U0_ALU/div_60/U46                       | A ^ -> Y v   | NAND2X6M    | 0.089 | 0.090 |   1.409 |    1.400 | 
     | U0_ALU/div_60/U37                       | A v -> Y ^   | CLKINVX8M   | 0.070 | 0.068 |   1.477 |    1.468 | 
     | U0_ALU/div_60/U3                        | A ^ -> Y v   | NAND2X12M   | 0.080 | 0.069 |   1.546 |    1.537 | 
     | U0_ALU/div_60/U2                        | A v -> Y ^   | NOR2X8M     | 0.102 | 0.087 |   1.633 |    1.624 | 
     | U0_ALU/div_60/U19                       | S0 ^ -> Y v  | MX2X6M      | 0.112 | 0.237 |   1.870 |    1.861 | 
     | U0_ALU/div_60/FE_RC_57_0                | A v -> Y ^   | INVX2M      | 0.075 | 0.078 |   1.948 |    1.939 | 
     | U0_ALU/div_60/FE_RC_72_0                | A ^ -> Y v   | NAND2X3M    | 0.066 | 0.063 |   2.011 |    2.002 | 
     | U0_ALU/div_60/FE_RC_71_0                | A v -> Y v   | AND3X6M     | 0.066 | 0.154 |   2.165 |    2.156 | 
     | U0_ALU/div_60/U64                       | S0 v -> Y ^  | MX2X1M      | 0.278 | 0.344 |   2.509 |    2.500 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_5_2 | A ^ -> CO ^  | ADDFHX4M    | 0.100 | 0.421 |   2.931 |    2.922 | 
     | U0_ALU/div_60/U6                        | A ^ -> Y v   | INVX4M      | 0.058 | 0.064 |   2.995 |    2.986 | 
     | U0_ALU/div_60/U12                       | A v -> Y ^   | NOR2X12M    | 0.129 | 0.096 |   3.092 |    3.083 | 
     | U0_ALU/div_60/U21                       | S0 ^ -> Y ^  | MXI2X6M     | 0.274 | 0.145 |   3.237 |    3.228 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_4_1 | B ^ -> CO ^  | ADDFHX8M    | 0.096 | 0.292 |   3.529 |    3.520 | 
     | U0_ALU/div_60/FE_RC_201_0               | A1 ^ -> Y ^  | AO22X8M     | 0.077 | 0.147 |   3.675 |    3.666 | 
     | U0_ALU/div_60/U62                       | B ^ -> Y v   | NAND2X4M    | 0.121 | 0.062 |   3.737 |    3.728 | 
     | U0_ALU/div_60/U38                       | C v -> Y ^   | NAND3X4M    | 0.101 | 0.103 |   3.841 |    3.832 | 
     | U0_ALU/div_60/U73                       | A ^ -> Y v   | INVX4M      | 0.043 | 0.049 |   3.890 |    3.881 | 
     | U0_ALU/div_60/U84                       | A v -> Y ^   | NOR2X2M     | 0.522 | 0.317 |   4.207 |    4.198 | 
     | U0_ALU/div_60/FE_RC_1_0                 | S0 ^ -> Y v  | MX2X3M      | 0.128 | 0.319 |   4.526 |    4.517 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_2 | A v -> CO v  | ADDFHX4M    | 0.088 | 0.362 |   4.888 |    4.879 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFHX4M    | 0.095 | 0.233 |   5.120 |    5.111 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFHX4M    | 0.094 | 0.233 |   5.353 |    5.344 | 
     | U0_ALU/div_60/U4                        | A v -> Y ^   | CLKNAND2X2M | 0.153 | 0.113 |   5.467 |    5.458 | 
     | U0_ALU/div_60/U85                       | S0 ^ -> Y ^  | MXI2X1M     | 0.932 | 0.407 |   5.873 |    5.864 | 
     | U0_ALU/div_60/U60                       | A ^ -> Y v   | NAND2X2M    | 0.232 | 0.191 |   6.064 |    6.055 | 
     | U0_ALU/div_60/U40                       | B v -> Y ^   | NAND3X4M    | 0.216 | 0.196 |   6.260 |    6.251 | 
     | U0_ALU/div_60/FE_RC_625_0               | B ^ -> Y ^   | AND2X12M    | 0.084 | 0.171 |   6.432 |    6.423 | 
     | U0_ALU/div_60/FE_RC_624_0               | C ^ -> Y v   | NAND3BX4M   | 0.103 | 0.102 |   6.534 |    6.525 | 
     | U0_ALU/div_60/FE_RC_612_0               | C v -> Y ^   | NAND3X4M    | 0.141 | 0.121 |   6.655 |    6.646 | 
     | U0_ALU/div_60/FE_RC_704_0               | A ^ -> Y v   | NAND2X5M    | 0.131 | 0.116 |   6.771 |    6.762 | 
     | U0_ALU/div_60/FE_RC_728_0               | A v -> Y ^   | INVX4M      | 0.259 | 0.187 |   6.958 |    6.949 | 
     | U0_ALU/div_60/U103                      | S0 ^ -> Y ^  | MXI2XLM     | 0.581 | 0.298 |   7.256 |    7.247 | 
     | U0_ALU/div_60/U104                      | A ^ -> Y v   | INVX2M      | 0.179 | 0.170 |   7.426 |    7.417 | 
     | U0_ALU/div_60/FE_RC_736_0               | AN v -> Y v  | NAND2BX4M   | 0.090 | 0.192 |   7.618 |    7.609 | 
     | U0_ALU/div_60/FE_RC_730_0               | B v -> Y ^   | CLKNAND2X4M | 0.103 | 0.090 |   7.708 |    7.699 | 
     | U0_ALU/div_60/FE_RC_782_0               | A ^ -> Y v   | INVX2M      | 0.043 | 0.050 |   7.757 |    7.748 | 
     | U0_ALU/div_60/FE_RC_781_0               | B1 v -> Y ^  | AOI32X2M    | 0.319 | 0.218 |   7.975 |    7.966 | 
     | U0_ALU/div_60/FE_RC_780_0               | A ^ -> Y v   | NAND3X4M    | 0.141 | 0.132 |   8.107 |    8.098 | 
     | U0_ALU/div_60/U132                      | B v -> Y ^   | NAND2BX2M   | 0.117 | 0.112 |   8.218 |    8.209 | 
     | U0_ALU/div_60/U91                       | A ^ -> Y v   | INVX4M      | 0.119 | 0.107 |   8.325 |    8.316 | 
     | U0_ALU/div_60/U15                       | S0 v -> Y ^  | MXI2XLM     | 0.590 | 0.298 |   8.623 |    8.614 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_3 | A ^ -> CO ^  | ADDFHX2M    | 0.123 | 0.493 |   9.117 |    9.108 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_4 | CI ^ -> CO ^ | ADDFHX4M    | 0.085 | 0.177 |   9.293 |    9.284 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_5 | CI ^ -> CO ^ | ADDFHX4M    | 0.087 | 0.170 |   9.463 |    9.454 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_6 | CI ^ -> CO ^ | ADDFHX4M    | 0.126 | 0.198 |   9.660 |    9.651 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_7 | CI ^ -> CO ^ | ADDFHX4M    | 0.086 | 0.179 |   9.840 |    9.831 | 
     | U0_ALU/U40                              | A ^ -> Y v   | NOR2X4M     | 0.051 | 0.041 |   9.881 |    9.872 | 
     | U0_ALU/U170                             | A0 v -> Y ^  | AOI211X2M   | 0.454 | 0.311 |  10.192 |   10.183 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D ^          | SDFFRHQX1M  | 0.454 | 0.000 |  10.192 |   10.183 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |    0.009 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    0.043 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    0.073 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |    0.313 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |    0.407 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |    0.456 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |    0.699 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |    0.702 | 
     | U0_ALU/\ALU_OUT_reg[0]           | CK ^          | SDFFRHQX1M  | 0.269 | 0.003 |   0.693 |    0.702 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.104
- Arrival Time                  8.963
= Slack Time                    1.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    1.141 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    1.175 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    1.205 | 
     | U_reference_clock_multiplexer/U1        | A ^ -> Y ^   | MX2X6M      | 0.211 | 0.240 |   0.304 |    1.446 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v   | INVX20M     | 0.083 | 0.094 |   0.398 |    1.539 | 
     | REF_CLK_M__L2_I0                        | A v -> Y ^   | CLKINVX40M  | 0.313 | 0.190 |   0.588 |    1.729 | 
     | U0_RegFile/\Reg_File_reg[1][4]          | CK ^ -> QN ^ | SDFFRX4M    | 0.072 | 0.365 |   0.953 |    2.094 | 
     | U0_RegFile/U140                         | A ^ -> Y v   | INVX2M      | 0.121 | 0.096 |   1.048 |    2.189 | 
     | U0_ALU/FE_RC_4_0                        | A v -> Y v   | BUFX8M      | 0.048 | 0.133 |   1.181 |    2.323 | 
     | U0_ALU/div_60/U9                        | B v -> Y ^   | NOR2X4M     | 0.175 | 0.137 |   1.319 |    2.460 | 
     | U0_ALU/div_60/U46                       | A ^ -> Y v   | NAND2X6M    | 0.089 | 0.090 |   1.409 |    2.550 | 
     | U0_ALU/div_60/U37                       | A v -> Y ^   | CLKINVX8M   | 0.070 | 0.068 |   1.477 |    2.618 | 
     | U0_ALU/div_60/U3                        | A ^ -> Y v   | NAND2X12M   | 0.080 | 0.069 |   1.546 |    2.688 | 
     | U0_ALU/div_60/U2                        | A v -> Y ^   | NOR2X8M     | 0.102 | 0.087 |   1.633 |    2.775 | 
     | U0_ALU/div_60/U19                       | S0 ^ -> Y v  | MX2X6M      | 0.112 | 0.237 |   1.870 |    3.011 | 
     | U0_ALU/div_60/FE_RC_57_0                | A v -> Y ^   | INVX2M      | 0.075 | 0.078 |   1.948 |    3.090 | 
     | U0_ALU/div_60/FE_RC_72_0                | A ^ -> Y v   | NAND2X3M    | 0.066 | 0.063 |   2.011 |    3.153 | 
     | U0_ALU/div_60/FE_RC_71_0                | A v -> Y v   | AND3X6M     | 0.066 | 0.154 |   2.165 |    3.307 | 
     | U0_ALU/div_60/U64                       | S0 v -> Y ^  | MX2X1M      | 0.278 | 0.344 |   2.509 |    3.651 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_5_2 | A ^ -> CO ^  | ADDFHX4M    | 0.100 | 0.421 |   2.931 |    4.072 | 
     | U0_ALU/div_60/U6                        | A ^ -> Y v   | INVX4M      | 0.058 | 0.064 |   2.995 |    4.137 | 
     | U0_ALU/div_60/U12                       | A v -> Y ^   | NOR2X12M    | 0.129 | 0.096 |   3.092 |    4.233 | 
     | U0_ALU/div_60/U21                       | S0 ^ -> Y ^  | MXI2X6M     | 0.274 | 0.145 |   3.237 |    4.378 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_4_1 | B ^ -> CO ^  | ADDFHX8M    | 0.096 | 0.292 |   3.529 |    4.670 | 
     | U0_ALU/div_60/FE_RC_201_0               | A1 ^ -> Y ^  | AO22X8M     | 0.077 | 0.147 |   3.675 |    4.817 | 
     | U0_ALU/div_60/U62                       | B ^ -> Y v   | NAND2X4M    | 0.121 | 0.062 |   3.737 |    4.879 | 
     | U0_ALU/div_60/U38                       | C v -> Y ^   | NAND3X4M    | 0.101 | 0.103 |   3.841 |    4.982 | 
     | U0_ALU/div_60/U73                       | A ^ -> Y v   | INVX4M      | 0.043 | 0.049 |   3.890 |    5.031 | 
     | U0_ALU/div_60/U84                       | A v -> Y ^   | NOR2X2M     | 0.522 | 0.317 |   4.207 |    5.348 | 
     | U0_ALU/div_60/FE_RC_1_0                 | S0 ^ -> Y v  | MX2X3M      | 0.128 | 0.319 |   4.526 |    5.667 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_2 | A v -> CO v  | ADDFHX4M    | 0.088 | 0.362 |   4.888 |    6.029 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFHX4M    | 0.095 | 0.233 |   5.120 |    6.262 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFHX4M    | 0.094 | 0.233 |   5.353 |    6.495 | 
     | U0_ALU/div_60/U4                        | A v -> Y ^   | CLKNAND2X2M | 0.153 | 0.113 |   5.467 |    6.608 | 
     | U0_ALU/div_60/U85                       | S0 ^ -> Y ^  | MXI2X1M     | 0.932 | 0.407 |   5.873 |    7.015 | 
     | U0_ALU/div_60/U60                       | A ^ -> Y v   | NAND2X2M    | 0.232 | 0.191 |   6.064 |    7.205 | 
     | U0_ALU/div_60/U40                       | B v -> Y ^   | NAND3X4M    | 0.216 | 0.196 |   6.260 |    7.402 | 
     | U0_ALU/div_60/FE_RC_625_0               | B ^ -> Y ^   | AND2X12M    | 0.084 | 0.171 |   6.432 |    7.573 | 
     | U0_ALU/div_60/FE_RC_624_0               | C ^ -> Y v   | NAND3BX4M   | 0.103 | 0.102 |   6.534 |    7.675 | 
     | U0_ALU/div_60/FE_RC_612_0               | C v -> Y ^   | NAND3X4M    | 0.141 | 0.121 |   6.655 |    7.796 | 
     | U0_ALU/div_60/FE_RC_704_0               | A ^ -> Y v   | NAND2X5M    | 0.131 | 0.116 |   6.771 |    7.912 | 
     | U0_ALU/div_60/FE_RC_728_0               | A v -> Y ^   | INVX4M      | 0.259 | 0.187 |   6.958 |    8.100 | 
     | U0_ALU/div_60/U103                      | S0 ^ -> Y ^  | MXI2XLM     | 0.581 | 0.298 |   7.256 |    8.398 | 
     | U0_ALU/div_60/U104                      | A ^ -> Y v   | INVX2M      | 0.179 | 0.170 |   7.426 |    8.567 | 
     | U0_ALU/div_60/FE_RC_736_0               | AN v -> Y v  | NAND2BX4M   | 0.090 | 0.192 |   7.618 |    8.759 | 
     | U0_ALU/div_60/FE_RC_730_0               | B v -> Y ^   | CLKNAND2X4M | 0.103 | 0.090 |   7.708 |    8.849 | 
     | U0_ALU/div_60/FE_RC_782_0               | A ^ -> Y v   | INVX2M      | 0.043 | 0.050 |   7.757 |    8.899 | 
     | U0_ALU/div_60/FE_RC_781_0               | B1 v -> Y ^  | AOI32X2M    | 0.319 | 0.218 |   7.975 |    9.116 | 
     | U0_ALU/div_60/FE_RC_780_0               | A ^ -> Y v   | NAND3X4M    | 0.141 | 0.132 |   8.107 |    9.248 | 
     | U0_ALU/div_60/U132                      | B v -> Y ^   | NAND2BX2M   | 0.117 | 0.112 |   8.218 |    9.360 | 
     | U0_ALU/div_60/U91                       | A ^ -> Y v   | INVX4M      | 0.119 | 0.107 |   8.325 |    9.467 | 
     | U0_ALU/U195                             | A0 v -> Y ^  | AOI221XLM   | 0.654 | 0.448 |   8.773 |    9.915 | 
     | U0_ALU/U146                             | A0 ^ -> Y v  | AOI21X2M    | 0.201 | 0.189 |   8.962 |   10.104 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX1M   | 0.201 | 0.000 |   8.963 |   10.104 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -1.141 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -1.108 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -1.077 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -0.837 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -0.743 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -0.695 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -0.452 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.692 |   -0.449 | 
     | U0_ALU/\ALU_OUT_reg[1]           | CK ^          | SDFFRQX1M   | 0.269 | 0.003 |   0.692 |   -0.449 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.691
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.124
- Arrival Time                  8.112
= Slack Time                    2.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.012 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    2.045 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    2.076 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    2.316 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    2.410 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    2.599 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.073 | 0.347 |   0.935 |    2.946 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.245 | 0.163 |   1.097 |    3.109 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX4M  | 0.079 | 0.089 |   1.186 |    3.198 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.694 | 0.413 |   1.599 |    3.610 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.266 | 0.267 |   1.866 |    3.878 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.264 | 0.224 |   2.090 |    4.102 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.077 | 0.170 |   2.260 |    4.272 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.550 |   2.810 |    4.822 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.368 |    5.380 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.927 |    5.939 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.487 |    6.498 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   5.050 |    7.062 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.165 | 0.604 |   5.654 |    7.666 | 
     | U0_ALU/mult_56/U17               | B v -> Y ^   | CLKXOR2X2M | 0.110 | 0.313 |   5.968 |    7.979 | 
     | U0_ALU/mult_56/FS_1/U33          | B ^ -> Y v   | NOR2X1M    | 0.061 | 0.070 |   6.038 |    8.050 | 
     | U0_ALU/mult_56/FS_1/U31          | A1 v -> Y v  | OA21X1M    | 0.139 | 0.398 |   6.435 |    8.447 | 
     | U0_ALU/mult_56/FS_1/U28          | A0N v -> Y v | AOI2BB1X1M | 0.121 | 0.283 |   6.718 |    8.730 | 
     | U0_ALU/mult_56/FS_1/U26          | A1 v -> Y v  | OA21X1M    | 0.153 | 0.424 |   7.143 |    9.154 | 
     | U0_ALU/mult_56/FS_1/U21          | A1 v -> Y ^  | OAI21BX1M  | 0.394 | 0.289 |   7.432 |    9.444 | 
     | U0_ALU/mult_56/FS_1/U19          | A1 ^ -> Y v  | OAI21X1M   | 0.126 | 0.147 |   7.579 |    9.591 | 
     | U0_ALU/mult_56/FS_1/U2           | B0N v -> Y v | AOI21BX2M  | 0.060 | 0.181 |   7.760 |    9.772 | 
     | U0_ALU/mult_56/FS_1/U4           | B v -> Y v   | XNOR2X2M   | 0.104 | 0.157 |   7.917 |    9.928 | 
     | U0_ALU/U49                       | A0N v -> Y v | OAI2BB1X2M | 0.094 | 0.195 |   8.112 |   10.124 | 
     | U0_ALU/\ALU_OUT_reg[15]          | D v          | SDFFRQX2M  | 0.094 | 0.000 |   8.112 |   10.124 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.012 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -1.978 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -1.948 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -1.707 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -1.614 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -1.565 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -1.322 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.691 |   -1.321 | 
     | U0_ALU/\ALU_OUT_reg[15]          | CK ^          | SDFFRQX2M   | 0.269 | 0.001 |   0.691 |   -1.321 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.691
- Setup                         0.364
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.127
- Arrival Time                  7.879
= Slack Time                    2.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.248 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    2.282 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    2.312 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    2.553 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    2.646 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    2.836 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.073 | 0.347 |   0.935 |    3.183 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.245 | 0.163 |   1.097 |    3.346 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX4M  | 0.079 | 0.089 |   1.186 |    3.435 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.694 | 0.413 |   1.599 |    3.847 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.266 | 0.267 |   1.866 |    4.115 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.264 | 0.224 |   2.090 |    4.339 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.077 | 0.170 |   2.260 |    4.509 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.550 |   2.810 |    5.059 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.368 |    5.617 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.927 |    6.176 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.487 |    6.735 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   5.050 |    7.299 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.165 | 0.604 |   5.654 |    7.903 | 
     | U0_ALU/mult_56/U17               | B v -> Y ^   | CLKXOR2X2M | 0.110 | 0.313 |   5.968 |    8.216 | 
     | U0_ALU/mult_56/FS_1/U33          | B ^ -> Y v   | NOR2X1M    | 0.061 | 0.070 |   6.038 |    8.286 | 
     | U0_ALU/mult_56/FS_1/U31          | A1 v -> Y v  | OA21X1M    | 0.139 | 0.398 |   6.435 |    8.684 | 
     | U0_ALU/mult_56/FS_1/U28          | A0N v -> Y v | AOI2BB1X1M | 0.121 | 0.283 |   6.718 |    8.967 | 
     | U0_ALU/mult_56/FS_1/U26          | A1 v -> Y v  | OA21X1M    | 0.153 | 0.424 |   7.143 |    9.391 | 
     | U0_ALU/mult_56/FS_1/U21          | A1 v -> Y ^  | OAI21BX1M  | 0.394 | 0.289 |   7.432 |    9.680 | 
     | U0_ALU/mult_56/FS_1/U20          | C ^ -> Y v   | XOR3XLM    | 0.145 | 0.249 |   7.681 |    9.929 | 
     | U0_ALU/U47                       | A0N v -> Y v | OAI2BB1X2M | 0.082 | 0.198 |   7.879 |   10.127 | 
     | U0_ALU/\ALU_OUT_reg[14]          | D v          | SDFFRQX2M  | 0.082 | 0.000 |   7.879 |   10.127 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.248 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.215 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.185 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -1.944 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -1.850 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -1.802 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -1.559 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.691 |   -1.557 | 
     | U0_ALU/\ALU_OUT_reg[14]          | CK ^          | SDFFRQX2M   | 0.269 | 0.002 |   0.691 |   -1.557 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.691
- Setup                         0.364
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.127
- Arrival Time                  7.484
= Slack Time                    2.644
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.643 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    2.677 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    2.707 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    2.948 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    3.041 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    3.231 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.073 | 0.347 |   0.935 |    3.578 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.245 | 0.163 |   1.097 |    3.741 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX4M  | 0.079 | 0.089 |   1.186 |    3.830 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.694 | 0.413 |   1.599 |    4.242 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.266 | 0.267 |   1.866 |    4.510 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.264 | 0.224 |   2.090 |    4.734 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.077 | 0.170 |   2.260 |    4.904 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.550 |   2.810 |    5.454 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.368 |    6.012 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.927 |    6.571 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.487 |    7.130 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   5.050 |    7.694 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.165 | 0.604 |   5.654 |    8.298 | 
     | U0_ALU/mult_56/U17               | B v -> Y ^   | CLKXOR2X2M | 0.110 | 0.313 |   5.968 |    8.611 | 
     | U0_ALU/mult_56/FS_1/U33          | B ^ -> Y v   | NOR2X1M    | 0.061 | 0.070 |   6.038 |    8.681 | 
     | U0_ALU/mult_56/FS_1/U31          | A1 v -> Y v  | OA21X1M    | 0.139 | 0.398 |   6.435 |    9.079 | 
     | U0_ALU/mult_56/FS_1/U28          | A0N v -> Y v | AOI2BB1X1M | 0.121 | 0.283 |   6.718 |    9.362 | 
     | U0_ALU/mult_56/FS_1/U26          | A1 v -> Y v  | OA21X1M    | 0.153 | 0.424 |   7.143 |    9.786 | 
     | U0_ALU/mult_56/FS_1/U22          | A v -> Y v   | XNOR2X1M   | 0.106 | 0.154 |   7.297 |    9.940 | 
     | U0_ALU/U48                       | A0N v -> Y v | OAI2BB1X2M | 0.083 | 0.187 |   7.483 |   10.127 | 
     | U0_ALU/\ALU_OUT_reg[13]          | D v          | SDFFRQX2M  | 0.083 | 0.000 |   7.484 |   10.127 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.644 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.610 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.580 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -2.339 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -2.246 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -2.197 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -1.954 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.691 |   -1.952 | 
     | U0_ALU/\ALU_OUT_reg[13]          | CK ^          | SDFFRQX2M   | 0.269 | 0.002 |   0.691 |   -1.952 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.110
- Arrival Time                  7.399
= Slack Time                    2.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    2.711 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    2.744 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    2.775 | 
     | U_reference_clock_multiplexer/U1        | A ^ -> Y ^   | MX2X6M      | 0.211 | 0.240 |   0.304 |    3.015 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v   | INVX20M     | 0.083 | 0.094 |   0.398 |    3.109 | 
     | REF_CLK_M__L2_I0                        | A v -> Y ^   | CLKINVX40M  | 0.313 | 0.190 |   0.588 |    3.298 | 
     | U0_RegFile/\Reg_File_reg[1][4]          | CK ^ -> QN ^ | SDFFRX4M    | 0.072 | 0.365 |   0.952 |    3.663 | 
     | U0_RegFile/U140                         | A ^ -> Y v   | INVX2M      | 0.121 | 0.096 |   1.048 |    3.759 | 
     | U0_ALU/FE_RC_4_0                        | A v -> Y v   | BUFX8M      | 0.048 | 0.133 |   1.181 |    3.892 | 
     | U0_ALU/div_60/U9                        | B v -> Y ^   | NOR2X4M     | 0.175 | 0.137 |   1.318 |    4.029 | 
     | U0_ALU/div_60/U46                       | A ^ -> Y v   | NAND2X6M    | 0.089 | 0.090 |   1.409 |    4.120 | 
     | U0_ALU/div_60/U37                       | A v -> Y ^   | CLKINVX8M   | 0.070 | 0.068 |   1.477 |    4.187 | 
     | U0_ALU/div_60/U3                        | A ^ -> Y v   | NAND2X12M   | 0.080 | 0.069 |   1.546 |    4.257 | 
     | U0_ALU/div_60/U2                        | A v -> Y ^   | NOR2X8M     | 0.102 | 0.087 |   1.633 |    4.344 | 
     | U0_ALU/div_60/U19                       | S0 ^ -> Y v  | MX2X6M      | 0.112 | 0.237 |   1.870 |    4.581 | 
     | U0_ALU/div_60/FE_RC_57_0                | A v -> Y ^   | INVX2M      | 0.075 | 0.078 |   1.948 |    4.659 | 
     | U0_ALU/div_60/FE_RC_72_0                | A ^ -> Y v   | NAND2X3M    | 0.066 | 0.063 |   2.011 |    4.722 | 
     | U0_ALU/div_60/FE_RC_71_0                | A v -> Y v   | AND3X6M     | 0.066 | 0.154 |   2.165 |    4.876 | 
     | U0_ALU/div_60/U64                       | S0 v -> Y ^  | MX2X1M      | 0.278 | 0.344 |   2.509 |    5.220 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_5_2 | A ^ -> CO ^  | ADDFHX4M    | 0.100 | 0.421 |   2.931 |    5.641 | 
     | U0_ALU/div_60/U6                        | A ^ -> Y v   | INVX4M      | 0.058 | 0.064 |   2.995 |    5.706 | 
     | U0_ALU/div_60/U12                       | A v -> Y ^   | NOR2X12M    | 0.129 | 0.096 |   3.092 |    5.802 | 
     | U0_ALU/div_60/U21                       | S0 ^ -> Y ^  | MXI2X6M     | 0.274 | 0.145 |   3.237 |    5.948 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_4_1 | B ^ -> CO ^  | ADDFHX8M    | 0.096 | 0.292 |   3.529 |    6.239 | 
     | U0_ALU/div_60/FE_RC_201_0               | A1 ^ -> Y ^  | AO22X8M     | 0.077 | 0.147 |   3.675 |    6.386 | 
     | U0_ALU/div_60/U62                       | B ^ -> Y v   | NAND2X4M    | 0.121 | 0.062 |   3.737 |    6.448 | 
     | U0_ALU/div_60/U38                       | C v -> Y ^   | NAND3X4M    | 0.101 | 0.103 |   3.841 |    6.551 | 
     | U0_ALU/div_60/U73                       | A ^ -> Y v   | INVX4M      | 0.043 | 0.049 |   3.890 |    6.601 | 
     | U0_ALU/div_60/U84                       | A v -> Y ^   | NOR2X2M     | 0.522 | 0.317 |   4.207 |    6.917 | 
     | U0_ALU/div_60/FE_RC_1_0                 | S0 ^ -> Y ^  | MX2X3M      | 0.185 | 0.266 |   4.473 |    7.183 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_2 | A ^ -> CO ^  | ADDFHX4M    | 0.085 | 0.395 |   4.867 |    7.578 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_3 | CI ^ -> CO ^ | ADDFHX4M    | 0.097 | 0.177 |   5.044 |    7.755 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_4 | CI ^ -> CO ^ | ADDFHX4M    | 0.095 | 0.178 |   5.222 |    7.933 | 
     | U0_ALU/div_60/U4                        | A ^ -> Y v   | CLKNAND2X2M | 0.221 | 0.162 |   5.384 |    8.095 | 
     | U0_ALU/div_60/U94                       | A v -> Y ^   | INVX2M      | 0.261 | 0.214 |   5.598 |    8.309 | 
     | U0_ALU/div_60/U53                       | S0 ^ -> Y v  | MX2X1M      | 0.301 | 0.418 |   6.016 |    8.727 | 
     | U0_ALU/div_60/FE_RC_616_0               | AN v -> Y v  | NAND2BX8M   | 0.126 | 0.243 |   6.259 |    8.970 | 
     | U0_ALU/div_60/FE_RC_623_0               | B v -> Y ^   | NAND2BX4M   | 0.083 | 0.089 |   6.348 |    9.058 | 
     | U0_ALU/div_60/FE_RC_622_0               | A ^ -> Y v   | NAND2X4M    | 0.095 | 0.074 |   6.421 |    9.132 | 
     | U0_ALU/div_60/FE_RC_621_0               | A v -> Y ^   | NAND2X4M    | 0.181 | 0.073 |   6.495 |    9.205 | 
     | U0_ALU/div_60/FE_RC_612_0               | B ^ -> Y v   | NAND3X4M    | 0.135 | 0.132 |   6.627 |    9.337 | 
     | U0_ALU/div_60/FE_RC_704_0               | A v -> Y ^   | NAND2X5M    | 0.189 | 0.142 |   6.769 |    9.480 | 
     | U0_ALU/div_60/FE_RC_728_0               | A ^ -> Y v   | INVX4M      | 0.126 | 0.129 |   6.898 |    9.609 | 
     | U0_ALU/U102                             | B0 v -> Y ^  | AOI22XLM    | 0.410 | 0.326 |   7.223 |    9.934 | 
     | U0_ALU/U99                              | A0 ^ -> Y v  | AOI31X2M    | 0.175 | 0.175 |   7.399 |   10.110 | 
     | U0_ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M   | 0.175 | 0.000 |   7.399 |   10.110 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.711 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.677 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.647 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -2.407 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -2.313 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -2.264 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -2.021 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -2.018 | 
     | U0_ALU/\ALU_OUT_reg[2]           | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -2.018 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.364
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.128
- Arrival Time                  7.144
= Slack Time                    2.984
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.983 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.017 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.047 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    3.288 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    3.381 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    3.571 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.073 | 0.347 |   0.935 |    3.918 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.245 | 0.163 |   1.097 |    4.081 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX4M  | 0.079 | 0.089 |   1.186 |    4.170 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.694 | 0.413 |   1.599 |    4.582 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.266 | 0.267 |   1.866 |    4.850 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.264 | 0.224 |   2.090 |    5.074 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.077 | 0.170 |   2.260 |    5.244 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.550 |   2.810 |    5.794 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.368 |    6.352 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.928 |    6.911 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.487 |    7.470 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   5.050 |    8.034 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.165 | 0.604 |   5.654 |    8.638 | 
     | U0_ALU/mult_56/U17               | B v -> Y ^   | CLKXOR2X2M | 0.110 | 0.313 |   5.968 |    8.951 | 
     | U0_ALU/mult_56/FS_1/U33          | B ^ -> Y v   | NOR2X1M    | 0.061 | 0.070 |   6.038 |    9.021 | 
     | U0_ALU/mult_56/FS_1/U31          | A1 v -> Y v  | OA21X1M    | 0.139 | 0.398 |   6.436 |    9.419 | 
     | U0_ALU/mult_56/FS_1/U28          | A0N v -> Y v | AOI2BB1X1M | 0.121 | 0.283 |   6.718 |    9.702 | 
     | U0_ALU/mult_56/FS_1/U27          | B v -> Y v   | CLKXOR2X2M | 0.098 | 0.243 |   6.961 |    9.944 | 
     | U0_ALU/U53                       | A0N v -> Y v | OAI2BB1X2M | 0.081 | 0.183 |   7.144 |   10.128 | 
     | U0_ALU/\ALU_OUT_reg[12]          | D v          | SDFFRQX2M  | 0.081 | 0.000 |   7.144 |   10.128 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.984 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.950 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.920 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -2.679 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -2.586 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -2.537 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -2.294 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.692 |   -2.292 | 
     | U0_ALU/\ALU_OUT_reg[12]          | CK ^          | SDFFRQX2M   | 0.269 | 0.002 |   0.692 |   -2.292 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.130
- Arrival Time                  6.781
= Slack Time                    3.349
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.349 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.383 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.413 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    3.654 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    3.747 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    3.937 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.073 | 0.347 |   0.935 |    4.284 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.245 | 0.163 |   1.097 |    4.447 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX4M  | 0.079 | 0.089 |   1.186 |    4.536 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.694 | 0.413 |   1.599 |    4.948 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.266 | 0.267 |   1.866 |    5.215 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.264 | 0.224 |   2.090 |    5.440 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.077 | 0.170 |   2.260 |    5.610 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.550 |   2.810 |    6.160 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.368 |    6.718 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.928 |    7.277 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.487 |    7.836 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   5.050 |    8.400 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.165 | 0.604 |   5.654 |    9.004 | 
     | U0_ALU/mult_56/U17               | B v -> Y ^   | CLKXOR2X2M | 0.110 | 0.313 |   5.968 |    9.317 | 
     | U0_ALU/mult_56/FS_1/U33          | B ^ -> Y v   | NOR2X1M    | 0.061 | 0.070 |   6.038 |    9.387 | 
     | U0_ALU/mult_56/FS_1/U31          | A1 v -> Y v  | OA21X1M    | 0.139 | 0.398 |   6.436 |    9.785 | 
     | U0_ALU/mult_56/FS_1/U15          | A v -> Y v   | XNOR2X1M   | 0.124 | 0.160 |   6.596 |    9.945 | 
     | U0_ALU/U52                       | A0N v -> Y v | OAI2BB1X2M | 0.074 | 0.185 |   6.781 |   10.130 | 
     | U0_ALU/\ALU_OUT_reg[11]          | D v          | SDFFRQX2M  | 0.074 | 0.000 |   6.781 |   10.130 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.349 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.316 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.286 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -3.045 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -2.951 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -2.903 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -2.660 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -2.657 | 
     | U0_ALU/\ALU_OUT_reg[11]          | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -2.657 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.364
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.128
- Arrival Time                  6.643
= Slack Time                    3.485
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.485 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.518 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.549 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    3.789 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    3.883 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    4.073 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.073 | 0.347 |   0.935 |    4.420 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.245 | 0.163 |   1.097 |    4.582 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX4M  | 0.079 | 0.089 |   1.186 |    4.671 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.694 | 0.413 |   1.599 |    5.084 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.266 | 0.267 |   1.866 |    5.351 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.264 | 0.224 |   2.090 |    5.575 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.077 | 0.170 |   2.260 |    5.745 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.550 |   2.810 |    6.295 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.368 |    6.853 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.927 |    7.412 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.487 |    7.971 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   5.050 |    8.535 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.165 | 0.604 |   5.654 |    9.139 | 
     | U0_ALU/mult_56/U17               | B v -> Y v   | CLKXOR2X2M | 0.124 | 0.277 |   5.931 |    9.416 | 
     | U0_ALU/mult_56/FS_1/U33          | B v -> Y ^   | NOR2X1M    | 0.172 | 0.148 |   6.080 |    9.565 | 
     | U0_ALU/mult_56/FS_1/U18          | AN ^ -> Y ^  | NAND2BX1M  | 0.108 | 0.156 |   6.236 |    9.721 | 
     | U0_ALU/mult_56/FS_1/U17          | A ^ -> Y v   | CLKXOR2X2M | 0.099 | 0.223 |   6.458 |    9.943 | 
     | U0_ALU/U51                       | A0N v -> Y v | OAI2BB1X2M | 0.083 | 0.185 |   6.643 |   10.128 | 
     | U0_ALU/\ALU_OUT_reg[10]          | D v          | SDFFRQX2M  | 0.083 | 0.000 |   6.643 |   10.128 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.485 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.451 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.421 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -3.181 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -3.087 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -3.038 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -2.795 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.692 |   -2.792 | 
     | U0_ALU/\ALU_OUT_reg[10]          | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.692 |   -2.792 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.107
- Arrival Time                  6.414
= Slack Time                    3.693
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.693 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.727 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.757 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    3.997 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    4.091 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    4.281 | 
     | U0_RegFile/\Reg_File_reg[0][0]   | CK ^ -> Q ^ | SDFFRX1M   | 0.755 | 0.917 |   1.504 |    5.198 | 
     | U0_ALU/mult_56/U44               | A ^ -> Y v  | INVX2M     | 0.270 | 0.268 |   1.773 |    5.466 | 
     | U0_ALU/mult_56/U116              | B v -> Y ^  | NOR2X1M    | 0.288 | 0.232 |   2.004 |    5.697 | 
     | U0_ALU/mult_56/U6                | A ^ -> Y ^  | AND2X2M    | 0.084 | 0.179 |   2.183 |    5.877 | 
     | U0_ALU/mult_56/S1_2_0            | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.551 |   2.735 |    6.428 | 
     | U0_ALU/mult_56/S1_3_0            | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.567 |   3.302 |    6.995 | 
     | U0_ALU/mult_56/S1_4_0            | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   3.865 |    7.558 | 
     | U0_ALU/mult_56/S1_5_0            | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   4.422 |    8.115 | 
     | U0_ALU/mult_56/S1_6_0            | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   4.984 |    8.677 | 
     | U0_ALU/mult_56/S4_0              | B ^ -> S v  | ADDFX2M    | 0.144 | 0.575 |   5.559 |    9.252 | 
     | U0_ALU/mult_56/FS_1/U14          | A v -> Y v  | BUFX2M     | 0.057 | 0.161 |   5.720 |    9.414 | 
     | U0_ALU/U177                      | B0 v -> Y ^ | AOI221XLM  | 0.689 | 0.502 |   6.222 |    9.915 | 
     | U0_ALU/U73                       | A2 ^ -> Y v | AOI31X2M   | 0.185 | 0.192 |   6.414 |   10.107 | 
     | U0_ALU/\ALU_OUT_reg[7]           | D v         | SDFFRQX2M  | 0.185 | 0.000 |   6.414 |   10.107 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.693 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.660 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.629 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -3.389 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -3.295 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -3.246 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -3.003 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -3.001 | 
     | U0_ALU/\ALU_OUT_reg[7]           | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -3.001 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][2] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.120
- Arrival Time                  6.260
= Slack Time                    3.860
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.860 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.894 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.924 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    4.165 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    4.258 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    4.448 | 
     | U0_RegFile/\Reg_File_reg[1][2]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.371 |   0.959 |    4.820 | 
     | U0_RegFile/U437                  | A v -> Y ^   | INVX2M     | 0.152 | 0.111 |   1.070 |    4.930 | 
     | U0_ALU/U38                       | A ^ -> Y v   | INVX2M     | 0.070 | 0.078 |   1.148 |    5.008 | 
     | U0_ALU/U39                       | A v -> Y ^   | INVXLM     | 0.345 | 0.218 |   1.366 |    5.226 | 
     | U0_ALU/mult_56/U48               | A ^ -> Y v   | INVXLM     | 0.511 | 0.389 |   1.755 |    5.615 | 
     | U0_ALU/mult_56/U115              | A v -> Y ^   | NOR2X1M    | 0.271 | 0.268 |   2.023 |    5.884 | 
     | U0_ALU/mult_56/U2                | A ^ -> Y ^   | AND2X2M    | 0.106 | 0.191 |   2.214 |    6.074 | 
     | U0_ALU/mult_56/S2_2_1            | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.561 |   2.775 |    6.635 | 
     | U0_ALU/mult_56/S2_3_1            | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   3.337 |    7.198 | 
     | U0_ALU/mult_56/S2_4_1            | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   3.894 |    7.755 | 
     | U0_ALU/mult_56/S2_5_1            | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   4.455 |    8.315 | 
     | U0_ALU/mult_56/S2_6_1            | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   5.016 |    8.877 | 
     | U0_ALU/mult_56/S4_1              | B ^ -> S v   | ADDFX2M    | 0.163 | 0.601 |   5.617 |    9.478 | 
     | U0_ALU/mult_56/U33               | A v -> Y ^   | INVX2M     | 0.077 | 0.084 |   5.701 |    9.561 | 
     | U0_ALU/mult_56/U32               | B ^ -> Y v   | XNOR2X2M   | 0.113 | 0.100 |   5.801 |    9.661 | 
     | U0_ALU/mult_56/FS_1/U8           | A v -> Y ^   | INVX2M     | 0.084 | 0.083 |   5.884 |    9.745 | 
     | U0_ALU/mult_56/FS_1/U7           | A ^ -> Y v   | INVX2M     | 0.033 | 0.040 |   5.925 |    9.785 | 
     | U0_ALU/U76                       | B0 v -> Y ^  | AOI2BB2XLM | 0.343 | 0.227 |   6.151 |   10.012 | 
     | U0_ALU/U74                       | A1 ^ -> Y v  | AOI21X2M   | 0.123 | 0.108 |   6.260 |   10.120 | 
     | U0_ALU/\ALU_OUT_reg[8]           | D v          | SDFFRQX2M  | 0.123 | 0.000 |   6.260 |   10.120 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.860 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.827 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.797 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -3.556 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -3.462 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -3.414 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -3.171 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -3.168 | 
     | U0_ALU/\ALU_OUT_reg[8]           | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -3.168 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][2] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.130
- Arrival Time                  6.230
= Slack Time                    3.900
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.900 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.933 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.964 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    4.204 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    4.298 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    4.488 | 
     | U0_RegFile/\Reg_File_reg[1][2]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.371 |   0.959 |    4.859 | 
     | U0_RegFile/U437                  | A v -> Y ^   | INVX2M     | 0.152 | 0.111 |   1.070 |    4.970 | 
     | U0_ALU/U38                       | A ^ -> Y v   | INVX2M     | 0.070 | 0.078 |   1.148 |    5.047 | 
     | U0_ALU/U39                       | A v -> Y ^   | INVXLM     | 0.345 | 0.218 |   1.366 |    5.265 | 
     | U0_ALU/mult_56/U48               | A ^ -> Y v   | INVXLM     | 0.511 | 0.389 |   1.755 |    5.655 | 
     | U0_ALU/mult_56/U107              | A v -> Y ^   | NOR2X1M    | 0.292 | 0.283 |   2.038 |    5.938 | 
     | U0_ALU/mult_56/U3                | B ^ -> Y ^   | AND2X2M    | 0.098 | 0.185 |   2.223 |    6.123 | 
     | U0_ALU/mult_56/S2_2_2            | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.556 |   2.780 |    6.679 | 
     | U0_ALU/mult_56/S2_3_2            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.340 |    7.240 | 
     | U0_ALU/mult_56/S2_4_2            | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   3.901 |    7.801 | 
     | U0_ALU/mult_56/S2_5_2            | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.463 |    8.363 | 
     | U0_ALU/mult_56/S2_6_2            | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   5.026 |    8.926 | 
     | U0_ALU/mult_56/S4_2              | B ^ -> S v   | ADDFX2M    | 0.159 | 0.595 |   5.622 |    9.522 | 
     | U0_ALU/mult_56/U16               | B v -> Y v   | CLKXOR2X2M | 0.138 | 0.287 |   5.909 |    9.808 | 
     | U0_ALU/mult_56/FS_1/U5           | A v -> Y v   | XNOR2X2M   | 0.106 | 0.141 |   6.050 |    9.950 | 
     | U0_ALU/U50                       | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.180 |   6.230 |   10.130 | 
     | U0_ALU/\ALU_OUT_reg[9]           | D v          | SDFFRQX2M  | 0.075 | 0.000 |   6.230 |   10.130 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.900 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.866 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.836 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -3.596 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -3.502 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -3.453 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -3.210 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -3.207 | 
     | U0_ALU/\ALU_OUT_reg[9]           | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -3.207 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.110
- Arrival Time                  6.085
= Slack Time                    4.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    4.025 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    4.059 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    4.089 | 
     | U_reference_clock_multiplexer/U1        | A ^ -> Y ^   | MX2X6M      | 0.211 | 0.240 |   0.304 |    4.329 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v   | INVX20M     | 0.083 | 0.094 |   0.398 |    4.423 | 
     | REF_CLK_M__L2_I0                        | A v -> Y ^   | CLKINVX40M  | 0.313 | 0.190 |   0.588 |    4.613 | 
     | U0_RegFile/\Reg_File_reg[1][4]          | CK ^ -> QN ^ | SDFFRX4M    | 0.072 | 0.365 |   0.952 |    4.978 | 
     | U0_RegFile/U140                         | A ^ -> Y v   | INVX2M      | 0.121 | 0.096 |   1.048 |    5.073 | 
     | U0_ALU/FE_RC_4_0                        | A v -> Y v   | BUFX8M      | 0.048 | 0.133 |   1.181 |    5.207 | 
     | U0_ALU/div_60/U9                        | B v -> Y ^   | NOR2X4M     | 0.175 | 0.137 |   1.318 |    5.344 | 
     | U0_ALU/div_60/U46                       | A ^ -> Y v   | NAND2X6M    | 0.089 | 0.090 |   1.409 |    5.434 | 
     | U0_ALU/div_60/U37                       | A v -> Y ^   | CLKINVX8M   | 0.070 | 0.068 |   1.477 |    5.502 | 
     | U0_ALU/div_60/U3                        | A ^ -> Y v   | NAND2X12M   | 0.080 | 0.069 |   1.546 |    5.571 | 
     | U0_ALU/div_60/U2                        | A v -> Y ^   | NOR2X8M     | 0.102 | 0.087 |   1.633 |    5.658 | 
     | U0_ALU/div_60/U19                       | S0 ^ -> Y v  | MX2X6M      | 0.112 | 0.237 |   1.870 |    5.895 | 
     | U0_ALU/div_60/FE_RC_57_0                | A v -> Y ^   | INVX2M      | 0.075 | 0.078 |   1.948 |    5.974 | 
     | U0_ALU/div_60/FE_RC_72_0                | A ^ -> Y v   | NAND2X3M    | 0.066 | 0.063 |   2.011 |    6.037 | 
     | U0_ALU/div_60/FE_RC_71_0                | A v -> Y v   | AND3X6M     | 0.066 | 0.154 |   2.165 |    6.190 | 
     | U0_ALU/div_60/U64                       | S0 v -> Y ^  | MX2X1M      | 0.278 | 0.344 |   2.509 |    6.535 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_5_2 | A ^ -> CO ^  | ADDFHX4M    | 0.100 | 0.421 |   2.931 |    6.956 | 
     | U0_ALU/div_60/U6                        | A ^ -> Y v   | INVX4M      | 0.058 | 0.064 |   2.995 |    7.020 | 
     | U0_ALU/div_60/U12                       | A v -> Y ^   | NOR2X12M    | 0.129 | 0.096 |   3.092 |    7.117 | 
     | U0_ALU/div_60/U21                       | S0 ^ -> Y ^  | MXI2X6M     | 0.274 | 0.145 |   3.237 |    7.262 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_4_1 | B ^ -> CO ^  | ADDFHX8M    | 0.096 | 0.292 |   3.529 |    7.554 | 
     | U0_ALU/div_60/FE_RC_201_0               | A1 ^ -> Y ^  | AO22X8M     | 0.077 | 0.147 |   3.675 |    7.701 | 
     | U0_ALU/div_60/U62                       | B ^ -> Y v   | NAND2X4M    | 0.121 | 0.062 |   3.737 |    7.763 | 
     | U0_ALU/div_60/U38                       | C v -> Y ^   | NAND3X4M    | 0.101 | 0.103 |   3.841 |    7.866 | 
     | U0_ALU/div_60/U73                       | A ^ -> Y v   | INVX4M      | 0.043 | 0.049 |   3.890 |    7.915 | 
     | U0_ALU/div_60/U84                       | A v -> Y ^   | NOR2X2M     | 0.522 | 0.317 |   4.207 |    8.232 | 
     | U0_ALU/div_60/FE_RC_1_0                 | S0 ^ -> Y v  | MX2X3M      | 0.128 | 0.319 |   4.526 |    8.551 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_2 | A v -> CO v  | ADDFHX4M    | 0.088 | 0.362 |   4.887 |    8.913 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFHX4M    | 0.095 | 0.233 |   5.120 |    9.145 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFHX4M    | 0.094 | 0.233 |   5.353 |    9.379 | 
     | U0_ALU/div_60/U4                        | A v -> Y ^   | CLKNAND2X2M | 0.153 | 0.113 |   5.466 |    9.492 | 
     | U0_ALU/div_60/U94                       | A ^ -> Y v   | INVX2M      | 0.131 | 0.124 |   5.590 |    9.616 | 
     | U0_ALU/U107                             | B0 v -> Y ^  | AOI22XLM    | 0.396 | 0.320 |   5.911 |    9.936 | 
     | U0_ALU/U104                             | A0 ^ -> Y v  | AOI31X2M    | 0.173 | 0.174 |   6.085 |   10.110 | 
     | U0_ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M   | 0.173 | 0.000 |   6.085 |   10.110 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.025 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.992 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.961 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -3.721 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -3.627 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -3.578 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -3.335 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -3.332 | 
     | U0_ALU/\ALU_OUT_reg[3]           | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -3.332 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.109
- Arrival Time                  5.541
= Slack Time                    4.568
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.568 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    4.602 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    4.632 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    4.872 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    4.966 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.156 | 
     | U0_RegFile/\Reg_File_reg[0][0]   | CK ^ -> Q ^ | SDFFRX1M   | 0.755 | 0.917 |   1.504 |    6.073 | 
     | U0_ALU/mult_56/U44               | A ^ -> Y v  | INVX2M     | 0.270 | 0.268 |   1.773 |    6.341 | 
     | U0_ALU/mult_56/U116              | B v -> Y ^  | NOR2X1M    | 0.288 | 0.232 |   2.004 |    6.572 | 
     | U0_ALU/mult_56/U6                | A ^ -> Y ^  | AND2X2M    | 0.084 | 0.179 |   2.183 |    6.752 | 
     | U0_ALU/mult_56/S1_2_0            | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.551 |   2.735 |    7.303 | 
     | U0_ALU/mult_56/S1_3_0            | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.567 |   3.302 |    7.870 | 
     | U0_ALU/mult_56/S1_4_0            | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   3.865 |    8.433 | 
     | U0_ALU/mult_56/S1_5_0            | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   4.422 |    8.990 | 
     | U0_ALU/mult_56/S1_6_0            | B ^ -> S v  | ADDFX2M    | 0.143 | 0.572 |   4.994 |    9.562 | 
     | U0_ALU/mult_56/FS_1/U13          | A v -> Y v  | BUFX2M     | 0.058 | 0.162 |   5.156 |    9.724 | 
     | U0_ALU/U113                      | A0 v -> Y ^ | AOI211X2M  | 0.322 | 0.234 |   5.390 |    9.958 | 
     | U0_ALU/U174                      | A2 ^ -> Y v | AOI31X2M   | 0.179 | 0.151 |   5.541 |   10.109 | 
     | U0_ALU/\ALU_OUT_reg[6]           | D v         | SDFFRQX2M  | 0.179 | 0.000 |   5.541 |   10.109 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.568 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -4.535 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -4.504 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -4.264 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -4.170 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -4.121 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -3.878 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -3.875 | 
     | U0_ALU/\ALU_OUT_reg[6]           | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -3.875 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.103
- Arrival Time                  5.023
= Slack Time                    5.080
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.080 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.114 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.144 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.384 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.478 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.668 | 
     | U0_RegFile/\Reg_File_reg[0][0]   | CK ^ -> Q ^ | SDFFRX1M   | 0.755 | 0.917 |   1.504 |    6.584 | 
     | U0_ALU/mult_56/U44               | A ^ -> Y v  | INVX2M     | 0.270 | 0.268 |   1.773 |    6.853 | 
     | U0_ALU/mult_56/U116              | B v -> Y ^  | NOR2X1M    | 0.288 | 0.232 |   2.004 |    7.084 | 
     | U0_ALU/mult_56/U6                | A ^ -> Y ^  | AND2X2M    | 0.084 | 0.179 |   2.183 |    7.263 | 
     | U0_ALU/mult_56/S1_2_0            | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.551 |   2.735 |    7.815 | 
     | U0_ALU/mult_56/S1_3_0            | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.567 |   3.302 |    8.381 | 
     | U0_ALU/mult_56/S1_4_0            | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   3.865 |    8.945 | 
     | U0_ALU/mult_56/S1_5_0            | B ^ -> S v  | ADDFX2M    | 0.141 | 0.570 |   4.435 |    9.515 | 
     | U0_ALU/mult_56/FS_1/U12          | A v -> Y v  | BUFX2M     | 0.057 | 0.161 |   4.596 |    9.676 | 
     | U0_ALU/U117                      | A0 v -> Y ^ | AOI211X2M  | 0.347 | 0.252 |   4.848 |    9.927 | 
     | U0_ALU/U114                      | A2 ^ -> Y v | AOI31X2M   | 0.209 | 0.175 |   5.022 |   10.102 | 
     | U0_ALU/\ALU_OUT_reg[5]           | D v         | SDFFRQX2M  | 0.209 | 0.000 |   5.023 |   10.103 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.080 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -5.046 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -5.016 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -4.776 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -4.682 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -4.633 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -4.390 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -4.387 | 
     | U0_ALU/\ALU_OUT_reg[5]           | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -4.387 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.631
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.058
- Arrival Time                  4.970
= Slack Time                    5.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.088 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.122 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.152 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.392 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.486 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.676 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.309 | 0.638 |   1.226 |    6.314 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.323 |    6.410 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.537 |    6.625 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.383 | 0.304 |   1.841 |    6.929 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.426 | 0.341 |   2.182 |    7.270 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.310 |    7.398 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.625 | 0.390 |   2.700 |    7.788 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.321 | 0.329 |   3.028 |    8.116 | 
     | U0_RegFile/U415                  | A1 v -> Y v | AO22X1M    | 0.167 | 0.475 |   3.504 |    8.592 | 
     | U0_RegFile/U280                  | C0 v -> Y ^ | AOI221XLM  | 0.645 | 0.396 |   3.900 |    8.988 | 
     | U0_RegFile/U278                  | B0 ^ -> Y v | OAI22X1M   | 0.229 | 0.202 |   4.102 |    9.190 | 
     | U0_RegFile/U248                  | C0 v -> Y ^ | AOI221XLM  | 1.174 | 0.713 |   4.814 |    9.902 | 
     | U0_RegFile/U247                  | B0 ^ -> Y v | OAI2BB2X1M | 0.213 | 0.156 |   4.970 |   10.058 | 
     | U0_RegFile/\RdData_reg[3]        | D v         | SDFFRQX2M  | 0.213 | 0.000 |   4.970 |   10.058 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.088 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.054 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.024 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -4.784 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -4.690 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.500 | 
     | U0_RegFile/\RdData_reg[3]        | CK ^       | SDFFRQX2M  | 0.377 | 0.043 |   0.631 |   -4.457 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.631
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.060
- Arrival Time                  4.889
= Slack Time                    5.171
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.171 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.205 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.235 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.475 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.569 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.759 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.309 | 0.638 |   1.226 |    6.397 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.323 |    6.493 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.537 |    6.708 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.383 | 0.304 |   1.841 |    7.012 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.426 | 0.341 |   2.182 |    7.353 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.310 |    7.481 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.625 | 0.390 |   2.700 |    7.871 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.321 | 0.329 |   3.028 |    8.199 | 
     | U0_RegFile/U414                  | A1 v -> Y v | AO22X1M    | 0.134 | 0.441 |   3.470 |    8.641 | 
     | U0_RegFile/U276                  | C0 v -> Y ^ | AOI221XLM  | 0.640 | 0.386 |   3.856 |    9.027 | 
     | U0_RegFile/U274                  | B0 ^ -> Y v | OAI22X1M   | 0.218 | 0.190 |   4.046 |    9.217 | 
     | U0_RegFile/U244                  | C0 v -> Y ^ | AOI221XLM  | 1.147 | 0.694 |   4.740 |    9.911 | 
     | U0_RegFile/U243                  | B0 ^ -> Y v | OAI2BB2X1M | 0.205 | 0.148 |   4.889 |   10.060 | 
     | U0_RegFile/\RdData_reg[2]        | D v         | SDFFRQX2M  | 0.205 | 0.000 |   4.889 |   10.060 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.171 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.137 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.107 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -4.867 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -4.773 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.583 | 
     | U0_RegFile/\RdData_reg[2]        | CK ^       | SDFFRQX2M  | 0.377 | 0.043 |   0.631 |   -4.540 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.627
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.055
- Arrival Time                  4.876
= Slack Time                    5.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.179 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.213 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.243 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.483 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.577 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.767 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.309 | 0.638 |   1.226 |    6.405 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.323 |    6.502 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.537 |    6.716 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.383 | 0.304 |   1.841 |    7.020 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.426 | 0.341 |   2.182 |    7.361 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.310 |    7.489 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.625 | 0.390 |   2.700 |    7.879 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.321 | 0.329 |   3.028 |    8.208 | 
     | U0_RegFile/U418                  | A1 v -> Y v | AO22X1M    | 0.149 | 0.458 |   3.486 |    8.665 | 
     | U0_RegFile/U444                  | C0 v -> Y ^ | AOI221XLM  | 0.568 | 0.350 |   3.836 |    9.015 | 
     | U0_RegFile/U267                  | B0 ^ -> Y v | OAI22X1M   | 0.170 | 0.176 |   4.012 |    9.192 | 
     | U0_RegFile/U260                  | C0 v -> Y ^ | AOI221XLM  | 1.202 | 0.716 |   4.728 |    9.908 | 
     | U0_RegFile/U259                  | B0 ^ -> Y v | OAI2BB2X1M | 0.210 | 0.148 |   4.876 |   10.055 | 
     | U0_RegFile/\RdData_reg[6]        | D v         | SDFFRQX2M  | 0.210 | 0.000 |   4.876 |   10.055 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.179 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.146 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.115 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -4.875 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -4.781 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.591 | 
     | U0_RegFile/\RdData_reg[6]        | CK ^       | SDFFRQX2M  | 0.375 | 0.040 |   0.627 |   -4.552 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.620
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.053
- Arrival Time                  4.784
= Slack Time                    5.269
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.269 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.302 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.332 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.573 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.667 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.856 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.309 | 0.638 |   1.226 |    6.494 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.323 |    6.591 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.537 |    6.805 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.383 | 0.304 |   1.841 |    7.110 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.426 | 0.341 |   2.182 |    7.451 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.310 |    7.578 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.625 | 0.390 |   2.700 |    7.968 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.321 | 0.329 |   3.028 |    8.297 | 
     | U0_RegFile/U412                  | A1 v -> Y v | AO22X1M    | 0.159 | 0.467 |   3.496 |    8.764 | 
     | U0_RegFile/U292                  | C0 v -> Y ^ | AOI221XLM  | 0.557 | 0.344 |   3.840 |    9.109 | 
     | U0_RegFile/U290                  | B0 ^ -> Y v | OAI22X1M   | 0.207 | 0.171 |   4.012 |    9.280 | 
     | U0_RegFile/U236                  | C0 v -> Y ^ | AOI221XLM  | 1.051 | 0.637 |   4.649 |    9.918 | 
     | U0_RegFile/U235                  | B0 ^ -> Y v | OAI2BB2X1M | 0.183 | 0.135 |   4.784 |   10.053 | 
     | U0_RegFile/\RdData_reg[0]        | D v         | SDFFRQX2M  | 0.183 | 0.000 |   4.784 |   10.053 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.269 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.235 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.205 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -4.964 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -4.871 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.681 | 
     | U0_RegFile/\RdData_reg[0]        | CK ^       | SDFFRQX2M  | 0.369 | 0.032 |   0.620 |   -4.648 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.624
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.055
- Arrival Time                  4.766
= Slack Time                    5.289
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.289 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.323 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.353 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.593 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.687 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.877 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.309 | 0.638 |   1.226 |    6.515 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.323 |    6.611 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.537 |    6.826 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.383 | 0.304 |   1.841 |    7.130 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.426 | 0.341 |   2.182 |    7.471 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.310 |    7.599 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.625 | 0.390 |   2.700 |    7.989 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.321 | 0.329 |   3.028 |    8.317 | 
     | U0_RegFile/U419                  | A1 v -> Y v | AO22X1M    | 0.149 | 0.457 |   3.486 |    8.774 | 
     | U0_RegFile/U441                  | C0 v -> Y ^ | AOI221XLM  | 0.581 | 0.358 |   3.843 |    9.132 | 
     | U0_RegFile/U232                  | B0 ^ -> Y v | OAI22X1M   | 0.177 | 0.176 |   4.019 |    9.308 | 
     | U0_RegFile/U264                  | C0 v -> Y ^ | AOI221XLM  | 0.981 | 0.591 |   4.611 |    9.900 | 
     | U0_RegFile/U263                  | B0 ^ -> Y v | OAI2BB2X1M | 0.191 | 0.155 |   4.766 |   10.055 | 
     | U0_RegFile/\RdData_reg[7]        | D v         | SDFFRQX2M  | 0.191 | 0.000 |   4.766 |   10.055 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.289 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.255 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.225 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -4.985 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -4.891 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.701 | 
     | U0_RegFile/\RdData_reg[7]        | CK ^       | SDFFRQX2M  | 0.372 | 0.036 |   0.624 |   -4.665 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.628
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.061
- Arrival Time                  4.762
= Slack Time                    5.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.299 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.333 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.363 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.604 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.697 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.887 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.309 | 0.638 |   1.226 |    6.525 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.323 |    6.622 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.537 |    6.836 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.383 | 0.304 |   1.841 |    7.141 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.426 | 0.341 |   2.182 |    7.481 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.310 |    7.609 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.625 | 0.390 |   2.700 |    7.999 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.321 | 0.329 |   3.029 |    8.328 | 
     | U0_RegFile/U417                  | A1 v -> Y v | AO22X1M    | 0.165 | 0.474 |   3.502 |    8.801 | 
     | U0_RegFile/U288                  | C0 v -> Y ^ | AOI221XLM  | 0.566 | 0.352 |   3.854 |    9.154 | 
     | U0_RegFile/U286                  | B0 ^ -> Y v | OAI22X1M   | 0.182 | 0.174 |   4.028 |    9.328 | 
     | U0_RegFile/U256                  | C0 v -> Y ^ | AOI221XLM  | 0.967 | 0.584 |   4.613 |    9.912 | 
     | U0_RegFile/U255                  | B0 ^ -> Y v | OAI2BB2X1M | 0.185 | 0.149 |   4.762 |   10.061 | 
     | U0_RegFile/\RdData_reg[5]        | D v         | SDFFRQX2M  | 0.185 | 0.000 |   4.762 |   10.061 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.299 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.266 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.236 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -4.995 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -4.901 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.712 | 
     | U0_RegFile/\RdData_reg[5]        | CK ^       | SDFFRQX2M  | 0.375 | 0.040 |   0.628 |   -4.671 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.631
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.062
- Arrival Time                  4.757
= Slack Time                    5.305
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.305 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.338 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.369 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.609 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.703 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.893 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.309 | 0.638 |   1.226 |    6.531 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.323 |    6.627 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.537 |    6.841 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.383 | 0.304 |   1.841 |    7.146 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.426 | 0.341 |   2.182 |    7.487 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.310 |    7.614 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.625 | 0.390 |   2.700 |    8.004 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.321 | 0.329 |   3.028 |    8.333 | 
     | U0_RegFile/U416                  | A1 v -> Y v | AO22X1M    | 0.161 | 0.470 |   3.499 |    8.803 | 
     | U0_RegFile/U284                  | C0 v -> Y ^ | AOI221XLM  | 0.515 | 0.319 |   3.817 |    9.122 | 
     | U0_RegFile/U282                  | B0 ^ -> Y v | OAI22X1M   | 0.214 | 0.188 |   4.005 |    9.310 | 
     | U0_RegFile/U252                  | C0 v -> Y ^ | AOI221XLM  | 0.971 | 0.594 |   4.599 |    9.904 | 
     | U0_RegFile/U251                  | B0 ^ -> Y v | OAI2BB2X1M | 0.193 | 0.158 |   4.757 |   10.062 | 
     | U0_RegFile/\RdData_reg[4]        | D v         | SDFFRQX2M  | 0.193 | 0.000 |   4.757 |   10.062 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.305 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.271 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.241 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.001 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -4.907 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.717 | 
     | U0_RegFile/\RdData_reg[4]        | CK ^       | SDFFRQX2M  | 0.377 | 0.043 |   0.631 |   -4.674 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.621
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.057
- Arrival Time                  4.734
= Slack Time                    5.323
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.323 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.356 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.387 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.627 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.721 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.910 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.309 | 0.638 |   1.226 |    6.549 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.323 |    6.645 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.537 |    6.859 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.383 | 0.304 |   1.841 |    7.164 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.426 | 0.341 |   2.182 |    7.505 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.310 |    7.632 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.625 | 0.390 |   2.700 |    8.022 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.321 | 0.329 |   3.028 |    8.351 | 
     | U0_RegFile/U413                  | A1 v -> Y v | AO22X1M    | 0.154 | 0.462 |   3.491 |    8.814 | 
     | U0_RegFile/U272                  | C0 v -> Y ^ | AOI221XLM  | 0.628 | 0.385 |   3.876 |    9.199 | 
     | U0_RegFile/U270                  | B0 ^ -> Y v | OAI22X1M   | 0.205 | 0.180 |   4.056 |    9.379 | 
     | U0_RegFile/U240                  | C0 v -> Y ^ | AOI221XLM  | 0.889 | 0.545 |   4.602 |    9.924 | 
     | U0_RegFile/U239                  | B0 ^ -> Y v | OAI2BB2X1M | 0.162 | 0.133 |   4.734 |   10.057 | 
     | U0_RegFile/\RdData_reg[1]        | D v         | SDFFRQX2M  | 0.162 | 0.000 |   4.734 |   10.057 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.323 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.289 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.259 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.018 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -4.925 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.735 | 
     | U0_RegFile/\RdData_reg[1]        | CK ^       | SDFFRQX2M  | 0.370 | 0.033 |   0.621 |   -4.702 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.631
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.097
- Arrival Time                  4.676
= Slack Time                    5.421
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.420 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.454 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.484 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.725 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.818 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.008 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.612 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.298 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.190 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.121 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.077 | 
     | U0_RegFile/\Reg_File_reg[0][4]    | RN ^        | SDFFRX1M   | 1.195 | 0.019 |   4.676 |   10.097 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.421 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.387 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.357 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.116 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.023 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.833 | 
     | U0_RegFile/\Reg_File_reg[0][4]   | CK ^       | SDFFRX1M   | 0.371 | 0.043 |   0.630 |   -4.790 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][5] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.623
- Setup                         0.325
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.098
- Arrival Time                  4.677
= Slack Time                    5.421
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.421 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.455 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.485 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.725 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.819 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.009 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.612 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.299 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.190 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.122 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.078 | 
     | U0_RegFile/\Reg_File_reg[0][5]    | RN ^        | SDFFRQX1M  | 1.195 | 0.020 |   4.677 |   10.098 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.421 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.387 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.357 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.117 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.023 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.833 | 
     | U0_RegFile/\Reg_File_reg[0][5]   | CK ^       | SDFFRQX1M  | 0.369 | 0.035 |   0.623 |   -4.798 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][0] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.632
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.098
- Arrival Time                  4.676
= Slack Time                    5.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.423 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.456 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.486 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.727 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.821 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.010 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.614 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.300 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.192 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.123 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.079 | 
     | U0_RegFile/\Reg_File_reg[0][0]    | RN ^        | SDFFRX1M   | 1.195 | 0.019 |   4.676 |   10.098 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.423 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.389 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.359 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.118 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.025 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.835 | 
     | U0_RegFile/\Reg_File_reg[0][0]   | CK ^       | SDFFRX1M   | 0.371 | 0.045 |   0.632 |   -4.790 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][3] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.632
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.098
- Arrival Time                  4.676
= Slack Time                    5.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.423 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.456 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.487 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.727 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.821 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.010 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.614 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.300 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.192 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.123 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.079 | 
     | U0_RegFile/\Reg_File_reg[0][3]    | RN ^        | SDFFRX1M   | 1.195 | 0.019 |   4.676 |   10.098 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.423 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.389 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.359 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.119 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.025 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.835 | 
     | U0_RegFile/\Reg_File_reg[0][3]   | CK ^       | SDFFRX1M   | 0.371 | 0.044 |   0.632 |   -4.790 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][1] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.632
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.098
- Arrival Time                  4.675
= Slack Time                    5.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.423 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.457 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.487 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.728 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.821 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.011 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.615 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.301 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.192 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.124 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.080 | 
     | U0_RegFile/\Reg_File_reg[0][1]    | RN ^        | SDFFRX1M   | 1.195 | 0.018 |   4.675 |   10.098 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.423 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.390 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.359 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.119 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.025 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.836 | 
     | U0_RegFile/\Reg_File_reg[0][1]   | CK ^       | SDFFRX1M   | 0.371 | 0.045 |   0.632 |   -4.791 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][2] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.632
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.098
- Arrival Time                  4.675
= Slack Time                    5.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.424 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.457 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.487 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.728 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.822 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.011 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.615 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.301 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.193 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.124 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.080 | 
     | U0_RegFile/\Reg_File_reg[0][2]    | RN ^        | SDFFRX1M   | 1.195 | 0.018 |   4.675 |   10.098 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.424 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.390 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.360 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.119 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.026 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.836 | 
     | U0_RegFile/\Reg_File_reg[0][2]   | CK ^       | SDFFRX1M   | 0.371 | 0.045 |   0.632 |   -4.791 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.634
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.100
- Arrival Time                  4.674
= Slack Time                    5.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.426 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.460 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.490 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.730 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.824 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.014 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.617 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.304 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.195 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.127 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.083 | 
     | U0_RegFile/\Reg_File_reg[11][4]   | RN ^        | SDFFRX1M   | 1.195 | 0.017 |   4.674 |   10.100 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.426 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.392 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.362 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.122 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.028 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.838 | 
     | U0_RegFile/\Reg_File_reg[11][4]  | CK ^       | SDFFRX1M   | 0.371 | 0.046 |   0.634 |   -4.792 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.638
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.104
- Arrival Time                  4.675
= Slack Time                    5.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.429 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.463 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.493 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.734 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.827 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.017 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.621 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.307 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.199 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.130 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.086 | 
     | U0_RegFile/\Reg_File_reg[10][4]   | RN ^        | SDFFRX1M   | 1.195 | 0.018 |   4.675 |   10.104 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.429 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.396 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.366 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.125 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.031 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.842 | 
     | U0_RegFile/\Reg_File_reg[10][4]  | CK ^       | SDFFRX1M   | 0.371 | 0.051 |   0.638 |   -4.791 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][3] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.105
- Arrival Time                  4.675
= Slack Time                    5.430
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.430 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.464 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.494 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.734 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.828 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.018 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.621 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.308 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.199 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.131 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.087 | 
     | U0_RegFile/\Reg_File_reg[10][3]   | RN ^        | SDFFRX1M   | 1.195 | 0.018 |   4.675 |   10.105 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.430 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.396 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.366 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.126 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.032 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.842 | 
     | U0_RegFile/\Reg_File_reg[10][3]  | CK ^       | SDFFRX1M   | 0.371 | 0.051 |   0.639 |   -4.791 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][3] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.105
- Arrival Time                  4.675
= Slack Time                    5.430
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.430 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.464 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.494 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.734 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.828 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.018 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.621 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.308 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.199 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.131 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.087 | 
     | U0_RegFile/\Reg_File_reg[11][3]   | RN ^        | SDFFRX1M   | 1.195 | 0.018 |   4.675 |   10.105 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.430 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.396 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.366 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.126 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.032 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.842 | 
     | U0_RegFile/\Reg_File_reg[11][3]  | CK ^       | SDFFRX1M   | 0.371 | 0.051 |   0.639 |   -4.791 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][5] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.637
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.103
- Arrival Time                  4.672
= Slack Time                    5.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.431 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.464 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.495 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.735 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.829 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.018 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.622 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.308 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.200 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.131 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.087 | 
     | U0_RegFile/\Reg_File_reg[10][5]   | RN ^        | SDFFRX1M   | 1.195 | 0.016 |   4.672 |   10.103 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.431 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.397 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.367 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.126 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.033 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.843 | 
     | U0_RegFile/\Reg_File_reg[10][5]  | CK ^       | SDFFRX1M   | 0.371 | 0.049 |   0.637 |   -4.794 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][5] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.637
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.103
- Arrival Time                  4.672
= Slack Time                    5.432
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.432 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.465 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.496 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.736 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.830 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.019 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.623 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.309 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.201 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.132 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.088 | 
     | U0_RegFile/\Reg_File_reg[11][5]   | RN ^        | SDFFRX1M   | 1.195 | 0.015 |   4.672 |   10.103 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.432 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.398 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.368 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.128 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.034 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.844 | 
     | U0_RegFile/\Reg_File_reg[11][5]  | CK ^       | SDFFRX1M   | 0.371 | 0.049 |   0.637 |   -4.794 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][1] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.649
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.114
- Arrival Time                  4.680
= Slack Time                    5.434
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.434 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.468 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.498 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.738 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.832 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.022 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.626 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.312 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.203 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.135 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.091 | 
     | U0_RegFile/\Reg_File_reg[10][1]   | RN ^        | SDFFRX1M   | 1.195 | 0.023 |   4.680 |   10.114 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.434 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.401 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.370 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.130 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.036 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.846 | 
     | U0_RegFile/\Reg_File_reg[10][1]  | CK ^       | SDFFRX1M   | 0.369 | 0.061 |   0.649 |   -4.786 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][0] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.652
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.117
- Arrival Time                  4.680
= Slack Time                    5.437
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.437 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.471 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.501 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.741 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.835 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.025 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.628 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.315 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.206 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.138 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.094 | 
     | U0_RegFile/\Reg_File_reg[10][0]   | RN ^        | SDFFRX1M   | 1.195 | 0.024 |   4.680 |   10.117 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.437 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.403 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.373 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.133 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.039 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.849 | 
     | U0_RegFile/\Reg_File_reg[10][0]  | CK ^       | SDFFRX1M   | 0.368 | 0.064 |   0.652 |   -4.785 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][1] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.107
- Arrival Time                  4.669
= Slack Time                    5.437
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.437 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.471 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.501 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.741 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.835 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.025 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.629 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.315 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.206 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.138 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.094 | 
     | U0_RegFile/\Reg_File_reg[11][1]   | RN ^        | SDFFRX1M   | 1.195 | 0.013 |   4.669 |   10.107 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.437 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.404 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.373 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.133 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.039 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.849 | 
     | U0_RegFile/\Reg_File_reg[11][1]  | CK ^       | SDFFRX1M   | 0.371 | 0.053 |   0.641 |   -4.797 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][6] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.105
- Arrival Time                  4.666
= Slack Time                    5.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.439 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.473 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.503 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.743 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.837 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.027 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.630 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.317 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.208 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.140 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.096 | 
     | U0_RegFile/\Reg_File_reg[11][6]   | RN ^        | SDFFRX1M   | 1.195 | 0.009 |   4.666 |   10.105 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.439 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.405 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.375 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.135 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.041 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.851 | 
     | U0_RegFile/\Reg_File_reg[11][6]  | CK ^       | SDFFRX1M   | 0.370 | 0.051 |   0.639 |   -4.801 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][2] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.109
- Arrival Time                  4.670
= Slack Time                    5.440
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.440 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.473 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.503 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.744 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.838 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.027 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.631 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.317 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.209 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.140 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.096 | 
     | U0_RegFile/\Reg_File_reg[11][2]   | RN ^        | SDFFRX1M   | 1.195 | 0.013 |   4.670 |   10.109 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.440 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.406 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.376 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.135 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.042 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.852 | 
     | U0_RegFile/\Reg_File_reg[11][2]  | CK ^       | SDFFRX1M   | 0.370 | 0.055 |   0.643 |   -4.796 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[15][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[15][5] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.660
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.125
- Arrival Time                  4.684
= Slack Time                    5.441
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.441 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.475 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.505 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.746 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.839 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.029 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.633 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.319 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.211 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.142 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.098 | 
     | U0_RegFile/\Reg_File_reg[15][5]   | RN ^        | SDFFRX1M   | 1.195 | 0.027 |   4.684 |   10.125 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.441 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.408 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.378 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.137 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.043 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.854 | 
     | U0_RegFile/\Reg_File_reg[15][5]  | CK ^       | SDFFRX1M   | 0.368 | 0.072 |   0.660 |   -4.782 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[15][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[15][6] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.660
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.125
- Arrival Time                  4.684
= Slack Time                    5.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.441 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.475 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.505 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.746 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.839 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.029 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.633 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.319 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.211 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.142 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.098 | 
     | U0_RegFile/\Reg_File_reg[15][6]   | RN ^        | SDFFRX1M   | 1.195 | 0.027 |   4.684 |   10.125 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.442 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.408 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.378 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.137 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.044 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.854 | 
     | U0_RegFile/\Reg_File_reg[15][6]  | CK ^       | SDFFRX1M   | 0.368 | 0.072 |   0.660 |   -4.782 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][6] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.125
- Arrival Time                  4.683
= Slack Time                    5.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.442 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.475 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.506 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.746 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.840 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.030 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.633 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.319 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.211 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.142 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.098 | 
     | U0_RegFile/\Reg_File_reg[14][6]   | RN ^        | SDFFRX1M   | 1.195 | 0.026 |   4.683 |   10.125 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.442 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.408 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.378 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.137 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.044 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.854 | 
     | U0_RegFile/\Reg_File_reg[14][6]  | CK ^       | SDFFRX1M   | 0.368 | 0.071 |   0.659 |   -4.782 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[15][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[15][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.125
- Arrival Time                  4.683
= Slack Time                    5.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.442 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.475 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.506 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.746 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.840 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.030 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.633 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.320 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.211 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.143 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.098 | 
     | U0_RegFile/\Reg_File_reg[15][4]   | RN ^        | SDFFRX1M   | 1.195 | 0.026 |   4.683 |   10.125 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.442 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.408 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.378 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.138 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.044 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.854 | 
     | U0_RegFile/\Reg_File_reg[15][4]  | CK ^       | SDFFRX1M   | 0.368 | 0.072 |   0.659 |   -4.782 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][5] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.124
- Arrival Time                  4.683
= Slack Time                    5.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.442 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.476 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.506 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.746 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.840 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.030 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.633 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.320 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.211 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.143 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.099 | 
     | U0_RegFile/\Reg_File_reg[14][5]   | RN ^        | SDFFRX1M   | 1.195 | 0.026 |   4.683 |   10.124 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.442 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.408 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.378 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.138 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.044 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.854 | 
     | U0_RegFile/\Reg_File_reg[14][5]  | CK ^       | SDFFRX1M   | 0.368 | 0.071 |   0.659 |   -4.783 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][2] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.646
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.112
- Arrival Time                  4.670
= Slack Time                    5.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.442 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.476 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.506 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.746 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.840 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.030 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.633 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.320 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.211 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.143 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.099 | 
     | U0_RegFile/\Reg_File_reg[10][2]   | RN ^        | SDFFRX1M   | 1.195 | 0.013 |   4.670 |   10.112 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.442 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.408 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.378 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.138 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.044 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.854 | 
     | U0_RegFile/\Reg_File_reg[10][2]  | CK ^       | SDFFRX1M   | 0.370 | 0.058 |   0.646 |   -4.796 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.124
- Arrival Time                  4.682
= Slack Time                    5.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.442 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.476 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.506 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.746 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.840 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.030 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.633 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.320 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.211 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.143 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.099 | 
     | U0_RegFile/\Reg_File_reg[14][4]   | RN ^        | SDFFRX1M   | 1.195 | 0.025 |   4.682 |   10.124 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.442 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.408 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.378 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.138 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.044 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.854 | 
     | U0_RegFile/\Reg_File_reg[14][4]  | CK ^       | SDFFRX1M   | 0.368 | 0.071 |   0.659 |   -4.783 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[8][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[8][2] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.648
- Setup                         0.321
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.127
- Arrival Time                  4.680
= Slack Time                    5.447
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.447 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.480 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.511 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.751 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.845 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.035 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.638 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.325 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.216 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.148 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.103 | 
     | U0_RegFile/\Reg_File_reg[8][2]    | RN ^        | SDFFRQX2M  | 1.195 | 0.023 |   4.680 |   10.127 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.447 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.413 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.383 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.143 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.049 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.859 | 
     | U0_RegFile/\Reg_File_reg[8][2]   | CK ^       | SDFFRQX2M  | 0.369 | 0.060 |   0.648 |   -4.799 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[8][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[8][3] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.648
- Setup                         0.321
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.127
- Arrival Time                  4.680
= Slack Time                    5.447
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.447 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.481 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.511 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.751 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.845 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.035 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.638 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.325 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.216 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.148 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.104 | 
     | U0_RegFile/\Reg_File_reg[8][3]    | RN ^        | SDFFRQX2M  | 1.195 | 0.023 |   4.680 |   10.127 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.447 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.413 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.383 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.143 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.049 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.859 | 
     | U0_RegFile/\Reg_File_reg[8][3]   | CK ^       | SDFFRQX2M  | 0.369 | 0.060 |   0.648 |   -4.799 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][3] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.657
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.122
- Arrival Time                  4.675
= Slack Time                    5.447
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.447 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.481 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.511 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.751 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.845 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.035 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.155 | 0.604 |   1.191 |    6.638 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.947 | 0.687 |   1.878 |    7.325 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.153 | 0.891 |   2.769 |    8.216 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.133 | 0.932 |   3.701 |    9.148 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.104 | 
     | U0_RegFile/\Reg_File_reg[14][3]   | RN ^        | SDFFRX1M   | 1.195 | 0.018 |   4.675 |   10.122 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.447 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.413 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.383 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.143 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.049 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.859 | 
     | U0_RegFile/\Reg_File_reg[14][3]  | CK ^       | SDFFRX1M   | 0.368 | 0.069 |   0.657 |   -4.790 | 
     +-------------------------------------------------------------------------------------------------+ 

