strict digraph "compose( ,  )" {
	node [label="\N"];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f73ddab50d0>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f73dd78e4d0>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f73dd7f7090>",
		fillcolor=turquoise,
		label="21:BL
q <= { q[62:0], data[63] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f73dd78ecd0>]",
		style=filled,
		typ=Block];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"21:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f73dd7f71d0>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'q', 'data', 'ena']"];
	"Leaf_18:AL" -> "18:AL";
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f73dd7f1250>",
		fillcolor=turquoise,
		label="26:BL
q <= { q[55:0], q[63] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f73dd7e6850>]",
		style=filled,
		typ=Block];
	"26:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"20:IF" -> "21:BL"	[cond="['load']",
		label=load,
		lineno=20];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f73dd7f1650>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:IF" -> "25:IF"	[cond="['load']",
		label="!(load)",
		lineno=20];
	"25:IF" -> "26:BL"	[cond="['ena']",
		label=ena,
		lineno=25];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
}
