#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000027330189790 .scope module, "branch_logic_tb" "branch_logic_tb" 2 6;
 .timescale -9 -12;
v0000027330032d60_0 .var "data1", 31 0;
v0000027330032e00_0 .var "data2", 31 0;
v0000027330032ea0_0 .var "op", 3 0;
v0000027330032f40_0 .net "out", 0 0, v0000027330064f40_0;  1 drivers
S_00000273300584a0 .scope module, "uut" "branch_logic" 2 16, 3 9 0, S_0000027330189790;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 1 "out";
v0000027330033550_0 .net "BEQ", 0 0, L_0000027330032fe0;  1 drivers
v0000027330189920_0 .net "BGE", 0 0, L_00000273300c86b0;  1 drivers
v00000273300589c0_0 .net "BGEU", 0 0, L_00000273300c8070;  1 drivers
v000002733018bd50_0 .net "BLT", 0 0, L_00000273300c81b0;  1 drivers
v0000027330058630_0 .net "BLTU", 0 0, L_00000273300c8250;  1 drivers
v000002733005b4c0_0 .net "BNE", 0 0, L_0000027330033080;  1 drivers
v000002733005a620_0 .net "data1", 31 0, v0000027330032d60_0;  1 drivers
v000002733005a6c0_0 .net "data2", 31 0, v0000027330032e00_0;  1 drivers
v0000027330064ea0_0 .net "op", 3 0, v0000027330032ea0_0;  1 drivers
v0000027330064f40_0 .var "out", 0 0;
E_0000027330056480/0 .event anyedge, v0000027330064ea0_0, v0000027330033550_0, v000002733005b4c0_0, v000002733018bd50_0;
E_0000027330056480/1 .event anyedge, v0000027330189920_0, v0000027330058630_0, v00000273300589c0_0;
E_0000027330056480 .event/or E_0000027330056480/0, E_0000027330056480/1;
L_0000027330032fe0 .cmp/eq 32, v0000027330032d60_0, v0000027330032e00_0;
L_0000027330033080 .cmp/ne 32, v0000027330032d60_0, v0000027330032e00_0;
L_00000273300c81b0 .cmp/gt.s 32, v0000027330032e00_0, v0000027330032d60_0;
L_00000273300c86b0 .cmp/ge.s 32, v0000027330032d60_0, v0000027330032e00_0;
L_00000273300c8250 .cmp/gt 32, v0000027330032e00_0, v0000027330032d60_0;
L_00000273300c8070 .cmp/ge 32, v0000027330032d60_0, v0000027330032e00_0;
    .scope S_00000273300584a0;
T_0 ;
    %wait E_0000027330056480;
    %delay 2000, 0;
    %load/vec4 v0000027330064ea0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000027330064ea0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027330064f40_0, 0, 1;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027330064f40_0, 0, 1;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0000027330033550_0;
    %store/vec4 v0000027330064f40_0, 0, 1;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v000002733005b4c0_0;
    %store/vec4 v0000027330064f40_0, 0, 1;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v000002733018bd50_0;
    %store/vec4 v0000027330064f40_0, 0, 1;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0000027330189920_0;
    %store/vec4 v0000027330064f40_0, 0, 1;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0000027330058630_0;
    %store/vec4 v0000027330064f40_0, 0, 1;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v00000273300589c0_0;
    %store/vec4 v0000027330064f40_0, 0, 1;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027330064f40_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027330189790;
T_1 ;
    %vpi_call 2 25 "$display", "Starting branch_logic testbench..." {0 0 0};
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000027330032d60_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000027330032e00_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027330032ea0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 32 "$display", "BEQ: data1 = %h, data2 = %h, op = %b, out = %b", v0000027330032d60_0, v0000027330032e00_0, v0000027330032ea0_0, v0000027330032f40_0 {0 0 0};
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000027330032d60_0, 0, 32;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0000027330032e00_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027330032ea0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 39 "$display", "BEQ (Not Equal): data1 = %h, data2 = %h, op = %b, out = %b", v0000027330032d60_0, v0000027330032e00_0, v0000027330032ea0_0, v0000027330032f40_0 {0 0 0};
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000027330032d60_0, 0, 32;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0000027330032e00_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000027330032ea0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 46 "$display", "BNE: data1 = %h, data2 = %h, op = %b, out = %b", v0000027330032d60_0, v0000027330032e00_0, v0000027330032ea0_0, v0000027330032f40_0 {0 0 0};
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000027330032d60_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000027330032e00_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000027330032ea0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "BNE (Equal): data1 = %h, data2 = %h, op = %b, out = %b", v0000027330032d60_0, v0000027330032e00_0, v0000027330032ea0_0, v0000027330032f40_0 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000027330032d60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027330032e00_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000027330032ea0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 60 "$display", "BLT: data1 = %h, data2 = %h, op = %b, out = %b", v0000027330032d60_0, v0000027330032e00_0, v0000027330032ea0_0, v0000027330032f40_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027330032d60_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000027330032e00_0, 0, 32;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000027330032ea0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 67 "$display", "BGE: data1 = %h, data2 = %h, op = %b, out = %b", v0000027330032d60_0, v0000027330032e00_0, v0000027330032ea0_0, v0000027330032f40_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027330032d60_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000027330032e00_0, 0, 32;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000027330032ea0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 74 "$display", "BLTU: data1 = %h, data2 = %h, op = %b, out = %b", v0000027330032d60_0, v0000027330032e00_0, v0000027330032ea0_0, v0000027330032f40_0 {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000027330032d60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027330032e00_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000027330032ea0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 81 "$display", "BGEU: data1 = %h, data2 = %h, op = %b, out = %b", v0000027330032d60_0, v0000027330032e00_0, v0000027330032ea0_0, v0000027330032f40_0 {0 0 0};
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000027330032d60_0, 0, 32;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0000027330032e00_0, 0, 32;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000027330032ea0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 88 "$display", "JAL/JALR: data1 = %h, data2 = %h, op = %b, out = %b", v0000027330032d60_0, v0000027330032e00_0, v0000027330032ea0_0, v0000027330032f40_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027330032d60_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000027330032e00_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027330032ea0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 95 "$display", "No Branch: data1 = %h, data2 = %h, op = %b, out = %b", v0000027330032d60_0, v0000027330032e00_0, v0000027330032ea0_0, v0000027330032f40_0 {0 0 0};
    %vpi_call 2 98 "$display", "Testbench completed." {0 0 0};
    %vpi_call 2 99 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "branch_logic_tb.v";
    "./branch_logic.v";
