<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › chelsio › cxgb › vsc7326.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>vsc7326.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* $Date: 2006/04/28 19:20:06 $ $RCSfile: vsc7326.c,v $ $Revision: 1.19 $ */</span>

<span class="cm">/* Driver for Vitesse VSC7326 (Schaumburg) MAC */</span>

<span class="cp">#include &quot;gmac.h&quot;</span>
<span class="cp">#include &quot;elmer0.h&quot;</span>
<span class="cp">#include &quot;vsc7326_reg.h&quot;</span>

<span class="cm">/* Update fast changing statistics every 15 seconds */</span>
<span class="cp">#define STATS_TICK_SECS 15</span>
<span class="cm">/* 30 minutes for full statistics update */</span>
<span class="cp">#define MAJOR_UPDATE_TICKS (1800 / STATS_TICK_SECS)</span>

<span class="cp">#define MAX_MTU 9600</span>

<span class="cm">/* The egress WM value 0x01a01fff should be used only when the</span>
<span class="cm"> * interface is down (MAC port disabled). This is a workaround</span>
<span class="cm"> * for disabling the T2/MAC flow-control. When the interface is</span>
<span class="cm"> * enabled, the WM value should be set to 0x014a03F0.</span>
<span class="cm"> */</span>
<span class="cp">#define WM_DISABLE	0x01a01fff</span>
<span class="cp">#define WM_ENABLE	0x014a03F0</span>

<span class="k">struct</span> <span class="n">init_table</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">_cmac_instance</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">index</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ticks</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define INITBLOCK_SLEEP	0xffffffff</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vsc_read</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">,</span> <span class="n">vlo</span><span class="p">,</span> <span class="n">vhi</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">mac_lock</span><span class="p">);</span>
	<span class="n">t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vlo</span><span class="p">);</span>
	<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="p">(</span><span class="n">REG_LOCAL_STATUS</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vlo</span><span class="p">);</span>
		<span class="n">t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_LOCAL_STATUS</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vhi</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="p">(</span><span class="n">vhi</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">vlo</span><span class="p">;</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(((</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">50</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">50</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Invalid tpi read from MAC, breaking loop.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="p">(</span><span class="n">REG_LOCAL_DATA</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vlo</span><span class="p">);</span>
	<span class="n">t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_LOCAL_DATA</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vhi</span><span class="p">);</span>

	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">vhi</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">vlo</span><span class="p">;</span>

	<span class="cm">/* pr_err(&quot;rd: block: 0x%x  sublock: 0x%x  reg: 0x%x  data: 0x%x\n&quot;,</span>
<span class="cm">		((addr&amp;0xe000)&gt;&gt;13), ((addr&amp;0x1e00)&gt;&gt;9),</span>
<span class="cm">		((addr&amp;0x01fe)&gt;&gt;1), *val); */</span>
	<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">mac_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vsc_write</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">mac_lock</span><span class="p">);</span>
	<span class="n">t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">);</span>
	<span class="n">t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">,</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">);</span>
	<span class="cm">/* pr_err(&quot;wr: block: 0x%x  sublock: 0x%x  reg: 0x%x  data: 0x%x\n&quot;,</span>
<span class="cm">		((addr&amp;0xe000)&gt;&gt;13), ((addr&amp;0x1e00)&gt;&gt;9),</span>
<span class="cm">		((addr&amp;0x01fe)&gt;&gt;1), data); */</span>
	<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">mac_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Hard reset the MAC.  This wipes out *all* configuration. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">vsc7326_full_reset</span><span class="p">(</span><span class="n">adapter_t</span><span class="o">*</span> <span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">result</span> <span class="o">=</span> <span class="mh">0xffff</span><span class="p">;</span>

	<span class="n">t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_GPO</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_GPO</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x1</span><span class="p">;</span>	<span class="cm">/* Enable mac MAC itself */</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x800</span><span class="p">;</span>	<span class="cm">/* Turn off the red LED */</span>
	<span class="n">t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_GPO</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">vsc_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_SW_RESET</span><span class="p">,</span> <span class="mh">0x80000001</span><span class="p">);</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">vsc_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_SW_RESET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">result</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">result</span> <span class="o">!=</span> <span class="mh">0x0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">init_table</span> <span class="n">vsc7326_reset</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>      <span class="n">REG_IFACE_MODE</span><span class="p">,</span> <span class="mh">0x00000000</span> <span class="p">},</span>
	<span class="p">{</span>         <span class="n">REG_CRC_CFG</span><span class="p">,</span> <span class="mh">0x00000020</span> <span class="p">},</span>
	<span class="p">{</span>   <span class="n">REG_PLL_CLK_SPEED</span><span class="p">,</span> <span class="mh">0x00050c00</span> <span class="p">},</span>
	<span class="p">{</span>   <span class="n">REG_PLL_CLK_SPEED</span><span class="p">,</span> <span class="mh">0x00050c00</span> <span class="p">},</span>
	<span class="p">{</span>            <span class="n">REG_MSCH</span><span class="p">,</span> <span class="mh">0x00002f14</span> <span class="p">},</span>
	<span class="p">{</span>       <span class="n">REG_SPI4_MISC</span><span class="p">,</span> <span class="mh">0x00040409</span> <span class="p">},</span>
	<span class="p">{</span>     <span class="n">REG_SPI4_DESKEW</span><span class="p">,</span> <span class="mh">0x00080000</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">REG_SPI4_ING_SETUP2</span><span class="p">,</span> <span class="mh">0x08080004</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">REG_SPI4_ING_SETUP0</span><span class="p">,</span> <span class="mh">0x04111004</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">REG_SPI4_EGR_SETUP0</span><span class="p">,</span> <span class="mh">0x80001a04</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">REG_SPI4_ING_SETUP1</span><span class="p">,</span> <span class="mh">0x02010000</span> <span class="p">},</span>
	<span class="p">{</span>      <span class="n">REG_AGE_INC</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00000000</span> <span class="p">},</span>
	<span class="p">{</span>      <span class="n">REG_AGE_INC</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00000000</span> <span class="p">},</span>
	<span class="p">{</span>     <span class="n">REG_ING_CONTROL</span><span class="p">,</span> <span class="mh">0x0a200011</span> <span class="p">},</span>
	<span class="p">{</span>     <span class="n">REG_EGR_CONTROL</span><span class="p">,</span> <span class="mh">0xa0010091</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">init_table</span> <span class="n">vsc7326_portinit</span><span class="p">[</span><span class="mi">4</span><span class="p">][</span><span class="mi">22</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>	<span class="cm">/* Port 0 */</span>
			<span class="cm">/* FIFO setup */</span>
		<span class="p">{</span>           <span class="n">REG_DBG</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x000004f0</span> <span class="p">},</span>
		<span class="p">{</span>           <span class="n">REG_HDX</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00073101</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00000022</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00000022</span> <span class="p">},</span>
		<span class="p">{</span>  <span class="n">REG_TOP_BOTTOM</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x003f0000</span> <span class="p">},</span>
		<span class="p">{</span>  <span class="n">REG_TOP_BOTTOM</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00120000</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">REG_HIGH_LOW_WM</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x07460757</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">REG_HIGH_LOW_WM</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">),</span> <span class="n">WM_DISABLE</span> <span class="p">},</span>
		<span class="p">{</span>   <span class="n">REG_CT_THRHLD</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00000000</span> <span class="p">},</span>
		<span class="p">{</span>   <span class="n">REG_CT_THRHLD</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00000000</span> <span class="p">},</span>
		<span class="p">{</span>         <span class="n">REG_BUCKE</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x0002ffff</span> <span class="p">},</span>
		<span class="p">{</span>         <span class="n">REG_BUCKI</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x0002ffff</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00000020</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00000020</span> <span class="p">},</span>
			<span class="cm">/* Port config */</span>
		<span class="p">{</span>       <span class="n">REG_MAX_LEN</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00002710</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_PORT_FAIL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00000002</span> <span class="p">},</span>
		<span class="p">{</span>    <span class="n">REG_NORMALIZER</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00000a64</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_DENORM</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00000010</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_STICK_BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x03baa370</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_DEV_SETUP</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00000083</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_DEV_SETUP</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00000082</span> <span class="p">},</span>
		<span class="p">{</span>      <span class="n">REG_MODE_CFG</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x0200259f</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Port 1 */</span>
			<span class="cm">/* FIFO setup */</span>
		<span class="p">{</span>           <span class="n">REG_DBG</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x000004f0</span> <span class="p">},</span>
		<span class="p">{</span>           <span class="n">REG_HDX</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00073101</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00000022</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00000022</span> <span class="p">},</span>
		<span class="p">{</span>  <span class="n">REG_TOP_BOTTOM</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x007e003f</span> <span class="p">},</span>
		<span class="p">{</span>  <span class="n">REG_TOP_BOTTOM</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00240012</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">REG_HIGH_LOW_WM</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x07460757</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">REG_HIGH_LOW_WM</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span> <span class="n">WM_DISABLE</span> <span class="p">},</span>
		<span class="p">{</span>   <span class="n">REG_CT_THRHLD</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00000000</span> <span class="p">},</span>
		<span class="p">{</span>   <span class="n">REG_CT_THRHLD</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00000000</span> <span class="p">},</span>
		<span class="p">{</span>         <span class="n">REG_BUCKE</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x0002ffff</span> <span class="p">},</span>
		<span class="p">{</span>         <span class="n">REG_BUCKI</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x0002ffff</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00000020</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00000020</span> <span class="p">},</span>
			<span class="cm">/* Port config */</span>
		<span class="p">{</span>       <span class="n">REG_MAX_LEN</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00002710</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_PORT_FAIL</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00000002</span> <span class="p">},</span>
		<span class="p">{</span>    <span class="n">REG_NORMALIZER</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00000a64</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_DENORM</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00000010</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_STICK_BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x03baa370</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_DEV_SETUP</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00000083</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_DEV_SETUP</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x00000082</span> <span class="p">},</span>
		<span class="p">{</span>      <span class="n">REG_MODE_CFG</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x0200259f</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Port 2 */</span>
			<span class="cm">/* FIFO setup */</span>
		<span class="p">{</span>           <span class="n">REG_DBG</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x000004f0</span> <span class="p">},</span>
		<span class="p">{</span>           <span class="n">REG_HDX</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00073101</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00000022</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00000022</span> <span class="p">},</span>
		<span class="p">{</span>  <span class="n">REG_TOP_BOTTOM</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00bd007e</span> <span class="p">},</span>
		<span class="p">{</span>  <span class="n">REG_TOP_BOTTOM</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00360024</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">REG_HIGH_LOW_WM</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x07460757</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">REG_HIGH_LOW_WM</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">),</span> <span class="n">WM_DISABLE</span> <span class="p">},</span>
		<span class="p">{</span>   <span class="n">REG_CT_THRHLD</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00000000</span> <span class="p">},</span>
		<span class="p">{</span>   <span class="n">REG_CT_THRHLD</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00000000</span> <span class="p">},</span>
		<span class="p">{</span>         <span class="n">REG_BUCKE</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x0002ffff</span> <span class="p">},</span>
		<span class="p">{</span>         <span class="n">REG_BUCKI</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x0002ffff</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00000020</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00000020</span> <span class="p">},</span>
			<span class="cm">/* Port config */</span>
		<span class="p">{</span>       <span class="n">REG_MAX_LEN</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00002710</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_PORT_FAIL</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00000002</span> <span class="p">},</span>
		<span class="p">{</span>    <span class="n">REG_NORMALIZER</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00000a64</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_DENORM</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00000010</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_STICK_BIT</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x03baa370</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_DEV_SETUP</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00000083</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_DEV_SETUP</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00000082</span> <span class="p">},</span>
		<span class="p">{</span>      <span class="n">REG_MODE_CFG</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x0200259f</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Port 3 */</span>
			<span class="cm">/* FIFO setup */</span>
		<span class="p">{</span>           <span class="n">REG_DBG</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x000004f0</span> <span class="p">},</span>
		<span class="p">{</span>           <span class="n">REG_HDX</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00073101</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00000022</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00000022</span> <span class="p">},</span>
		<span class="p">{</span>  <span class="n">REG_TOP_BOTTOM</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00fc00bd</span> <span class="p">},</span>
		<span class="p">{</span>  <span class="n">REG_TOP_BOTTOM</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00480036</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">REG_HIGH_LOW_WM</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x07460757</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">REG_HIGH_LOW_WM</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">),</span> <span class="n">WM_DISABLE</span> <span class="p">},</span>
		<span class="p">{</span>   <span class="n">REG_CT_THRHLD</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00000000</span> <span class="p">},</span>
		<span class="p">{</span>   <span class="n">REG_CT_THRHLD</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00000000</span> <span class="p">},</span>
		<span class="p">{</span>         <span class="n">REG_BUCKE</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x0002ffff</span> <span class="p">},</span>
		<span class="p">{</span>         <span class="n">REG_BUCKI</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x0002ffff</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00000020</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_TEST</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00000020</span> <span class="p">},</span>
			<span class="cm">/* Port config */</span>
		<span class="p">{</span>       <span class="n">REG_MAX_LEN</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00002710</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_PORT_FAIL</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00000002</span> <span class="p">},</span>
		<span class="p">{</span>    <span class="n">REG_NORMALIZER</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00000a64</span> <span class="p">},</span>
		<span class="p">{</span>        <span class="n">REG_DENORM</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00000010</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_STICK_BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x03baa370</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_DEV_SETUP</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00000083</span> <span class="p">},</span>
		<span class="p">{</span>     <span class="n">REG_DEV_SETUP</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x00000082</span> <span class="p">},</span>
		<span class="p">{</span>      <span class="n">REG_MODE_CFG</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mh">0x0200259f</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">run_table</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="k">struct</span> <span class="n">init_table</span> <span class="o">*</span><span class="n">ib</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">len</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ib</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">==</span> <span class="n">INITBLOCK_SLEEP</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">udelay</span><span class="p">(</span> <span class="n">ib</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">data</span> <span class="p">);</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;sleep %d us</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span><span class="n">ib</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">data</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">vsc_write</span><span class="p">(</span> <span class="n">adapter</span><span class="p">,</span> <span class="n">ib</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="n">ib</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">data</span> <span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bist_rd</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">moduleid</span><span class="p">,</span> <span class="kt">int</span> <span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">address</span> <span class="o">!=</span> <span class="mh">0x0</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">address</span> <span class="o">!=</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">address</span> <span class="o">!=</span> <span class="mh">0x2</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">address</span> <span class="o">!=</span> <span class="mh">0xd</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">address</span> <span class="o">!=</span> <span class="mh">0xe</span><span class="p">))</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;No bist address: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>

	<span class="n">data</span> <span class="o">=</span> <span class="p">((</span><span class="mh">0x00</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">address</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x00</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">moduleid</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">vsc_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_RAM_BIST_CMD</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="n">vsc_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_RAM_BIST_RESULT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">result</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">result</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">))</span> <span class="o">!=</span> <span class="mh">0x0</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Still in bist read: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">result</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">result</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">))</span> <span class="o">!=</span> <span class="mh">0x0</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;bist read error: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">result</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">result</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bist_wr</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">moduleid</span><span class="p">,</span> <span class="kt">int</span> <span class="n">address</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">address</span> <span class="o">!=</span> <span class="mh">0x0</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">address</span> <span class="o">!=</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">address</span> <span class="o">!=</span> <span class="mh">0x2</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">address</span> <span class="o">!=</span> <span class="mh">0xd</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">address</span> <span class="o">!=</span> <span class="mh">0xe</span><span class="p">))</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;No bist address: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&gt;</span> <span class="mi">255</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Suspicious write out of range value: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>

	<span class="n">data</span> <span class="o">=</span> <span class="p">((</span><span class="mh">0x01</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">address</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">value</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">moduleid</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">vsc_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_RAM_BIST_CMD</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>

	<span class="n">vsc_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_RAM_BIST_CMD</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">result</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">result</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">))</span> <span class="o">!=</span> <span class="mh">0x0</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Still in bist write: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">result</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">result</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">))</span> <span class="o">!=</span> <span class="mh">0x0</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;bist write error: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">result</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">run_bist</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">moduleid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*run bist*/</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">bist_wr</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="n">moduleid</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">bist_wr</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="n">moduleid</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">check_bist</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">moduleid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">result</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">column</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
	<span class="cm">/*check bist*/</span>
	<span class="n">result</span> <span class="o">=</span> <span class="n">bist_rd</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="n">moduleid</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span>
	<span class="n">column</span> <span class="o">=</span> <span class="p">((</span><span class="n">bist_rd</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="n">moduleid</span><span class="p">,</span> <span class="mh">0x0e</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">)</span> <span class="o">+</span>
			<span class="p">(</span><span class="n">bist_rd</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="n">moduleid</span><span class="p">,</span> <span class="mh">0x0d</span><span class="p">)));</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">result</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x3</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Result: 0x%x  BIST error in ram %d, column: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">result</span><span class="p">,</span> <span class="n">moduleid</span><span class="p">,</span> <span class="n">column</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">enable_mem</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">moduleid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*enable mem*/</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">bist_wr</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="n">moduleid</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">run_bist_all</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">vsc_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MEM_BIST</span><span class="p">,</span> <span class="mh">0x5</span><span class="p">);</span>
	<span class="n">vsc_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MEM_BIST</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">port</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">port</span> <span class="o">&lt;</span> <span class="mi">12</span><span class="p">;</span> <span class="n">port</span><span class="o">++</span><span class="p">)</span>
		<span class="n">vsc_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_DEV_SETUP</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">300</span><span class="p">);</span>
	<span class="n">vsc_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_SPI4_MISC</span><span class="p">,</span> <span class="mh">0x00040409</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">300</span><span class="p">);</span>

	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">run_bist</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="mi">13</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">run_bist</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="mi">14</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">run_bist</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="mi">20</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">run_bist</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="mi">21</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">200</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">check_bist</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="mi">13</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">check_bist</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="mi">14</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">check_bist</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="mi">20</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">check_bist</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="mi">21</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">enable_mem</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="mi">13</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">enable_mem</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="mi">14</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">enable_mem</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="mi">20</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">enable_mem</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="mi">21</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">300</span><span class="p">);</span>
	<span class="n">vsc_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_SPI4_MISC</span><span class="p">,</span> <span class="mh">0x60040400</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">300</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">port</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">port</span> <span class="o">&lt;</span> <span class="mi">12</span><span class="p">;</span> <span class="n">port</span><span class="o">++</span><span class="p">)</span>
		<span class="n">vsc_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_DEV_SETUP</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="mh">0x1</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">300</span><span class="p">);</span>
	<span class="n">vsc_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MEM_BIST</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mac_intr_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mac_intr_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mac_intr_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mac_intr_clear</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Expect MAC address to be in network byte order. */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">mac_set_address</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span><span class="o">*</span> <span class="n">mac</span><span class="p">,</span> <span class="n">u8</span> <span class="n">addr</span><span class="p">[</span><span class="mi">6</span><span class="p">])</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>

	<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MAC_LOW_ADDR</span><span class="p">(</span><span class="n">port</span><span class="p">),</span>
		  <span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]);</span>
	<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MAC_HIGH_ADDR</span><span class="p">(</span><span class="n">port</span><span class="p">),</span>
		  <span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>

	<span class="n">vsc_read</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_ING_FFILT_UM_EN</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xf0000000</span><span class="p">;</span>
	<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_ING_FFILT_UM_EN</span><span class="p">,</span> <span class="n">val</span> <span class="o">|</span> <span class="p">(</span><span class="n">port</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">));</span>

	<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_ING_FFILT_MASK0</span><span class="p">,</span>
		  <span class="mh">0xffff0000</span> <span class="o">|</span> <span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]);</span>
	<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_ING_FFILT_MASK1</span><span class="p">,</span>
		  <span class="mh">0xffff0000</span> <span class="o">|</span> <span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
	<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_ING_FFILT_MASK2</span><span class="p">,</span>
		  <span class="mh">0xffff0000</span> <span class="o">|</span> <span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mac_get_address</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">,</span> <span class="n">u8</span> <span class="n">addr</span><span class="p">[</span><span class="mi">6</span><span class="p">])</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">addr_lo</span><span class="p">,</span> <span class="n">addr_hi</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>

	<span class="n">vsc_read</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MAC_LOW_ADDR</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">addr_lo</span><span class="p">);</span>
	<span class="n">vsc_read</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MAC_HIGH_ADDR</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">addr_hi</span><span class="p">);</span>

	<span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="p">(</span><span class="n">addr_hi</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="p">(</span><span class="n">addr_hi</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">addr_hi</span><span class="p">;</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="p">(</span><span class="n">addr_lo</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="p">(</span><span class="n">addr_lo</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">addr_lo</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* This is intended to reset a port, not the whole MAC */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">mac_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>

	<span class="n">run_table</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">vsc7326_portinit</span><span class="p">[</span><span class="n">index</span><span class="p">],</span>
		  <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vsc7326_portinit</span><span class="p">[</span><span class="n">index</span><span class="p">]));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mac_set_rx_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">,</span> <span class="k">struct</span> <span class="n">t1_rx_mode</span> <span class="o">*</span><span class="n">rm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>

	<span class="n">vsc_read</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_ING_FFILT_UM_EN</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">v</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">t1_rx_mode_promisc</span><span class="p">(</span><span class="n">rm</span><span class="p">))</span>
		<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">port</span> <span class="o">+</span> <span class="mi">16</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">v</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">port</span> <span class="o">+</span> <span class="mi">16</span><span class="p">);</span>

	<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_ING_FFILT_UM_EN</span><span class="p">,</span> <span class="n">v</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mac_set_mtu</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mtu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mtu</span> <span class="o">&gt;</span> <span class="n">MAX_MTU</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* max_len includes header and FCS */</span>
	<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MAX_LEN</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="n">mtu</span> <span class="o">+</span> <span class="mi">14</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mac_set_speed_duplex_fc</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">,</span> <span class="kt">int</span> <span class="n">speed</span><span class="p">,</span> <span class="kt">int</span> <span class="n">duplex</span><span class="p">,</span>
				   <span class="kt">int</span> <span class="n">fc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">enable</span><span class="p">,</span> <span class="n">port</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">speed</span> <span class="o">!=</span> <span class="n">SPEED_10</span> <span class="o">&amp;&amp;</span> <span class="n">speed</span> <span class="o">!=</span> <span class="n">SPEED_100</span> <span class="o">&amp;&amp;</span>
	    <span class="n">speed</span> <span class="o">!=</span> <span class="n">SPEED_1000</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">duplex</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">duplex</span> <span class="o">!=</span> <span class="n">DUPLEX_FULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">vsc_read</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MODE_CFG</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">v</span><span class="p">);</span>
		<span class="n">enable</span> <span class="o">=</span> <span class="n">v</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>             <span class="cm">/* save tx/rx enables */</span>
		<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xf</span><span class="p">;</span>
		<span class="n">v</span> <span class="o">|=</span> <span class="mi">4</span><span class="p">;</span>                     <span class="cm">/* full duplex */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">==</span> <span class="n">SPEED_1000</span><span class="p">)</span>
			<span class="n">v</span> <span class="o">|=</span> <span class="mi">8</span><span class="p">;</span>             <span class="cm">/* GigE */</span>
		<span class="n">enable</span> <span class="o">|=</span> <span class="n">v</span><span class="p">;</span>
		<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MODE_CFG</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="n">v</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">==</span> <span class="n">SPEED_1000</span><span class="p">)</span>
			<span class="n">v</span> <span class="o">=</span> <span class="mh">0x82</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">==</span> <span class="n">SPEED_100</span><span class="p">)</span>
			<span class="n">v</span> <span class="o">=</span> <span class="mh">0x84</span><span class="p">;</span>
		<span class="k">else</span>	<span class="cm">/* SPEED_10 */</span>
			<span class="n">v</span> <span class="o">=</span> <span class="mh">0x86</span><span class="p">;</span>
		<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_DEV_SETUP</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="n">v</span> <span class="o">|</span> <span class="mi">1</span><span class="p">);</span> <span class="cm">/* reset */</span>
		<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_DEV_SETUP</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="n">v</span><span class="p">);</span>
		<span class="n">vsc_read</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_DBG</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">v</span><span class="p">);</span>
		<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xff00</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">==</span> <span class="n">SPEED_1000</span><span class="p">)</span>
			<span class="n">v</span> <span class="o">|=</span> <span class="mh">0x400</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">==</span> <span class="n">SPEED_100</span><span class="p">)</span>
			<span class="n">v</span> <span class="o">|=</span> <span class="mh">0x2000</span><span class="p">;</span>
		<span class="k">else</span>	<span class="cm">/* SPEED_10 */</span>
			<span class="n">v</span> <span class="o">|=</span> <span class="mh">0xff00</span><span class="p">;</span>
		<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_DBG</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="n">v</span><span class="p">);</span>

		<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_TX_IFG</span><span class="p">(</span><span class="n">port</span><span class="p">),</span>
			  <span class="n">speed</span> <span class="o">==</span> <span class="n">SPEED_1000</span> <span class="o">?</span> <span class="mi">5</span> <span class="o">:</span> <span class="mh">0x11</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">duplex</span> <span class="o">==</span> <span class="n">DUPLEX_HALF</span><span class="p">)</span>
			<span class="n">enable</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>	<span class="cm">/* 100 or 10 */</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">==</span> <span class="n">SPEED_1000</span><span class="p">)</span>
			<span class="n">enable</span> <span class="o">=</span> <span class="mh">0xc</span><span class="p">;</span>
		<span class="k">else</span>	<span class="cm">/* SPEED_100 or 10 */</span>
			<span class="n">enable</span> <span class="o">=</span> <span class="mh">0x4</span><span class="p">;</span>
		<span class="n">enable</span> <span class="o">|=</span> <span class="mh">0x9</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">;</span>	<span class="cm">/* IFG1 */</span>
		<span class="n">enable</span> <span class="o">|=</span> <span class="mh">0x6</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">;</span>	<span class="cm">/* IFG2 */</span>
		<span class="n">enable</span> <span class="o">|=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>	<span class="cm">/* VLAN */</span>
		<span class="n">enable</span> <span class="o">|=</span> <span class="mh">0x3</span><span class="p">;</span>		<span class="cm">/* RX/TX EN */</span>
		<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MODE_CFG</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="n">enable</span><span class="p">);</span>

	<span class="p">}</span>

	<span class="n">vsc_read</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_PAUSE_CFG</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">v</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="mh">0xfff0ffff</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="mh">0x20000</span><span class="p">;</span>      <span class="cm">/* xon/xoff */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fc</span> <span class="o">&amp;</span> <span class="n">PAUSE_RX</span><span class="p">)</span>
		<span class="n">v</span> <span class="o">|=</span> <span class="mh">0x40000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fc</span> <span class="o">&amp;</span> <span class="n">PAUSE_TX</span><span class="p">)</span>
		<span class="n">v</span> <span class="o">|=</span> <span class="mh">0x80000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fc</span> <span class="o">==</span> <span class="p">(</span><span class="n">PAUSE_RX</span> <span class="o">|</span> <span class="n">PAUSE_TX</span><span class="p">))</span>
		<span class="n">v</span> <span class="o">|=</span> <span class="mh">0x10000</span><span class="p">;</span>
	<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_PAUSE_CFG</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="n">v</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mac_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">,</span> <span class="kt">int</span> <span class="n">which</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>

	<span class="cm">/* Write the correct WM value when the port is enabled. */</span>
	<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_HIGH_LOW_WM</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="n">port</span><span class="p">),</span> <span class="n">WM_ENABLE</span><span class="p">);</span>

	<span class="n">vsc_read</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MODE_CFG</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">which</span> <span class="o">&amp;</span> <span class="n">MAC_DIRECTION_RX</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">which</span> <span class="o">&amp;</span> <span class="n">MAC_DIRECTION_TX</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MODE_CFG</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mac_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">,</span> <span class="kt">int</span> <span class="n">which</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">port</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>

	<span class="cm">/* Reset the port, this also writes the correct WM value */</span>
	<span class="n">mac_reset</span><span class="p">(</span><span class="n">mac</span><span class="p">);</span>

	<span class="n">vsc_read</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MODE_CFG</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">which</span> <span class="o">&amp;</span> <span class="n">MAC_DIRECTION_RX</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">which</span> <span class="o">&amp;</span> <span class="n">MAC_DIRECTION_TX</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x1</span><span class="p">;</span>
	<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MODE_CFG</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">vsc_read</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_MODE_CFG</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>

	<span class="cm">/* Clear stats */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x3a</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
		<span class="n">vsc_write</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">CRA</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">i</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Clear software counters */</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac_statistics</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rmon_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">stat</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">,</span> <span class="n">lo</span><span class="p">;</span>

	<span class="n">vsc_read</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">v</span><span class="p">);</span>
	<span class="n">lo</span> <span class="o">=</span> <span class="o">*</span><span class="n">stat</span><span class="p">;</span>
	<span class="o">*</span><span class="n">stat</span> <span class="o">=</span> <span class="o">*</span><span class="n">stat</span> <span class="o">-</span> <span class="n">lo</span> <span class="o">+</span> <span class="n">v</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">&lt;</span> <span class="n">lo</span><span class="p">)</span>
		<span class="o">*</span><span class="n">stat</span> <span class="o">+=</span> <span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">port_stats_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">hw_stats</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>

<span class="cp">#define HW_STAT(reg, stat_name) \</span>
<span class="cp">	{ reg, (&amp;((struct cmac_statistics *)NULL)-&gt;stat_name) - (u64 *)NULL }</span>

		<span class="cm">/* Rx stats */</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">RxUnicast</span><span class="p">,</span> <span class="n">RxUnicastFramesOK</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">RxMulticast</span><span class="p">,</span> <span class="n">RxMulticastFramesOK</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">RxBroadcast</span><span class="p">,</span> <span class="n">RxBroadcastFramesOK</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">Crc</span><span class="p">,</span> <span class="n">RxFCSErrors</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">RxAlignment</span><span class="p">,</span> <span class="n">RxAlignErrors</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">RxOversize</span><span class="p">,</span> <span class="n">RxFrameTooLongErrors</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">RxPause</span><span class="p">,</span> <span class="n">RxPauseFrames</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">RxJabbers</span><span class="p">,</span> <span class="n">RxJabberErrors</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">RxFragments</span><span class="p">,</span> <span class="n">RxRuntErrors</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">RxUndersize</span><span class="p">,</span> <span class="n">RxRuntErrors</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">RxSymbolCarrier</span><span class="p">,</span> <span class="n">RxSymbolErrors</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">RxSize1519ToMax</span><span class="p">,</span> <span class="n">RxJumboFramesOK</span><span class="p">),</span>

		<span class="cm">/* Tx stats (skip collision stats as we are full-duplex only) */</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">TxUnicast</span><span class="p">,</span> <span class="n">TxUnicastFramesOK</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">TxMulticast</span><span class="p">,</span> <span class="n">TxMulticastFramesOK</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">TxBroadcast</span><span class="p">,</span> <span class="n">TxBroadcastFramesOK</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">TxPause</span><span class="p">,</span> <span class="n">TxPauseFrames</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">TxUnderrun</span><span class="p">,</span> <span class="n">TxUnderrun</span><span class="p">),</span>
		<span class="n">HW_STAT</span><span class="p">(</span><span class="n">TxSize1519ToMax</span><span class="p">,</span> <span class="n">TxJumboFramesOK</span><span class="p">),</span>
	<span class="p">},</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">hw_stats</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>
	<span class="n">u64</span> <span class="o">*</span><span class="n">stats</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">hw_stats</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">rmon_update</span><span class="p">(</span><span class="n">mac</span><span class="p">,</span> <span class="n">CRA</span><span class="p">(</span><span class="mh">0x4</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">),</span> <span class="n">stats</span> <span class="o">+</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">);</span>

	<span class="n">rmon_update</span><span class="p">(</span><span class="n">mac</span><span class="p">,</span> <span class="n">REG_TX_OK_BYTES</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">TxOctetsOK</span><span class="p">);</span>
	<span class="n">rmon_update</span><span class="p">(</span><span class="n">mac</span><span class="p">,</span> <span class="n">REG_RX_OK_BYTES</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">RxOctetsOK</span><span class="p">);</span>
	<span class="n">rmon_update</span><span class="p">(</span><span class="n">mac</span><span class="p">,</span> <span class="n">REG_RX_BAD_BYTES</span><span class="p">(</span><span class="n">port</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">RxOctetsBad</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This function is called periodically to accumulate the current values of the</span>
<span class="cm"> * RMON counters into the port statistics.  Since the counters are only 32 bits</span>
<span class="cm"> * some of them can overflow in less than a minute at GigE speeds, so this</span>
<span class="cm"> * function should be called every 30 seconds or so.</span>
<span class="cm"> *</span>
<span class="cm"> * To cut down on reading costs we update only the octet counters at each tick</span>
<span class="cm"> * and do a full update at major ticks, which can be every 30 minutes or more.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">cmac_statistics</span> <span class="o">*</span><span class="nf">mac_update_statistics</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">,</span>
							   <span class="kt">int</span> <span class="n">flag</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flag</span> <span class="o">==</span> <span class="n">MAC_STATS_UPDATE_FULL</span> <span class="o">||</span>
	    <span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span><span class="o">-&gt;</span><span class="n">ticks</span> <span class="o">&gt;=</span> <span class="n">MAJOR_UPDATE_TICKS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">port_stats_update</span><span class="p">(</span><span class="n">mac</span><span class="p">);</span>
		<span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span><span class="o">-&gt;</span><span class="n">ticks</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>

		<span class="n">rmon_update</span><span class="p">(</span><span class="n">mac</span><span class="p">,</span> <span class="n">REG_RX_OK_BYTES</span><span class="p">(</span><span class="n">port</span><span class="p">),</span>
			    <span class="o">&amp;</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">RxOctetsOK</span><span class="p">);</span>
		<span class="n">rmon_update</span><span class="p">(</span><span class="n">mac</span><span class="p">,</span> <span class="n">REG_RX_BAD_BYTES</span><span class="p">(</span><span class="n">port</span><span class="p">),</span>
			    <span class="o">&amp;</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">RxOctetsBad</span><span class="p">);</span>
		<span class="n">rmon_update</span><span class="p">(</span><span class="n">mac</span><span class="p">,</span> <span class="n">REG_TX_OK_BYTES</span><span class="p">(</span><span class="n">port</span><span class="p">),</span>
			    <span class="o">&amp;</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">TxOctetsOK</span><span class="p">);</span>
		<span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span><span class="o">-&gt;</span><span class="n">ticks</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mac_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">mac</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cmac_ops</span> <span class="n">vsc7326_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">destroy</span>                  <span class="o">=</span> <span class="n">mac_destroy</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>                    <span class="o">=</span> <span class="n">mac_reset</span><span class="p">,</span>
	<span class="p">.</span><span class="n">interrupt_handler</span>        <span class="o">=</span> <span class="n">mac_intr_handler</span><span class="p">,</span>
	<span class="p">.</span><span class="n">interrupt_enable</span>         <span class="o">=</span> <span class="n">mac_intr_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">interrupt_disable</span>        <span class="o">=</span> <span class="n">mac_intr_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">interrupt_clear</span>          <span class="o">=</span> <span class="n">mac_intr_clear</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>                   <span class="o">=</span> <span class="n">mac_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>                  <span class="o">=</span> <span class="n">mac_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mtu</span>                  <span class="o">=</span> <span class="n">mac_set_mtu</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rx_mode</span>              <span class="o">=</span> <span class="n">mac_set_rx_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_speed_duplex_fc</span>      <span class="o">=</span> <span class="n">mac_set_speed_duplex_fc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">statistics_update</span>        <span class="o">=</span> <span class="n">mac_update_statistics</span><span class="p">,</span>
	<span class="p">.</span><span class="n">macaddress_get</span>           <span class="o">=</span> <span class="n">mac_get_address</span><span class="p">,</span>
	<span class="p">.</span><span class="n">macaddress_set</span>           <span class="o">=</span> <span class="n">mac_set_address</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="nf">vsc7326_mac_create</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">mac</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">mac</span><span class="p">)</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">cmac_instance</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mac</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vsc7326_ops</span><span class="p">;</span>
	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span> <span class="o">=</span> <span class="p">(</span><span class="n">cmac_instance</span> <span class="o">*</span><span class="p">)(</span><span class="n">mac</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span>  <span class="o">=</span> <span class="n">adapter</span><span class="p">;</span>

	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">=</span> <span class="n">index</span><span class="p">;</span>
	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">instance</span><span class="o">-&gt;</span><span class="n">ticks</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">vhi</span><span class="p">,</span> <span class="n">vlo</span><span class="p">;</span>

		<span class="n">vhi</span> <span class="o">=</span> <span class="n">vlo</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="p">(</span><span class="n">REG_LOCAL_STATUS</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vlo</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">REG_LOCAL_STATUS</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vhi</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">vhi</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">vlo</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="o">++</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10000</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">val</span> <span class="o">==</span> <span class="mh">0xffffffff</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">mac</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">vsc7326_mac_reset</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">vsc7326_full_reset</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">run_bist_all</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
	<span class="n">run_table</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">vsc7326_reset</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vsc7326_reset</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">gmac</span> <span class="n">t1_vsc7326_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">stats_update_period</span> <span class="o">=</span> <span class="n">STATS_TICK_SECS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">create</span>              <span class="o">=</span> <span class="n">vsc7326_mac_create</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>               <span class="o">=</span> <span class="n">vsc7326_mac_reset</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
