OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre check_setup
--------------------------------------------------------------------------
Warning: There are 32 unconstrained endpoints.

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns -263804.41

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns -140.38

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack -140.38

==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ces_0_0 (rising edge-triggered flip-flop clocked by clock)
Endpoint: ces_0_1 (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ces_0_0/clock (Element)
     1    1.39    5.36  167.19  167.19 ^ ces_0_0/io_outs_right[4] (Element)
                                         ces_0_0_io_outs_right[4] (net)
                  5.36    0.00  167.19 ^ ces_0_1/io_ins_right[4] (Element)
                                167.19   data arrival time

                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00   clock uncertainty
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ces_0_1/clock (Element)
                         98.80  108.80   library hold time
                                108.80   data required time
-----------------------------------------------------------------------------
                                108.80   data required time
                               -167.19   data arrival time
-----------------------------------------------------------------------------
                                 58.40   slack (MET)


Startpoint: ces_0_7 (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_outs_right_0[9] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ces_0_7/clock (Element)
     1    1.50    5.16  163.18  163.18 v ces_0_7/io_outs_right[9] (Element)
                                         io_outs_right_0[9] (net)
                  5.16    0.07  163.24 v io_outs_right_0[9] (out)
                                163.24   data arrival time

                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        275.00  275.00   clock network delay (ideal)
                         10.00  285.00   clock uncertainty
                          0.00  285.00   clock reconvergence pessimism
                        -64.00  221.00   output external delay
                                221.00   data required time
-----------------------------------------------------------------------------
                                221.00   data required time
                               -163.24   data arrival time
-----------------------------------------------------------------------------
                                -57.76   slack (VIOLATED)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: io_ins_up_0[44] (input port clocked by clock_vir)
Endpoint: ces_0_0 (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        275.00  275.00   clock network delay (ideal)
                        240.00  515.00 v input external delay
     1    2.03    0.00    0.00  515.00 v io_ins_up_0[44] (in)
                                         io_ins_up_0[44] (net)
                  0.56    0.18  515.18 v ces_0_0/io_ins_up[44] (Element)
                                515.18   data arrival time

                  0.00  320.00  320.00   clock clock (rise edge)
                          0.00  320.00   clock network delay (ideal)
                        -10.00  310.00   clock uncertainty
                          0.00  310.00   clock reconvergence pessimism
                                310.00 ^ ces_0_0/clock (Element)
                         64.80  374.80   library setup time
                                374.80   data required time
-----------------------------------------------------------------------------
                                374.80   data required time
                               -515.18   data arrival time
-----------------------------------------------------------------------------
                               -140.38   slack (VIOLATED)


Startpoint: _134_ (falling edge-triggered flip-flop clocked by clock')
Endpoint: io_lsbs_3 (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 v _134_/CLK (DFFLQNx1_ASAP7_75t_R)
     1    2.44   22.86   41.38   41.38 v _134_/QN (DFFLQNx1_ASAP7_75t_R)
                                         _060_ (net)
                 22.87    0.20   41.58 v _127_/A (INVx3_ASAP7_75t_R)
     1    0.70    7.02    6.34   47.91 ^ _127_/Y (INVx3_ASAP7_75t_R)
                                         io_lsbs_3 (net)
                  7.02    0.05   47.96 ^ io_lsbs_3 (out)
                                 47.96   data arrival time

                  0.00  320.00  320.00   clock clock_vir (rise edge)
                        275.00  595.00   clock network delay (ideal)
                        -10.00  585.00   clock uncertainty
                          0.00  585.00   clock reconvergence pessimism
                       -240.00  345.00   output external delay
                                345.00   data required time
-----------------------------------------------------------------------------
                                345.00   data required time
                                -47.96   data arrival time
-----------------------------------------------------------------------------
                                297.04   slack (MET)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: io_ins_up_0[44] (input port clocked by clock_vir)
Endpoint: ces_0_0 (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        275.00  275.00   clock network delay (ideal)
                        240.00  515.00 v input external delay
     1    2.03    0.00    0.00  515.00 v io_ins_up_0[44] (in)
                                         io_ins_up_0[44] (net)
                  0.56    0.18  515.18 v ces_0_0/io_ins_up[44] (Element)
                                515.18   data arrival time

                  0.00  320.00  320.00   clock clock (rise edge)
                          0.00  320.00   clock network delay (ideal)
                        -10.00  310.00   clock uncertainty
                          0.00  310.00   clock reconvergence pessimism
                                310.00 ^ ces_0_0/clock (Element)
                         64.80  374.80   library setup time
                                374.80   data required time
-----------------------------------------------------------------------------
                                374.80   data required time
                               -515.18   data arrival time
-----------------------------------------------------------------------------
                               -140.38   slack (VIOLATED)


Startpoint: _134_ (falling edge-triggered flip-flop clocked by clock')
Endpoint: io_lsbs_3 (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 v _134_/CLK (DFFLQNx1_ASAP7_75t_R)
     1    2.44   22.86   41.38   41.38 v _134_/QN (DFFLQNx1_ASAP7_75t_R)
                                         _060_ (net)
                 22.87    0.20   41.58 v _127_/A (INVx3_ASAP7_75t_R)
     1    0.70    7.02    6.34   47.91 ^ _127_/Y (INVx3_ASAP7_75t_R)
                                         io_lsbs_3 (net)
                  7.02    0.05   47.96 ^ io_lsbs_3 (out)
                                 47.96   data arrival time

                  0.00  320.00  320.00   clock clock_vir (rise edge)
                        275.00  595.00   clock network delay (ideal)
                        -10.00  585.00   clock uncertainty
                          0.00  585.00   clock reconvergence pessimism
                       -240.00  345.00   output external delay
                                345.00   data required time
-----------------------------------------------------------------------------
                                345.00   data required time
                                -47.96   data arrival time
-----------------------------------------------------------------------------
                                297.04   slack (MET)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.08e-04   1.29e-05   9.64e-09   3.21e-04  81.6%
Combinational          7.42e-06   6.46e-05   6.36e-09   7.21e-05  18.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.15e-04   7.76e-05   1.60e-08   3.93e-04 100.0%
                          80.2%      19.8%       0.0%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 119649 u^2 88% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
6576

==========================================================================
pin_count
--------------------------------------------------------------------------
34115

Perform port buffering...
[INFO RSZ-0027] Inserted 2048 input buffers.
[INFO RSZ-0028] Inserted 2112 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0039] Resized 64 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 56 tie TIELOx1_ASAP7_75t_R instances.
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer check_setup
--------------------------------------------------------------------------
Warning: There are 32 unconstrained endpoints.

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -289037.06

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns -152.63

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack -152.63

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ces_0_0 (rising edge-triggered flip-flop clocked by clock)
Endpoint: ces_0_1 (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ces_0_0/clock (Element)
     1    1.39    5.36  167.19  167.19 ^ ces_0_0/io_outs_right[4] (Element)
                                         ces_0_0_io_outs_right[4] (net)
                  5.36    0.00  167.19 ^ ces_0_1/io_ins_right[4] (Element)
                                167.19   data arrival time

                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00   clock uncertainty
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ces_0_1/clock (Element)
                         98.80  108.80   library hold time
                                108.80   data required time
-----------------------------------------------------------------------------
                                108.80   data required time
                               -167.19   data arrival time
-----------------------------------------------------------------------------
                                 58.40   slack (MET)


Startpoint: ces_0_7 (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_outs_right_0[9] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ces_0_7/clock (Element)
     1    1.78    5.50  163.38  163.38 v ces_0_7/io_outs_right[9] (Element)
                                         net3200 (net)
                  5.50    0.09  163.47 v output3200/A (BUFx2_ASAP7_75t_R)
     1    0.30    4.26   11.81  175.28 v output3200/Y (BUFx2_ASAP7_75t_R)
                                         io_outs_right_0[9] (net)
                  4.26    0.01  175.28 v io_outs_right_0[9] (out)
                                175.28   data arrival time

                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        275.00  275.00   clock network delay (ideal)
                         10.00  285.00   clock uncertainty
                          0.00  285.00   clock reconvergence pessimism
                        -64.00  221.00   output external delay
                                221.00   data required time
-----------------------------------------------------------------------------
                                221.00   data required time
                               -175.28   data arrival time
-----------------------------------------------------------------------------
                                -45.72   slack (VIOLATED)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: io_ins_up_2[44] (input port clocked by clock_vir)
Endpoint: ces_0_2 (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        275.00  275.00   clock network delay (ideal)
                        240.00  515.00 v input external delay
     1    0.87    0.00    0.00  515.00 v io_ins_up_2[44] (in)
                                         io_ins_up_2[44] (net)
                  0.09    0.03  515.03 v input1703/A (BUFx2_ASAP7_75t_R)
     1    1.77    7.86   12.24  527.26 v input1703/Y (BUFx2_ASAP7_75t_R)
                                         net1703 (net)
                  7.87    0.16  527.42 v ces_0_2/io_ins_up[44] (Element)
                                527.42   data arrival time

                  0.00  320.00  320.00   clock clock (rise edge)
                          0.00  320.00   clock network delay (ideal)
                        -10.00  310.00   clock uncertainty
                          0.00  310.00   clock reconvergence pessimism
                                310.00 ^ ces_0_2/clock (Element)
                         64.80  374.80   library setup time
                                374.80   data required time
-----------------------------------------------------------------------------
                                374.80   data required time
                               -527.42   data arrival time
-----------------------------------------------------------------------------
                               -152.63   slack (VIOLATED)


Startpoint: _134_ (falling edge-triggered flip-flop clocked by clock')
Endpoint: io_lsbs_3 (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 v _134_/CLK (DFFLQNx2_ASAP7_75t_R)
     1    2.44   19.33   43.03   43.03 v _134_/QN (DFFLQNx2_ASAP7_75t_R)
                                         _060_ (net)
                 19.33    0.20   43.23 v _127_/A (INVx3_ASAP7_75t_R)
     1    0.99    7.06    6.41   49.64 ^ _127_/Y (INVx3_ASAP7_75t_R)
                                         net2072 (net)
                  7.06    0.06   49.70 ^ output2072/A (BUFx2_ASAP7_75t_R)
     1    0.30    4.37   11.64   61.34 ^ output2072/Y (BUFx2_ASAP7_75t_R)
                                         io_lsbs_3 (net)
                  4.37    0.01   61.34 ^ io_lsbs_3 (out)
                                 61.34   data arrival time

                  0.00  320.00  320.00   clock clock_vir (rise edge)
                        275.00  595.00   clock network delay (ideal)
                        -10.00  585.00   clock uncertainty
                          0.00  585.00   clock reconvergence pessimism
                       -240.00  345.00   output external delay
                                345.00   data required time
-----------------------------------------------------------------------------
                                345.00   data required time
                                -61.34   data arrival time
-----------------------------------------------------------------------------
                                283.66   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: io_ins_up_2[44] (input port clocked by clock_vir)
Endpoint: ces_0_2 (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        275.00  275.00   clock network delay (ideal)
                        240.00  515.00 v input external delay
     1    0.87    0.00    0.00  515.00 v io_ins_up_2[44] (in)
                                         io_ins_up_2[44] (net)
                  0.09    0.03  515.03 v input1703/A (BUFx2_ASAP7_75t_R)
     1    1.77    7.86   12.24  527.26 v input1703/Y (BUFx2_ASAP7_75t_R)
                                         net1703 (net)
                  7.87    0.16  527.42 v ces_0_2/io_ins_up[44] (Element)
                                527.42   data arrival time

                  0.00  320.00  320.00   clock clock (rise edge)
                          0.00  320.00   clock network delay (ideal)
                        -10.00  310.00   clock uncertainty
                          0.00  310.00   clock reconvergence pessimism
                                310.00 ^ ces_0_2/clock (Element)
                         64.80  374.80   library setup time
                                374.80   data required time
-----------------------------------------------------------------------------
                                374.80   data required time
                               -527.42   data arrival time
-----------------------------------------------------------------------------
                               -152.63   slack (VIOLATED)


Startpoint: _134_ (falling edge-triggered flip-flop clocked by clock')
Endpoint: io_lsbs_3 (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 v _134_/CLK (DFFLQNx2_ASAP7_75t_R)
     1    2.44   19.33   43.03   43.03 v _134_/QN (DFFLQNx2_ASAP7_75t_R)
                                         _060_ (net)
                 19.33    0.20   43.23 v _127_/A (INVx3_ASAP7_75t_R)
     1    0.99    7.06    6.41   49.64 ^ _127_/Y (INVx3_ASAP7_75t_R)
                                         net2072 (net)
                  7.06    0.06   49.70 ^ output2072/A (BUFx2_ASAP7_75t_R)
     1    0.30    4.37   11.64   61.34 ^ output2072/Y (BUFx2_ASAP7_75t_R)
                                         io_lsbs_3 (net)
                  4.37    0.01   61.34 ^ io_lsbs_3 (out)
                                 61.34   data arrival time

                  0.00  320.00  320.00   clock clock_vir (rise edge)
                        275.00  595.00   clock network delay (ideal)
                        -10.00  585.00   clock uncertainty
                          0.00  585.00   clock reconvergence pessimism
                       -240.00  345.00   output external delay
                                345.00   data required time
-----------------------------------------------------------------------------
                                345.00   data required time
                                -61.34   data arrival time
-----------------------------------------------------------------------------
                                283.66   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
280.6521911621094

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
300.0

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9355

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
89.08599853515625

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
92.16000366210938

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9666

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 2072

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 2048

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
527.4248

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-152.6267

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-28.938097

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.14e-04   1.29e-05   1.17e-08   3.27e-04  19.6%
Combinational          8.65e-04   4.73e-04   3.68e-07   1.34e-03  80.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.18e-03   4.86e-04   3.80e-07   1.66e-03 100.0%
                          70.8%      29.2%       0.0%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 119956 u^2 88% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
10791

==========================================================================
pin_count
--------------------------------------------------------------------------
42490

Elapsed time: 0:03.46[h:]min:sec. CPU time: user 3.28 sys 0.18 (100%). Peak memory: 431540KB.
