@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
@W [SIM-369] AXI_master port 'DATA_A' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
@W [SIM-369] AXI_master port 'DATA_B' has a depth of '150'. Insufficient depth may result in simulation mismatch or freeze.
@W [SIM-369] AXI_master port 'DATA_C' has a depth of '6'. Insufficient depth may result in simulation mismatch or freeze.
@W [SIM-369] AXI_master port 'DATA_D' has a depth of '4704'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "C:/Xilinx/Vivado_HLS/2017.2/msys/bin/g++.exe"
   Compiling apatb_convolution1.cpp
   Compiling (apcc) lenet_hls.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'c:/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'anges' on host 'laptop-qdoqh21e' (Windows NT_amd64 version 6.2) on Thu Nov 08 11:21:45 -0600 2018
INFO: [HLS 200-10] In directory 'C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) lenet_tb.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'c:/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'anges' on host 'laptop-qdoqh21e' (Windows NT_amd64 version 6.2) on Thu Nov 08 11:21:49 -0600 2018
INFO: [HLS 200-10] In directory 'C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_tb.c:26:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
