<!DOCTYPE html>
<html lang="zh-CN">
  <head><meta name="generator" content="Hexo 3.9.0">
    
<meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">


<meta http-equiv="Cache-Control" content="no-transform">
<meta http-equiv="Cache-Control" content="no-siteapp">

<meta name="theme-color" content="#f8f5ec">
<meta name="msapplication-navbutton-color" content="#f8f5ec">
<meta name="apple-mobile-web-app-capable" content="yes">
<meta name="apple-mobile-web-app-status-bar-style" content="#f8f5ec">



  <meta name="description" content="x86-64 Instruction Encoding">




  <meta name="keywords" content="SDM, L">










  <link rel="alternate" href="/atom.xml" title="L">




  <link rel="shortcut icon" type="image/x-icon" href="/favicon.ico?v=2.10.1">



<link rel="canonical" href="http://liujunming.github.io/2021/10/22/x86-64-Instruction-Encoding/">



  <link rel="stylesheet" type="text/css" href="/lib/fancybox/jquery.fancybox.css">




  <link rel="stylesheet" type="text/css" href="/lib/nprogress/nprogress.min.css">



<link rel="stylesheet" type="text/css" href="/css/style.css?v=2.10.1">



  



  <script id="baidu_push">
(function(){
    var bp = document.createElement('script');
    var curProtocol = window.location.protocol.split(':')[0];
    if (curProtocol === 'https') {
        bp.src = 'https://zz.bdstatic.com/linksubmit/push.js';
    }
    else {
        bp.src = 'http://push.zhanzhang.baidu.com/push.js';
    }
    var s = document.getElementsByTagName("script")[0];
    s.parentNode.insertBefore(bp, s);
})();
</script>









<script>
  window.config = {"leancloud":{"app_id":null,"app_key":null},"toc":true,"fancybox":true,"pjax":true};
</script>

    <title> x86-64 Instruction Encoding - L </title>
  </head>

  <body><div id="mobile-navbar" class="mobile-navbar">
  <div class="mobile-header-logo">
    <a href="/." class="logo">L</a>
  </div>
  <div class="mobile-navbar-icon">
    <span></span>
    <span></span>
    <span></span>
  </div>
</div>

<nav id="mobile-menu" class="mobile-menu slideout-menu">
  <ul class="mobile-menu-list">
    
      <a href="/">
        <li class="mobile-menu-item">
          
          
            首页
          
        </li>
      </a>
    
      <a href="/archives/">
        <li class="mobile-menu-item">
          
          
            归档
          
        </li>
      </a>
    
      <a href="/categories">
        <li class="mobile-menu-item">
          
          
            分类
          
        </li>
      </a>
    
      <a href="/tags">
        <li class="mobile-menu-item">
          
          
            标签
          
        </li>
      </a>
    
      <a href="/links">
        <li class="mobile-menu-item">
          
          
            Links
          
        </li>
      </a>
    
      <a href="/books">
        <li class="mobile-menu-item">
          
          
            Books
          
        </li>
      </a>
    
      <a href="/course">
        <li class="mobile-menu-item">
          
          
            Course
          
        </li>
      </a>
    
  </ul>
</nav>

    <div class="container" id="mobile-panel">
      <header id="header" class="header"><div class="logo-wrapper">
  <a href="/." class="logo">L</a>
</div>

<nav class="site-navbar">
  
    <ul id="menu" class="menu">
      
        <li class="menu-item">
          <a class="menu-item-link" href="/">
            
            
              首页
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/archives/">
            
            
              归档
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/categories">
            
            
              分类
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/tags">
            
            
              标签
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/links">
            
            
              Links
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/books">
            
            
              Books
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/course">
            
            
              Course
            
          </a>
        </li>
      
    </ul>
  
</nav>

      </header>

      <main id="main" class="main">
        <div class="content-wrapper">
          <div id="content" class="content">
            
  
  <article class="post">
    <header class="post-header">
      <h1 class="post-title">
        
          x86-64 Instruction Encoding
        
      </h1>

      <div class="post-meta">
        <span class="post-time">
          2021-10-22
        </span>
        
          <span class="post-category">
            
              <a href="/categories/SDM/">SDM</a>
            
          </span>
        
        
      </div>
    </header>

    
    
  <div class="post-toc" id="post-toc">
    <h2 class="post-toc-title">文章目录</h2>
    <div class="post-toc-content">
      <ol class="toc"><li class="toc-item toc-level-3"><a class="toc-link" href="#1-Background"><span class="toc-text">1. Background</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-Tools-and-tips-for-finding-out-an-x86-64-instruction’s-encoding"><span class="toc-text">2. Tools and tips for finding out an x86-64 instruction’s encoding</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#3-Brief-introduction-to-x86-64-instruction-encoding"><span class="toc-text">3. Brief introduction to x86-64 instruction encoding</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#4-An-example-manually-encode-an-x86-64-instruction"><span class="toc-text">4. An example: manually encode an x86-64 instruction</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#5-Tips"><span class="toc-text">5. Tips</span></a></li></ol>
    </div>
  </div>



    <div class="post-content">
      
        <p>本文将借鉴<a href="https://www.systutorials.com/beginners-guide-x86-64-instruction-encoding/" target="_blank" rel="noopener">A Beginners’ Guide to x86-64 Instruction Encoding</a>，并补充相关材料，以一个具体的例子来介绍Intel Instruction Encoding。<br><a id="more"></a></p>
<h3 id="1-Background"><a href="#1-Background" class="headerlink" title="1. Background"></a>1. Background</h3><p>以一个典型的memory reference来引入Instruction Encoding。<br><code>[base + index*scale + disp]</code></p>
<p><code>base</code>和<code>index</code>是寄存器，<code>disp</code>是偏移量，<code>scale</code>是系数。<br><img src="/images/2021/10/09.png" alt></p>
<p><center>Figure1</center><br>Figure1中，SIB中的Scale，Index，Base与<code>scale</code>,<code>index</code>,<code>base</code>相对应。 Displacement与<code>disp</code>相对应。</p>
<h3 id="2-Tools-and-tips-for-finding-out-an-x86-64-instruction’s-encoding"><a href="#2-Tools-and-tips-for-finding-out-an-x86-64-instruction’s-encoding" class="headerlink" title="2. Tools and tips for finding out an x86-64 instruction’s encoding"></a>2. Tools and tips for finding out an x86-64 instruction’s encoding</h3><p>To quickly find out the encoding of an instruction, you can use the GNU assembler  <code>as</code> and the <code>objdump</code> tool together. For example, to find out the encoding of the instruction <code>addq 10(%rdi), %r8</code>, you can do it as follows.</p>
<p>First, create a file add.s containing one line<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">addq 10(%rdi), %r8</span><br></pre></td></tr></table></figure></p>
<p>Second, assemble the add.s to object file by<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">$ as add.s -o add.o</span><br></pre></td></tr></table></figure></p>
<p>Last, deassemble the object file by</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">$ objdump -d add.o</span><br></pre></td></tr></table></figure>
<p>It will print out</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">add.o:     file format elf64-x86-64</span><br><span class="line"></span><br><span class="line">Disassembly of section .text:</span><br><span class="line"></span><br><span class="line">0000000000000000 &lt;.text&gt;:</span><br><span class="line">   0:   4c 03 47 0a             add    0xa(%rdi),%r8</span><br></pre></td></tr></table></figure>
<p>Here <code>4c 03 47 0a</code> is the 4-byte encoding of the <code>addq</code> instruction.</p>
<h3 id="3-Brief-introduction-to-x86-64-instruction-encoding"><a href="#3-Brief-introduction-to-x86-64-instruction-encoding" class="headerlink" title="3. Brief introduction to x86-64 instruction encoding"></a>3. Brief introduction to x86-64 instruction encoding</h3><p>The x86-64 instructions are encoded one by one as a variable number of bytes for each. Each instruction’s encoding consists of:</p>
<ul>
<li>an opcode</li>
<li>a register and/or address mode specifier consisting of the ModR/M byte and sometimes the scale-index-base (SIB) byte (if required)</li>
<li>a displacement and an immediate data field (if required)</li>
</ul>
<p>Please refer to Figure1 for more information.</p>
<h3 id="4-An-example-manually-encode-an-x86-64-instruction"><a href="#4-An-example-manually-encode-an-x86-64-instruction" class="headerlink" title="4. An example: manually encode an x86-64 instruction"></a>4. An example: manually encode an x86-64 instruction</h3><p>Let’s take a look at the encoding of an instruction <code>add r8,QWORD PTR [rdi+0xa]</code> (in Intel syntax) in the previous part. Let’s see how it is encoded to <code>4c 03 47 0a</code>.</p>
<p>From the “add” instruction reference from “ADD”, “INSTRUCTION SET REFERENCE” in the ISA reference Volume 2A., find the line for the encoding of the <code>ADD r64, r/m64</code> corresponding to this instruction</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">Opcode      Instruction     Op/  64-bit Compat/   Description</span><br><span class="line">                            En   Mode   Leg Mode</span><br><span class="line">REX.W+03/r  ADD r64,r/m64   RM   Valid  N.E.      Add r/m64 to r64.</span><br></pre></td></tr></table></figure>
<p>REX info:</p>
<p><img src="/images/2021/10/13.png" alt></p>
<p>and, from the REX description</p>
<blockquote>
<p>In 64-bit mode, the instruction’s default operation size is 32 bits. … Using a REX prefix in the form of REX.W promotes operation to 64 bits.</p>
</blockquote>
<p>So, we get</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">REX.W = 1</span><br></pre></td></tr></table></figure>
<p>The ‘R’, ‘X’ and ‘B’ bits are related to the operand encoding (check “Table 2-4. REX Prefix Fields [BITS: 0100WRXB]” of the reference volume 2A).</p>
<blockquote>
<p>REX.X bit modifies the SIB index field.</p>
</blockquote>
<p>SIB is not used in this instruction. Hence,</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">REX.X = 0</span><br></pre></td></tr></table></figure>
<p>Let’s further look at the encoding of the operands. From the “Instruction Operand Encoding” for the <code>add</code> instruction:</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">Op/En Operand 1      Operand 2    Operand 3 Operand 4</span><br><span class="line">RM    ModRM:reg(r,w) ModRM:r/m(r) NA        NA</span><br></pre></td></tr></table></figure>
<p>There will be 2 operand parts for the <code>RM</code> encoding. The first part will be <code>ModRM:reg(r,w)</code> and the second part will be <code>ModRM:r/m(r)</code>. “Figure 2-4. Memory Addressing Without an SIB Byte; REX.X Not Used” from Volume 2 shows the encoding for this case.</p>
<p><img src="/images/2021/10/12.jpg" alt></p>
<p><img src="/images/2021/10/14.png" alt></p>
<p>The REX.R and REX.B bits and the ModeRM byte will be decided accordingly. There are 3 parts in the ModRM byte: ‘mod’, ‘reg’ and ‘r/m’.</p>
<p>There is a table “Table 2-2. 32-Bit Addressing Forms with the ModR/M Byte” (it is for 32-bit operands. But from 2.2.1.1, “In 64-bit mode, these formats do not change. Bits needed to<br>define fields in the 64-bit context are provided by the addition of REX prefixes” and hence the same value can be used) in Volume 2 which shows mapping of the operands combinations to the bits values of ‘mod’.</p>
<p>Although the table applies to 64-bit modes too, it does not show the additional registers like <code>r8</code>. Hence, we only use it to find out bits for ‘Mod’ only for the <code>addq</code> instruction we are encoding it. As <code>0xa</code> can be encoded in a byte, we can use <code>disp8</code> to keep the instruction encoding short. From the row of <code>[EDI]+disp8</code> (actually, all <code>disp8</code> ones share the same ‘Mod’ bits),</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">Mod = 01 (in bits)</span><br></pre></td></tr></table></figure>
<p>For the encoding of the registers, I compiled a table for the general purpose 64-bit registers for your reference:</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line">_.Reg  Register</span><br><span class="line">----------------</span><br><span class="line">0.000   RAX</span><br><span class="line">0.001   RCX</span><br><span class="line">0.010   RDX</span><br><span class="line">0.011   RBX</span><br><span class="line">0.100   RSP</span><br><span class="line">0.101   RBP</span><br><span class="line">0.110   RSI</span><br><span class="line">0.111   RDI</span><br><span class="line">1.000   R8</span><br><span class="line">1.001   R9</span><br><span class="line">1.010   R10</span><br><span class="line">1.011   R11</span><br><span class="line">1.100   R12</span><br><span class="line">1.101   R13</span><br><span class="line">1.110   R14</span><br><span class="line">1.111   R15</span><br></pre></td></tr></table></figure>
<p>The ‘_‘ in the ‘_.Reg’ are usually a bit in the REX prefix, such as REX.B and REX.R, depending on specific instructions and operand combinations.</p>
<p>For the <code>addq</code> instruction in this case, <code>r8</code> is <code>1.000</code> and <code>rdi</code> is <code>0.111</code>. Hence, in bits, we get</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">reg = 000</span><br><span class="line">r/m = 111</span><br><span class="line">REX.B = 0 (from `rdi`)</span><br><span class="line">REX.R = 1 (from `r8`)</span><br></pre></td></tr></table></figure>
<p>Now, let’s put them together.</p>
<p>By putting the ‘WRXB’ bits (<code>[BITS: 0100WRXB]</code>) together, we get the REX prefix for this instruction is</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">0100 1100</span><br></pre></td></tr></table></figure>
<p>Together with the <code>03</code> in <code>REX.W+03/r</code> from the reference for the <code>ADD</code> instruction, the opcode part, in hexadecimal, is</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">4c 03</span><br></pre></td></tr></table></figure>
<p>By putting the <code>mod</code>, <code>reg</code> and <code>r/m</code> together, we get the ModRM byte (in bits)</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">01 000 111</span><br></pre></td></tr></table></figure>
<p>which is, in hexadecimal,</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">47</span><br></pre></td></tr></table></figure>
<p>Following the ModRM byte is the displacement is <code>0xa</code>(<code>10</code>‘s hexadecimal representation) in one byte (<code>disp8</code>).</p>
<p>Putting all these together, we finally get the encoding of <code>add r8,[rdi+0xa]</code>:</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">4c 03 47 0a</span><br></pre></td></tr></table></figure>
<p>In this example, to show the process, I have shown how to manually do an instruction’s encoding which is usually done by the assembler. You may use the same method to encode all other instruction by checking the reference documents for details of every instruction/operand combinations’ cases.</p>
<h3 id="5-Tips"><a href="#5-Tips" class="headerlink" title="5. Tips"></a>5. Tips</h3><ul>
<li><a href="https://wiki.osdev.org/X86-64_Instruction_Encoding" target="_blank" rel="noopener">X86-64 Instruction Encoding</a> </li>
</ul>
<p>is a very good page from OSDev as a quick reference.</p>
<ul>
<li><a href="https://events.static.linuxfound.org/sites/events/files/slides/bpetkov-x86-hacks.pdf" target="_blank" rel="noopener">x86 Instruction Encoding</a> </li>
</ul>
<p>可以快速扫一下内容，例如:</p>
<p><img src="/images/2021/10/10.png" alt></p>
<p>有些内容还是比较形象直观的。</p>
<ul>
<li>Intel SDM vol2 2.1 INSTRUCTION FORMAT FOR PROTECTED MODE, REAL-ADDRESS MODE,<br>AND VIRTUAL-8086 MODE </li>
</ul>
<p><img src="/images/2021/10/11.png" alt></p>
<p>以上内容是对Figure1的补充说明。</p>
<ul>
<li>Intel SDM vol2 3.1 INTERPRETING THE INSTRUCTION REFERENCE PAGES</li>
</ul>
<p>Intel SDM vol2中有具体的指令说明，需要先扫一下3.1 INTERPRETING THE INSTRUCTION REFERENCE PAGES中的内容。This section describes the format of information contained in the instruction reference pages in this chapter. It explains notational conventions and abbreviations used in these sections.</p>
<p>For example:</p>
<p><img src="/images/2021/10/8.png" alt></p>
<hr>
<p>参考资料:</p>
<ol>
<li><a href="https://www.systutorials.com/beginners-guide-x86-64-instruction-encoding/" target="_blank" rel="noopener">A Beginners’ Guide to x86-64 Instruction Encoding</a></li>
<li><a href="https://wiki.osdev.org/X86-64_Instruction_Encoding" target="_blank" rel="noopener">X86-64 Instruction Encoding</a></li>
<li><a href="https://events.static.linuxfound.org/sites/events/files/slides/bpetkov-x86-hacks.pdf" target="_blank" rel="noopener">x86 Instruction Encoding</a></li>
<li><a href="https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf" target="_blank" rel="noopener">Intel SDM</a></li>
<li><a href="https://sourceware.org/binutils/docs/as/i386_002dMemory.html" target="_blank" rel="noopener">Memory References</a></li>
</ol>

      
    </div>

    
      
      



      
      
    

    
      <footer class="post-footer">
        
          <div class="post-tags">
            
              <a href="/tags/SDM/">SDM</a>
            
          </div>
        
        
        
  <nav class="post-nav">
    
      <a class="prev" href="/2021/10/25/eventfd-system-call内核实现/">
        <i class="iconfont icon-left"></i>
        <span class="prev-text nav-default">eventfd system call内核实现</span>
        <span class="prev-text nav-mobile">上一篇</span>
      </a>
    
    
      <a class="next" href="/2021/10/19/PIO-virtualization-in-QEMU-KVM/">
        <span class="next-text nav-default">PIO virtualization in QEMU/KVM</span>
        <span class="prev-text nav-mobile">下一篇</span>
        <i class="iconfont icon-right"></i>
      </a>
    
  </nav>


      </footer>
    

  </article>


          </div>
          
  <div class="comments" id="comments">
    
      <div id="disqus_thread">
        <noscript>
          Please enable JavaScript to view the
          <a href="//disqus.com/?ref_noscript">comments powered by Disqus.</a>
        </noscript>
      </div>
    
  </div>


        </div>
      </main>

      <footer id="footer" class="footer">

  <div class="social-links">
    
      
        
          <a href="mailto:liujunming1163@gmail.com" class="iconfont icon-email" title="email"></a>
        
      
    
      
    
      
    
      
    
      
    
      
    
      
        
          <a href="https://github.com/liujunming" class="iconfont icon-github" title="github"></a>
        
      
    
      
    
      
    
      
    
      
    
      
    
      
    

    
      <a href="/atom.xml" class="iconfont icon-rss" title="rss"></a>
    
  </div>



<div class="copyright">
  <span class="power-by">
    由 <a class="hexo-link" href="https://hexo.io/">Hexo</a> 强力驱动
  </span>
  <span class="division">|</span>
  <span class="theme-info">
    主题 - 
    <a class="theme-link" href="https://github.com/ahonn/hexo-theme-even">Even</a>
  </span>

  <span class="copyright-year">
    
    &copy; 
     
      2016 - 
    
    2024

    <span class="heart">
      <i class="iconfont icon-heart"></i>
    </span>
    <span class="author">liujunming</span>
  </span>
</div>

      </footer>

      <div class="back-to-top" id="back-to-top">
        <i class="iconfont icon-up"></i>
      </div>
    </div>

    
  
  <script type="text/javascript">
    var disqus_config = function () {
        this.page.url = 'http://liujunming.github.io/2021/10/22/x86-64-Instruction-Encoding/';
        this.page.identifier = '2021/10/22/x86-64-Instruction-Encoding/';
        this.page.title = 'x86-64 Instruction Encoding';
    };
    (function() {
    var d = document, s = d.createElement('script');

    s.src = '//http-liujunming-top-2.disqus.com/embed.js';

    s.setAttribute('data-timestamp', +new Date());
    (d.head || d.body).appendChild(s);
    })();  
  </script>

  

  



    
  



  
  





  
    <script type="text/javascript" src="/lib/jquery/jquery.min.js"></script>
  

  
    <script type="text/javascript" src="/lib/slideout/slideout.js"></script>
  

  
    <script type="text/javascript" src="/lib/fancybox/jquery.fancybox.pack.js"></script>
  

  
    <script type="text/javascript" src="/lib/pjax/jquery.pjax.min.js"></script>
  

  
    <script type="text/javascript" src="/lib/nprogress/nprogress.min.js"></script>
  


    <script type="text/javascript" src="/js/src/even.js?v=2.10.1"></script>

  </body>
</html>
