Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr 23 11:03:06 2023
| Host         : DESKTOP-5TDGD4G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ReadTest_timing_summary_routed.rpt -pb ReadTest_timing_summary_routed.pb -rpx ReadTest_timing_summary_routed.rpx -warn_on_violation
| Design       : ReadTest
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  91          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (91)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (161)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (91)
-------------------------
 There are 91 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (161)
--------------------------------------------------
 There are 161 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  163          inf        0.000                      0                  163           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           163 Endpoints
Min Delay           163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_mod/SCL_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.337ns  (logic 4.037ns (63.699%)  route 2.300ns (36.301%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE                         0.000     0.000 r  I2C_mod/SCL_reg/C
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  I2C_mod/SCL_reg/Q
                         net (fo=7, routed)           2.300     2.818    SCL_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.519     6.337 r  SCL_OBUF_inst/O
                         net (fo=0)                   0.000     6.337    SCL
    K18                                                               r  SCL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_mod/ClockCounter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_mod/transCounter_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.282ns  (logic 1.200ns (19.103%)  route 5.082ns (80.897%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  I2C_mod/ClockCounter_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  I2C_mod/ClockCounter_reg[4]/Q
                         net (fo=9, routed)           1.126     1.582    I2C_mod/ClockCounter_reg[4]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.706 f  I2C_mod/addressCounter[2]_i_3/O
                         net (fo=11, routed)          0.691     2.397    I2C_mod/addressCounter[2]_i_3_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I1_O)        0.124     2.521 r  I2C_mod/State[3]_i_6/O
                         net (fo=6, routed)           0.608     3.129    I2C_mod/State[3]_i_6_n_0
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.124     3.253 r  I2C_mod/State[2]_i_2/O
                         net (fo=6, routed)           0.312     3.565    I2C_mod/State[2]_i_2_n_0
    SLICE_X4Y32          LUT4 (Prop_lut4_I3_O)        0.124     3.689 r  I2C_mod/transCounter[7]_i_7/O
                         net (fo=1, routed)           0.819     4.508    I2C_mod/transCounter[7]_i_7_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.124     4.632 r  I2C_mod/transCounter[7]_i_2/O
                         net (fo=9, routed)           0.824     5.456    I2C_mod/transCounter
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     5.580 r  I2C_mod/transCounter[7]_i_1/O
                         net (fo=4, routed)           0.701     6.282    I2C_mod/transCounter[7]_i_1_n_0
    SLICE_X6Y31          FDSE                                         r  I2C_mod/transCounter_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_mod/ClockCounter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_mod/transCounter_reg[4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.282ns  (logic 1.200ns (19.103%)  route 5.082ns (80.897%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  I2C_mod/ClockCounter_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  I2C_mod/ClockCounter_reg[4]/Q
                         net (fo=9, routed)           1.126     1.582    I2C_mod/ClockCounter_reg[4]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.706 f  I2C_mod/addressCounter[2]_i_3/O
                         net (fo=11, routed)          0.691     2.397    I2C_mod/addressCounter[2]_i_3_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I1_O)        0.124     2.521 r  I2C_mod/State[3]_i_6/O
                         net (fo=6, routed)           0.608     3.129    I2C_mod/State[3]_i_6_n_0
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.124     3.253 r  I2C_mod/State[2]_i_2/O
                         net (fo=6, routed)           0.312     3.565    I2C_mod/State[2]_i_2_n_0
    SLICE_X4Y32          LUT4 (Prop_lut4_I3_O)        0.124     3.689 r  I2C_mod/transCounter[7]_i_7/O
                         net (fo=1, routed)           0.819     4.508    I2C_mod/transCounter[7]_i_7_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.124     4.632 r  I2C_mod/transCounter[7]_i_2/O
                         net (fo=9, routed)           0.824     5.456    I2C_mod/transCounter
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     5.580 r  I2C_mod/transCounter[7]_i_1/O
                         net (fo=4, routed)           0.701     6.282    I2C_mod/transCounter[7]_i_1_n_0
    SLICE_X6Y31          FDSE                                         r  I2C_mod/transCounter_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_mod/ClockCounter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_mod/transCounter_reg[6]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.282ns  (logic 1.200ns (19.103%)  route 5.082ns (80.897%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  I2C_mod/ClockCounter_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  I2C_mod/ClockCounter_reg[4]/Q
                         net (fo=9, routed)           1.126     1.582    I2C_mod/ClockCounter_reg[4]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.706 f  I2C_mod/addressCounter[2]_i_3/O
                         net (fo=11, routed)          0.691     2.397    I2C_mod/addressCounter[2]_i_3_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I1_O)        0.124     2.521 r  I2C_mod/State[3]_i_6/O
                         net (fo=6, routed)           0.608     3.129    I2C_mod/State[3]_i_6_n_0
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.124     3.253 r  I2C_mod/State[2]_i_2/O
                         net (fo=6, routed)           0.312     3.565    I2C_mod/State[2]_i_2_n_0
    SLICE_X4Y32          LUT4 (Prop_lut4_I3_O)        0.124     3.689 r  I2C_mod/transCounter[7]_i_7/O
                         net (fo=1, routed)           0.819     4.508    I2C_mod/transCounter[7]_i_7_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.124     4.632 r  I2C_mod/transCounter[7]_i_2/O
                         net (fo=9, routed)           0.824     5.456    I2C_mod/transCounter
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     5.580 r  I2C_mod/transCounter[7]_i_1/O
                         net (fo=4, routed)           0.701     6.282    I2C_mod/transCounter[7]_i_1_n_0
    SLICE_X6Y31          FDSE                                         r  I2C_mod/transCounter_reg[6]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.221ns  (logic 0.981ns (15.769%)  route 5.240ns (84.231%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE                         0.000     0.000 r  start_reg/C
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  start_reg/Q
                         net (fo=24, routed)          3.305     3.761    start
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     3.885 f  dataIn[7]_i_6/O
                         net (fo=1, routed)           0.433     4.318    dataIn[7]_i_6_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     4.442 f  dataIn[7]_i_4/O
                         net (fo=2, routed)           0.930     5.372    dataIn[7]_i_4_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  send_i_2/O
                         net (fo=1, routed)           0.572     6.068    send1_out
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.153     6.221 r  send_i_1/O
                         net (fo=1, routed)           0.000     6.221    send_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_mod/ClockCounter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_mod/dataPusher_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 1.428ns (22.998%)  route 4.781ns (77.002%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  I2C_mod/ClockCounter_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  I2C_mod/ClockCounter_reg[4]/Q
                         net (fo=9, routed)           1.126     1.582    I2C_mod/ClockCounter_reg[4]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.706 f  I2C_mod/addressCounter[2]_i_3/O
                         net (fo=11, routed)          0.691     2.397    I2C_mod/addressCounter[2]_i_3_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I1_O)        0.124     2.521 r  I2C_mod/State[3]_i_6/O
                         net (fo=6, routed)           0.608     3.129    I2C_mod/State[3]_i_6_n_0
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.124     3.253 r  I2C_mod/State[2]_i_2/O
                         net (fo=6, routed)           0.874     4.126    I2C_mod/State[2]_i_2_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     4.250 r  I2C_mod/State[3]_i_9/O
                         net (fo=4, routed)           0.821     5.072    I2C_mod/State[3]_i_9_n_0
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.150     5.222 r  I2C_mod/dataPusher[4]_i_2/O
                         net (fo=1, routed)           0.661     5.883    I2C_mod/dataPusher[4]_i_2_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I2_O)        0.326     6.209 r  I2C_mod/dataPusher[4]_i_1/O
                         net (fo=1, routed)           0.000     6.209    I2C_mod/dataPusher[4]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  I2C_mod/dataPusher_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_mod/ClockCounter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_mod/transCounter_reg[7]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.159ns  (logic 1.200ns (19.484%)  route 4.959ns (80.516%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  I2C_mod/ClockCounter_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  I2C_mod/ClockCounter_reg[4]/Q
                         net (fo=9, routed)           1.126     1.582    I2C_mod/ClockCounter_reg[4]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.706 f  I2C_mod/addressCounter[2]_i_3/O
                         net (fo=11, routed)          0.691     2.397    I2C_mod/addressCounter[2]_i_3_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I1_O)        0.124     2.521 r  I2C_mod/State[3]_i_6/O
                         net (fo=6, routed)           0.608     3.129    I2C_mod/State[3]_i_6_n_0
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.124     3.253 r  I2C_mod/State[2]_i_2/O
                         net (fo=6, routed)           0.312     3.565    I2C_mod/State[2]_i_2_n_0
    SLICE_X4Y32          LUT4 (Prop_lut4_I3_O)        0.124     3.689 r  I2C_mod/transCounter[7]_i_7/O
                         net (fo=1, routed)           0.819     4.508    I2C_mod/transCounter[7]_i_7_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.124     4.632 r  I2C_mod/transCounter[7]_i_2/O
                         net (fo=9, routed)           0.824     5.456    I2C_mod/transCounter
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     5.580 r  I2C_mod/transCounter[7]_i_1/O
                         net (fo=4, routed)           0.578     6.159    I2C_mod/transCounter[7]_i_1_n_0
    SLICE_X5Y31          FDSE                                         r  I2C_mod/transCounter_reg[7]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_mod/ClockCounter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_mod/State_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.944ns  (logic 1.104ns (18.574%)  route 4.840ns (81.426%))
  Logic Levels:           6  (FDRE=1 LUT2=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  I2C_mod/ClockCounter_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  I2C_mod/ClockCounter_reg[4]/Q
                         net (fo=9, routed)           1.126     1.582    I2C_mod/ClockCounter_reg[4]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.706 f  I2C_mod/addressCounter[2]_i_3/O
                         net (fo=11, routed)          0.691     2.397    I2C_mod/addressCounter[2]_i_3_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I1_O)        0.124     2.521 r  I2C_mod/State[3]_i_6/O
                         net (fo=6, routed)           0.608     3.129    I2C_mod/State[3]_i_6_n_0
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.124     3.253 r  I2C_mod/State[2]_i_2/O
                         net (fo=6, routed)           0.874     4.126    I2C_mod/State[2]_i_2_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     4.250 r  I2C_mod/State[3]_i_9/O
                         net (fo=4, routed)           1.010     5.260    I2C_mod/State[3]_i_9_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.152     5.412 r  I2C_mod/State[3]_i_2/O
                         net (fo=1, routed)           0.531     5.944    I2C_mod/State[3]_i_2_n_0
    SLICE_X3Y31          FDRE                                         r  I2C_mod/State_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ReadWrite_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.922ns  (logic 0.952ns (16.076%)  route 4.970ns (83.924%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE                         0.000     0.000 r  start_reg/C
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  start_reg/Q
                         net (fo=24, routed)          3.305     3.761    start
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     3.885 f  dataIn[7]_i_6/O
                         net (fo=1, routed)           0.433     4.318    dataIn[7]_i_6_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     4.442 f  dataIn[7]_i_4/O
                         net (fo=2, routed)           0.412     4.854    dataIn[7]_i_4_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     4.978 r  dataIn[7]_i_2/O
                         net (fo=10, routed)          0.820     5.798    dataIn
    SLICE_X3Y34          LUT3 (Prop_lut3_I1_O)        0.124     5.922 r  ReadWrite_i_1/O
                         net (fo=1, routed)           0.000     5.922    ReadWrite_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  ReadWrite_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_mod/ClockCounter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_mod/dataPusher_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.817ns  (logic 1.200ns (20.629%)  route 4.617ns (79.371%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  I2C_mod/ClockCounter_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  I2C_mod/ClockCounter_reg[4]/Q
                         net (fo=9, routed)           1.126     1.582    I2C_mod/ClockCounter_reg[4]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.706 f  I2C_mod/addressCounter[2]_i_3/O
                         net (fo=11, routed)          0.691     2.397    I2C_mod/addressCounter[2]_i_3_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I1_O)        0.124     2.521 r  I2C_mod/State[3]_i_6/O
                         net (fo=6, routed)           0.608     3.129    I2C_mod/State[3]_i_6_n_0
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.124     3.253 r  I2C_mod/State[2]_i_2/O
                         net (fo=6, routed)           0.874     4.126    I2C_mod/State[2]_i_2_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     4.250 r  I2C_mod/State[3]_i_9/O
                         net (fo=4, routed)           0.821     5.072    I2C_mod/State[3]_i_9_n_0
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.124     5.196 r  I2C_mod/dataPusher[3]_i_3/O
                         net (fo=1, routed)           0.497     5.693    I2C_mod/dataPusher[3]_i_3_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I2_O)        0.124     5.817 r  I2C_mod/dataPusher[3]_i_1/O
                         net (fo=1, routed)           0.000     5.817    I2C_mod/dataPusher[3]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  I2C_mod/dataPusher_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_mod/dataRecReg0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataIn_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.330%)  route 0.059ns (29.670%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE                         0.000     0.000 r  I2C_mod/dataRecReg0_reg[3]/C
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C_mod/dataRecReg0_reg[3]/Q
                         net (fo=1, routed)           0.059     0.200    dataRecReg0[3]
    SLICE_X4Y33          FDRE                                         r  dataIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_mod/dataSenReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  dataIn_reg[4]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dataIn_reg[4]/Q
                         net (fo=1, routed)           0.116     0.244    I2C_mod/dataSenReg_reg[7]_0[4]
    SLICE_X4Y34          FDRE                                         r  I2C_mod/dataSenReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_mod/dataSenReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.769%)  route 0.119ns (48.231%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  dataIn_reg[6]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dataIn_reg[6]/Q
                         net (fo=1, routed)           0.119     0.247    I2C_mod/dataSenReg_reg[7]_0[6]
    SLICE_X4Y32          FDRE                                         r  I2C_mod/dataSenReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_mod/dataSenReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (50.945%)  route 0.123ns (49.055%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  dataIn_reg[5]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dataIn_reg[5]/Q
                         net (fo=1, routed)           0.123     0.251    I2C_mod/dataSenReg_reg[7]_0[5]
    SLICE_X4Y34          FDRE                                         r  I2C_mod/dataSenReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_mod/dataRecReg0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataIn_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE                         0.000     0.000 r  I2C_mod/dataRecReg0_reg[5]/C
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C_mod/dataRecReg0_reg[5]/Q
                         net (fo=1, routed)           0.112     0.253    dataRecReg0[5]
    SLICE_X4Y33          FDRE                                         r  dataIn_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_mod/dataRecReg0_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataIn_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  I2C_mod/dataRecReg0_reg[6]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C_mod/dataRecReg0_reg[6]/Q
                         net (fo=1, routed)           0.112     0.253    dataRecReg0[6]
    SLICE_X4Y33          FDRE                                         r  dataIn_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_mod/dataRecReg0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataIn_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.208%)  route 0.114ns (44.792%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  I2C_mod/dataRecReg0_reg[2]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C_mod/dataRecReg0_reg[2]/Q
                         net (fo=1, routed)           0.114     0.255    dataRecReg0[2]
    SLICE_X4Y33          FDRE                                         r  dataIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_mod/dataRecReg0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataIn_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.090%)  route 0.115ns (44.910%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  I2C_mod/dataRecReg0_reg[7]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C_mod/dataRecReg0_reg[7]/Q
                         net (fo=1, routed)           0.115     0.256    dataRecReg0[7]
    SLICE_X4Y33          FDRE                                         r  dataIn_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataIn_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_mod/dataSenReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.816%)  route 0.116ns (45.184%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  dataIn_reg[1]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dataIn_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    I2C_mod/dataSenReg_reg[7]_0[1]
    SLICE_X4Y34          FDRE                                         r  I2C_mod/dataSenReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReadWrite_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_mod/ReadWrite_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.055%)  route 0.130ns (47.945%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  ReadWrite_reg/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ReadWrite_reg/Q
                         net (fo=2, routed)           0.130     0.271    I2C_mod/ReadWrite_reg_0
    SLICE_X4Y34          FDRE                                         r  I2C_mod/ReadWrite_reg/D
  -------------------------------------------------------------------    -------------------





