
=== Running: Checking FPGA compatibility ===

=== Running: Checking dependencies ===

=== Running: Checking synthesize license ===

=== Running: Custom Functions Integration ===

=== Running: Top Entity Generation ===

=== Running: local_synth (pr_module_ain500) ===
INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.


****** Vivado v2015.2.1 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/synth.tcl -notrace

INFO: [Project 1-313] Project file moved from 'Z:/Software_Local/dev1_Qt5/LastVersionx86/config/tool' since last save.

Scanning sources...

Finished scanning sources

Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top pr_module_ain500 -part xc7k160tffg676-2

Starting synth_design

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'

INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'

---------------------------------------------------------------------------------

Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 247.738 ; gain = 65.316

---------------------------------------------------------------------------------

INFO: [Synth 8-638] synthesizing module 'pr_module_ain500' [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:51]

INFO: [Synth 8-637] synthesizing blackbox instance 'Analog_trigger_0' of component 'AnalogTriggerBlock_v2' [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:169]

INFO: [Synth 8-637] synthesizing blackbox instance 'trig_sel_0' of component 'Trigger_Selector' [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:185]

INFO: [Synth 8-637] synthesizing blackbox instance 'Analog_trigger_1' of component 'AnalogTriggerBlock_v2' [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:200]
INFO: [Synth 8-637] synthesizing blackbox instance 'trig_sel_1' of component 'Trigger_Selector' [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:216]
INFO: [Synth 8-637] synthesizing blackbox instance 'Analog_trigger_2' of component 'AnalogTriggerBlock_v2' [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:231]
INFO: [Synth 8-637] synthesizing blackbox instance 'trig_sel_2' of component 'Trigger_Selector' [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:247]
INFO: [Synth 8-637] synthesizing blackbox instance 'Analog_trigger_3' of component 'AnalogTriggerBlock_v2' [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:262]
INFO: [Synth 8-637] synthesizing blackbox instance 'trig_sel_3' of component 'Trigger_Selector' [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:278]

INFO: [Synth 8-3491] module 'axi_dummy' declared at 'C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/SignadyneLibraryVHDL/axi_dummy.vhd:5' bound to instance 'axi_dummy_1' of component 'axi_dummy' [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:293]
INFO: [Synth 8-638] synthesizing module 'axi_dummy' [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/SignadyneLibraryVHDL/axi_dummy.vhd:55]
	Parameter addr_size bound to: 18 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/SignadyneLibraryVHDL/axi_dummy.vhd:77]

INFO: [Synth 8-256] done synthesizing module 'axi_dummy' (1#1) [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/SignadyneLibraryVHDL/axi_dummy.vhd:55]

INFO: [Synth 8-3491] module 'axi_dummy' declared at 'C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/SignadyneLibraryVHDL/axi_dummy.vhd:5' bound to instance 'axi_dummy_2' of component 'axi_dummy' [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:334]
INFO: [Synth 8-3491] module 'axi_dummy' declared at 'C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/SignadyneLibraryVHDL/axi_dummy.vhd:5' bound to instance 'axi_dummy_3' of component 'axi_dummy' [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:375]
INFO: [Synth 8-3491] module 'axi_dummy' declared at 'C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/SignadyneLibraryVHDL/axi_dummy.vhd:5' bound to instance 'axi_dummy_0' of component 'axi_dummy' [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:416]

INFO: [Synth 8-256] done synthesizing module 'pr_module_ain500' (2#1) [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:51]

WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awid] [0] driven by constant 0

WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [30] driven by constant 0

WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [29] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [28] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [27] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [26] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [25] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [24] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [23] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [22] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [21] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [20] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [19] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [18] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [17] driven by constant 0

WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [16] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [15] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [14] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [13] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [12] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [11] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [10] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [9] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [8] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [7] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [6] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [5] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [4] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [3] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [2] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [1] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [0] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [7] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [6] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [5] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [4] driven by constant 0

WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [3] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [2] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [1] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [0] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awsize] [2] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awsize] [1] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awsize] [0] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awburst] [1] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awburst] [0] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlock]  driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awcache] [3] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awcache] [2] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awcache] [1] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awcache] [0] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awprot] [2] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awprot] [1] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awprot] [0] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awqos] [3] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awqos] [2] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awqos] [1] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awqos] [0] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awvalid]  driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [127] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [126] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [125] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [124] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [123] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [122] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [121] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [120] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [119] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [118] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [117] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [116] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [115] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [114] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [113] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [112] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [111] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [110] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [109] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [108] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [107] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [106] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [105] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [104] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [103] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [102] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [101] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [100] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [99] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [98] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [97] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [96] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [95] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [94] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [93] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [92] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [91] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [90] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [89] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [88] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [87] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [86] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port Clk200

WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[awready] 
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[wready] 
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[bid] [0]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[bresp] [1]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[bresp] [0]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[bvalid] 
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[arready] 
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rid] [0]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [127]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [126]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [125]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [124]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [123]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [122]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [121]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [120]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [119]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [118]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [117]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [116]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [115]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [114]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [113]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [112]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [111]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [110]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [109]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [108]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [107]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [106]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [105]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [104]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [103]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [102]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [101]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [100]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [99]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [98]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [97]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [96]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [95]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [94]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [93]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [92]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [91]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [90]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [89]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [88]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [87]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [86]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [85]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [84]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [83]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [82]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [81]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [80]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [79]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [78]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [77]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [76]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [75]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [74]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [73]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [72]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [71]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [70]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [69]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [68]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [67]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [66]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [65]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [64]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [63]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [62]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [61]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [60]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [59]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [58]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [57]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [56]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [55]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [54]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [53]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [52]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [51]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [50]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [49]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [48]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [47]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [46]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [45]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [44]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [43]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [42]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [41]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [40]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [39]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [38]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [37]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 282.863 ; gain = 100.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 282.863 ; gain = 100.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 282.863 ; gain = 100.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2

---------------------------------------------------------------------------------

Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 288.719 ; gain = 106.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_dummy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------

Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)

---------------------------------------------------------------------------------

Finished Part Resource Summary
---------------------------------------------------------------------------------

Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 436.477 ; gain = 254.055

---------------------------------------------------------------------------------

Start Cross Boundary Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 437.730 ; gain = 255.309

---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 437.730 ; gain = 255.309

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.

---------------------------------------------------------------------------------

Start Area Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 457.156 ; gain = 274.734

---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 457.156 ; gain = 274.734

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 457.156 ; gain = 274.734
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 457.156 ; gain = 274.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 457.156 ; gain = 274.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 457.156 ; gain = 274.734
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 457.156 ; gain = 274.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 457.156 ; gain = 274.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 457.156 ; gain = 274.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 457.156 ; gain = 274.734
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |AnalogTriggerBlock_v2 |         4|
|2     |Trigger_Selector      |         4|
+------+----------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |AnalogTriggerBlock_v2_bbox   |     1|
|2     |AnalogTriggerBlock_v2_bbox_0 |     1|
|3     |AnalogTriggerBlock_v2_bbox_2 |     1|
|4     |AnalogTriggerBlock_v2_bbox_4 |     1|
|5     |Trigger_Selector_bbox        |     1|
|6     |Trigger_Selector_bbox_1      |     1|
|7     |Trigger_Selector_bbox_3      |     1|
|8     |Trigger_Selector_bbox_5      |     1|
|9     |LUT1                         |     1|
|10    |LUT3                         |     4|
|11    |LUT4                         |    36|
|12    |LUT5                         |    28|
|13    |LUT6                         |    16|
|14    |FDRE                         |    68|
+------+-----------------------------+------+

Report Instance Areas: 
+------+--------------+------------+------+
|      |Instance      |Module      |Cells |
+------+--------------+------------+------+
|1     |top           |            |   193|
|2     |  axi_dummy_0 |axi_dummy   |    38|
|3     |  axi_dummy_1 |axi_dummy_0 |    38|
|4     |  axi_dummy_2 |axi_dummy_1 |    38|
|5     |  axi_dummy_3 |axi_dummy_2 |    39|
+------+--------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 457.156 ; gain = 274.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2110 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 457.156 ; gain = 261.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 457.156 ; gain = 274.734
INFO: [Project 1-571] Translating synthesized netlist

INFO: [Project 1-570] Preparing netlist for logic optimization

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'AnalogTriggerBlock_v2' instantiated as 'Analog_trigger_0'. 4 instances of this cell are unresolved black boxes. [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:169]

CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'Trigger_Selector' instantiated as 'trig_sel_0'. 4 instances of this cell are unresolved black boxes. [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:185]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


INFO: [Common 17-83] Releasing license: Synthesis

27 Infos, 200 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 516.977 ; gain = 321.363

INFO: [Timing 38-35] Done setting XDC timing constraints.

write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 985.633 ; gain = 468.656

INFO: [Common 17-206] Exiting Vivado at Tue Jan 31 12:13:38 2017...


=== Running: Checking implementation license ===

=== Running: Check local synthesized file ===

=== Running: Connection with Server ===
Connected to Server

=== Running: Send Implementation Request to Server ===
Configuration files have been sent to server.

****** Vivado v2015.2.1 (64-bit)
  **** SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
  **** IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source SD_PXE_AWG_Part.tcl -notrace

=== Running: user_synth ===
Command: open_checkpoint -part xc7k410tffg676-2 pr_module_ain500.dcp
WARNING: [Project 1-591] Current part 'xc7k410tffg676-2' is different from part 'xc7k160tffg676-2' stored in the checkpoint.  Please run report_drc, report_timing and report_power.
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'AnalogTriggerBlock_v2' instantiated as 'Analog_trigger_0'. 4 instances of this cell are unresolved black boxes. [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:169]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'Trigger_Selector' instantiated as 'trig_sel_0'. 4 instances of this cell are unresolved black boxes. [C:/ProgramData/Signadyne/Temp/FPGAflow/H3334_default_2017-01-31T12_12_29.tmp/_/pr_module_ain500.vhd:185]
No Unisim elements were transformed.

open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 531.203 ; gain = 340.207
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1068.473 ; gain = 537.270
****** Webtalk v2015.2.1 (64-bit)
  **** SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
  **** IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1068.473 ; gain = 0.000

****** Vivado v2015.2.1 (64-bit)
  **** SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
  **** IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source SD_PXE_AWG_VIVADO.tcl -notrace

=== Running: prepare_project ===

=== Running: open_checkpoint ===
Command: open_checkpoint static_base.dcp
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
CRITICAL WARNING: [Constraints 18-1056] Clock 'TXOUTCLK' completely overrides clock 'PCIe/pcie_7x_v1_11_support_i/pcie_7x_v1_11_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK'.
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
set_false_path: Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1767.785 ; gain = 639.352
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1988.559 ; gain = 165.457
Restored from archive | CPU: 11.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1988.559 ; gain = 165.457
  A total of 1168 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 12 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 19 instances
  OBUFDS => OBUFDS: 6 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1026 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

open_checkpoint: Time (s): cpu = 00:01:58 ; elapsed = 00:01:56 . Memory (MB): peak = 1988.559 ; gain = 1797.809
Command: read_checkpoint -cell Dev/pr_module pr_base.dcp
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1988.559 ; gain = 0.000
Command: read_checkpoint -cell Dev/pr_module/pr_module pr_module_ain500_410.dcp
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1988.559 ; gain = 0.000
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.559 ; gain = 0.000
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.559 ; gain = 0.000
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.559 ; gain = 0.000
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.559 ; gain = 0.000
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.559 ; gain = 0.000
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.559 ; gain = 0.000
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.559 ; gain = 0.000
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1988.559 ; gain = 0.000

=== Running: opt_design ===
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t'
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.559 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget

Phase 1 Retarget | Checksum: f744dd18

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1999.102 ; gain = 0.000

Phase 2 Constant Propagation
Phase 2 Constant Propagation | Checksum: 18bd8a372

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1999.102 ; gain = 0.000

Phase 3 Sweep
Phase 3 Sweep | Checksum: f4435975

Time (s): cpu = 00:01:14 ; elapsed = 00:01:13 . Memory (MB): peak = 1999.102 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1999.102 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f4435975

Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1999.102 ; gain = 0.000
Implement Debug Cores | Checksum: 19aaac360
Logic Optimization | Checksum: 16ad86b95

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: f4435975

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2089.324 ; gain = 90.223
133 Infos, 39 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:43 . Memory (MB): peak = 2089.324 ; gain = 100.766
general.maxThreads

=== Running: place_design ===
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t'
Running DRC as a precondition to command place_design
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.

Starting Placer Task

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: d5971b5b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2434.168 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.270 . Memory (MB): peak = 2434.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 2434.168 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 2eb27b6e

Time (s): cpu = 00:01:01 ; elapsed = 00:01:01 . Memory (MB): peak = 2434.168 ; gain = 0.000
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 2eb27b6e

Time (s): cpu = 00:01:58 ; elapsed = 00:01:48 . Memory (MB): peak = 2581.574 ; gain = 147.406

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 2eb27b6e

Time (s): cpu = 00:02:00 ; elapsed = 00:01:50 . Memory (MB): peak = 2581.574 ; gain = 147.406

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 2eb27b6e

Time (s): cpu = 00:02:00 ; elapsed = 00:01:50 . Memory (MB): peak = 2581.574 ; gain = 147.406
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e7e55744

Time (s): cpu = 00:02:00 ; elapsed = 00:01:50 . Memory (MB): peak = 2581.574 ; gain = 147.406

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 111d2f8a6

Time (s): cpu = 00:02:08 ; elapsed = 00:01:58 . Memory (MB): peak = 2616.578 ; gain = 182.410
Phase 2.2.1 Place Init Design | Checksum: 86d46e1c

Time (s): cpu = 00:03:15 ; elapsed = 00:02:22 . Memory (MB): peak = 3053.484 ; gain = 619.316
Phase 2.2 Build Placer Netlist Model | Checksum: 86d46e1c

Time (s): cpu = 00:03:15 ; elapsed = 00:02:22 . Memory (MB): peak = 3053.484 ; gain = 619.316

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 86d46e1c

Time (s): cpu = 00:03:16 ; elapsed = 00:02:23 . Memory (MB): peak = 3053.484 ; gain = 619.316
Phase 2.3 Constrain Clocks/Macros | Checksum: 86d46e1c

Time (s): cpu = 00:03:16 ; elapsed = 00:02:23 . Memory (MB): peak = 3053.484 ; gain = 619.316

Phase 2.4 Place HD PartPins

Phase 2.4.1 Place OOC PartPins
Phase 2.4.1 Place OOC PartPins | Checksum: 86d46e1c

Time (s): cpu = 00:03:17 ; elapsed = 00:02:24 . Memory (MB): peak = 3053.484 ; gain = 619.316

Phase 2.4.2 Constrain UC2 PartPins
Phase 2.4.2 Constrain UC2 PartPins | Checksum: 86d46e1c

Time (s): cpu = 00:03:17 ; elapsed = 00:02:24 . Memory (MB): peak = 3053.484 ; gain = 619.316
Phase 2.4 Place HD PartPins | Checksum: 86d46e1c

Time (s): cpu = 00:03:17 ; elapsed = 00:02:24 . Memory (MB): peak = 3053.484 ; gain = 619.316
Phase 2 Placer Initialization | Checksum: 86d46e1c

Time (s): cpu = 00:03:17 ; elapsed = 00:02:24 . Memory (MB): peak = 3053.484 ; gain = 619.316

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 15e01d2a9

Time (s): cpu = 00:04:21 ; elapsed = 00:03:06 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 15e01d2a9

Time (s): cpu = 00:04:23 ; elapsed = 00:03:06 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1c4762100

Time (s): cpu = 00:04:43 ; elapsed = 00:03:14 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1700876eb

Time (s): cpu = 00:04:45 ; elapsed = 00:03:15 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1700876eb

Time (s): cpu = 00:04:46 ; elapsed = 00:03:15 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1c51a7cf4

Time (s): cpu = 00:04:59 ; elapsed = 00:03:19 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 169682f12

Time (s): cpu = 00:05:00 ; elapsed = 00:03:19 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 17808d916

Time (s): cpu = 00:05:04 ; elapsed = 00:03:23 . Memory (MB): peak = 3100.031 ; gain = 665.863
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 17808d916

Time (s): cpu = 00:05:04 ; elapsed = 00:03:23 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 17808d916

Time (s): cpu = 00:05:06 ; elapsed = 00:03:24 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 17808d916

Time (s): cpu = 00:05:07 ; elapsed = 00:03:25 . Memory (MB): peak = 3100.031 ; gain = 665.863
Phase 4.6 Small Shape Detail Placement | Checksum: 17808d916

Time (s): cpu = 00:05:07 ; elapsed = 00:03:25 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 17808d916

Time (s): cpu = 00:05:08 ; elapsed = 00:03:25 . Memory (MB): peak = 3100.031 ; gain = 665.863
Phase 4 Detail Placement | Checksum: 17808d916

Time (s): cpu = 00:05:08 ; elapsed = 00:03:26 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 8c599989

Time (s): cpu = 00:05:10 ; elapsed = 00:03:27 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 8c599989

Time (s): cpu = 00:05:10 ; elapsed = 00:03:27 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: f76301bc

Time (s): cpu = 00:06:04 ; elapsed = 00:03:40 . Memory (MB): peak = 3100.031 ; gain = 665.863
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: f76301bc

Time (s): cpu = 00:06:05 ; elapsed = 00:03:40 . Memory (MB): peak = 3100.031 ; gain = 665.863
Phase 5.2.2 Post Placement Optimization | Checksum: f76301bc

Time (s): cpu = 00:06:05 ; elapsed = 00:03:41 . Memory (MB): peak = 3100.031 ; gain = 665.863
Phase 5.2 Post Commit Optimization | Checksum: f76301bc

Time (s): cpu = 00:06:05 ; elapsed = 00:03:41 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: f76301bc

Time (s): cpu = 00:06:06 ; elapsed = 00:03:41 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: f76301bc

Time (s): cpu = 00:06:06 ; elapsed = 00:03:41 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: f76301bc

Time (s): cpu = 00:06:06 ; elapsed = 00:03:42 . Memory (MB): peak = 3100.031 ; gain = 665.863
Phase 5.5 Placer Reporting | Checksum: f76301bc

Time (s): cpu = 00:06:07 ; elapsed = 00:03:42 . Memory (MB): peak = 3100.031 ; gain = 665.863

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1beb4dc06

Time (s): cpu = 00:06:07 ; elapsed = 00:03:43 . Memory (MB): peak = 3100.031 ; gain = 665.863
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1beb4dc06

Time (s): cpu = 00:06:07 ; elapsed = 00:03:43 . Memory (MB): peak = 3100.031 ; gain = 665.863
Ending Placer Task | Checksum: 1475bae9f

Time (s): cpu = 00:06:07 ; elapsed = 00:03:43 . Memory (MB): peak = 3100.031 ; gain = 665.863
147 Infos, 142 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:37 ; elapsed = 00:04:36 . Memory (MB): peak = 3100.031 ; gain = 1010.707
general.maxThreads

=== Running: route_design ===
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t'
Running DRC as a precondition to command route_design


Starting Routing Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17e2cd0c1

Time (s): cpu = 00:03:14 ; elapsed = 00:02:35 . Memory (MB): peak = 3100.031 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1adb74dea

Time (s): cpu = 00:03:22 ; elapsed = 00:02:43 . Memory (MB): peak = 3100.031 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1adb74dea

Time (s): cpu = 00:03:23 ; elapsed = 00:02:44 . Memory (MB): peak = 3100.031 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1805c9387

Time (s): cpu = 00:05:21 ; elapsed = 00:03:14 . Memory (MB): peak = 3100.031 ; gain = 0.000

Phase 2 Router Initialization | Checksum: 15a575196

Time (s): cpu = 00:06:06 ; elapsed = 00:03:25 . Memory (MB): peak = 3100.031 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 321692724

Time (s): cpu = 00:06:12 ; elapsed = 00:03:27 . Memory (MB): peak = 3100.031 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2d4cf41d0

Time (s): cpu = 00:07:26 ; elapsed = 00:03:46 . Memory (MB): peak = 3100.031 ; gain = 0.000


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 27f9d4f3a

Time (s): cpu = 00:07:48 ; elapsed = 00:03:53 . Memory (MB): peak = 3100.031 ; gain = 0.000

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 2141b9732

Time (s): cpu = 00:07:53 ; elapsed = 00:03:58 . Memory (MB): peak = 3100.031 ; gain = 0.000
Phase 4.1.2 GlobIterForTiming | Checksum: 267a34e3a

Time (s): cpu = 00:07:54 ; elapsed = 00:03:58 . Memory (MB): peak = 3100.031 ; gain = 0.000
Phase 4.1 Global Iteration 0 | Checksum: 267a34e3a

Time (s): cpu = 00:07:54 ; elapsed = 00:03:59 . Memory (MB): peak = 3100.031 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 267a34e3a

Time (s): cpu = 00:07:54 ; elapsed = 00:03:59 . Memory (MB): peak = 3100.031 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 267a1c872

Time (s): cpu = 00:08:18 ; elapsed = 00:04:06 . Memory (MB): peak = 3100.031 ; gain = 0.000

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 267a1c872

Time (s): cpu = 00:08:21 ; elapsed = 00:04:07 . Memory (MB): peak = 3100.031 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 267a1c872

Time (s): cpu = 00:08:22 ; elapsed = 00:04:08 . Memory (MB): peak = 3100.031 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 267a1c872

Time (s): cpu = 00:08:22 ; elapsed = 00:04:08 . Memory (MB): peak = 3100.031 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 2d24657b3

Time (s): cpu = 00:08:55 ; elapsed = 00:04:17 . Memory (MB): peak = 3100.031 ; gain = 0.000

Phase 6 Post Hold Fix | Checksum: 1d79623a5

Time (s): cpu = 00:08:56 ; elapsed = 00:04:17 . Memory (MB): peak = 3100.031 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.121963 %
  Global Horizontal Routing Utilization  = 0.144617 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 2a1c51590

Time (s): cpu = 00:08:58 ; elapsed = 00:04:18 . Memory (MB): peak = 3100.031 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2a1c51590

Time (s): cpu = 00:08:58 ; elapsed = 00:04:18 . Memory (MB): peak = 3100.031 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 284cac54e

Time (s): cpu = 00:09:12 ; elapsed = 00:04:32 . Memory (MB): peak = 3100.031 ; gain = 0.000

Phase 10 Post Router Timing

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 284cac54e

Time (s): cpu = 00:09:12 ; elapsed = 00:04:32 . Memory (MB): peak = 3100.031 ; gain = 0.000

Time (s): cpu = 00:09:36 ; elapsed = 00:04:57 . Memory (MB): peak = 3100.031 ; gain = 0.000

Routing Is Done.
161 Infos, 143 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:03 ; elapsed = 00:05:54 . Memory (MB): peak = 3100.031 ; gain = 0.000
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:23 ; elapsed = 00:00:46 . Memory (MB): peak = 3100.031 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:01:34 ; elapsed = 00:00:57 . Memory (MB): peak = 3100.031 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 3100.031 ; gain = 0.000

=== Running: write_bitstream ===
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t'
Running DRC as a precondition to command write_bitstream
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[0].inst_ALU/ALU_ADD input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[1].inst_ALU/ALU_ADD input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_0/Inst_Sub48_1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_0/Inst_Sub48_2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_0/Inst_Sub48_3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_1/Inst_Sub48_1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_1/Inst_Sub48_2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_1/Inst_Sub48_3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_2/Inst_Sub48_1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_2/Inst_Sub48_2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_2/Inst_Sub48_3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_3/Inst_Sub48_1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_3/Inst_Sub48_2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_3/Inst_Sub48_3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[0].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[0].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[0].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[1].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[0].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[2].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[0].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[3].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[0].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[4].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[1].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[0].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[1].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[1].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[1].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[2].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[1].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[3].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[1].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[4].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[2].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[0].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[2].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[1].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[2].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[2].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[2].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[3].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[2].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[4].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[3].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[0].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[3].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[1].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[3].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[2].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[3].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[3].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[3].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[4].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[0].inst_ALU/ALU_ADD output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[0].inst_ALU/Gen_Div1.ALU_DIV/DSP_MULSUB0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[0].inst_ALU/Gen_Div1.ALU_DIV/DSP_MULSUB1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[0].inst_ALU/Gen_Sqrt1.ALU_SQRT/DSP_MULSUB0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[0].inst_ALU/Gen_Sqrt1.ALU_SQRT/DSP_MULSUB1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[1].inst_ALU/ALU_ADD output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[1].inst_ALU/Gen_Div1.ALU_DIV/DSP_MULSUB0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[1].inst_ALU/Gen_Div1.ALU_DIV/DSP_MULSUB1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[1].inst_ALU/Gen_Sqrt1.ALU_SQRT/DSP_MULSUB0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[1].inst_ALU/Gen_Sqrt1.ALU_SQRT/DSP_MULSUB1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_0/Inst_Sub48_1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_0/Inst_Sub48_2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_0/Inst_Sub48_3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_1/Inst_Sub48_1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_1/Inst_Sub48_2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_1/Inst_Sub48_3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_2/Inst_Sub48_1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_2/Inst_Sub48_2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_2/Inst_Sub48_3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_3/Inst_Sub48_1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_3/Inst_Sub48_2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_3/Inst_Sub48_3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (PDRC-63) SLICEM_5lutO5_A5 - Dangling output pin O5 on site SLICE_X118Y203:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (REQP-1709) Clock output buffering - PLLE2_ADV connectivity violation. The signal PCIe/GEN_DDR2.ddr3_controller/u_MIG_DDR3_AXI_mig/u_ddr3_infrastructure/pll_clk3_out on the PCIe/GEN_DDR2.ddr3_controller/u_MIG_DDR3_AXI_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of PCIe/GEN_DDR2.ddr3_controller/u_MIG_DDR3_AXI_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Partition "pblock_pr_ain500" Reconfigurable Module "Dev/pr_module"
Process Partition "pblock_pr_ain500"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_pr_ain500" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Writing bitstream ./firmware.bit...
Writing bitstream ./firmware.bin...
write_bitstream: Time (s): cpu = 00:03:00 ; elapsed = 00:03:04 . Memory (MB): peak = 3274.430 ; gain = 174.398
****** Webtalk v2015.2.1 (64-bit)
  **** SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
  **** IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 3274.430 ; gain = 0.000
Qt: Untested Windows version 6.2 detected!

=== Completed Successfully ===

TOTAL ELAPSED TIME: 24:39

Utilization Design Information
------------------------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice                   |  746 |     0 |     63550 |  1.17 |
| Slice LUTs              |  970 |     0 |    254200 |  0.38 |
|   LUT as Logic          |  970 |     0 |    254200 |  0.38 |
|   LUT as Memory         |    0 |     0 |     90600 |  0.00 |
| Slice Registers         |  981 |     0 |    508400 |  0.19 |
|   Register as Flip Flop |  981 |     0 |    508400 |  0.19 |
|   Register as Latch     |    0 |     0 |    508400 |  0.00 |
| Block RAM Tile          |    0 |     0 |       795 |  0.00 |
| DSPs                    |   12 |     0 |      1540 |  0.78 |
+-------------------------+------+-------+-----------+-------+


