var classAxiI2cCxpCore_1_1mapping =
[
    [ "I2C_SCL_5xFREQ_C", "classAxiI2cCxpCore_1_1mapping.html#aa18f53f789abddb22643a43d7a5d565c", null ],
    [ "PRESCALE_C", "classAxiI2cCxpCore_1_1mapping.html#ad1fcf662c7503b71b3e66570dd78c8ee", null ],
    [ "FILTER_C", "classAxiI2cCxpCore_1_1mapping.html#a61bcc4619ed5894e9e6f35ce9c98e394", null ],
    [ "i2cRegMasterIn", "classAxiI2cCxpCore_1_1mapping.html#a5842fefdce2e6634f3b66fd438e47793", null ],
    [ "i2cRegMasterOut", "classAxiI2cCxpCore_1_1mapping.html#add2f17fd060a77cc98d2b51611a4497c", null ],
    [ "i2ci", "classAxiI2cCxpCore_1_1mapping.html#af3901fc785a98c81bf432712c6221496", null ],
    [ "i2co", "classAxiI2cCxpCore_1_1mapping.html#af46761944637f0b660bb6f2a764a3aab", null ],
    [ "status", "classAxiI2cCxpCore_1_1mapping.html#a975e8c85d65f3430b95c63a9615859a5", null ],
    [ "config", "classAxiI2cCxpCore_1_1mapping.html#a2a3b3a8d2db4944a7da4eb464e5aa8d0", null ],
    [ "irqRstL", "classAxiI2cCxpCore_1_1mapping.html#a09c1f2773d46dfd636bf0b280b1215cd", null ],
    [ "oeL", "classAxiI2cCxpCore_1_1mapping.html#aa3dff2c4306b38f4dcdb33d4952da26a", null ],
    [ "iobuf_scl", "classAxiI2cCxpCore_1_1mapping.html#ab4e88ff7021f365bfa55beed03c5089c", null ],
    [ "iobuf_sda", "classAxiI2cCxpCore_1_1mapping.html#a6f2f014bba6afec3886a24fcf486a217", null ],
    [ "iobuf_rst", "classAxiI2cCxpCore_1_1mapping.html#a66f5d7ee5ef6fa82a3f978c4b521922f", null ],
    [ "axii2ccxpreg_inst", "classAxiI2cCxpCore_1_1mapping.html#a639b91706d6e48c6941c8c8f5509021a", null ],
    [ "i2cregmaster_inst", "classAxiI2cCxpCore_1_1mapping.html#ac368c1efe9db22f9f351619b608598d8", null ]
];