{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716847035292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716847035292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 16:57:15 2024 " "Processing started: Mon May 27 16:57:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716847035292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716847035292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716847035292 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1716847035558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/microcontrol/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/microcontrol/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../ALU/ALU.vhd" "" { Text "C:/altera/13.1/microcontrol/ALU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035808 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.vhd" "" { Text "C:/altera/13.1/microcontrol/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716847035808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/microcontrol/data_path/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/microcontrol/data_path/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-Behavioral " "Found design unit 1: data_path-Behavioral" {  } { { "../data_path/data_path.vhd" "" { Text "C:/altera/13.1/microcontrol/data_path/data_path.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "../data_path/data_path.vhd" "" { Text "C:/altera/13.1/microcontrol/data_path/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/microcontrol/components/rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/microcontrol/components/rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-Behavioral " "Found design unit 1: rw_96x8_sync-Behavioral" {  } { { "../Components/rw_96x8_sync.vhd" "" { Text "C:/altera/13.1/microcontrol/Components/rw_96x8_sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "../Components/rw_96x8_sync.vhd" "" { Text "C:/altera/13.1/microcontrol/Components/rw_96x8_sync.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/microcontrol/components/rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/microcontrol/components/rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-Behavioral " "Found design unit 1: rom_128x8_sync-Behavioral" {  } { { "../Components/rom_128x8_sync.vhd" "" { Text "C:/altera/13.1/microcontrol/Components/rom_128x8_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "../Components/rom_128x8_sync.vhd" "" { Text "C:/altera/13.1/microcontrol/Components/rom_128x8_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/microcontrol/components/output_ports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/microcontrol/components/output_ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Ports-Behavioral " "Found design unit 1: Output_Ports-Behavioral" {  } { { "../Components/Output_Ports.vhd" "" { Text "C:/altera/13.1/microcontrol/Components/Output_Ports.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Ports " "Found entity 1: Output_Ports" {  } { { "../Components/Output_Ports.vhd" "" { Text "C:/altera/13.1/microcontrol/Components/Output_Ports.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/microcontrol/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/microcontrol/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-Behavioral " "Found design unit 1: control_unit-Behavioral" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/microcontrol/memory/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/microcontrol/memory/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "../memory/memory.vhd" "" { Text "C:/altera/13.1/microcontrol/memory/memory.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../memory/memory.vhd" "" { Text "C:/altera/13.1/microcontrol/memory/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/microcontrol/cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/microcontrol/cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavioral " "Found design unit 1: cpu-Behavioral" {  } { { "../CPU/cpu.vhd" "" { Text "C:/altera/13.1/microcontrol/CPU/cpu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../CPU/cpu.vhd" "" { Text "C:/altera/13.1/microcontrol/CPU/cpu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer-Behavioral " "Found design unit 1: computer-Behavioral" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/microcontrol/COMPUTER/computer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/microcontrol/COMPUTER/computer.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716847035824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716847035871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_u " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_u\"" {  } { { "computer.vhd" "cpu_u" { Text "C:/altera/13.1/microcontrol/COMPUTER/computer.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847035871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:cpu_u\|control_unit:control_unit_module " "Elaborating entity \"control_unit\" for hierarchy \"cpu:cpu_u\|control_unit:control_unit_module\"" {  } { { "../CPU/cpu.vhd" "control_unit_module" { Text "C:/altera/13.1/microcontrol/CPU/cpu.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847035871 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_unit.vhd(37) " "VHDL Process Statement warning at control_unit.vhd(37): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1716847035871 "|computer|cpu:cpu_u|control_unit:control_unit_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRANCH_6 control_unit.vhd(37) " "Inferred latch for \"next_state.S_BRANCH_6\" at control_unit.vhd(37)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716847035871 "|computer|cpu:cpu_u|control_unit:control_unit_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRANCH_5 control_unit.vhd(37) " "Inferred latch for \"next_state.S_BRANCH_5\" at control_unit.vhd(37)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716847035871 "|computer|cpu:cpu_u|control_unit:control_unit_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRANCH_4 control_unit.vhd(37) " "Inferred latch for \"next_state.S_BRANCH_4\" at control_unit.vhd(37)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716847035871 "|computer|cpu:cpu_u|control_unit:control_unit_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_DATA_MAN_4 control_unit.vhd(37) " "Inferred latch for \"next_state.S_DATA_MAN_4\" at control_unit.vhd(37)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716847035871 "|computer|cpu:cpu_u|control_unit:control_unit_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LOAD_AND_STORE_7 control_unit.vhd(37) " "Inferred latch for \"next_state.S_LOAD_AND_STORE_7\" at control_unit.vhd(37)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716847035871 "|computer|cpu:cpu_u|control_unit:control_unit_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LOAD_AND_STORE_6 control_unit.vhd(37) " "Inferred latch for \"next_state.S_LOAD_AND_STORE_6\" at control_unit.vhd(37)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716847035871 "|computer|cpu:cpu_u|control_unit:control_unit_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LOAD_AND_STORE_5 control_unit.vhd(37) " "Inferred latch for \"next_state.S_LOAD_AND_STORE_5\" at control_unit.vhd(37)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716847035871 "|computer|cpu:cpu_u|control_unit:control_unit_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LOAD_AND_STORE_4 control_unit.vhd(37) " "Inferred latch for \"next_state.S_LOAD_AND_STORE_4\" at control_unit.vhd(37)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716847035871 "|computer|cpu:cpu_u|control_unit:control_unit_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_DECODE_3 control_unit.vhd(37) " "Inferred latch for \"next_state.S_DECODE_3\" at control_unit.vhd(37)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716847035871 "|computer|cpu:cpu_u|control_unit:control_unit_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_2 control_unit.vhd(37) " "Inferred latch for \"next_state.S_FETCH_2\" at control_unit.vhd(37)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716847035871 "|computer|cpu:cpu_u|control_unit:control_unit_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_1 control_unit.vhd(37) " "Inferred latch for \"next_state.S_FETCH_1\" at control_unit.vhd(37)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716847035871 "|computer|cpu:cpu_u|control_unit:control_unit_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_0 control_unit.vhd(37) " "Inferred latch for \"next_state.S_FETCH_0\" at control_unit.vhd(37)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716847035871 "|computer|cpu:cpu_u|control_unit:control_unit_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path cpu:cpu_u\|data_path:data_path_u " "Elaborating entity \"data_path\" for hierarchy \"cpu:cpu_u\|data_path:data_path_u\"" {  } { { "../CPU/cpu.vhd" "data_path_u" { Text "C:/altera/13.1/microcontrol/CPU/cpu.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847035871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:cpu_u\|data_path:data_path_u\|ALU:ALU_unit " "Elaborating entity \"ALU\" for hierarchy \"cpu:cpu_u\|data_path:data_path_u\|ALU:ALU_unit\"" {  } { { "../data_path/data_path.vhd" "ALU_unit" { Text "C:/altera/13.1/microcontrol/data_path/data_path.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847035871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_unit " "Elaborating entity \"memory\" for hierarchy \"memory:memory_unit\"" {  } { { "computer.vhd" "memory_unit" { Text "C:/altera/13.1/microcontrol/COMPUTER/computer.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847035871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync memory:memory_unit\|rom_128x8_sync:rom_128x8_sync_u " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"memory:memory_unit\|rom_128x8_sync:rom_128x8_sync_u\"" {  } { { "../memory/memory.vhd" "rom_128x8_sync_u" { Text "C:/altera/13.1/microcontrol/memory/memory.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847035886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync memory:memory_unit\|rw_96x8_sync:rw_96x8_sync_u " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"memory:memory_unit\|rw_96x8_sync:rw_96x8_sync_u\"" {  } { { "../memory/memory.vhd" "rw_96x8_sync_u" { Text "C:/altera/13.1/microcontrol/memory/memory.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847035886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Ports memory:memory_unit\|Output_Ports:Output_Ports_u " "Elaborating entity \"Output_Ports\" for hierarchy \"memory:memory_unit\|Output_Ports:Output_Ports_u\"" {  } { { "../memory/memory.vhd" "Output_Ports_u" { Text "C:/altera/13.1/microcontrol/memory/memory.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847035886 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:memory_unit\|rw_96x8_sync:rw_96x8_sync_u\|RAM " "RAM logic \"memory:memory_unit\|rw_96x8_sync:rw_96x8_sync_u\|RAM\" is uninferred due to asynchronous read logic" {  } { { "../Components/rw_96x8_sync.vhd" "RAM" { Text "C:/altera/13.1/microcontrol/Components/rw_96x8_sync.vhd" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1716847036121 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1716847036121 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "32 128 0 1 1 " "32 out of 128 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "96 127 " "Addresses ranging from 96 to 127 are not initialized" {  } { { "C:/altera/13.1/microcontrol/COMPUTER/db/computer.ram0_rw_96x8_sync_4f59cf57.hdl.mif" "" { Text "C:/altera/13.1/microcontrol/COMPUTER/db/computer.ram0_rw_96x8_sync_4f59cf57.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1716847036246 ""}  } { { "C:/altera/13.1/microcontrol/COMPUTER/db/computer.ram0_rw_96x8_sync_4f59cf57.hdl.mif" "" { Text "C:/altera/13.1/microcontrol/COMPUTER/db/computer.ram0_rw_96x8_sync_4f59cf57.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1716847036246 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:memory_unit\|rom_128x8_sync:rom_128x8_sync_u\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:memory_unit\|rom_128x8_sync:rom_128x8_sync_u\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1716847036387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1716847036387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1716847036387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1716847036387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1716847036387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1716847036387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1716847036387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1716847036387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1716847036387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/computer.ram0_rom_128x8_sync_5712ff2d.hdl.mif " "Parameter INIT_FILE set to db/computer.ram0_rom_128x8_sync_5712ff2d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1716847036387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1716847036387 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1716847036387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_unit\|rom_128x8_sync:rom_128x8_sync_u\|altsyncram:ROM_rtl_0 " "Elaborated megafunction instantiation \"memory:memory_unit\|rom_128x8_sync:rom_128x8_sync_u\|altsyncram:ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716847036433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_unit\|rom_128x8_sync:rom_128x8_sync_u\|altsyncram:ROM_rtl_0 " "Instantiated megafunction \"memory:memory_unit\|rom_128x8_sync:rom_128x8_sync_u\|altsyncram:ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847036433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847036433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847036433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847036433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847036433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847036433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847036433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847036433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847036433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/computer.ram0_rom_128x8_sync_5712ff2d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/computer.ram0_rom_128x8_sync_5712ff2d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716847036433 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716847036433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ei71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ei71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ei71 " "Found entity 1: altsyncram_ei71" {  } { { "db/altsyncram_ei71.tdf" "" { Text "C:/altera/13.1/microcontrol/COMPUTER/db/altsyncram_ei71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716847036465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716847036465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_u\|control_unit:control_unit_module\|next_state.S_DATA_MAN_4_690 " "Latch cpu:cpu_u\|control_unit:control_unit_module\|next_state.S_DATA_MAN_4_690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_u\|control_unit:control_unit_module\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_u\|control_unit:control_unit_module\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1716847036730 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1716847036730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_u\|control_unit:control_unit_module\|next_state.S_LOAD_AND_STORE_7_717 " "Latch cpu:cpu_u\|control_unit:control_unit_module\|next_state.S_LOAD_AND_STORE_7_717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_u\|control_unit:control_unit_module\|current_state.S_LOAD_AND_STORE_6 " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_u\|control_unit:control_unit_module\|current_state.S_LOAD_AND_STORE_6" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1716847036730 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1716847036730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_u\|control_unit:control_unit_module\|next_state.S_FETCH_0_906 " "Latch cpu:cpu_u\|control_unit:control_unit_module\|next_state.S_FETCH_0_906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_u\|control_unit:control_unit_module\|current_state.S_LOAD_AND_STORE_7 " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_u\|control_unit:control_unit_module\|current_state.S_LOAD_AND_STORE_7" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1716847036730 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1716847036730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_u\|control_unit:control_unit_module\|next_state.S_BRANCH_4_663 " "Latch cpu:cpu_u\|control_unit:control_unit_module\|next_state.S_BRANCH_4_663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_u\|control_unit:control_unit_module\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_u\|control_unit:control_unit_module\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1716847036730 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1716847036730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu_u\|control_unit:control_unit_module\|next_state.S_LOAD_AND_STORE_4_798 " "Latch cpu:cpu_u\|control_unit:control_unit_module\|next_state.S_LOAD_AND_STORE_4_798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu_u\|control_unit:control_unit_module\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal cpu:cpu_u\|control_unit:control_unit_module\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1716847036730 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1716847036730 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1716847037106 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716847038174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716847038174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2189 " "Implemented 2189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716847038330 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716847038330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1923 " "Implemented 1923 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716847038330 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1716847038330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716847038330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716847038346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 16:57:18 2024 " "Processing ended: Mon May 27 16:57:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716847038346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716847038346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716847038346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716847038346 ""}
