// Seed: 2704411298
module module_0 (
    input wor id_0,
    output uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output wire id_5,
    input wor id_6,
    output wire id_7,
    input wor id_8,
    input supply1 id_9,
    input tri id_10,
    input wor id_11,
    output supply0 id_12
);
  wire id_14;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    output wor id_3,
    output uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input tri id_7,
    input tri id_8,
    output supply1 id_9,
    input wire id_10,
    input wire id_11
);
  wire id_13;
  assign id_3 = $signed(71);
  ;
  assign id_13 = id_13;
  logic [-1 : -1] id_14;
  ;
  assign id_9 = -1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_5,
      id_7,
      id_9,
      id_9,
      id_11,
      id_9,
      id_11,
      id_2,
      id_10,
      id_2,
      id_4
  );
endmodule
