*
*---- act defproc: cell::g0n1na_x0<> -----
* raw ports:  in[0] in[1] out
*
.subckt _8_8cell_8_8g0n1na_x0 in_20_3 in_21_3 out
*.PININFO in_20_3:I in_21_3:I out:O
*.POWER VDD Vdd
*.POWER GND GND
*.POWER NSUB GND
*.POWER PSUB Vdd
*
* --- node flags ---
*
* out (combinational)
*
* --- end node flags ---
*
M0_ #3 in_20_3 Vdd Vdd pch W=0.3U L=0.06U
M1_ out in_21_3 #3 Vdd pch W=0.3U L=0.06U
.ends
*---- end of process: g0n1na_x0<> -----
.subckt foo g_4GND L_4b_4d_20_3 R_4b_4d_20_3 R_4b_4d_21_3
xbuf2_4cpx1 g_4GND buf2_4__R_4d_21_3 R_4b_4d_21_3 _8_8cell_8_8g0n1na_x0
xbuf2_4cpx0 M_4b_4d_20_3 buf2_4__R_4d_20_3 R_4b_4d_20_3 _8_8cell_8_8g0n1na_x0
xbuf1_4cpx0 L_4b_4d_20_3 buf1_4__R_4d_20_3 M_4b_4d_20_3 _8_8cell_8_8g0n1na_x0
.ends
