{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687196882209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687196882210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 18:48:02 2023 " "Processing started: Mon Jun 19 18:48:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687196882210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687196882210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Beacon_system -c Beacon_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off Beacon_system -c Beacon_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687196882210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687196883044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687196883045 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "beacon_top.sv(36) " "Verilog HDL Module Instantiation warning at beacon_top.sv(36): ignored dangling comma in List of Port Connections" {  } { { "beacon_top.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1687196899184 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "beacon_top.sv(71) " "Verilog HDL Module Instantiation warning at beacon_top.sv(71): ignored dangling comma in List of Port Connections" {  } { { "beacon_top.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 71 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1687196899184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beacon_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file beacon_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 beacon_top " "Found entity 1: beacon_top" {  } { { "beacon_top.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687196899187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687196899187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beacon_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file beacon_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 beacon_FSM " "Found entity 1: beacon_FSM" {  } { { "beacon_FSM.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687196899190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687196899190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mppt_signals.sv 1 1 " "Found 1 design units, including 1 entities, in source file mppt_signals.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mppt_signals " "Found entity 1: mppt_signals" {  } { { "mppt_signals.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/mppt_signals.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687196899193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687196899193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktick.sv 1 1 " "Found 1 design units, including 1 entities, in source file clktick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clktick " "Found entity 1: clktick" {  } { { "clktick.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/clktick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687196899195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687196899195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_3phase_19hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_3phase_19hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_3phase_3Hz " "Found entity 1: pwm_3phase_3Hz" {  } { { "pwm_3phase_19Hz.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/pwm_3phase_19Hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687196899200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687196899200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file encode_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encode_decode " "Found entity 1: encode_decode" {  } { { "encode_decode.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/encode_decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687196899204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687196899204 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_3_phase.sv(11) " "Verilog HDL information at pwm_3_phase.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_3_phase.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/pwm_3_phase.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687196899206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_3_phase.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_3_phase.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_3_phase " "Found entity 1: pwm_3_phase" {  } { { "pwm_3_phase.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/pwm_3_phase.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687196899206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687196899206 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi_slave.sv(46) " "Verilog HDL information at spi_slave.sv(46): always construct contains both blocking and non-blocking assignments" {  } { { "spi_slave.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/spi_slave.sv" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687196899209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/spi_slave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687196899210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687196899210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/clkdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687196899213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687196899213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cs_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CS_control " "Found entity 1: CS_control" {  } { { "CS_control.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/CS_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687196899218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687196899218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "beacon_top " "Elaborating entity \"beacon_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687196899305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick clktick:clk_5Meg " "Elaborating entity \"clktick\" for hierarchy \"clktick:clk_5Meg\"" {  } { { "beacon_top.sv" "clk_5Meg" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687196899324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi0 " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi0\"" {  } { { "beacon_top.sv" "spi0" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687196899329 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SS_fallingedge spi_slave.sv(41) " "Verilog HDL or VHDL warning at spi_slave.sv(41): object \"SS_fallingedge\" assigned a value but never read" {  } { { "spi_slave.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/spi_slave.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687196899334 "|beacon_top|spi_slave:spi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi1 " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi1\"" {  } { { "beacon_top.sv" "spi1" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687196899336 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SS_fallingedge spi_slave.sv(41) " "Verilog HDL or VHDL warning at spi_slave.sv(41): object \"SS_fallingedge\" assigned a value but never read" {  } { { "spi_slave.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/spi_slave.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687196899338 "|beacon_top|spi_slave:spi1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode_decode encode_decode:block " "Elaborating entity \"encode_decode\" for hierarchy \"encode_decode:block\"" {  } { { "beacon_top.sv" "block" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687196899339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:clk20 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:clk20\"" {  } { { "beacon_top.sv" "clk20" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687196899342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_3phase_3Hz pwm_3phase_3Hz:pwm " "Elaborating entity \"pwm_3phase_3Hz\" for hierarchy \"pwm_3phase_3Hz:pwm\"" {  } { { "beacon_top.sv" "pwm" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687196899346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick pwm_3phase_3Hz:pwm\|clktick:tick " "Elaborating entity \"clktick\" for hierarchy \"pwm_3phase_3Hz:pwm\|clktick:tick\"" {  } { { "pwm_3phase_19Hz.sv" "tick" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/pwm_3phase_19Hz.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687196899351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_3_phase pwm_3phase_3Hz:pwm\|pwm_3_phase:pwm " "Elaborating entity \"pwm_3_phase\" for hierarchy \"pwm_3phase_3Hz:pwm\|pwm_3_phase:pwm\"" {  } { { "pwm_3phase_19Hz.sv" "pwm" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/pwm_3phase_19Hz.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687196899354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beacon_FSM beacon_FSM:fsm " "Elaborating entity \"beacon_FSM\" for hierarchy \"beacon_FSM:fsm\"" {  } { { "beacon_top.sv" "fsm" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687196899357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mppt_signals mppt_signals:mppt " "Elaborating entity \"mppt_signals\" for hierarchy \"mppt_signals:mppt\"" {  } { { "beacon_top.sv" "mppt" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687196899361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mppt_signals.sv(22) " "Verilog HDL assignment warning at mppt_signals.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "mppt_signals.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/mppt_signals.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687196899363 "|beacon_top|mppt_signals:mppt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mppt_signals.sv(25) " "Verilog HDL assignment warning at mppt_signals.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "mppt_signals.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/mppt_signals.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687196899363 "|beacon_top|mppt_signals:mppt"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mppt_signals:mppt\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mppt_signals:mppt\|Mult0\"" {  } { { "mppt_signals.sv" "Mult0" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/mppt_signals.sv" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687196900004 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1687196900004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mppt_signals:mppt\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mppt_signals:mppt\|lpm_mult:Mult0\"" {  } { { "mppt_signals.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/mppt_signals.sv" 151 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687196900119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mppt_signals:mppt\|lpm_mult:Mult0 " "Instantiated megafunction \"mppt_signals:mppt\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687196900119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687196900119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687196900119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687196900119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687196900119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687196900119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687196900119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687196900119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687196900119 ""}  } { { "mppt_signals.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/mppt_signals.sv" 151 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687196900119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ls " "Found entity 1: mult_0ls" {  } { { "db/mult_0ls.tdf" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/db/mult_0ls.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687196900236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687196900236 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1687196900608 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687196900960 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/output_files/Beacon_system.map.smsg " "Generated suppressed messages file C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/output_files/Beacon_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687196901663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687196901935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687196901935 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lights_on_flag " "No output dependent on input pin \"lights_on_flag\"" {  } { { "beacon_top.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687196902092 "|beacon_top|lights_on_flag"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mosi1 " "No output dependent on input pin \"mosi1\"" {  } { { "beacon_top.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687196902092 "|beacon_top|mosi1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "beacon_top.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687196902092 "|beacon_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "beacon_top.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687196902092 "|beacon_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "beacon_top.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687196902092 "|beacon_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "beacon_top.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687196902092 "|beacon_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "beacon_top.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687196902092 "|beacon_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "beacon_top.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687196902092 "|beacon_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "beacon_top.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687196902092 "|beacon_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "beacon_top.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687196902092 "|beacon_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "beacon_top.sv" "" { Text "C:/Users/Jacob Larcombe/OneDrive - Imperial College London/Beacons/Verilog_files/beacon_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687196902092 "|beacon_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687196902092 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "351 " "Implemented 351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687196902093 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687196902093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "311 " "Implemented 311 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687196902093 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1687196902093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687196902093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687196902168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 18:48:22 2023 " "Processing ended: Mon Jun 19 18:48:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687196902168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687196902168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687196902168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687196902168 ""}
