
---------- Begin Simulation Statistics ----------
host_inst_rate                                 634405                       # Simulator instruction rate (inst/s)
host_mem_usage                                 387888                       # Number of bytes of host memory used
host_seconds                                    31.53                       # Real time elapsed on the host
host_tick_rate                              584948708                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.018442                       # Number of seconds simulated
sim_ticks                                 18442105500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 43186.687722                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 40438.035882                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4229964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1189620500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.006470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                27546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             13667                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    561239500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13879                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 81020.751057                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 90078.018959                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    4196469801                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51795                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   2366079324                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26267                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 22218.464057                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 56381.772794                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.164956                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4215                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9520                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     93650826                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    536754477                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7109120                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 67885.334203                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 72916.824192                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7029779                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      5386090301                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.011160                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 79341                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              39195                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2927318824                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965781                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.959397                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7109120                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 67885.334203                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 72916.824192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7029779                       # number of overall hits
system.cpu.dcache.overall_miss_latency     5386090301                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.011160                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                79341                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             39195                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2927318824                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40146                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28099                       # number of replacements
system.cpu.dcache.sampled_refs                  29123                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.959397                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7052570                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505751380000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25299                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11273125                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14163.451282                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11371.527348                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11197188                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1075530000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006736                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75937                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              3188                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    827244500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006453                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 63666.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 153.915353                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       191000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11273125                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14163.451282                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11371.527348                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11197188                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1075530000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006736                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75937                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               3188                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    827244500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006453                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809750                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.592247                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11273125                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14163.451282                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11371.527348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11197188                       # number of overall hits
system.cpu.icache.overall_miss_latency     1075530000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006736                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75937                       # number of overall misses
system.cpu.icache.overall_mshr_hits              3188                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    827244500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006453                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.592247                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11197188                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 46098.412332                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       401471073                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  8709                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     112148.603266                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 96807.819034                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          302                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1675724430                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.980189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      14942                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      1446502432                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.980189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 14942                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86628                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       69640.307646                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  54014.341201                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          79932                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              466311500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.077296                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         6696                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency         361572000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.077273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    6694                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11023                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56736.741178                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40797.116212                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           625409098                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11023                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      449706612                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11023                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25299                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25299                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.377310                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101872                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        98994.173676                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   83567.869847                       # average overall mshr miss latency
system.l2.demand_hits                           80234                       # number of demand (read+write) hits
system.l2.demand_miss_latency              2142035930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.212404                       # miss rate for demand accesses
system.l2.demand_misses                         21638                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1808074432                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.212384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    21636                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.187216                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.117830                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   3067.341367                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1930.520485                       # Average occupied blocks per context
system.l2.overall_accesses                     101872                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       98994.173676                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  72814.154062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          80234                       # number of overall hits
system.l2.overall_miss_latency             2142035930                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.212404                       # miss rate for overall accesses
system.l2.overall_misses                        21638                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2209545505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.297874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   30345                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.928809                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          8089                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher           48                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified         8758                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             8709                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            1                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9205                       # number of replacements
system.l2.sampled_refs                          17047                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4997.861852                       # Cycle average of tags in use
system.l2.total_refs                            91667                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8738                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 30161675                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         265232                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       431092                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40264                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       493551                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         510879                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5831                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       372600                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6298263                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.614022                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.380312                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3349175     53.18%     53.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       903622     14.35%     67.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415785      6.60%     74.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       402615      6.39%     80.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       402981      6.40%     86.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       191786      3.05%     89.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       147052      2.33%     92.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       112647      1.79%     94.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       372600      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6298263                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40235                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1330733                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.672253                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.672253                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       980389                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11444                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13443723                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3381056                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1924761                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       253388                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12056                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4082126                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4080450                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1676                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2492501                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2492209                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              292                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1589625                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1588241                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1384                       # DTB write misses
system.switch_cpus_1.fetch.Branches            510879                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1273028                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3235296                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        61370                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13617819                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        166047                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.075995                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1273028                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       271063                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.025697                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6551651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.078532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.357931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4589402     70.05%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          38888      0.59%     70.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          76097      1.16%     71.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          66296      1.01%     72.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         173911      2.65%     75.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          61560      0.94%     76.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          49881      0.76%     77.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39809      0.61%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1455807     22.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6551651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                170884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         379889                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              178863                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.622195                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4304663                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1640138                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7575651                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10569281                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753254                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5706393                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.572217                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10574618                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42245                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         63485                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2739761                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       447465                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1832507                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11498465                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2664525                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       127287                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10905261                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1580                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          203                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       253388                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4650                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       323831                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36781                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3167                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       426708                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       362611                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3167                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3462                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.487535                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.487535                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4085856     37.03%     37.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       388677      3.52%     40.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331335     12.07%     52.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18092      0.16%     52.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851276      7.72%     60.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6162      0.06%     60.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2693428     24.41%     84.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1657723     15.03%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11032549                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       390187                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.035367                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51549     13.21%     13.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52743     13.52%     26.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     26.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.22%     30.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     30.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     30.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96875     24.83%     55.78% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     55.78% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     55.78% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       120898     30.98%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        51649     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6551651                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.683934                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.011857                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2898193     44.24%     44.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1002638     15.30%     59.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       669504     10.22%     69.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       588162      8.98%     78.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       631792      9.64%     88.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       358121      5.47%     93.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       256183      3.91%     97.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104918      1.60%     99.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        42140      0.64%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6551651                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.641129                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11319602                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11032549                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1319413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        37666                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       881224                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1273050                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1273028                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       610886                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       448639                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2739761                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1832507                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6722535                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       486744                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58209                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3506356                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       436010                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          154                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19666356                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12992021                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9869107                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1807883                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       253388                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       497279                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1856570                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       958652                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28309                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
