verilog work "LOOKAHEAD_CARRY_UNIT.v"
verilog work "AUGMENTED_FOUR_BIT_CARRY_LOOK_AHEAD_ADDER.v"
verilog work "SIXTEEN_BIT_CARRY_LOOK_AHEAD_ADDER.v"
verilog work "THIRTY_TWO_BIT_TWO_TO_ONE_MUX.v"
verilog work "THIRTY_TWO_BIT_DECODER.v"
verilog work "THIRTY_TWO_BIT_COMPLEMENT.v"
verilog work "THIRTY_TWO_BIT_ADDER.v"
verilog work "SHIFT_RIGHT_LOGICAL.v"
verilog work "SHIFT_RIGHT_ARITHMETIC.v"
verilog work "SHIFT_LEFT_LOGICAL.v"
verilog work "MUX81.v"
verilog work "D_LATCH.v"
verilog work "BITWISE_XOR.v"
verilog work "BITWISE_AND.v"
verilog work "THIRTY_TWO_BIT_OR.v"
verilog work "THIRTY_TWO_BIT_FOUR_TO_ONE_MUX.v"
verilog work "REGISTER_FILE.v"
verilog work "PROGRAM_COUNTER.v"
verilog work "ONE_BIT_EIGHT_TO_ONE_MUX.v"
verilog work "ipcore_dir/MEMORY.v"
verilog work "CONTROLLER.v"
verilog work "ALU_STRUCTURAL.v"
verilog work "ADDER_L.v"
verilog work "ADDER_1.v"
verilog work "RAM.v"
verilog work "PROCESSOR.v"
verilog work "MUX211.v"
verilog work "RISC_COMPUTER.v"
verilog work "test_computer.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
