Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 09 19:05:18 2023
| Host         : DESKTOP-D9R5RVI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             173 |           47 |
| Yes          | No                    | Yes                    |              20 |            8 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG | MPG1/eqOp                   |                       |                1 |              2 |
|  clk_IBUF_BUFG | MPG1/program_counter_reg[0] | MPG1/IF_INSTR_reg[14] |                1 |              5 |
|  clk_IBUF_BUFG | MPG1/MEM_MEMDATA_reg[0]     |                       |                4 |             16 |
|  clk_IBUF_BUFG | MPG1/program_counter_reg[0] | MPG2/AR[0]            |                8 |             20 |
| ~clk_IBUF_BUFG | MPG1/ID_RD2_reg[1]          |                       |                6 |             48 |
|  clk_IBUF_BUFG |                             |                       |               22 |             52 |
|  clk_IBUF_BUFG | MPG1/MEM_MEMDATA_reg[15]    |                       |               16 |             64 |
|  clk_IBUF_BUFG | MPG1/program_counter_reg[0] |                       |               48 |            173 |
+----------------+-----------------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 5      |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


