// Seed: 399279184
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  wor   id_5,
    input  uwire id_6,
    output tri0  id_7,
    input  wor   id_8,
    input  wire  id_9
    , id_11
);
  wire id_12;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input tri id_2
    , id_12,
    input supply0 id_3,
    output uwire id_4,
    input supply0 id_5
    , id_13,
    input tri1 id_6,
    output tri1 id_7,
    output tri id_8,
    output uwire id_9,
    output supply0 id_10
);
  assign id_9 = id_1#(id_12, 1);
  nand (id_8, id_5, id_3, id_6, id_12, id_1, id_2, id_0, id_13);
  module_0(
      id_0, id_5, id_1, id_5, id_2, id_2, id_0, id_10, id_6, id_5
  );
endmodule
