// Seed: 1841249834
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = 1 + {1'h0 | 1, id_6};
  assign id_5 = 1 ? -1 : (-1 || 1) ? -1 : 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  integer [1 : -1] id_4;
  ;
  wire [1 : 1] id_5;
  wire [1 : 1] id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4,
      id_6,
      id_1
  );
  wire id_8;
  wire id_9;
endmodule
