

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 446bc68fadac2e97a28f5e93fefc495d  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_32/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_32/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_32/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_32/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_32/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_32/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55a046b8f49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_32/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_32/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b97270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b97500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b97790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b97a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b97cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b97f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b981d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b98460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b986e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b98960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b98be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b98e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b990e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b99360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b995e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a046b99860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b99a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b99ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b99ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b9a0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b9a300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b9a520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b9a740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b9a960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b9ab80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b9ada0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b9afc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b9b1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b9b400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b9b620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b9b840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a046b9ba60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a046e33100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a046e33140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a046e33180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a046e331c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a046e32380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a046e330e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a046b9e900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a046b9e920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a046e330e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a046b9e904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a046e330f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffdf3156eb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a046b8f49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (145,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 30041
gpu_sim_insn = 32721280
gpu_ipc =    1089.2207
gpu_tot_sim_cycle = 30041
gpu_tot_sim_insn = 32721280
gpu_tot_ipc =    1089.2207
gpu_tot_issued_cta = 145
gpu_occupancy = 12.3354% 
gpu_tot_occupancy = 12.3354% 
max_total_param_size = 0
gpu_stall_dramfull = 14410
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.7642
partiton_level_parallism_total  =      11.7642
partiton_level_parallism_util =      18.7783
partiton_level_parallism_util_total  =      18.7783
L2_BW  =     426.1460 GB/Sec
L2_BW_total  =     426.1460 GB/Sec
gpu_total_sim_rate=190240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 714
	L1D_cache_core[1]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 502
	L1D_cache_core[2]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[3]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 796
	L1D_cache_core[4]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 179
	L1D_cache_core[5]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 572
	L1D_cache_core[6]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 632
	L1D_cache_core[7]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 349
	L1D_cache_core[8]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 836
	L1D_cache_core[9]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 695
	L1D_cache_core[10]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 709
	L1D_cache_core[11]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 944
	L1D_cache_core[12]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 739
	L1D_cache_core[13]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 658
	L1D_cache_core[14]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 421
	L1D_cache_core[15]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 960
	L1D_cache_core[16]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 164
	L1D_cache_core[17]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[18]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 192
	L1D_cache_core[19]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[20]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 811
	L1D_cache_core[21]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 188
	L1D_cache_core[22]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 978
	L1D_cache_core[25]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 270
	L1D_cache_core[26]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[27]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 339
	L1D_cache_core[28]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 366
	L1D_cache_core[29]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 313
	L1D_cache_core[30]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 261
	L1D_cache_core[31]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 677
	L1D_cache_core[32]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 867
	L1D_cache_core[33]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 720
	L1D_cache_core[34]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 341
	L1D_cache_core[35]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 953
	L1D_cache_core[36]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[37]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[38]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 453
	L1D_cache_core[39]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 699
	L1D_cache_core[40]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 788
	L1D_cache_core[41]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 705
	L1D_cache_core[42]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 344
	L1D_cache_core[43]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[44]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 441
	L1D_cache_core[45]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[46]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 821
	L1D_cache_core[47]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 629
	L1D_cache_core[48]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 604
	L1D_cache_core[49]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[50]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 909
	L1D_cache_core[51]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 328
	L1D_cache_core[52]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[53]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 623
	L1D_cache_core[54]: Access = 3968, Miss = 3712, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 693
	L1D_cache_core[55]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 805
	L1D_cache_core[56]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 808
	L1D_cache_core[57]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 780
	L1D_cache_core[58]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 404
	L1D_cache_core[59]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 485
	L1D_cache_core[60]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 585
	L1D_cache_core[61]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 948
	L1D_cache_core[62]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[63]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 726
	L1D_cache_core[64]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[65]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 784
	L1D_cache_core[66]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 456
	L1D_cache_core[67]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 769
	L1D_cache_core[68]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 540
	L1D_cache_core[69]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 635
	L1D_cache_core[70]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 451
	L1D_cache_core[71]: Access = 5120, Miss = 4864, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[72]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 488
	L1D_cache_core[73]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 665
	L1D_cache_core[74]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 533
	L1D_cache_core[75]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[76]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 814
	L1D_cache_core[77]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 576
	L1D_cache_core[78]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 522
	L1D_cache_core[79]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 650
	L1D_total_cache_accesses = 370048
	L1D_total_cache_misses = 353408
	L1D_total_cache_miss_rate = 0.9550
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 48088
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 295936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 74112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 48088
ctas_completed 145, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1812, 1812, 1812, 1812, 1812, 1812, 1812, 1812, 
gpgpu_n_tot_thrd_icount = 33829888
gpgpu_n_tot_w_icount = 1057184
gpgpu_n_stall_shd_mem = 526847
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57472
gpgpu_n_mem_write_global = 295936
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 148224
gpgpu_n_store_insn = 591872
gpgpu_n_shmem_insn = 2078464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 816384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 139168
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 387679
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2386354	W0_Idle:1073365	W0_Scoreboard:2742557	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:12152	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1038792
single_issue_nums: WS0:262736	WS1:262736	WS2:262736	WS3:262736	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 459776 {8:57472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11837440 {40:295936,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2298880 {40:57472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2367488 {8:295936,}
maxmflatency = 4445 
max_icnt2mem_latency = 4281 
maxmrqlatency = 1622 
max_icnt2sh_latency = 247 
averagemflatency = 840 
avg_icnt2mem_latency = 628 
avg_mrq_latency = 93 
avg_icnt2sh_latency = 7 
mrq_lat_table:7970 	4673 	3733 	5077 	11392 	8659 	7541 	5929 	5614 	1866 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38089 	61040 	148122 	94662 	11045 	450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	23867 	20134 	24972 	34430 	56863 	135992 	46820 	10094 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	239455 	44685 	28837 	21575 	13063 	4823 	970 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	4 	13 	8 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        24        56        64        64        56        56 
dram[1]:        64        64        64        64        64        64        64        64        64        64        32        40        64        64        61        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        24        57        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        24        32        64        48        40        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        40        40        64        52        33        48 
dram[5]:        64        64        64        64        64        64        64        64        64        64        32        49        64        64        64        56 
dram[6]:        64        64        64        64        64        64        64        64        64        64        40        41        64        42        47        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        24        56        64        40        59        32 
dram[8]:        64        64        64        64        64        64        64        64        64        64        24        32        64        40        64        56 
dram[9]:        64        64        64        64        64        64        64        64        64        64        21        24        64        45        50        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        32        32        64        32        27        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        35        56        64        42        28        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        32        48        64        64        40        53 
dram[13]:        64        64        64        64        64        64        64        64        64        64        24        32        64        64        37        56 
dram[14]:        64        64        64        64        64        64        64        64        64        64        32        24        48        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        24        32        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        32        24        64        64        64        48 
dram[17]:        64        64        64        64        64        64        64        64        64        64        56        64        56        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        24        40        64        64        59        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        40        40        64        64        56        48 
dram[20]:        64        64        64        64        64        64        64        64        64        64        56        64        64        64        48        48 
dram[21]:        64        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        45        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        40        56        64        64        56        53 
dram[24]:        64        64        64        64        64        64        64        64        64        64        24        64        64        64        52        56 
dram[25]:        64        64        64        64        64        64        64        64        64        64        32        48        48        62        48        54 
dram[26]:        64        64        64        64        64        64        64        64        64        64        24        40        60        64        37        56 
dram[27]:        64        64        64        64        64        64        64        64        64        64        32        32        64        40        48        56 
dram[28]:        64        64        64        64        64        64        64        64        64        64        40        64        64        64        56        56 
dram[29]:        64        64        64        64        64        64        64        64        64        64        32        48        64        44        32        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        40        64        47        64        56        32 
dram[31]:        64        64        64        64        64        64        64        64        64        64        24        56        48        64        64        55 
maximum service time to same row:
dram[0]:     14241     14183     13965     12171     13148     14110     12554     12475     13464     12297     17122     17428     19515     19155     19284     19929 
dram[1]:     14248     14253     13858     12278     13526     20238     13378     12452     13465     12753     17223     17399     19526     19392     19283     19968 
dram[2]:     14069     13252     13577     12518     13052     14224     12328     12655     14064     12572     17211     17391     19552     18777     19748     19942 
dram[3]:     14133     13332     13555     12331     12922     13604     12880     12601     17137     12645     17230     17293     19583     18773     19952     19953 
dram[4]:     14185     13002     13188     12396     13534     13500     12617     13178     13556     12473     17203     17527     19536     19079     19327     19930 
dram[5]:     14117     13713     13188     12260     13356     13395     12621     12698     13956     12380     17195     17456     19537     18998     19873     19870 
dram[6]:     13863     13562     13418     12508     13925     13524     12779     12625     13640     12681     17187     17553     19608     19451     19340     19976 
dram[7]:     13768     13273     13601     12504     14008     13400     12654     12818     13160     12544     17166     17437     19537     19039     19845     19912 
dram[8]:     14332     14297     13726     12484     13684     13164     13528     12848     13358     12965     17265     17617     19470     19070     19460     19788 
dram[9]:     14199     14202     13424     12265     13739     13494     13518     12782     12858     12928     17369     17586     19620     18901     18937     19756 
dram[10]:     14151     14416     13416     12431     13971     13514     13339     12967     13744     12937     17349     17597     19648     19011     19483     19824 
dram[11]:     14054     14478     13080     12371     14113     13240     13198     13026     13500     12854     17391     17566     19391     19074     19268     19858 
dram[12]:     14107     14167     13027     12966     14070     18357     13346     13336     20083     12874     17341     17681     19536     19059     19416     19816 
dram[13]:     13393     14219     13060     12423     13719     13817     13037     12960     14087     13460     17308     17660     19496     19002     19379     19759 
dram[14]:     14270     14155     13226     12348     13553     12416     13575     13813     13256     12933     17272     17689     19086     19327     19515     19725 
dram[15]:     13624     14220     13452     12360     13547     13830     13066     13803     13917     12877     17288     17650     19545     19141     19506     19715 
dram[16]:     13979     13033     12299     13361     14573     12825     13604     13208     13580     13378     16897     17135     19442     19812     19167     20060 
dram[17]:     12851     13130     12131     13443     14446     13260     13014     13482     13197     13585     17032     17094     19721     19796     19382     20034 
dram[18]:     13898     13949     12389     13243     13712     13058     12954     13141     12866     13459     16995     17086     19756     19789     18888     20061 
dram[19]:     13931     13735     12576     13257     14508     13066     13257     13412     12845     13362     16966     17079     19514     19561     19199     20084 
dram[20]:     12898     13628     12522     13485     20184     20594     13974     14337     13407     12931     16935     17167     19783     18677     18853     19474 
dram[21]:     13405     13676     12647     13495     19638     20407     13302     13450     14283     12902     16974     17158     19651     19137     18998     19430 
dram[22]:     12677     12937     12441     13530     20196     13195     13911     14147     19473     13006     16919     17120     19641     19145     19520     19194 
dram[23]:     12814     13014     12888     13481     19770     13421     13431     14140     13513     12999     16911     17103     19506     19127     18580     19526 
dram[24]:     13540     14163     12210     13116     14294     19984     12821     13399     13676     12614     17043     17251     19818     19412     19234     19989 
dram[25]:     14036     13907     12193     13062     14226     20142     12846     13733     13208     13587     17143     17218     19796     19404     19800     19922 
dram[26]:     13978     14091     12064     12865     14447     20270     12877     13589     13208     12860     17100     17210     19818     18888     18621     19990 
dram[27]:     13979     14139     12153     12947     18251     19926     12902     13717     14666     12854     17130     17183     19833     18908     19292     20017 
dram[28]:     13485     14094     12581     12304     13630     12790     13854     13110     13954     13160     17086     17352     19845     18846     18932     19998 
dram[29]:     14226     14111     12638     12569     13519     12191     13167     13181     13302     12842     17092     17269     19179     19315     18680     19953 
dram[30]:     14058     14026     12587     12688     13241     13172     13696     13264     13835     13344     17079     17340     19841     19209     19625     19926 
dram[31]:     13517     14066     12655     12620     14155     12967     12873     13215     13930     13338     17071     17242     19805     19183     18860     19912 
average row accesses per activate:
dram[0]:  8.285714  7.863636  6.050000  6.190476  4.708333  5.000000  5.272727  5.434783  6.705883  5.850000  4.360000  5.000000  5.578948  6.166667  5.136364  4.541667 
dram[1]:  8.238095  8.380953  5.761905  5.200000  5.285714  6.529412  5.523809  5.041667  6.166667  4.333333  4.583333  5.045455  5.736842  5.190476  5.333333  8.071428 
dram[2]:  7.863636  7.080000  5.900000  7.111111  5.136364  6.764706  5.318182  5.217391  6.277778  4.833333  4.560000  4.958333  6.000000  5.285714  4.708333  7.333333 
dram[3]: 10.294118  8.650000  6.611111  6.789474  4.913043  7.666667  5.043478  5.347826  5.285714  5.947369  5.045455  4.653846  7.533333  5.428571  4.708333  5.550000 
dram[4]:  7.250000  8.450000  5.291667  5.080000  5.227273  5.500000  4.760000  4.555555  5.750000  5.476191  5.650000  5.043478  5.600000  4.666667  5.400000  5.090909 
dram[5]:  8.380953  7.434783  5.681818  6.684210  5.600000  5.800000  5.619048  5.125000  5.450000  5.173913  4.600000  5.043478  5.476191  5.285714  5.833333  4.708333 
dram[6]: 10.235294  7.250000  4.846154  6.789474  6.277778  4.833333  5.428571  4.538462  5.850000  5.476191  5.086957  5.894737  5.045455  4.857143  5.150000  5.900000 
dram[7]:  8.800000  8.142858  6.611111  5.695652  5.227273  6.222222  4.913043  5.590909  5.086957  5.318182  5.043478  6.166667  6.055555  4.863636  4.954545  6.529412 
dram[8]:  8.947369 10.000000  5.619048  5.608696  5.600000  5.086957  5.000000  6.350000  5.272727  5.761905  5.000000  5.476191  6.166667  5.777778  5.750000  6.411765 
dram[9]:  7.863636  9.052631  5.619048  5.250000  5.136364  5.000000  4.615385  7.117647  4.600000  5.086957  4.307693  5.000000  5.944445  5.400000  5.000000  6.388889 
dram[10]: 10.352942 10.500000  6.052631  6.777778  7.928571  6.647059  6.157895  5.666667  6.277778  5.086957  4.071429  5.666667  5.736842  4.909091  4.178571  7.437500 
dram[11]:  8.947369  9.444445  6.000000  5.434783  6.333333  5.809524  6.166667  4.760000  6.588235  5.350000  4.185185  6.052631  5.894737  4.652174  5.272727  6.941176 
dram[12]: 12.214286  8.800000  5.130435  7.111111  5.181818  6.647059  4.875000  6.882353  6.277778  5.173913  4.956522  4.875000  5.421052  6.000000  4.600000  6.222222 
dram[13]:  9.222222  9.157895  5.304348  6.350000  5.800000  6.277778  4.826087  5.571429  5.550000  4.956522  4.875000  4.333333  6.294117  4.954545  4.296296  5.950000 
dram[14]: 10.375000  9.105263  5.391304  6.090909  6.105263  6.052631  5.136364  6.105263  5.476191  5.409091  4.875000  4.500000  5.350000  5.631579  5.944445  5.285714 
dram[15]: 10.000000  7.954545  5.900000  5.954545  5.619048  4.913043  4.500000  6.368421  7.125000  5.571429  4.750000  4.760000  5.200000  4.739130  6.111111  6.750000 
dram[16]:  8.850000  8.045455  6.421052  6.105263  6.277778  4.269231  5.842105  5.227273  6.052631  5.600000  4.625000  4.833333  6.277778  4.440000  5.450000  5.500000 
dram[17]:  8.947369  7.160000  5.454545  5.454545  5.750000  5.450000  4.869565  5.761905  6.666667  5.450000  5.095238  7.125000  5.736842  5.550000  6.166667  5.523809 
dram[18]: 11.466666  9.611111  5.363636  6.611111  6.055555  4.840000  4.640000  5.950000  5.850000  5.600000  5.000000  5.363636  4.739130  6.235294  4.625000  6.166667 
dram[19]:  9.882353  7.240000  5.260870  5.304348  6.444445  5.272727  5.700000  5.125000  5.181818  6.333333  5.045455  7.600000  4.954545  5.473684  6.470588  7.000000 
dram[20]:  7.521739  9.210526  6.000000  8.500000  5.136364  6.117647  4.956522  5.347826  5.700000  5.666667  5.650000  5.666667  4.826087  5.285714  4.954545  5.476191 
dram[21]:  9.052631  7.954545  6.210526  5.120000  5.600000  5.631579  4.869565  5.666667  5.700000  4.708333  5.650000  5.700000  5.894737  5.777778  5.400000  5.950000 
dram[22]:  8.428572  9.157895  6.263158  6.500000  5.600000  6.529412  5.285714  6.263158  5.650000  5.090909  4.956522  5.900000  5.789474  5.227273  6.333333  5.318182 
dram[23]:  8.333333 10.470589  5.900000  6.705883  5.650000  5.631579  4.913043  5.260870  5.700000  5.894737  5.523809  4.916667  5.380952  5.619048  4.625000  5.000000 
dram[24]:  9.157895  9.105263  5.391304  6.105263  5.842105  6.333333  5.318182  4.840000  5.476191  4.782609  4.500000  7.666667  6.166667  5.045455  5.090909  4.840000 
dram[25]:  9.157895  8.700000  5.125000  5.318182  5.894737  6.625000  5.136364  5.950000  6.277778  5.045455  4.739130  5.409091  5.045455  5.700000  5.700000  5.476191 
dram[26]:  7.826087  9.611111  5.478261  4.500000  5.227273  6.529412  5.800000  6.100000  6.470588  5.631579  4.478261  6.157895  4.520000  4.791667  5.136364  5.272727 
dram[27]:  7.913043  8.650000  5.208333  5.043478  5.700000  5.650000  6.444445  6.473684  5.136364  4.666667  6.000000  7.058824  5.350000  5.045455  4.818182  5.571429 
dram[28]:  7.521739  8.650000  6.473684  6.150000  6.352941  4.875000  4.615385  5.590909  5.450000  5.045455  4.708333  7.562500  7.533333  5.150000  4.826087  5.550000 
dram[29]:  5.966667  7.952381  5.857143  5.619048  6.111111  4.875000  5.000000  4.500000  5.600000  5.272727  5.550000  6.500000  5.130435  5.400000  4.440000  6.157895 
dram[30]:  8.600000  7.434783  5.809524  5.850000  5.227273  6.052631  5.428571  5.136364  6.055555  5.285714  4.708333  6.882353  5.750000  5.350000  5.136364  5.173913 
dram[31]:  9.555555  7.772727  6.666667  8.066667  4.440000  5.700000  5.347826  5.181818  6.588235  6.411765  4.440000  6.764706  5.000000  5.944445  5.700000  5.700000 
average row locality = 62540/10661 = 5.866241
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:       128       128        72        72        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:       128       128        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
total dram reads = 37248
bank skew: 128/64 = 2.00
chip skew: 1168/1160 = 1.01
number of total write accesses:
dram[0]:       184       192       200       264       208       224       208       272       232       248       192       240       168       192       204       200 
dram[1]:       180       192       212       252       200       200       208       244       220       224       208       224       184       200       216       224 
dram[2]:       192       200       184       264       200       232       224       248       208       228       204       236       208       200       200       216 
dram[3]:       192       184       192       272       200       248       208       248       216       228       212       248       200       200       200       216 
dram[4]:       192       168       240       240       216       184       232       256       232       224       224       248       192       196       192       216 
dram[5]:       192       192       216       256       208       216       216       256       232       232       216       236       208       200       176       216 
dram[6]:       184       188       228       276       196       212       200       216       240       244       216       228       200       176       176       240 
dram[7]:       192       192       200       256       208       196       200       248       232       240       232       240       184       184       184       224 
dram[8]:       168       200       184       256       192       232       192       256       208       256       216       248       188       184       216       224 
dram[9]:       184       216       192       248       196       232       224       260       208       240       192       248       184       184       208       236 
dram[10]:       192       200       176       256       192       216       224       224       216       232       208       248       192       176       212       248 
dram[11]:       168       184       168       264       200       240       200       232       200       224       208       248       204       184       208       232 
dram[12]:       176       204       188       236       216       212       216       264       208       240       224       252       160       180       204       224 
dram[13]:       152       208       200       240       208       224       212       264       200       200       224       248       200       188       208       232 
dram[14]:       152       200       208       256       208       216       208       268       216       220       224       244       184       180       192       236 
dram[15]:       168       192       184       260       224       200       216       248       240       248       216       256       160       204       184       216 
dram[16]:       200       212       200       240       200       200       208       224       212       216       200       256       212       192       188       256 
dram[17]:       168       208       196       240       208       192       192       264       224       216       192       248       192       208       200       240 
dram[18]:       176       192       184       240       184       232       224       256       224       232       184       248       200       168       196       240 
dram[19]:       160       224       196       232       208       208       200       256       200       216       208       256       208       188       184       268 
dram[20]:       184       208       192       272       208       164       200       268       200       224       196       248       196       232       192       240 
dram[21]:       176       192       184       264       192       184       192       264       200       216       200       264       200       192       216       240 
dram[22]:       200       208       192       264       196       208       192       232       200       224       200       248       184       216       224       240 
dram[23]:       192       216       192       256       204       200       200       232       200       212       208       240       200       224       232       232 
dram[24]:       184       200       212       264       192       208       224       256       232       184       176       248       208       216       192       232 
dram[25]:       184       200       208       280       192       168       200       264       224       216       184       240       200       200       200       232 
dram[26]:       208       200       216       232       208       212       208       272       200       196       184       248       200       208       216       224 
dram[27]:       216       200       220       224       208       216       208       260       200       192       176       272       192       216       200       240 
dram[28]:       200       192       208       272       176       216       224       244       208       192       200       248       208       176       204       256 
dram[29]:       216       184       208       248       184       216       208       232       200       216       208       256       216       208       200       240 
dram[30]:       176       176       208       272       216       212       200       216       204       208       208       240       204       192       208       248 
dram[31]:       176       204       192       284       192       208       240       216       200       184       192       224       208       200       208       260 
total dram writes = 109360
bank skew: 284/152 = 1.87
chip skew: 3468/3364 = 1.03
average mf latency per bank:
dram[0]:       1711      1679      1825      6285      1608      1681      1775      1369      1682      1566      1833      1485      1963      1830      1794      1891
dram[1]:       1766      1663      1734      6923      1807      1803      1767      1541      1709      1720      1816      1631      1811      1779      1844      1776
dram[2]:       1710      1678      1932      7100      1810      1579      1702      1547      1826      1756      1810      1585      1721      1875      2031      1873
dram[3]:       1706      1734      1826      6724      1744      1518      1690      1526      1774      1717      1762      1490      1817      1735      1852      1773
dram[4]:       1688      1849      1521      6248      1640      1845      1634      1489      1662      1765      1630      1543      1725      1812      1943      1782
dram[5]:       1693      1785      1681      6136      1666      1574      1751      1420      1651      1660      1710      1560      1674      1840      2090      1736
dram[6]:       1770      1680      1588      6357      1839      1665      1750      1645      1609      1623      1691      1621      1799      1972      2154      1670
dram[7]:       1693      1633      1797      6343      1699      1839      1788      1500      1695      1676      1590      1597      1854      1925      2005      1798
dram[8]:       1873      1654      2014      7705      1765      1520      1881      1540      1841      1624      1687      1606      1915      2010      1788      1663
dram[9]:       1685      1560      1877      8224      1709      1573      1697      1438      1719      1664      1784      1551      1969      2023      1837      1639
dram[10]:       1666      1667      1976      8230      1778      1602      1705      1633      1722      1690      1776      1538      1911      1970      1824      1590
dram[11]:       1812      1736      2068      7871      1712      1473      1835      1617      1844      1797      1753      1555      1820      1887      1819      1645
dram[12]:       1765      1589      1874      7861      1566      1732      1696      1515      1870      1588      1654      1493      2136      2022      1879      1677
dram[13]:       1923      1618      1840      7907      1690      1581      1837      1533      1974      1903      1681      1501      1848      1972      1788      1623
dram[14]:       1942      1618      1784      7860      1729      1677      1774      1446      1770      1761      1663      1541      2002      2018      1917      1629
dram[15]:       1842      1635      1878      7457      1522      1827      1658      1550      1662      1553      1745      1448      2125      1846      1984      1768
dram[16]:       1798      1610      4927      1584      1688      1679      1777      1738      1722      1777      1782      1455      1701      1886      1963      1638
dram[17]:       1976      1682      5103      1576      1554      1739      1870      1526      1672      1770      1822      1453      1862      1702      1789      1651
dram[18]:       1879      1785      5596      1530      1760      1494      1651      1447      1726      1717      1865      1444      1785      1993      1829      1569
dram[19]:       1947      1581      5137      1589      1656      1609      1821      1435      1858      1820      1722      1402      1719      1890      1939      1483
dram[20]:       1731      1716      4898      1417      1626      1906      1762      1444      1891      1729      1755      1440      1813      1515      1893      1651
dram[21]:       1861      1828      6277      1455      1729      1773      1904      1495      1912      1835      1753      1402      1832      1777      1815      1648
dram[22]:       1690      1715      4970      1483      1718      1615      1936      1604      1840      1715      1767      1561      1882      1649      1751      1595
dram[23]:       1750      1702      4897      1511      1690      1639      1837      1591      1829      1828      1671      1531      1740      1575      1654      1688
dram[24]:       1771      1664      6315      1557      1782      1684      1629      1455      1643      1923      1925      1523      1777      1688      1924      1603
dram[25]:       1778      1694      6244      1495      1805      1988      1719      1441      1720      1684      1930      1578      1808      1785      1835      1613
dram[26]:       1666      1729      6669      1720      1669      1741      1679      1335      1858      1941      1905      1540      1775      1681      1770      1718
dram[27]:       1649      1717      6313      1812      1652      1653      1704      1380      1832      1880      1890      1425      1899      1705      1898      1617
dram[28]:       1731      1745      5836      1479      2008      1624      1643      1499      1766      1862      1725      1431      1758      1971      1814      1542
dram[29]:       1676      1842      5610      1620      1887      1610      1686      1559      1797      1738      1752      1428      1680      1747      1944      1630
dram[30]:       1799      1861      6038      1502      1599      1631      1683      1713      1740      1761      1753      1585      1803      1785      1838      1578
dram[31]:       1765      1680      5778      1412      1797      1717      1552      1706      1804      2008      1846      1642      1764      1787      1805      1515
maximum mf latency per bank:
dram[0]:       1448      1514      1561      3470      1453      1363      1436      1246      1396      1444      1427      1535      1376      1498      1373      1479
dram[1]:       1450      1510      1543      3651      1585      1428      1422      1317      1413      1382      1500      1519      1381      1522      1408      1632
dram[2]:       1465      1414      1413      3809      1593      1431      1432      1408      1515      1402      1502      1504      1437      1493      1529      1670
dram[3]:       1415      1349      1535      3729      1455      1514      1403      1394      1491      1383      1615      1439      1454      1509      1412      1503
dram[4]:       1434      1574      1422      3136      1432      1507      1355      1378      1456      1560      1483      1560      1385      1464      1623      1355
dram[5]:       1454      1481      1503      3247      1481      1386      1365      1392      1501      1447      1482      1557      1497      1452      1624      1515
dram[6]:       1453      1454      1387      3577      1481      1414      1381      1322      1405      1399      1451      1507      1507      1403      1427      1502
dram[7]:       1470      1507      1411      3358      1451      1433      1468      1405      1370      1448      1433      1508      1474      1416      1372      1504
dram[8]:       1411      1403      1361      4127      1339      1441      1467      1544      1487      1555      1425      1519      1418      1549      1458      1322
dram[9]:       1423      1382      1533      4286      1340      1445      1488      1541      1376      1565      1376      1520      1418      1527      1458      1339
dram[10]:       1452      1481      1515      4445      1516      1429      1384      1494      1418      1511      1435      1506      1599      1412      1410      1473
dram[11]:       1462      1573      1489      4365      1396      1390      1395      1422      1482      1510      1429      1498      1599      1401      1405      1467
dram[12]:       1454      1482      1526      3888      1432      1372      1413      1356      1574      1525      1522      1484      1500      1485      1356      1471
dram[13]:       1461      1490      1531      4047      1516      1423      1450      1427      1514      1421      1507      1515      1310      1493      1359      1497
dram[14]:       1520      1424      1510      4206      1477      1427      1492      1428      1504      1403      1411      1487      1477      1495      1361      1436
dram[15]:       1524      1422      1481      3967      1474      1337      1501      1475      1565      1377      1527      1475      1486      1360      1497      1423
dram[16]:       1601      1352      1908      1502      1373      1551      1403      1371      1420      1425      1416      1482      1426      1359      1503      1673
dram[17]:       1537      1474      1796      1465      1453      1372      1333      1457      1522      1401      1506      1433      1426      1404      1390      1683
dram[18]:       1461      1510      2132      1391      1474      1519      1349      1431      1445      1416      1526      1516      1506      1398      1476      1445
dram[19]:       1588      1515      2019      1502      1505      1515      1349      1369      1457      1411      1417      1528      1505      1362      1461      1426
dram[20]:       1525      1535      1614      1614      1508      1565      1335      1373      1444      1424      1424      1354      1490      1481      1537      1515
dram[21]:       1980      1991      2195      1614      1510      1561      1803      1398      1446      1806      1422      1463      1444      1472      1557      1393
dram[22]:       1411      1647      1684      1422      1529      1367      1403      1493      1570      1360      1504      1503      1358      1401      1490      1465
dram[23]:       1395      1635      1630      1374      1512      1390      1335      1411      1574      1353      1382      1505      1369      1403      1486      1515
dram[24]:       1529      1298      2801      1343      1380      1474      1664      1413      1606      1669      1475      1467      1467      1505      1376      1372
dram[25]:       1538      1328      2689      1552      1535      1371      1470      1546      1612      1403      1476      1465      1432      1503      1306      1382
dram[26]:       1456      1446      3024      1513      1529      1374      1573      1557      1508      1500      1369      1508      1572      1461      1367      1379
dram[27]:       1447      1377      2912      1507      1410      1472      1656      1358      1458      1562      1347      1493      1571      1569      1385      1378
dram[28]:       1480      1419      2466      1445      1489      1386      1528      1508      1501      1495      1432      1601      1487      1567      1381      1499
dram[29]:       1372      1452      2354      1444      1485      1287      1522      1563      1481      1485      1505      1377      1434      1537      1393      1497
dram[30]:       1310      1413      2577      1550      1394      1509      1523      1566      1449      1501      1518      1468      1460      1519      1390      1430
dram[31]:       1465      1398      2242      1414      1382      1555      1536      1554      1330      1687      1433      1501      1494      1517      1377      1418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 29989 -   mf: uid=1321132, sid4294967295:w4294967295, part=0, addr=0xc0f8c480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29889), 
Ready @ 30001 -   mf: uid=1321010, sid4294967295:w4294967295, part=0, addr=0xc0efd400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29901), 
Ready @ 30004 -   mf: uid=1321168, sid4294967295:w4294967295, part=0, addr=0xc0f8c400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29904), 
Ready @ 30011 -   mf: uid=1321065, sid4294967295:w4294967295, part=0, addr=0xc0c40880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29911), 
Ready @ 30015 -   mf: uid=1321201, sid4294967295:w4294967295, part=0, addr=0xc0e4ae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29915), 
Ready @ 30021 -   mf: uid=1321101, sid4294967295:w4294967295, part=0, addr=0xc0c40800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29921), 
Ready @ 30025 -   mf: uid=1321235, sid4294967295:w4294967295, part=0, addr=0xc0e4ae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29925), 
Ready @ 30029 -   mf: uid=1321139, sid4294967295:w4294967295, part=0, addr=0xc0eed280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29929), 
Ready @ 30031 -   mf: uid=1321308, sid4294967295:w4294967295, part=0, addr=0xc0fe3280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29931), 
Ready @ 30032 -   mf: uid=1321173, sid4294967295:w4294967295, part=0, addr=0xc0eed200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29932), 
Ready @ 30045 -   mf: uid=1321345, sid4294967295:w4294967295, part=0, addr=0xc0fe3200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29945), 
Ready @ 30057 -   mf: uid=1321207, sid4294967295:w4294967295, part=0, addr=0xc11dc800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29957), 
Ready @ 30061 -   mf: uid=1321555, sid4294967295:w4294967295, part=0, addr=0xc0e42d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29961), 
Ready @ 30065 -   mf: uid=1321239, sid4294967295:w4294967295, part=0, addr=0xc11dc880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29965), 
Ready @ 30072 -   mf: uid=1321578, sid4294967295:w4294967295, part=0, addr=0xc0e42d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29972), 
Ready @ 30075 -   mf: uid=1321307, sid4294967295:w4294967295, part=0, addr=0xc1202280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29975), 
Ready @ 30081 -   mf: uid=1321794, sid4294967295:w4294967295, part=0, addr=0xc0fd5900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29981), 
Ready @ 30085 -   mf: uid=1321344, sid4294967295:w4294967295, part=0, addr=0xc1202200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29985), 
Ready @ 30088 -   mf: uid=1321810, sid4294967295:w4294967295, part=0, addr=0xc0fd5980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29988), 
Ready @ 30095 -   mf: uid=1321516, sid4294967295:w4294967295, part=0, addr=0xc1171700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29995), 
Ready @ 30099 -   mf: uid=1321544, sid4294967295:w4294967295, part=0, addr=0xc1171780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29999), 
Ready @ 30110 -   mf: uid=1321641, sid4294967295:w4294967295, part=0, addr=0xc0b7ac80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30010), 
Ready @ 30114 -   mf: uid=1321658, sid4294967295:w4294967295, part=0, addr=0xc0b7ac00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30014), 
Ready @ 30118 -   mf: uid=1321712, sid4294967295:w4294967295, part=0, addr=0xc11e2000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30018), 
Ready @ 30122 -   mf: uid=1321728, sid4294967295:w4294967295, part=0, addr=0xc11e2080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30022), 
Ready @ 30129 -   mf: uid=1321740, sid4294967295:w4294967295, part=0, addr=0xc12fe380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30029), 
Ready @ 30133 -   mf: uid=1321761, sid4294967295:w4294967295, part=0, addr=0xc12fe300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30033), 
Ready @ 30140 -   mf: uid=1321781, sid4294967295:w4294967295, part=0, addr=0xc1097100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30040), 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18149 n_act=340 n_pre=327 n_ref_event=0 n_req=2025 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3125 bw_util=0.1903
n_activity=5647 dram_eff=0.7602
bk0: 128a 20560i bk1: 128a 20376i bk2: 72a 20021i bk3: 72a 19988i bk4: 64a 20488i bk5: 64a 20057i bk6: 64a 20357i bk7: 64a 19967i bk8: 64a 20378i bk9: 64a 20131i bk10: 64a 20006i bk11: 64a 19868i bk12: 64a 20750i bk13: 64a 20665i bk14: 64a 20369i bk15: 64a 20188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824579
Row_Buffer_Locality_read = 0.976884
Row_Buffer_Locality_write = 0.600252
Bank_Level_Parallism = 7.232941
Bank_Level_Parallism_Col = 6.282982
Bank_Level_Parallism_Ready = 4.359190
write_to_read_ratio_blp_rw_average = 0.765199
GrpLevelPara = 2.885033 

BW Util details:
bwutil = 0.190318 
total_CMD = 22557 
util_bw = 4293 
Wasted_Col = 804 
Wasted_Row = 252 
Idle = 17208 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 411 
WTRc_limit = 133 
RTWc_limit = 409 
CCDLc_limit = 612 
rwq = 0 
CCDLc_limit_alone = 571 
WTRc_limit_alone = 110 
RTWc_limit_alone = 391 

Commands details: 
total_CMD = 22557 
n_nop = 18149 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3125 
n_act = 340 
n_pre = 327 
n_ref = 0 
n_req = 2025 
total_req = 4293 

Dual Bus Interface Util: 
issued_total_row = 667 
issued_total_col = 4293 
Row_Bus_Util =  0.029570 
CoL_Bus_Util = 0.190318 
Either_Row_CoL_Bus_Util = 0.195416 
Issued_on_Two_Bus_Simul_Util = 0.024471 
issued_two_Eff = 0.125227 
queue_avg = 7.018176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.01818
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 23): 
Ready @ 30008 -   mf: uid=1320990, sid4294967295:w4294967295, part=1, addr=0xc1202300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29908), 
Ready @ 30015 -   mf: uid=1320270, sid4294967295:w4294967295, part=1, addr=0xc0e35f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29915), 
Ready @ 30019 -   mf: uid=1321037, sid4294967295:w4294967295, part=1, addr=0xc0db8b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29919), 
Ready @ 30025 -   mf: uid=1320607, sid4294967295:w4294967295, part=1, addr=0xc0f09500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29925), 
Ready @ 30029 -   mf: uid=1321102, sid4294967295:w4294967295, part=1, addr=0xc1202380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29929), 
Ready @ 30040 -   mf: uid=1320660, sid4294967295:w4294967295, part=1, addr=0xc0d84300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29940), 
Ready @ 30041 -   mf: uid=1321133, sid4294967295:w4294967295, part=1, addr=0xc101a300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29941), 
Ready @ 30043 -   mf: uid=1320716, sid4294967295:w4294967295, part=1, addr=0xc0f66380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29943), 
Ready @ 30051 -   mf: uid=1321152, sid4294967295:w4294967295, part=1, addr=0xc0db8b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29951), 
Ready @ 30052 -   mf: uid=1320757, sid4294967295:w4294967295, part=1, addr=0xc127f380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29952), 
Ready @ 30061 -   mf: uid=1321212, sid4294967295:w4294967295, part=1, addr=0xc101a380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29961), 
Ready @ 30071 -   mf: uid=1320818, sid4294967295:w4294967295, part=1, addr=0xc0f66300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29971), 
Ready @ 30072 -   mf: uid=1321249, sid4294967295:w4294967295, part=1, addr=0xc0e11280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29972), 
Ready @ 30081 -   mf: uid=1320853, sid4294967295:w4294967295, part=1, addr=0xc127f300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29981), 
Ready @ 30083 -   mf: uid=1321278, sid4294967295:w4294967295, part=1, addr=0xc0e11200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29983), 
Ready @ 30093 -   mf: uid=1320943, sid4294967295:w4294967295, part=1, addr=0xc1163000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29993), 
Ready @ 30101 -   mf: uid=1321316, sid4294967295:w4294967295, part=1, addr=0xc0f52880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30001), 
Ready @ 30112 -   mf: uid=1320981, sid4294967295:w4294967295, part=1, addr=0xc112ab00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30012), 
Ready @ 30113 -   mf: uid=1321350, sid4294967295:w4294967295, part=1, addr=0xc0f52800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30013), 
Ready @ 30122 -   mf: uid=1321022, sid4294967295:w4294967295, part=1, addr=0xc11b9c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30022), 
Ready @ 30124 -   mf: uid=1321487, sid4294967295:w4294967295, part=1, addr=0xc0db6980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30024), 
Ready @ 30134 -   mf: uid=1321066, sid4294967295:w4294967295, part=1, addr=0xc11b9c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30034), 
Ready @ 30138 -   mf: uid=1321513, sid4294967295:w4294967295, part=1, addr=0xc0db6900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30038), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18180 n_act=335 n_pre=320 n_ref_event=0 n_req=2015 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3091 bw_util=0.1888
n_activity=5675 dram_eff=0.7505
bk0: 128a 20617i bk1: 128a 20557i bk2: 72a 19798i bk3: 72a 19839i bk4: 64a 20400i bk5: 64a 20490i bk6: 64a 19931i bk7: 64a 20124i bk8: 64a 20327i bk9: 64a 19984i bk10: 64a 20133i bk11: 64a 20091i bk12: 64a 20770i bk13: 64a 20511i bk14: 64a 20295i bk15: 64a 20436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827268
Row_Buffer_Locality_read = 0.977740
Row_Buffer_Locality_write = 0.602810
Bank_Level_Parallism = 7.028994
Bank_Level_Parallism_Col = 6.114559
Bank_Level_Parallism_Ready = 4.206621
write_to_read_ratio_blp_rw_average = 0.787475
GrpLevelPara = 2.817816 

BW Util details:
bwutil = 0.188811 
total_CMD = 22557 
util_bw = 4259 
Wasted_Col = 987 
Wasted_Row = 238 
Idle = 17073 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 530 
WTRc_limit = 155 
RTWc_limit = 1038 
CCDLc_limit = 793 
rwq = 0 
CCDLc_limit_alone = 740 
WTRc_limit_alone = 155 
RTWc_limit_alone = 985 

Commands details: 
total_CMD = 22557 
n_nop = 18180 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3091 
n_act = 335 
n_pre = 320 
n_ref = 0 
n_req = 2015 
total_req = 4259 

Dual Bus Interface Util: 
issued_total_row = 655 
issued_total_col = 4259 
Row_Bus_Util =  0.029038 
CoL_Bus_Util = 0.188811 
Either_Row_CoL_Bus_Util = 0.194042 
Issued_on_Two_Bus_Simul_Util = 0.023806 
issued_two_Eff = 0.122687 
queue_avg = 7.031210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.03121
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 25): 
Ready @ 30003 -   mf: uid=1321050, sid4294967295:w4294967295, part=2, addr=0xc12a3d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29903), 
Ready @ 30007 -   mf: uid=1321625, sid4294967295:w4294967295, part=2, addr=0xc0b7ae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29907), 
Ready @ 30008 -   mf: uid=1321089, sid4294967295:w4294967295, part=2, addr=0xc1187700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29908), 
Ready @ 30017 -   mf: uid=1321653, sid4294967295:w4294967295, part=2, addr=0xc0b7ae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29917), 
Ready @ 30019 -   mf: uid=1321127, sid4294967295:w4294967295, part=2, addr=0xc1187780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29919), 
Ready @ 30029 -   mf: uid=1321751, sid4294967295:w4294967295, part=2, addr=0xc11f4500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29929), 
Ready @ 30033 -   mf: uid=1321165, sid4294967295:w4294967295, part=2, addr=0xc0dcdb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29933), 
Ready @ 30040 -   mf: uid=1321768, sid4294967295:w4294967295, part=2, addr=0xc11f4580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29940), 
Ready @ 30041 -   mf: uid=1321198, sid4294967295:w4294967295, part=2, addr=0xc0fd5b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29941), 
Ready @ 30049 -   mf: uid=1321782, sid4294967295:w4294967295, part=2, addr=0xc0f13380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29949), 
Ready @ 30053 -   mf: uid=1321229, sid4294967295:w4294967295, part=2, addr=0xc127f080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29953), 
Ready @ 30055 -   mf: uid=1321806, sid4294967295:w4294967295, part=2, addr=0xc0f13300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29955), 
Ready @ 30061 -   mf: uid=1321265, sid4294967295:w4294967295, part=2, addr=0xc127f000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29961), 
Ready @ 30063 -   mf: uid=1321298, sid4294967295:w4294967295, part=2, addr=0xc0fc5d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29963), 
Ready @ 30065 -   mf: uid=1321332, sid4294967295:w4294967295, part=2, addr=0xc0fc5d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29965), 
Ready @ 30067 -   mf: uid=1321366, sid4294967295:w4294967295, part=2, addr=0xc0f66080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29967), 
Ready @ 30069 -   mf: uid=1321392, sid4294967295:w4294967295, part=2, addr=0xc0f66000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29969), 
Ready @ 30084 -   mf: uid=1321421, sid4294967295:w4294967295, part=2, addr=0xc104ff00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29984), 
Ready @ 30091 -   mf: uid=1321448, sid4294967295:w4294967295, part=2, addr=0xc104ff80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29991), 
Ready @ 30092 -   mf: uid=1321477, sid4294967295:w4294967295, part=2, addr=0xc12b5a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29992), 
Ready @ 30102 -   mf: uid=1321505, sid4294967295:w4294967295, part=2, addr=0xc12b5a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30002), 
Ready @ 30109 -   mf: uid=1321526, sid4294967295:w4294967295, part=2, addr=0xc1163300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30009), 
Ready @ 30116 -   mf: uid=1321556, sid4294967295:w4294967295, part=2, addr=0xc1163380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30016), 
Ready @ 30126 -   mf: uid=1321601, sid4294967295:w4294967295, part=2, addr=0xc12ec700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30026), 
Ready @ 30129 -   mf: uid=1321626, sid4294967295:w4294967295, part=2, addr=0xc12ec780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30029), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18126 n_act=338 n_pre=322 n_ref_event=0 n_req=2029 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3145 bw_util=0.1912
n_activity=5660 dram_eff=0.762
bk0: 128a 20892i bk1: 128a 19953i bk2: 72a 19815i bk3: 72a 20096i bk4: 64a 20646i bk5: 64a 20347i bk6: 64a 20653i bk7: 64a 20340i bk8: 64a 20403i bk9: 64a 20520i bk10: 64a 20120i bk11: 64a 19852i bk12: 64a 20839i bk13: 64a 20724i bk14: 64a 20300i bk15: 64a 20528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827990
Row_Buffer_Locality_read = 0.979452
Row_Buffer_Locality_write = 0.606023
Bank_Level_Parallism = 6.769527
Bank_Level_Parallism_Col = 5.860564
Bank_Level_Parallism_Ready = 3.896360
write_to_read_ratio_blp_rw_average = 0.783600
GrpLevelPara = 2.848590 

BW Util details:
bwutil = 0.191205 
total_CMD = 22557 
util_bw = 4313 
Wasted_Col = 889 
Wasted_Row = 239 
Idle = 17116 

BW Util Bottlenecks: 
RCDc_limit = 133 
RCDWRc_limit = 433 
WTRc_limit = 122 
RTWc_limit = 894 
CCDLc_limit = 724 
rwq = 0 
CCDLc_limit_alone = 638 
WTRc_limit_alone = 101 
RTWc_limit_alone = 829 

Commands details: 
total_CMD = 22557 
n_nop = 18126 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3145 
n_act = 338 
n_pre = 322 
n_ref = 0 
n_req = 2029 
total_req = 4313 

Dual Bus Interface Util: 
issued_total_row = 660 
issued_total_col = 4313 
Row_Bus_Util =  0.029259 
CoL_Bus_Util = 0.191205 
Either_Row_CoL_Bus_Util = 0.196436 
Issued_on_Two_Bus_Simul_Util = 0.024028 
issued_two_Eff = 0.122320 
queue_avg = 6.544354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.54435
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 20): 
Ready @ 30017 -   mf: uid=1321230, sid4294967295:w4294967295, part=3, addr=0xc0cacc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29917), 
Ready @ 30019 -   mf: uid=1321279, sid4294967295:w4294967295, part=3, addr=0xc1187680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29919), 
Ready @ 30020 -   mf: uid=1321299, sid4294967295:w4294967295, part=3, addr=0xc112e880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29920), 
Ready @ 30028 -   mf: uid=1321410, sid4294967295:w4294967295, part=3, addr=0xc127f100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29928), 
Ready @ 30033 -   mf: uid=1321333, sid4294967295:w4294967295, part=3, addr=0xc112e800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29933), 
Ready @ 30040 -   mf: uid=1321436, sid4294967295:w4294967295, part=3, addr=0xc127f180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29940), 
Ready @ 30047 -   mf: uid=1321367, sid4294967295:w4294967295, part=3, addr=0xc101a100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29947), 
Ready @ 30051 -   mf: uid=1321501, sid4294967295:w4294967295, part=3, addr=0xc126f780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29951), 
Ready @ 30057 -   mf: uid=1321393, sid4294967295:w4294967295, part=3, addr=0xc101a180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29957), 
Ready @ 30061 -   mf: uid=1321523, sid4294967295:w4294967295, part=3, addr=0xc126f700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29961), 
Ready @ 30068 -   mf: uid=1321422, sid4294967295:w4294967295, part=3, addr=0xc1087480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29968), 
Ready @ 30072 -   mf: uid=1321549, sid4294967295:w4294967295, part=3, addr=0xc12ec600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29972), 
Ready @ 30083 -   mf: uid=1321449, sid4294967295:w4294967295, part=3, addr=0xc1087400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29983), 
Ready @ 30092 -   mf: uid=1321575, sid4294967295:w4294967295, part=3, addr=0xc12ec680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29992), 
Ready @ 30093 -   mf: uid=1321745, sid4294967295:w4294967295, part=3, addr=0xc0b7af80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29993), 
Ready @ 30095 -   mf: uid=1321596, sid4294967295:w4294967295, part=3, addr=0xc115da80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29995), 
Ready @ 30099 -   mf: uid=1321762, sid4294967295:w4294967295, part=3, addr=0xc0b7af00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29999), 
Ready @ 30110 -   mf: uid=1321619, sid4294967295:w4294967295, part=3, addr=0xc115da00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30010), 
Ready @ 30112 -   mf: uid=1321790, sid4294967295:w4294967295, part=3, addr=0xc1161280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30012), 
Ready @ 30113 -   mf: uid=1321807, sid4294967295:w4294967295, part=3, addr=0xc1161200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30013), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18113 n_act=323 n_pre=309 n_ref_event=0 n_req=2034 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3160 bw_util=0.1919
n_activity=5549 dram_eff=0.78
bk0: 128a 20338i bk1: 128a 20315i bk2: 72a 20584i bk3: 72a 19798i bk4: 64a 20582i bk5: 64a 20280i bk6: 64a 20006i bk7: 64a 19972i bk8: 64a 20235i bk9: 64a 20161i bk10: 64a 20239i bk11: 64a 19882i bk12: 64a 20794i bk13: 64a 20523i bk14: 64a 20440i bk15: 64a 20234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834518
Row_Buffer_Locality_read = 0.976027
Row_Buffer_Locality_write = 0.628429
Bank_Level_Parallism = 7.161332
Bank_Level_Parallism_Col = 6.218006
Bank_Level_Parallism_Ready = 4.289510
write_to_read_ratio_blp_rw_average = 0.772746
GrpLevelPara = 2.928558 

BW Util details:
bwutil = 0.191869 
total_CMD = 22557 
util_bw = 4328 
Wasted_Col = 860 
Wasted_Row = 186 
Idle = 17183 

BW Util Bottlenecks: 
RCDc_limit = 182 
RCDWRc_limit = 457 
WTRc_limit = 151 
RTWc_limit = 902 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 127 
RTWc_limit_alone = 869 

Commands details: 
total_CMD = 22557 
n_nop = 18113 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3160 
n_act = 323 
n_pre = 309 
n_ref = 0 
n_req = 2034 
total_req = 4328 

Dual Bus Interface Util: 
issued_total_row = 632 
issued_total_col = 4328 
Row_Bus_Util =  0.028018 
CoL_Bus_Util = 0.191869 
Either_Row_CoL_Bus_Util = 0.197012 
Issued_on_Two_Bus_Simul_Util = 0.022875 
issued_two_Eff = 0.116112 
queue_avg = 6.984661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.98466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 23): 
Ready @ 29991 -   mf: uid=1321614, sid4294967295:w4294967295, part=4, addr=0xc114fb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29891), 
Ready @ 29997 -   mf: uid=1320947, sid4294967295:w4294967295, part=4, addr=0xc0f40b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29897), 
Ready @ 30001 -   mf: uid=1321634, sid4294967295:w4294967295, part=4, addr=0xc0fd9f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29901), 
Ready @ 30003 -   mf: uid=1320982, sid4294967295:w4294967295, part=4, addr=0xc12b5c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29903), 
Ready @ 30012 -   mf: uid=1321656, sid4294967295:w4294967295, part=4, addr=0xc0fd9f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29912), 
Ready @ 30023 -   mf: uid=1321018, sid4294967295:w4294967295, part=4, addr=0xc0f40b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29923), 
Ready @ 30024 -   mf: uid=1321667, sid4294967295:w4294967295, part=4, addr=0xc0ddfb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29924), 
Ready @ 30033 -   mf: uid=1321056, sid4294967295:w4294967295, part=4, addr=0xc0cbed00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29933), 
Ready @ 30035 -   mf: uid=1321698, sid4294967295:w4294967295, part=4, addr=0xc0f52d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29935), 
Ready @ 30040 -   mf: uid=1321083, sid4294967295:w4294967295, part=4, addr=0xc12b5c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29940), 
Ready @ 30044 -   mf: uid=1321128, sid4294967295:w4294967295, part=4, addr=0xc0ed7f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29944), 
Ready @ 30051 -   mf: uid=1321174, sid4294967295:w4294967295, part=4, addr=0xc112ae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29951), 
Ready @ 30060 -   mf: uid=1321199, sid4294967295:w4294967295, part=4, addr=0xc0cbed80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29960), 
Ready @ 30061 -   mf: uid=1321280, sid4294967295:w4294967295, part=4, addr=0xc0ed7f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29961), 
Ready @ 30067 -   mf: uid=1321300, sid4294967295:w4294967295, part=4, addr=0xc1236d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29967), 
Ready @ 30071 -   mf: uid=1321355, sid4294967295:w4294967295, part=4, addr=0xc112ae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29971), 
Ready @ 30077 -   mf: uid=1321952, sid4294967295:w4294967295, part=4, addr=0xc1224b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29977), 
Ready @ 30087 -   mf: uid=1321416, sid4294967295:w4294967295, part=4, addr=0xc1236d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29987), 
Ready @ 30088 -   mf: uid=1321954, sid4294967295:w4294967295, part=4, addr=0xc1224b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29988), 
Ready @ 30097 -   mf: uid=1321472, sid4294967295:w4294967295, part=4, addr=0xc0fe3680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29997), 
Ready @ 30101 -   mf: uid=1321502, sid4294967295:w4294967295, part=4, addr=0xc0fe3600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30001), 
Ready @ 30113 -   mf: uid=1321622, sid4294967295:w4294967295, part=4, addr=0xc1218380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30013), 
Ready @ 30116 -   mf: uid=1321651, sid4294967295:w4294967295, part=4, addr=0xc1218300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30016), 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18130 n_act=355 n_pre=341 n_ref_event=0 n_req=2031 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3144 bw_util=0.1912
n_activity=5789 dram_eff=0.7449
bk0: 128a 20175i bk1: 128a 20505i bk2: 72a 20540i bk3: 72a 19979i bk4: 64a 20398i bk5: 64a 20177i bk6: 64a 20409i bk7: 64a 19913i bk8: 64a 20276i bk9: 64a 20285i bk10: 64a 19849i bk11: 64a 19877i bk12: 64a 20426i bk13: 64a 20213i bk14: 64a 20238i bk15: 64a 20122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818505
Row_Buffer_Locality_read = 0.976027
Row_Buffer_Locality_write = 0.588235
Bank_Level_Parallism = 7.170723
Bank_Level_Parallism_Col = 6.288362
Bank_Level_Parallism_Ready = 4.405380
write_to_read_ratio_blp_rw_average = 0.779993
GrpLevelPara = 2.924146 

BW Util details:
bwutil = 0.191160 
total_CMD = 22557 
util_bw = 4312 
Wasted_Col = 897 
Wasted_Row = 297 
Idle = 17051 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 464 
WTRc_limit = 133 
RTWc_limit = 1024 
CCDLc_limit = 607 
rwq = 0 
CCDLc_limit_alone = 499 
WTRc_limit_alone = 107 
RTWc_limit_alone = 942 

Commands details: 
total_CMD = 22557 
n_nop = 18130 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3144 
n_act = 355 
n_pre = 341 
n_ref = 0 
n_req = 2031 
total_req = 4312 

Dual Bus Interface Util: 
issued_total_row = 696 
issued_total_col = 4312 
Row_Bus_Util =  0.030855 
CoL_Bus_Util = 0.191160 
Either_Row_CoL_Bus_Util = 0.196258 
Issued_on_Two_Bus_Simul_Util = 0.025757 
issued_two_Eff = 0.131240 
queue_avg = 6.855699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.8557
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 19): 
Ready @ 29983 -   mf: uid=1320904, sid4294967295:w4294967295, part=5, addr=0xc12b5d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29883), 
Ready @ 29984 -   mf: uid=1321586, sid4294967295:w4294967295, part=5, addr=0xc0b7a900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29884), 
Ready @ 29999 -   mf: uid=1320944, sid4294967295:w4294967295, part=5, addr=0xc12b5d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29899), 
Ready @ 30000 -   mf: uid=1321606, sid4294967295:w4294967295, part=5, addr=0xc0ddfa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29900), 
Ready @ 30005 -   mf: uid=1320983, sid4294967295:w4294967295, part=5, addr=0xc0e9e580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29905), 
Ready @ 30011 -   mf: uid=1321623, sid4294967295:w4294967295, part=5, addr=0xc12a7b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29911), 
Ready @ 30017 -   mf: uid=1321023, sid4294967295:w4294967295, part=5, addr=0xc0e9e500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29917), 
Ready @ 30021 -   mf: uid=1321648, sid4294967295:w4294967295, part=5, addr=0xc0b7a980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29921), 
Ready @ 30028 -   mf: uid=1321090, sid4294967295:w4294967295, part=5, addr=0xc1236c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29928), 
Ready @ 30032 -   mf: uid=1321664, sid4294967295:w4294967295, part=5, addr=0xc0ddfa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29932), 
Ready @ 30039 -   mf: uid=1321144, sid4294967295:w4294967295, part=5, addr=0xc1236c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29939), 
Ready @ 30043 -   mf: uid=1321898, sid4294967295:w4294967295, part=5, addr=0xc1118500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29943), 
Ready @ 30049 -   mf: uid=1321251, sid4294967295:w4294967295, part=5, addr=0xc1163400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29949), 
Ready @ 30053 -   mf: uid=1321912, sid4294967295:w4294967295, part=5, addr=0xc1118580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29953), 
Ready @ 30060 -   mf: uid=1321281, sid4294967295:w4294967295, part=5, addr=0xc1163480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29960), 
Ready @ 30064 -   mf: uid=1321377, sid4294967295:w4294967295, part=5, addr=0xc0fe3780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29964), 
Ready @ 30071 -   mf: uid=1321406, sid4294967295:w4294967295, part=5, addr=0xc0fe3700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29971), 
Ready @ 30075 -   mf: uid=1321729, sid4294967295:w4294967295, part=5, addr=0xc104f800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29975), 
Ready @ 30080 -   mf: uid=1321746, sid4294967295:w4294967295, part=5, addr=0xc104f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29980), 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18115 n_act=342 n_pre=329 n_ref_event=0 n_req=2035 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3167 bw_util=0.1922
n_activity=5502 dram_eff=0.7879
bk0: 128a 20777i bk1: 128a 20371i bk2: 72a 20011i bk3: 72a 20202i bk4: 64a 20759i bk5: 64a 20298i bk6: 64a 20277i bk7: 64a 19993i bk8: 64a 20260i bk9: 64a 19802i bk10: 64a 19900i bk11: 64a 19816i bk12: 64a 20211i bk13: 64a 20490i bk14: 64a 20811i bk15: 64a 20126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824962
Row_Buffer_Locality_read = 0.978596
Row_Buffer_Locality_write = 0.601494
Bank_Level_Parallism = 7.314340
Bank_Level_Parallism_Col = 6.332544
Bank_Level_Parallism_Ready = 4.180853
write_to_read_ratio_blp_rw_average = 0.783630
GrpLevelPara = 2.926189 

BW Util details:
bwutil = 0.192180 
total_CMD = 22557 
util_bw = 4335 
Wasted_Col = 751 
Wasted_Row = 214 
Idle = 17257 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 406 
WTRc_limit = 84 
RTWc_limit = 986 
CCDLc_limit = 729 
rwq = 0 
CCDLc_limit_alone = 570 
WTRc_limit_alone = 63 
RTWc_limit_alone = 848 

Commands details: 
total_CMD = 22557 
n_nop = 18115 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3167 
n_act = 342 
n_pre = 329 
n_ref = 0 
n_req = 2035 
total_req = 4335 

Dual Bus Interface Util: 
issued_total_row = 671 
issued_total_col = 4335 
Row_Bus_Util =  0.029747 
CoL_Bus_Util = 0.192180 
Either_Row_CoL_Bus_Util = 0.196923 
Issued_on_Two_Bus_Simul_Util = 0.025003 
issued_two_Eff = 0.126970 
queue_avg = 6.817662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.81766
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 29987 -   mf: uid=1320789, sid4294967295:w4294967295, part=6, addr=0xc1236f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29887), 
Ready @ 29988 -   mf: uid=1320940, sid4294967295:w4294967295, part=6, addr=0xc12fe580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29888), 
Ready @ 29991 -   mf: uid=1320824, sid4294967295:w4294967295, part=6, addr=0xc12a5880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29891), 
Ready @ 29995 -   mf: uid=1320958, sid4294967295:w4294967295, part=6, addr=0xc1202400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29895), 
Ready @ 30003 -   mf: uid=1320851, sid4294967295:w4294967295, part=6, addr=0xc11b9b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29903), 
Ready @ 30015 -   mf: uid=1321000, sid4294967295:w4294967295, part=6, addr=0xc0f5ac80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29915), 
Ready @ 30019 -   mf: uid=1320905, sid4294967295:w4294967295, part=6, addr=0xc12a5800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29919), 
Ready @ 30020 -   mf: uid=1321057, sid4294967295:w4294967295, part=6, addr=0xc0f5ac00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29920), 
Ready @ 30023 -   mf: uid=1320926, sid4294967295:w4294967295, part=6, addr=0xc11b9b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29923), 
Ready @ 30029 -   mf: uid=1321162, sid4294967295:w4294967295, part=6, addr=0xc0fe7500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29929), 
Ready @ 30031 -   mf: uid=1320948, sid4294967295:w4294967295, part=6, addr=0xc11f6100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29931), 
Ready @ 30040 -   mf: uid=1321196, sid4294967295:w4294967295, part=6, addr=0xc0faee00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29940), 
Ready @ 30043 -   mf: uid=1321024, sid4294967295:w4294967295, part=6, addr=0xc11f6180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29943), 
Ready @ 30049 -   mf: uid=1321508, sid4294967295:w4294967295, part=6, addr=0xc12a7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29949), 
Ready @ 30053 -   mf: uid=1321240, sid4294967295:w4294967295, part=6, addr=0xc0f7e100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29953), 
Ready @ 30068 -   mf: uid=1321527, sid4294967295:w4294967295, part=6, addr=0xc11ca980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29968), 
Ready @ 30069 -   mf: uid=1321272, sid4294967295:w4294967295, part=6, addr=0xc0f7e180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29969), 
Ready @ 30077 -   mf: uid=1321550, sid4294967295:w4294967295, part=6, addr=0xc12a7800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29977), 
Ready @ 30083 -   mf: uid=1321309, sid4294967295:w4294967295, part=6, addr=0xc0d58900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29983), 
Ready @ 30084 -   mf: uid=1321579, sid4294967295:w4294967295, part=6, addr=0xc11ca900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29984), 
Ready @ 30093 -   mf: uid=1321346, sid4294967295:w4294967295, part=6, addr=0xc1020d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29993), 
Ready @ 30095 -   mf: uid=1321696, sid4294967295:w4294967295, part=6, addr=0xc0f7c180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29995), 
Ready @ 30104 -   mf: uid=1321380, sid4294967295:w4294967295, part=6, addr=0xc12b5e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30004), 
Ready @ 30105 -   mf: uid=1321714, sid4294967295:w4294967295, part=6, addr=0xc0f7c100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30005), 
Ready @ 30114 -   mf: uid=1321407, sid4294967295:w4294967295, part=6, addr=0xc12b5e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30014), 
Ready @ 30117 -   mf: uid=1321877, sid4294967295:w4294967295, part=6, addr=0xc1128c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30017), 
Ready @ 30125 -   mf: uid=1321691, sid4294967295:w4294967295, part=6, addr=0xc1163780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30025), 
Ready @ 30126 -   mf: uid=1321888, sid4294967295:w4294967295, part=6, addr=0xc1128c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30026), 
Ready @ 30136 -   mf: uid=1321706, sid4294967295:w4294967295, part=6, addr=0xc1163700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30036), 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18148 n_act=339 n_pre=324 n_ref_event=0 n_req=2023 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3129 bw_util=0.1905
n_activity=5451 dram_eff=0.7883
bk0: 128a 20772i bk1: 128a 20047i bk2: 72a 19883i bk3: 72a 20272i bk4: 64a 20505i bk5: 64a 20113i bk6: 64a 20124i bk7: 64a 20524i bk8: 64a 20114i bk9: 64a 20095i bk10: 64a 20112i bk11: 64a 20279i bk12: 64a 20730i bk13: 64a 20842i bk14: 64a 20699i bk15: 64a 20415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825932
Row_Buffer_Locality_read = 0.976884
Row_Buffer_Locality_write = 0.603034
Bank_Level_Parallism = 7.059758
Bank_Level_Parallism_Col = 6.079487
Bank_Level_Parallism_Ready = 4.042820
write_to_read_ratio_blp_rw_average = 0.782662
GrpLevelPara = 2.940828 

BW Util details:
bwutil = 0.190495 
total_CMD = 22557 
util_bw = 4297 
Wasted_Col = 796 
Wasted_Row = 195 
Idle = 17269 

BW Util Bottlenecks: 
RCDc_limit = 151 
RCDWRc_limit = 441 
WTRc_limit = 69 
RTWc_limit = 926 
CCDLc_limit = 551 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 61 
RTWc_limit_alone = 870 

Commands details: 
total_CMD = 22557 
n_nop = 18148 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3129 
n_act = 339 
n_pre = 324 
n_ref = 0 
n_req = 2023 
total_req = 4297 

Dual Bus Interface Util: 
issued_total_row = 663 
issued_total_col = 4297 
Row_Bus_Util =  0.029392 
CoL_Bus_Util = 0.190495 
Either_Row_CoL_Bus_Util = 0.195460 
Issued_on_Two_Bus_Simul_Util = 0.024427 
issued_two_Eff = 0.124972 
queue_avg = 6.719422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.71942
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 23): 
Ready @ 30024 -   mf: uid=1320642, sid4294967295:w4294967295, part=7, addr=0xc0e42a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29924), 
Ready @ 30025 -   mf: uid=1320758, sid4294967295:w4294967295, part=7, addr=0xc0e94480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29925), 
Ready @ 30033 -   mf: uid=1320685, sid4294967295:w4294967295, part=7, addr=0xc1236e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29933), 
Ready @ 30035 -   mf: uid=1320797, sid4294967295:w4294967295, part=7, addr=0xc0e94400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29935), 
Ready @ 30047 -   mf: uid=1320747, sid4294967295:w4294967295, part=7, addr=0xc1236e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29947), 
Ready @ 30048 -   mf: uid=1320836, sid4294967295:w4294967295, part=7, addr=0xc1224880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29948), 
Ready @ 30057 -   mf: uid=1320893, sid4294967295:w4294967295, part=7, addr=0xc12ec200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29957), 
Ready @ 30059 -   mf: uid=1320873, sid4294967295:w4294967295, part=7, addr=0xc1224800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29959), 
Ready @ 30068 -   mf: uid=1320922, sid4294967295:w4294967295, part=7, addr=0xc1079180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29968), 
Ready @ 30077 -   mf: uid=1320910, sid4294967295:w4294967295, part=7, addr=0xc12b7f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29977), 
Ready @ 30079 -   mf: uid=1320954, sid4294967295:w4294967295, part=7, addr=0xc12ec280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29979), 
Ready @ 30083 -   mf: uid=1320949, sid4294967295:w4294967295, part=7, addr=0xc12b7f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29983), 
Ready @ 30089 -   mf: uid=1321001, sid4294967295:w4294967295, part=7, addr=0xc1079100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29989), 
Ready @ 30093 -   mf: uid=1321118, sid4294967295:w4294967295, part=7, addr=0xc0d6a280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29993), 
Ready @ 30097 -   mf: uid=1321043, sid4294967295:w4294967295, part=7, addr=0xc1020c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29997), 
Ready @ 30105 -   mf: uid=1321154, sid4294967295:w4294967295, part=7, addr=0xc0d6a200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30005), 
Ready @ 30109 -   mf: uid=1321085, sid4294967295:w4294967295, part=7, addr=0xc1020c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30009), 
Ready @ 30110 -   mf: uid=1321191, sid4294967295:w4294967295, part=7, addr=0xc102af80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30010), 
Ready @ 30116 -   mf: uid=1321266, sid4294967295:w4294967295, part=7, addr=0xc11f6000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30016), 
Ready @ 30117 -   mf: uid=1321226, sid4294967295:w4294967295, part=7, addr=0xc102af00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30017), 
Ready @ 30126 -   mf: uid=1321302, sid4294967295:w4294967295, part=7, addr=0xc11f6080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30026), 
Ready @ 30128 -   mf: uid=1321375, sid4294967295:w4294967295, part=7, addr=0xc114f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30028), 
Ready @ 30137 -   mf: uid=1321580, sid4294967295:w4294967295, part=7, addr=0xc1008300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30037), 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18179 n_act=330 n_pre=316 n_ref_event=0 n_req=2021 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3104 bw_util=0.1894
n_activity=5454 dram_eff=0.7833
bk0: 128a 20259i bk1: 128a 20292i bk2: 72a 20114i bk3: 72a 20092i bk4: 64a 20400i bk5: 64a 20653i bk6: 64a 20216i bk7: 64a 20647i bk8: 64a 20056i bk9: 64a 20150i bk10: 64a 19754i bk11: 64a 20166i bk12: 64a 20346i bk13: 64a 20403i bk14: 64a 19931i bk15: 64a 20273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830353
Row_Buffer_Locality_read = 0.977740
Row_Buffer_Locality_write = 0.612167
Bank_Level_Parallism = 7.425370
Bank_Level_Parallism_Col = 6.394447
Bank_Level_Parallism_Ready = 4.278090
write_to_read_ratio_blp_rw_average = 0.788424
GrpLevelPara = 2.931666 

BW Util details:
bwutil = 0.189387 
total_CMD = 22557 
util_bw = 4272 
Wasted_Col = 826 
Wasted_Row = 168 
Idle = 17291 

BW Util Bottlenecks: 
RCDc_limit = 163 
RCDWRc_limit = 388 
WTRc_limit = 61 
RTWc_limit = 1261 
CCDLc_limit = 630 
rwq = 0 
CCDLc_limit_alone = 526 
WTRc_limit_alone = 52 
RTWc_limit_alone = 1166 

Commands details: 
total_CMD = 22557 
n_nop = 18179 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3104 
n_act = 330 
n_pre = 316 
n_ref = 0 
n_req = 2021 
total_req = 4272 

Dual Bus Interface Util: 
issued_total_row = 646 
issued_total_col = 4272 
Row_Bus_Util =  0.028639 
CoL_Bus_Util = 0.189387 
Either_Row_CoL_Bus_Util = 0.194086 
Issued_on_Two_Bus_Simul_Util = 0.023939 
issued_two_Eff = 0.123344 
queue_avg = 7.119963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.11996
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 31): 
Ready @ 29936 -   mf: uid=1321457, sid4294967295:w4294967295, part=8, addr=0xc114b600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29836), 
Ready @ 29948 -   mf: uid=1320843, sid4294967295:w4294967295, part=8, addr=0xc0fd9380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29848), 
Ready @ 29949 -   mf: uid=1321551, sid4294967295:w4294967295, part=8, addr=0xc1163980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29849), 
Ready @ 29957 -   mf: uid=1320887, sid4294967295:w4294967295, part=8, addr=0xc0e56280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29857), 
Ready @ 29959 -   mf: uid=1321576, sid4294967295:w4294967295, part=8, addr=0xc1163900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29859), 
Ready @ 29960 -   mf: uid=1320927, sid4294967295:w4294967295, part=8, addr=0xc0c40000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29860), 
Ready @ 29971 -   mf: uid=1321693, sid4294967295:w4294967295, part=8, addr=0xc0ad7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29871), 
Ready @ 29981 -   mf: uid=1320963, sid4294967295:w4294967295, part=8, addr=0xc0c40080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29881), 
Ready @ 29985 -   mf: uid=1321709, sid4294967295:w4294967295, part=8, addr=0xc0ad7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29885), 
Ready @ 29988 -   mf: uid=1321019, sid4294967295:w4294967295, part=8, addr=0xc1224700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29888), 
Ready @ 29997 -   mf: uid=1321726, sid4294967295:w4294967295, part=8, addr=0xc0c88a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29897), 
Ready @ 29999 -   mf: uid=1321058, sid4294967295:w4294967295, part=8, addr=0xc1224780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29899), 
Ready @ 30000 -   mf: uid=1321741, sid4294967295:w4294967295, part=8, addr=0xc0c88a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29900), 
Ready @ 30009 -   mf: uid=1321175, sid4294967295:w4294967295, part=8, addr=0xc0fae080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29909), 
Ready @ 30011 -   mf: uid=1321773, sid4294967295:w4294967295, part=8, addr=0xc0e4a680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29911), 
Ready @ 30017 -   mf: uid=1321208, sid4294967295:w4294967295, part=8, addr=0xc0fae000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29917), 
Ready @ 30021 -   mf: uid=1321795, sid4294967295:w4294967295, part=8, addr=0xc0e4a600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29921), 
Ready @ 30028 -   mf: uid=1321252, sid4294967295:w4294967295, part=8, addr=0xc0ff7d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29928), 
Ready @ 30029 -   mf: uid=1321282, sid4294967295:w4294967295, part=8, addr=0xc0ff7d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29929), 
Ready @ 30037 -   mf: uid=1321335, sid4294967295:w4294967295, part=8, addr=0xc1097980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29937), 
Ready @ 30039 -   mf: uid=1321369, sid4294967295:w4294967295, part=8, addr=0xc1097900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29939), 
Ready @ 30040 -   mf: uid=1321381, sid4294967295:w4294967295, part=8, addr=0xc12feb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29940), 
Ready @ 30048 -   mf: uid=1321429, sid4294967295:w4294967295, part=8, addr=0xc12feb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29948), 
Ready @ 30049 -   mf: uid=1321510, sid4294967295:w4294967295, part=8, addr=0xc1318d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29949), 
Ready @ 30060 -   mf: uid=1321531, sid4294967295:w4294967295, part=8, addr=0xc1128200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29960), 
Ready @ 30064 -   mf: uid=1321557, sid4294967295:w4294967295, part=8, addr=0xc1318d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29964), 
Ready @ 30071 -   mf: uid=1321584, sid4294967295:w4294967295, part=8, addr=0xc1128280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29971), 
Ready @ 30083 -   mf: uid=1321603, sid4294967295:w4294967295, part=8, addr=0xc126dc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29983), 
Ready @ 30084 -   mf: uid=1321629, sid4294967295:w4294967295, part=8, addr=0xc126dc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29984), 
Ready @ 30085 -   mf: uid=1321669, sid4294967295:w4294967295, part=8, addr=0xc0db8280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29985), 
Ready @ 30091 -   mf: uid=1321685, sid4294967295:w4294967295, part=8, addr=0xc0db8200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29991), 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18166 n_act=322 n_pre=308 n_ref_event=0 n_req=2023 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3116 bw_util=0.1899
n_activity=5648 dram_eff=0.7585
bk0: 128a 20541i bk1: 128a 20207i bk2: 72a 20184i bk3: 72a 20267i bk4: 64a 20305i bk5: 64a 20016i bk6: 64a 20460i bk7: 64a 20442i bk8: 64a 20113i bk9: 64a 20136i bk10: 64a 19998i bk11: 64a 20035i bk12: 64a 20229i bk13: 64a 20835i bk14: 64a 20226i bk15: 64a 20372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834099
Row_Buffer_Locality_read = 0.976884
Row_Buffer_Locality_write = 0.623262
Bank_Level_Parallism = 7.121369
Bank_Level_Parallism_Col = 6.290021
Bank_Level_Parallism_Ready = 4.376517
write_to_read_ratio_blp_rw_average = 0.761531
GrpLevelPara = 2.938144 

BW Util details:
bwutil = 0.189919 
total_CMD = 22557 
util_bw = 4284 
Wasted_Col = 886 
Wasted_Row = 235 
Idle = 17152 

BW Util Bottlenecks: 
RCDc_limit = 151 
RCDWRc_limit = 444 
WTRc_limit = 235 
RTWc_limit = 381 
CCDLc_limit = 617 
rwq = 0 
CCDLc_limit_alone = 570 
WTRc_limit_alone = 209 
RTWc_limit_alone = 360 

Commands details: 
total_CMD = 22557 
n_nop = 18166 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3116 
n_act = 322 
n_pre = 308 
n_ref = 0 
n_req = 2023 
total_req = 4284 

Dual Bus Interface Util: 
issued_total_row = 630 
issued_total_col = 4284 
Row_Bus_Util =  0.027929 
CoL_Bus_Util = 0.189919 
Either_Row_CoL_Bus_Util = 0.194662 
Issued_on_Two_Bus_Simul_Util = 0.023186 
issued_two_Eff = 0.119107 
queue_avg = 7.306202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.3062
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 25): 
Ready @ 30008 -   mf: uid=1320934, sid4294967295:w4294967295, part=9, addr=0xc10e6a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29908), 
Ready @ 30015 -   mf: uid=1321566, sid4294967295:w4294967295, part=9, addr=0xc114b700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29915), 
Ready @ 30019 -   mf: uid=1320984, sid4294967295:w4294967295, part=9, addr=0xc1193b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29919), 
Ready @ 30025 -   mf: uid=1321674, sid4294967295:w4294967295, part=9, addr=0xc1181d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29925), 
Ready @ 30029 -   mf: uid=1321012, sid4294967295:w4294967295, part=9, addr=0xc0c40100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29929), 
Ready @ 30036 -   mf: uid=1321692, sid4294967295:w4294967295, part=9, addr=0xc1181d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29936), 
Ready @ 30040 -   mf: uid=1321069, sid4294967295:w4294967295, part=9, addr=0xc1193b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29940), 
Ready @ 30047 -   mf: uid=1321833, sid4294967295:w4294967295, part=9, addr=0xc0e4a700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29947), 
Ready @ 30049 -   mf: uid=1321091, sid4294967295:w4294967295, part=9, addr=0xc10a9080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29949), 
Ready @ 30052 -   mf: uid=1321844, sid4294967295:w4294967295, part=9, addr=0xc1163800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29952), 
Ready @ 30053 -   mf: uid=1321163, sid4294967295:w4294967295, part=9, addr=0xc10a9000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29953), 
Ready @ 30055 -   mf: uid=1321220, sid4294967295:w4294967295, part=9, addr=0xc0fae180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29955), 
Ready @ 30056 -   mf: uid=1321255, sid4294967295:w4294967295, part=9, addr=0xc0fae100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29956), 
Ready @ 30061 -   mf: uid=1321288, sid4294967295:w4294967295, part=9, addr=0xc0e94a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29961), 
Ready @ 30065 -   mf: uid=1321305, sid4294967295:w4294967295, part=9, addr=0xc12b7180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29965), 
Ready @ 30067 -   mf: uid=1321356, sid4294967295:w4294967295, part=9, addr=0xc0e94a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29967), 
Ready @ 30077 -   mf: uid=1321371, sid4294967295:w4294967295, part=9, addr=0xc12b7100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29977), 
Ready @ 30083 -   mf: uid=1321450, sid4294967295:w4294967295, part=9, addr=0xc1161880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29983), 
Ready @ 30084 -   mf: uid=1321478, sid4294967295:w4294967295, part=9, addr=0xc1161800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29984), 
Ready @ 30093 -   mf: uid=1321635, sid4294967295:w4294967295, part=9, addr=0xc0fa0300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29993), 
Ready @ 30095 -   mf: uid=1321660, sid4294967295:w4294967295, part=9, addr=0xc0fa0380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29995), 
Ready @ 30109 -   mf: uid=1321832, sid4294967295:w4294967295, part=9, addr=0xc11ca680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30009), 
Ready @ 30117 -   mf: uid=1321843, sid4294967295:w4294967295, part=9, addr=0xc11ca600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30017), 
Ready @ 30120 -   mf: uid=1321943, sid4294967295:w4294967295, part=9, addr=0xc1318c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30020), 
Ready @ 30126 -   mf: uid=1321946, sid4294967295:w4294967295, part=9, addr=0xc1318c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30026), 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18122 n_act=350 n_pre=335 n_ref_event=0 n_req=2031 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3152 bw_util=0.1915
n_activity=5818 dram_eff=0.7425
bk0: 128a 20761i bk1: 128a 20195i bk2: 72a 20554i bk3: 72a 20174i bk4: 64a 20211i bk5: 64a 20176i bk6: 64a 19815i bk7: 64a 20304i bk8: 64a 19843i bk9: 64a 20348i bk10: 64a 20202i bk11: 64a 20078i bk12: 64a 20599i bk13: 64a 20676i bk14: 64a 20088i bk15: 64a 20182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821556
Row_Buffer_Locality_read = 0.973459
Row_Buffer_Locality_write = 0.599499
Bank_Level_Parallism = 6.961642
Bank_Level_Parallism_Col = 6.124474
Bank_Level_Parallism_Ready = 4.217593
write_to_read_ratio_blp_rw_average = 0.777010
GrpLevelPara = 2.885293 

BW Util details:
bwutil = 0.191515 
total_CMD = 22557 
util_bw = 4320 
Wasted_Col = 936 
Wasted_Row = 297 
Idle = 17004 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 462 
WTRc_limit = 113 
RTWc_limit = 531 
CCDLc_limit = 619 
rwq = 0 
CCDLc_limit_alone = 573 
WTRc_limit_alone = 103 
RTWc_limit_alone = 495 

Commands details: 
total_CMD = 22557 
n_nop = 18122 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3152 
n_act = 350 
n_pre = 335 
n_ref = 0 
n_req = 2031 
total_req = 4320 

Dual Bus Interface Util: 
issued_total_row = 685 
issued_total_col = 4320 
Row_Bus_Util =  0.030368 
CoL_Bus_Util = 0.191515 
Either_Row_CoL_Bus_Util = 0.196613 
Issued_on_Two_Bus_Simul_Util = 0.025269 
issued_two_Eff = 0.128523 
queue_avg = 6.668662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.66866
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 31): 
Ready @ 29993 -   mf: uid=1321164, sid4294967295:w4294967295, part=10, addr=0xc0ff5f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29893), 
Ready @ 30005 -   mf: uid=1320760, sid4294967295:w4294967295, part=10, addr=0xc0e94900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29905), 
Ready @ 30009 -   mf: uid=1321209, sid4294967295:w4294967295, part=10, addr=0xc12a3580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29909), 
Ready @ 30013 -   mf: uid=1320798, sid4294967295:w4294967295, part=10, addr=0xc0e94980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29913), 
Ready @ 30015 -   mf: uid=1321241, sid4294967295:w4294967295, part=10, addr=0xc12a3500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29915), 
Ready @ 30024 -   mf: uid=1320875, sid4294967295:w4294967295, part=10, addr=0xc12b7280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29924), 
Ready @ 30025 -   mf: uid=1321528, sid4294967295:w4294967295, part=10, addr=0xc0c98e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29925), 
Ready @ 30027 -   mf: uid=1320912, sid4294967295:w4294967295, part=10, addr=0xc12b7200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29927), 
Ready @ 30028 -   mf: uid=1321558, sid4294967295:w4294967295, part=10, addr=0xc0c98e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29928), 
Ready @ 30031 -   mf: uid=1320945, sid4294967295:w4294967295, part=10, addr=0xc0c40280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29931), 
Ready @ 30040 -   mf: uid=1321753, sid4294967295:w4294967295, part=10, addr=0xc1006c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29940), 
Ready @ 30041 -   mf: uid=1320978, sid4294967295:w4294967295, part=10, addr=0xc1097b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29941), 
Ready @ 30056 -   mf: uid=1321774, sid4294967295:w4294967295, part=10, addr=0xc1006c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29956), 
Ready @ 30057 -   mf: uid=1321025, sid4294967295:w4294967295, part=10, addr=0xc0afb580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29957), 
Ready @ 30059 -   mf: uid=1321820, sid4294967295:w4294967295, part=10, addr=0xc0e03f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29959), 
Ready @ 30060 -   mf: uid=1321059, sid4294967295:w4294967295, part=10, addr=0xc1097b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29960), 
Ready @ 30069 -   mf: uid=1321831, sid4294967295:w4294967295, part=10, addr=0xc1057280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29969), 
Ready @ 30071 -   mf: uid=1321119, sid4294967295:w4294967295, part=10, addr=0xc1118a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29971), 
Ready @ 30088 -   mf: uid=1321846, sid4294967295:w4294967295, part=10, addr=0xc0e03f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29988), 
Ready @ 30089 -   mf: uid=1321176, sid4294967295:w4294967295, part=10, addr=0xc1118a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29989), 
Ready @ 30095 -   mf: uid=1321855, sid4294967295:w4294967295, part=10, addr=0xc1057200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29995), 
Ready @ 30099 -   mf: uid=1321221, sid4294967295:w4294967295, part=10, addr=0xc0afb500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29999), 
Ready @ 30105 -   mf: uid=1321872, sid4294967295:w4294967295, part=10, addr=0xc1163b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30005), 
Ready @ 30113 -   mf: uid=1321256, sid4294967295:w4294967295, part=10, addr=0xc0c40200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30013), 
Ready @ 30117 -   mf: uid=1321883, sid4294967295:w4294967295, part=10, addr=0xc1163b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30017), 
Ready @ 30122 -   mf: uid=1321323, sid4294967295:w4294967295, part=10, addr=0xc1224580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30022), 
Ready @ 30129 -   mf: uid=1321339, sid4294967295:w4294967295, part=10, addr=0xc0f54280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30029), 
Ready @ 30134 -   mf: uid=1321383, sid4294967295:w4294967295, part=10, addr=0xc1224500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30034), 
Ready @ 30136 -   mf: uid=1321395, sid4294967295:w4294967295, part=10, addr=0xc0f54200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30036), 
Ready @ 30137 -   mf: uid=1321460, sid4294967295:w4294967295, part=10, addr=0xc0d23480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30037), 
Ready @ 30138 -   mf: uid=1321489, sid4294967295:w4294967295, part=10, addr=0xc0d23400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30038), 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18175 n_act=312 n_pre=298 n_ref_event=0 n_req=2021 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3106 bw_util=0.1895
n_activity=5769 dram_eff=0.7409
bk0: 128a 20356i bk1: 128a 20478i bk2: 72a 20443i bk3: 72a 20039i bk4: 64a 20798i bk5: 64a 20356i bk6: 64a 19811i bk7: 64a 20473i bk8: 64a 20098i bk9: 64a 19976i bk10: 64a 19815i bk11: 64a 19960i bk12: 64a 20536i bk13: 64a 20670i bk14: 64a 20075i bk15: 64a 20417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838528
Row_Buffer_Locality_read = 0.974315
Row_Buffer_Locality_write = 0.637516
Bank_Level_Parallism = 7.058587
Bank_Level_Parallism_Col = 6.267529
Bank_Level_Parallism_Ready = 4.463500
write_to_read_ratio_blp_rw_average = 0.757234
GrpLevelPara = 2.893954 

BW Util details:
bwutil = 0.189476 
total_CMD = 22557 
util_bw = 4274 
Wasted_Col = 929 
Wasted_Row = 259 
Idle = 17095 

BW Util Bottlenecks: 
RCDc_limit = 173 
RCDWRc_limit = 419 
WTRc_limit = 203 
RTWc_limit = 643 
CCDLc_limit = 675 
rwq = 0 
CCDLc_limit_alone = 579 
WTRc_limit_alone = 168 
RTWc_limit_alone = 582 

Commands details: 
total_CMD = 22557 
n_nop = 18175 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3106 
n_act = 312 
n_pre = 298 
n_ref = 0 
n_req = 2021 
total_req = 4274 

Dual Bus Interface Util: 
issued_total_row = 610 
issued_total_col = 4274 
Row_Bus_Util =  0.027043 
CoL_Bus_Util = 0.189476 
Either_Row_CoL_Bus_Util = 0.194263 
Issued_on_Two_Bus_Simul_Util = 0.022255 
issued_two_Eff = 0.114560 
queue_avg = 7.289932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.28993
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 30003 -   mf: uid=1320373, sid4294967295:w4294967295, part=11, addr=0xc0e56180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29903), 
Ready @ 30005 -   mf: uid=1320284, sid4294967295:w4294967295, part=11, addr=0xc0cd1400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29905), 
Ready @ 30017 -   mf: uid=1320416, sid4294967295:w4294967295, part=11, addr=0xc0e56100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29917), 
Ready @ 30020 -   mf: uid=1320393, sid4294967295:w4294967295, part=11, addr=0xc12b5380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29920), 
Ready @ 30021 -   mf: uid=1320459, sid4294967295:w4294967295, part=11, addr=0xc1202900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29921), 
Ready @ 30023 -   mf: uid=1320438, sid4294967295:w4294967295, part=11, addr=0xc12b5300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29923), 
Ready @ 30028 -   mf: uid=1320503, sid4294967295:w4294967295, part=11, addr=0xc1202980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29928), 
Ready @ 30032 -   mf: uid=1320481, sid4294967295:w4294967295, part=11, addr=0xc0c98f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29932), 
Ready @ 30039 -   mf: uid=1320542, sid4294967295:w4294967295, part=11, addr=0xc0fbe500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29939), 
Ready @ 30041 -   mf: uid=1320517, sid4294967295:w4294967295, part=11, addr=0xc0c98f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29941), 
Ready @ 30043 -   mf: uid=1320581, sid4294967295:w4294967295, part=11, addr=0xc0fbe580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29943), 
Ready @ 30053 -   mf: uid=1321134, sid4294967295:w4294967295, part=11, addr=0xc12a3480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29953), 
Ready @ 30056 -   mf: uid=1320736, sid4294967295:w4294967295, part=11, addr=0xc0f7cc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29956), 
Ready @ 30065 -   mf: uid=1321155, sid4294967295:w4294967295, part=11, addr=0xc0e25300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29965), 
Ready @ 30067 -   mf: uid=1320774, sid4294967295:w4294967295, part=11, addr=0xc0f7cc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29967), 
Ready @ 30079 -   mf: uid=1321203, sid4294967295:w4294967295, part=11, addr=0xc12a3400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29979), 
Ready @ 30080 -   mf: uid=1320968, sid4294967295:w4294967295, part=11, addr=0xc0eed980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29980), 
Ready @ 30088 -   mf: uid=1321227, sid4294967295:w4294967295, part=11, addr=0xc0e25380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29988), 
Ready @ 30093 -   mf: uid=1321013, sid4294967295:w4294967295, part=11, addr=0xc0eed900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29993), 
Ready @ 30097 -   mf: uid=1321545, sid4294967295:w4294967295, part=11, addr=0xc0c1be00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29997), 
Ready @ 30104 -   mf: uid=1321070, sid4294967295:w4294967295, part=11, addr=0xc0fd9000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30004), 
Ready @ 30108 -   mf: uid=1321568, sid4294967295:w4294967295, part=11, addr=0xc0c1be80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30008), 
Ready @ 30114 -   mf: uid=1321109, sid4294967295:w4294967295, part=11, addr=0xc0e11880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30014), 
Ready @ 30118 -   mf: uid=1321707, sid4294967295:w4294967295, part=11, addr=0xc104f600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30018), 
Ready @ 30130 -   mf: uid=1321129, sid4294967295:w4294967295, part=11, addr=0xc0fd9080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30030), 
Ready @ 30132 -   mf: uid=1321722, sid4294967295:w4294967295, part=11, addr=0xc104f680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30032), 
Ready @ 30133 -   mf: uid=1321182, sid4294967295:w4294967295, part=11, addr=0xc0e11800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30033), 
Ready @ 30134 -   mf: uid=1321796, sid4294967295:w4294967295, part=11, addr=0xc0e03e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30034), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18202 n_act=324 n_pre=308 n_ref_event=0 n_req=2009 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3071 bw_util=0.1879
n_activity=5832 dram_eff=0.7269
bk0: 128a 20589i bk1: 128a 20429i bk2: 72a 19981i bk3: 72a 19617i bk4: 64a 20408i bk5: 64a 20224i bk6: 64a 19769i bk7: 64a 20130i bk8: 64a 19531i bk9: 64a 20193i bk10: 64a 19948i bk11: 64a 20157i bk12: 64a 20517i bk13: 64a 20833i bk14: 64a 20071i bk15: 64a 20367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832905
Row_Buffer_Locality_read = 0.976884
Row_Buffer_Locality_write = 0.616474
Bank_Level_Parallism = 7.182975
Bank_Level_Parallism_Col = 6.444253
Bank_Level_Parallism_Ready = 4.552725
write_to_read_ratio_blp_rw_average = 0.789940
GrpLevelPara = 2.856378 

BW Util details:
bwutil = 0.187924 
total_CMD = 22557 
util_bw = 4239 
Wasted_Col = 1024 
Wasted_Row = 317 
Idle = 16977 

BW Util Bottlenecks: 
RCDc_limit = 150 
RCDWRc_limit = 500 
WTRc_limit = 61 
RTWc_limit = 994 
CCDLc_limit = 782 
rwq = 0 
CCDLc_limit_alone = 655 
WTRc_limit_alone = 36 
RTWc_limit_alone = 892 

Commands details: 
total_CMD = 22557 
n_nop = 18202 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3071 
n_act = 324 
n_pre = 308 
n_ref = 0 
n_req = 2009 
total_req = 4239 

Dual Bus Interface Util: 
issued_total_row = 632 
issued_total_col = 4239 
Row_Bus_Util =  0.028018 
CoL_Bus_Util = 0.187924 
Either_Row_CoL_Bus_Util = 0.193066 
Issued_on_Two_Bus_Simul_Util = 0.022875 
issued_two_Eff = 0.118484 
queue_avg = 7.380370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.38037
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 24): 
Ready @ 30013 -   mf: uid=1320791, sid4294967295:w4294967295, part=12, addr=0xc0ff5980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29913), 
Ready @ 30025 -   mf: uid=1321169, sid4294967295:w4294967295, part=12, addr=0xc0ec5100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29925), 
Ready @ 30029 -   mf: uid=1320828, sid4294967295:w4294967295, part=12, addr=0xc1008880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29929), 
Ready @ 30036 -   mf: uid=1321242, sid4294967295:w4294967295, part=12, addr=0xc125b300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29936), 
Ready @ 30039 -   mf: uid=1320868, sid4294967295:w4294967295, part=12, addr=0xc1008800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29939), 
Ready @ 30048 -   mf: uid=1321267, sid4294967295:w4294967295, part=12, addr=0xc1326180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29948), 
Ready @ 30057 -   mf: uid=1320906, sid4294967295:w4294967295, part=12, addr=0xc0fe3e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29957), 
Ready @ 30059 -   mf: uid=1321291, sid4294967295:w4294967295, part=12, addr=0xc0ec5180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29959), 
Ready @ 30060 -   mf: uid=1320946, sid4294967295:w4294967295, part=12, addr=0xc0fe3e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29960), 
Ready @ 30069 -   mf: uid=1321351, sid4294967295:w4294967295, part=12, addr=0xc0f90c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29969), 
Ready @ 30079 -   mf: uid=1320985, sid4294967295:w4294967295, part=12, addr=0xc12ec980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29979), 
Ready @ 30080 -   mf: uid=1321379, sid4294967295:w4294967295, part=12, addr=0xc0f90c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29980), 
Ready @ 30081 -   mf: uid=1321026, sid4294967295:w4294967295, part=12, addr=0xc12ec900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29981), 
Ready @ 30083 -   mf: uid=1321403, sid4294967295:w4294967295, part=12, addr=0xc0ec3000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29983), 
Ready @ 30092 -   mf: uid=1321086, sid4294967295:w4294967295, part=12, addr=0xc0e03900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29992), 
Ready @ 30093 -   mf: uid=1321430, sid4294967295:w4294967295, part=12, addr=0xc0f35000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29993), 
Ready @ 30096 -   mf: uid=1321145, sid4294967295:w4294967295, part=12, addr=0xc0ff5900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29996), 
Ready @ 30105 -   mf: uid=1321461, sid4294967295:w4294967295, part=12, addr=0xc11bb180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30005), 
Ready @ 30120 -   mf: uid=1321183, sid4294967295:w4294967295, part=12, addr=0xc1236580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30020), 
Ready @ 30122 -   mf: uid=1321490, sid4294967295:w4294967295, part=12, addr=0xc11f2a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30022), 
Ready @ 30130 -   mf: uid=1321215, sid4294967295:w4294967295, part=12, addr=0xc1236500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30030), 
Ready @ 30134 -   mf: uid=1321514, sid4294967295:w4294967295, part=12, addr=0xc1128600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30034), 
Ready @ 30136 -   mf: uid=1321364, sid4294967295:w4294967295, part=12, addr=0xc112a600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30036), 
Ready @ 30137 -   mf: uid=1321542, sid4294967295:w4294967295, part=12, addr=0xc1128680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30037), 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18151 n_act=321 n_pre=306 n_ref_event=0 n_req=2019 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3099 bw_util=0.1892
n_activity=5739 dram_eff=0.7435
bk0: 128a 20955i bk1: 128a 20278i bk2: 72a 20218i bk3: 72a 20136i bk4: 64a 20628i bk5: 64a 20528i bk6: 64a 20131i bk7: 64a 20234i bk8: 64a 20502i bk9: 64a 19876i bk10: 64a 20403i bk11: 64a 20203i bk12: 64a 21114i bk13: 64a 20456i bk14: 64a 20267i bk15: 64a 20199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834783
Row_Buffer_Locality_read = 0.976884
Row_Buffer_Locality_write = 0.623888
Bank_Level_Parallism = 6.679338
Bank_Level_Parallism_Col = 5.914914
Bank_Level_Parallism_Ready = 4.101242
write_to_read_ratio_blp_rw_average = 0.783667
GrpLevelPara = 2.776384 

BW Util details:
bwutil = 0.189165 
total_CMD = 22557 
util_bw = 4267 
Wasted_Col = 947 
Wasted_Row = 284 
Idle = 17059 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 533 
WTRc_limit = 100 
RTWc_limit = 520 
CCDLc_limit = 685 
rwq = 0 
CCDLc_limit_alone = 628 
WTRc_limit_alone = 92 
RTWc_limit_alone = 471 

Commands details: 
total_CMD = 22557 
n_nop = 18151 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3099 
n_act = 321 
n_pre = 306 
n_ref = 0 
n_req = 2019 
total_req = 4267 

Dual Bus Interface Util: 
issued_total_row = 627 
issued_total_col = 4267 
Row_Bus_Util =  0.027796 
CoL_Bus_Util = 0.189165 
Either_Row_CoL_Bus_Util = 0.195327 
Issued_on_Two_Bus_Simul_Util = 0.021634 
issued_two_Eff = 0.110758 
queue_avg = 6.680631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.68063
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 25): 
Ready @ 30009 -   mf: uid=1320474, sid4294967295:w4294967295, part=13, addr=0xc0e03880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29909), 
Ready @ 30011 -   mf: uid=1321074, sid4294967295:w4294967295, part=13, addr=0xc125b280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29911), 
Ready @ 30020 -   mf: uid=1320512, sid4294967295:w4294967295, part=13, addr=0xc0ff5880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29920), 
Ready @ 30029 -   mf: uid=1321104, sid4294967295:w4294967295, part=13, addr=0xc1299b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29929), 
Ready @ 30031 -   mf: uid=1320647, sid4294967295:w4294967295, part=13, addr=0xc0e9ed00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29931), 
Ready @ 30040 -   mf: uid=1321146, sid4294967295:w4294967295, part=13, addr=0xc125b200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29940), 
Ready @ 30041 -   mf: uid=1320689, sid4294967295:w4294967295, part=13, addr=0xc0e9ed80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29941), 
Ready @ 30043 -   mf: uid=1321177, sid4294967295:w4294967295, part=13, addr=0xc1299b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29943), 
Ready @ 30052 -   mf: uid=1320720, sid4294967295:w4294967295, part=13, addr=0xc12ec880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29952), 
Ready @ 30053 -   mf: uid=1321511, sid4294967295:w4294967295, part=13, addr=0xc0f35100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29953), 
Ready @ 30056 -   mf: uid=1320775, sid4294967295:w4294967295, part=13, addr=0xc0f76980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29956), 
Ready @ 30057 -   mf: uid=1321535, sid4294967295:w4294967295, part=13, addr=0xc0f35180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29957), 
Ready @ 30067 -   mf: uid=1320799, sid4294967295:w4294967295, part=13, addr=0xc12ec800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29967), 
Ready @ 30073 -   mf: uid=1321597, sid4294967295:w4294967295, part=13, addr=0xc0f90d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29973), 
Ready @ 30077 -   mf: uid=1320854, sid4294967295:w4294967295, part=13, addr=0xc0f76900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29977), 
Ready @ 30084 -   mf: uid=1321620, sid4294967295:w4294967295, part=13, addr=0xc0f90d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29984), 
Ready @ 30088 -   mf: uid=1320936, sid4294967295:w4294967295, part=13, addr=0xc1208c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29988), 
Ready @ 30095 -   mf: uid=1321649, sid4294967295:w4294967295, part=13, addr=0xc1193f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29995), 
Ready @ 30099 -   mf: uid=1320970, sid4294967295:w4294967295, part=13, addr=0xc1208c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29999), 
Ready @ 30105 -   mf: uid=1321665, sid4294967295:w4294967295, part=13, addr=0xc1193f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30005), 
Ready @ 30109 -   mf: uid=1321002, sid4294967295:w4294967295, part=13, addr=0xc10bb200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30009), 
Ready @ 30116 -   mf: uid=1321682, sid4294967295:w4294967295, part=13, addr=0xc0c09e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30016), 
Ready @ 30120 -   mf: uid=1321053, sid4294967295:w4294967295, part=13, addr=0xc10bb280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30020), 
Ready @ 30126 -   mf: uid=1321697, sid4294967295:w4294967295, part=13, addr=0xc0c09e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30026), 
Ready @ 30130 -   mf: uid=1321092, sid4294967295:w4294967295, part=13, addr=0xc1187800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30030), 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18153 n_act=339 n_pre=326 n_ref_event=0 n_req=2020 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3113 bw_util=0.1898
n_activity=5644 dram_eff=0.7585
bk0: 128a 20781i bk1: 128a 20474i bk2: 72a 20217i bk3: 72a 19869i bk4: 64a 20531i bk5: 64a 20304i bk6: 64a 20309i bk7: 64a 20375i bk8: 64a 20181i bk9: 64a 20171i bk10: 64a 20186i bk11: 64a 20121i bk12: 64a 20699i bk13: 64a 20930i bk14: 64a 20428i bk15: 64a 20224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825153
Row_Buffer_Locality_read = 0.976884
Row_Buffer_Locality_write = 0.600254
Bank_Level_Parallism = 6.823421
Bank_Level_Parallism_Col = 5.861287
Bank_Level_Parallism_Ready = 4.024060
write_to_read_ratio_blp_rw_average = 0.787824
GrpLevelPara = 2.832277 

BW Util details:
bwutil = 0.189786 
total_CMD = 22557 
util_bw = 4281 
Wasted_Col = 949 
Wasted_Row = 201 
Idle = 17126 

BW Util Bottlenecks: 
RCDc_limit = 151 
RCDWRc_limit = 475 
WTRc_limit = 72 
RTWc_limit = 474 
CCDLc_limit = 714 
rwq = 0 
CCDLc_limit_alone = 672 
WTRc_limit_alone = 69 
RTWc_limit_alone = 435 

Commands details: 
total_CMD = 22557 
n_nop = 18153 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3113 
n_act = 339 
n_pre = 326 
n_ref = 0 
n_req = 2020 
total_req = 4281 

Dual Bus Interface Util: 
issued_total_row = 665 
issued_total_col = 4281 
Row_Bus_Util =  0.029481 
CoL_Bus_Util = 0.189786 
Either_Row_CoL_Bus_Util = 0.195239 
Issued_on_Two_Bus_Simul_Util = 0.024028 
issued_two_Eff = 0.123070 
queue_avg = 7.009931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.00993
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 22): 
Ready @ 30036 -   mf: uid=1320387, sid4294967295:w4294967295, part=14, addr=0xc1097f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29936), 
Ready @ 30037 -   mf: uid=1321105, sid4294967295:w4294967295, part=14, addr=0xc1173900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29937), 
Ready @ 30048 -   mf: uid=1320411, sid4294967295:w4294967295, part=14, addr=0xc1097f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29948), 
Ready @ 30049 -   mf: uid=1321149, sid4294967295:w4294967295, part=14, addr=0xc12fcd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29949), 
Ready @ 30052 -   mf: uid=1320475, sid4294967295:w4294967295, part=14, addr=0xc1106a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29952), 
Ready @ 30059 -   mf: uid=1321186, sid4294967295:w4294967295, part=14, addr=0xc12fcd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29959), 
Ready @ 30063 -   mf: uid=1320513, sid4294967295:w4294967295, part=14, addr=0xc1106a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29963), 
Ready @ 30069 -   mf: uid=1321243, sid4294967295:w4294967295, part=14, addr=0xc0ed9700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29969), 
Ready @ 30073 -   mf: uid=1320553, sid4294967295:w4294967295, part=14, addr=0xc0db8400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29973), 
Ready @ 30080 -   mf: uid=1321274, sid4294967295:w4294967295, part=14, addr=0xc0ed9780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29980), 
Ready @ 30084 -   mf: uid=1320592, sid4294967295:w4294967295, part=14, addr=0xc0db8480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29984), 
Ready @ 30091 -   mf: uid=1321340, sid4294967295:w4294967295, part=14, addr=0xc0ff5b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29991), 
Ready @ 30096 -   mf: uid=1320811, sid4294967295:w4294967295, part=14, addr=0xc0db6600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29996), 
Ready @ 30105 -   mf: uid=1321372, sid4294967295:w4294967295, part=14, addr=0xc0ff5b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30005), 
Ready @ 30110 -   mf: uid=1320845, sid4294967295:w4294967295, part=14, addr=0xc101ac80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30010), 
Ready @ 30112 -   mf: uid=1321390, sid4294967295:w4294967295, part=14, addr=0xc0ed7500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30012), 
Ready @ 30114 -   mf: uid=1320876, sid4294967295:w4294967295, part=14, addr=0xc0db6680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30014), 
Ready @ 30124 -   mf: uid=1321423, sid4294967295:w4294967295, part=14, addr=0xc0ed7580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30024), 
Ready @ 30126 -   mf: uid=1320897, sid4294967295:w4294967295, part=14, addr=0xc0f90e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30026), 
Ready @ 30130 -   mf: uid=1321454, sid4294967295:w4294967295, part=14, addr=0xc1030300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30030), 
Ready @ 30137 -   mf: uid=1320951, sid4294967295:w4294967295, part=14, addr=0xc101ac00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30037), 
Ready @ 30138 -   mf: uid=1321480, sid4294967295:w4294967295, part=14, addr=0xc1030380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30038), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18169 n_act=325 n_pre=311 n_ref_event=0 n_req=2021 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3106 bw_util=0.1895
n_activity=5760 dram_eff=0.742
bk0: 128a 20828i bk1: 128a 20357i bk2: 72a 20125i bk3: 72a 19916i bk4: 64a 20381i bk5: 64a 20491i bk6: 64a 20121i bk7: 64a 20191i bk8: 64a 20094i bk9: 64a 20119i bk10: 64a 20280i bk11: 64a 20104i bk12: 64a 20635i bk13: 64a 21026i bk14: 64a 20848i bk15: 64a 20313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831375
Row_Buffer_Locality_read = 0.976027
Row_Buffer_Locality_write = 0.617237
Bank_Level_Parallism = 6.754287
Bank_Level_Parallism_Col = 5.949477
Bank_Level_Parallism_Ready = 4.244502
write_to_read_ratio_blp_rw_average = 0.779955
GrpLevelPara = 2.856562 

BW Util details:
bwutil = 0.189476 
total_CMD = 22557 
util_bw = 4274 
Wasted_Col = 922 
Wasted_Row = 286 
Idle = 17075 

BW Util Bottlenecks: 
RCDc_limit = 155 
RCDWRc_limit = 433 
WTRc_limit = 110 
RTWc_limit = 456 
CCDLc_limit = 587 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 97 
RTWc_limit_alone = 427 

Commands details: 
total_CMD = 22557 
n_nop = 18169 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3106 
n_act = 325 
n_pre = 311 
n_ref = 0 
n_req = 2021 
total_req = 4274 

Dual Bus Interface Util: 
issued_total_row = 636 
issued_total_col = 4274 
Row_Bus_Util =  0.028195 
CoL_Bus_Util = 0.189476 
Either_Row_CoL_Bus_Util = 0.194529 
Issued_on_Two_Bus_Simul_Util = 0.023141 
issued_two_Eff = 0.118961 
queue_avg = 6.980317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.98032
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 29972 -   mf: uid=1320620, sid4294967295:w4294967295, part=15, addr=0xc0f2f680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29872), 
Ready @ 29973 -   mf: uid=1320996, sid4294967295:w4294967295, part=15, addr=0xc0fd7600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29873), 
Ready @ 29980 -   mf: uid=1320648, sid4294967295:w4294967295, part=15, addr=0xc0e03a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29880), 
Ready @ 30004 -   mf: uid=1321034, sid4294967295:w4294967295, part=15, addr=0xc0edb600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29904), 
Ready @ 30005 -   mf: uid=1320711, sid4294967295:w4294967295, part=15, addr=0xc0e03a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29905), 
Ready @ 30007 -   mf: uid=1321075, sid4294967295:w4294967295, part=15, addr=0xc0edb680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29907), 
Ready @ 30011 -   mf: uid=1320830, sid4294967295:w4294967295, part=15, addr=0xc1173800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29911), 
Ready @ 30015 -   mf: uid=1321113, sid4294967295:w4294967295, part=15, addr=0xc0ec5200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29915), 
Ready @ 30020 -   mf: uid=1320867, sid4294967295:w4294967295, part=15, addr=0xc0fe3d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29920), 
Ready @ 30025 -   mf: uid=1321150, sid4294967295:w4294967295, part=15, addr=0xc0ec5280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29925), 
Ready @ 30032 -   mf: uid=1320899, sid4294967295:w4294967295, part=15, addr=0xc1173880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29932), 
Ready @ 30033 -   mf: uid=1321328, sid4294967295:w4294967295, part=15, addr=0xc0fa0580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29933), 
Ready @ 30048 -   mf: uid=1320919, sid4294967295:w4294967295, part=15, addr=0xc0ff5a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29948), 
Ready @ 30052 -   mf: uid=1321365, sid4294967295:w4294967295, part=15, addr=0xc0fa0500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29952), 
Ready @ 30059 -   mf: uid=1320971, sid4294967295:w4294967295, part=15, addr=0xc0fe3d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29959), 
Ready @ 30063 -   mf: uid=1321405, sid4294967295:w4294967295, part=15, addr=0xc1128500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29963), 
Ready @ 30069 -   mf: uid=1321014, sid4294967295:w4294967295, part=15, addr=0xc0ff5a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29969), 
Ready @ 30072 -   mf: uid=1321432, sid4294967295:w4294967295, part=15, addr=0xc1128580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29972), 
Ready @ 30079 -   mf: uid=1321067, sid4294967295:w4294967295, part=15, addr=0xc12a5180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29979), 
Ready @ 30080 -   mf: uid=1321463, sid4294967295:w4294967295, part=15, addr=0xc11dc700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29980), 
Ready @ 30087 -   mf: uid=1321106, sid4294967295:w4294967295, part=15, addr=0xc12a5100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29987), 
Ready @ 30088 -   mf: uid=1321492, sid4294967295:w4294967295, part=15, addr=0xc11dc780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29988), 
Ready @ 30091 -   mf: uid=1321170, sid4294967295:w4294967295, part=15, addr=0xc0ed9600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29991), 
Ready @ 30106 -   mf: uid=1321827, sid4294967295:w4294967295, part=15, addr=0xc0c40700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30006), 
Ready @ 30110 -   mf: uid=1321192, sid4294967295:w4294967295, part=15, addr=0xc1187a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30010), 
Ready @ 30120 -   mf: uid=1321838, sid4294967295:w4294967295, part=15, addr=0xc0c40780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30020), 
Ready @ 30121 -   mf: uid=1321236, sid4294967295:w4294967295, part=15, addr=0xc0ed9680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30021), 
Ready @ 30124 -   mf: uid=1321923, sid4294967295:w4294967295, part=15, addr=0xc1171880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30024), 
Ready @ 30134 -   mf: uid=1321260, sid4294967295:w4294967295, part=15, addr=0xc1187a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30034), 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18160 n_act=332 n_pre=317 n_ref_event=0 n_req=2022 n_rd=1168 n_rd_L2_A=0 n_write=0 n_wr_bk=3124 bw_util=0.1903
n_activity=5592 dram_eff=0.7675
bk0: 128a 20507i bk1: 128a 19970i bk2: 72a 20128i bk3: 72a 19890i bk4: 64a 20034i bk5: 64a 20282i bk6: 64a 19673i bk7: 64a 20273i bk8: 64a 20177i bk9: 64a 19752i bk10: 64a 19712i bk11: 64a 20029i bk12: 64a 20668i bk13: 64a 20594i bk14: 64a 20722i bk15: 64a 20445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829929
Row_Buffer_Locality_read = 0.977740
Row_Buffer_Locality_write = 0.611392
Bank_Level_Parallism = 7.488207
Bank_Level_Parallism_Col = 6.600631
Bank_Level_Parallism_Ready = 4.456198
write_to_read_ratio_blp_rw_average = 0.777310
GrpLevelPara = 2.966883 

BW Util details:
bwutil = 0.190274 
total_CMD = 22557 
util_bw = 4292 
Wasted_Col = 806 
Wasted_Row = 244 
Idle = 17215 

BW Util Bottlenecks: 
RCDc_limit = 147 
RCDWRc_limit = 393 
WTRc_limit = 194 
RTWc_limit = 643 
CCDLc_limit = 659 
rwq = 0 
CCDLc_limit_alone = 539 
WTRc_limit_alone = 161 
RTWc_limit_alone = 556 

Commands details: 
total_CMD = 22557 
n_nop = 18160 
Read = 1168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3124 
n_act = 332 
n_pre = 317 
n_ref = 0 
n_req = 2022 
total_req = 4292 

Dual Bus Interface Util: 
issued_total_row = 649 
issued_total_col = 4292 
Row_Bus_Util =  0.028772 
CoL_Bus_Util = 0.190274 
Either_Row_CoL_Bus_Util = 0.194928 
Issued_on_Two_Bus_Simul_Util = 0.024117 
issued_two_Eff = 0.123721 
queue_avg = 6.948220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.94822
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 24): 
Ready @ 30028 -   mf: uid=1320832, sid4294967295:w4294967295, part=16, addr=0xc0c0a300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29928), 
Ready @ 30032 -   mf: uid=1321151, sid4294967295:w4294967295, part=16, addr=0xc10f1400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29932), 
Ready @ 30039 -   mf: uid=1320988, sid4294967295:w4294967295, part=16, addr=0xc1007600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29939), 
Ready @ 30040 -   mf: uid=1321253, sid4294967295:w4294967295, part=16, addr=0xc0fd6980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29940), 
Ready @ 30048 -   mf: uid=1321028, sid4294967295:w4294967295, part=16, addr=0xc1007680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29948), 
Ready @ 30055 -   mf: uid=1321284, sid4294967295:w4294967295, part=16, addr=0xc0fd6900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29955), 
Ready @ 30059 -   mf: uid=1321222, sid4294967295:w4294967295, part=16, addr=0xc0e5d980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29959), 
Ready @ 30060 -   mf: uid=1321518, sid4294967295:w4294967295, part=16, addr=0xc0f34c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29960), 
Ready @ 30064 -   mf: uid=1321268, sid4294967295:w4294967295, part=16, addr=0xc0e5d900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29964), 
Ready @ 30071 -   mf: uid=1321561, sid4294967295:w4294967295, part=16, addr=0xc0f34c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29971), 
Ready @ 30075 -   mf: uid=1321311, sid4294967295:w4294967295, part=16, addr=0xc0f67280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29975), 
Ready @ 30081 -   mf: uid=1321713, sid4294967295:w4294967295, part=16, addr=0xc1327d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29981), 
Ready @ 30083 -   mf: uid=1321347, sid4294967295:w4294967295, part=16, addr=0xc0f67200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29983), 
Ready @ 30093 -   mf: uid=1321730, sid4294967295:w4294967295, part=16, addr=0xc1327d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29993), 
Ready @ 30095 -   mf: uid=1321644, sid4294967295:w4294967295, part=16, addr=0xc126e480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29995), 
Ready @ 30105 -   mf: uid=1321821, sid4294967295:w4294967295, part=16, addr=0xc1203200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30005), 
Ready @ 30109 -   mf: uid=1321661, sid4294967295:w4294967295, part=16, addr=0xc126e400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30009), 
Ready @ 30116 -   mf: uid=1321834, sid4294967295:w4294967295, part=16, addr=0xc1203280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30016), 
Ready @ 30120 -   mf: uid=1321824, sid4294967295:w4294967295, part=16, addr=0xc0e43d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30020), 
Ready @ 30121 -   mf: uid=1321894, sid4294967295:w4294967295, part=16, addr=0xc0db7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30021), 
Ready @ 30125 -   mf: uid=1321837, sid4294967295:w4294967295, part=16, addr=0xc0e43d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30025), 
Ready @ 30130 -   mf: uid=1321908, sid4294967295:w4294967295, part=16, addr=0xc0db7800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30030), 
Ready @ 30137 -   mf: uid=1321953, sid4294967295:w4294967295, part=16, addr=0xc0e4be80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30037), 
Ready @ 30138 -   mf: uid=1321921, sid4294967295:w4294967295, part=16, addr=0xc1129a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30038), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18161 n_act=333 n_pre=319 n_ref_event=0 n_req=2014 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3103 bw_util=0.189
n_activity=5907 dram_eff=0.7217
bk0: 128a 20683i bk1: 128a 20391i bk2: 72a 20297i bk3: 64a 20052i bk4: 64a 20301i bk5: 64a 20216i bk6: 64a 20090i bk7: 64a 20379i bk8: 64a 20303i bk9: 64a 20448i bk10: 64a 20316i bk11: 64a 20224i bk12: 64a 20334i bk13: 64a 20560i bk14: 64a 21161i bk15: 64a 20129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827179
Row_Buffer_Locality_read = 0.978448
Row_Buffer_Locality_write = 0.605063
Bank_Level_Parallism = 6.601536
Bank_Level_Parallism_Col = 5.766062
Bank_Level_Parallism_Ready = 4.174290
write_to_read_ratio_blp_rw_average = 0.777961
GrpLevelPara = 2.697279 

BW Util details:
bwutil = 0.188988 
total_CMD = 22557 
util_bw = 4263 
Wasted_Col = 1061 
Wasted_Row = 275 
Idle = 16958 

BW Util Bottlenecks: 
RCDc_limit = 143 
RCDWRc_limit = 506 
WTRc_limit = 109 
RTWc_limit = 626 
CCDLc_limit = 783 
rwq = 0 
CCDLc_limit_alone = 690 
WTRc_limit_alone = 92 
RTWc_limit_alone = 550 

Commands details: 
total_CMD = 22557 
n_nop = 18161 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3103 
n_act = 333 
n_pre = 319 
n_ref = 0 
n_req = 2014 
total_req = 4263 

Dual Bus Interface Util: 
issued_total_row = 652 
issued_total_col = 4263 
Row_Bus_Util =  0.028905 
CoL_Bus_Util = 0.188988 
Either_Row_CoL_Bus_Util = 0.194884 
Issued_on_Two_Bus_Simul_Util = 0.023008 
issued_two_Eff = 0.118062 
queue_avg = 5.829942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.82994
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 25): 
Ready @ 30003 -   mf: uid=1320755, sid4294967295:w4294967295, part=17, addr=0xc0f20a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29903), 
Ready @ 30011 -   mf: uid=1321007, sid4294967295:w4294967295, part=17, addr=0xc0e57b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29911), 
Ready @ 30012 -   mf: uid=1320793, sid4294967295:w4294967295, part=17, addr=0xc0fad900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29912), 
Ready @ 30021 -   mf: uid=1321045, sid4294967295:w4294967295, part=17, addr=0xc0e57b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29921), 
Ready @ 30023 -   mf: uid=1320833, sid4294967295:w4294967295, part=17, addr=0xc0fad980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29923), 
Ready @ 30029 -   mf: uid=1321087, sid4294967295:w4294967295, part=17, addr=0xc1160080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29929), 
Ready @ 30033 -   mf: uid=1320942, sid4294967295:w4294967295, part=17, addr=0xc0ed8800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29933), 
Ready @ 30040 -   mf: uid=1321125, sid4294967295:w4294967295, part=17, addr=0xc1160000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29940), 
Ready @ 30044 -   mf: uid=1320979, sid4294967295:w4294967295, part=17, addr=0xc0ed8880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29944), 
Ready @ 30051 -   mf: uid=1321494, sid4294967295:w4294967295, part=17, addr=0xc0fd8a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29951), 
Ready @ 30055 -   mf: uid=1321187, sid4294967295:w4294967295, part=17, addr=0xc0c5bc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29955), 
Ready @ 30056 -   mf: uid=1321515, sid4294967295:w4294967295, part=17, addr=0xc0fd8a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29956), 
Ready @ 30065 -   mf: uid=1321223, sid4294967295:w4294967295, part=17, addr=0xc0c5bc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29965), 
Ready @ 30072 -   mf: uid=1321543, sid4294967295:w4294967295, part=17, addr=0xc12a6f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29972), 
Ready @ 30076 -   mf: uid=1321269, sid4294967295:w4294967295, part=17, addr=0xc0e14300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29976), 
Ready @ 30083 -   mf: uid=1321567, sid4294967295:w4294967295, part=17, addr=0xc12a6f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29983), 
Ready @ 30087 -   mf: uid=1321292, sid4294967295:w4294967295, part=17, addr=0xc12b4980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29987), 
Ready @ 30088 -   mf: uid=1321630, sid4294967295:w4294967295, part=17, addr=0xc0db9b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29988), 
Ready @ 30100 -   mf: uid=1321329, sid4294967295:w4294967295, part=17, addr=0xc0e14380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30000), 
Ready @ 30101 -   mf: uid=1321650, sid4294967295:w4294967295, part=17, addr=0xc0f91100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30001), 
Ready @ 30108 -   mf: uid=1321362, sid4294967295:w4294967295, part=17, addr=0xc12b4900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30008), 
Ready @ 30116 -   mf: uid=1321663, sid4294967295:w4294967295, part=17, addr=0xc0db9b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30016), 
Ready @ 30120 -   mf: uid=1321624, sid4294967295:w4294967295, part=17, addr=0xc11c9e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30020), 
Ready @ 30126 -   mf: uid=1321683, sid4294967295:w4294967295, part=17, addr=0xc0f91180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30026), 
Ready @ 30136 -   mf: uid=1321642, sid4294967295:w4294967295, part=17, addr=0xc11c9e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30036), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18196 n_act=324 n_pre=309 n_ref_event=0 n_req=2007 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3094 bw_util=0.1886
n_activity=5981 dram_eff=0.7113
bk0: 128a 20590i bk1: 128a 20160i bk2: 72a 20588i bk3: 64a 19993i bk4: 64a 20074i bk5: 64a 20554i bk6: 64a 20928i bk7: 64a 20174i bk8: 64a 20266i bk9: 64a 20224i bk10: 64a 20393i bk11: 64a 20296i bk12: 64a 20519i bk13: 64a 20624i bk14: 64a 20407i bk15: 64a 20316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832733
Row_Buffer_Locality_read = 0.980172
Row_Buffer_Locality_write = 0.614304
Bank_Level_Parallism = 6.481298
Bank_Level_Parallism_Col = 5.644218
Bank_Level_Parallism_Ready = 4.346498
write_to_read_ratio_blp_rw_average = 0.767191
GrpLevelPara = 2.678261 

BW Util details:
bwutil = 0.188589 
total_CMD = 22557 
util_bw = 4254 
Wasted_Col = 1179 
Wasted_Row = 235 
Idle = 16889 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 443 
WTRc_limit = 94 
RTWc_limit = 578 
CCDLc_limit = 859 
rwq = 0 
CCDLc_limit_alone = 781 
WTRc_limit_alone = 86 
RTWc_limit_alone = 508 

Commands details: 
total_CMD = 22557 
n_nop = 18196 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3094 
n_act = 324 
n_pre = 309 
n_ref = 0 
n_req = 2007 
total_req = 4254 

Dual Bus Interface Util: 
issued_total_row = 633 
issued_total_col = 4254 
Row_Bus_Util =  0.028062 
CoL_Bus_Util = 0.188589 
Either_Row_CoL_Bus_Util = 0.193332 
Issued_on_Two_Bus_Simul_Util = 0.023319 
issued_two_Eff = 0.120615 
queue_avg = 6.094028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.09403
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 29996 -   mf: uid=1320558, sid4294967295:w4294967295, part=18, addr=0xc10f5780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29896), 
Ready @ 30005 -   mf: uid=1321071, sid4294967295:w4294967295, part=18, addr=0xc0e59a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29905), 
Ready @ 30008 -   mf: uid=1320603, sid4294967295:w4294967295, part=18, addr=0xc0b16880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29908), 
Ready @ 30016 -   mf: uid=1321121, sid4294967295:w4294967295, part=18, addr=0xc0e59a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29916), 
Ready @ 30017 -   mf: uid=1320643, sid4294967295:w4294967295, part=18, addr=0xc12eb680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29917), 
Ready @ 30027 -   mf: uid=1321437, sid4294967295:w4294967295, part=18, addr=0xc0f91200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29927), 
Ready @ 30028 -   mf: uid=1320682, sid4294967295:w4294967295, part=18, addr=0xc0b16800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29928), 
Ready @ 30035 -   mf: uid=1321458, sid4294967295:w4294967295, part=18, addr=0xc11baf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29935), 
Ready @ 30039 -   mf: uid=1320732, sid4294967295:w4294967295, part=18, addr=0xc12eb600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29939), 
Ready @ 30049 -   mf: uid=1321473, sid4294967295:w4294967295, part=18, addr=0xc12ef700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29949), 
Ready @ 30051 -   mf: uid=1320777, sid4294967295:w4294967295, part=18, addr=0xc0c1c600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29951), 
Ready @ 30055 -   mf: uid=1321521, sid4294967295:w4294967295, part=18, addr=0xc0f91280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29955), 
Ready @ 30059 -   mf: uid=1320812, sid4294967295:w4294967295, part=18, addr=0xc12a2d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29959), 
Ready @ 30068 -   mf: uid=1321536, sid4294967295:w4294967295, part=18, addr=0xc11baf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29968), 
Ready @ 30077 -   mf: uid=1320846, sid4294967295:w4294967295, part=18, addr=0xc0c1c680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29977), 
Ready @ 30079 -   mf: uid=1321552, sid4294967295:w4294967295, part=18, addr=0xc12ef780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29979), 
Ready @ 30088 -   mf: uid=1320889, sid4294967295:w4294967295, part=18, addr=0xc12a2d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29988), 
Ready @ 30089 -   mf: uid=1321605, sid4294967295:w4294967295, part=18, addr=0xc0df0380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29989), 
Ready @ 30101 -   mf: uid=1321210, sid4294967295:w4294967295, part=18, addr=0xc12b4a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30001), 
Ready @ 30110 -   mf: uid=1321621, sid4294967295:w4294967295, part=18, addr=0xc1129800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30010), 
Ready @ 30112 -   mf: uid=1321232, sid4294967295:w4294967295, part=18, addr=0xc0ed6980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30012), 
Ready @ 30113 -   mf: uid=1321646, sid4294967295:w4294967295, part=18, addr=0xc1298400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30013), 
Ready @ 30124 -   mf: uid=1321270, sid4294967295:w4294967295, part=18, addr=0xc12b4a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30024), 
Ready @ 30125 -   mf: uid=1321657, sid4294967295:w4294967295, part=18, addr=0xc0ec2e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30025), 
Ready @ 30126 -   mf: uid=1321304, sid4294967295:w4294967295, part=18, addr=0xc0ed6900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30026), 
Ready @ 30133 -   mf: uid=1321666, sid4294967295:w4294967295, part=18, addr=0xc0fafa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30033), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18179 n_act=325 n_pre=310 n_ref_event=0 n_req=2005 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3085 bw_util=0.1882
n_activity=5960 dram_eff=0.7122
bk0: 128a 21102i bk1: 128a 20830i bk2: 72a 20777i bk3: 64a 20262i bk4: 64a 20488i bk5: 64a 20277i bk6: 64a 20210i bk7: 64a 20089i bk8: 64a 20202i bk9: 64a 20151i bk10: 64a 20273i bk11: 64a 20098i bk12: 64a 20909i bk13: 64a 20609i bk14: 64a 20332i bk15: 64a 20668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831530
Row_Buffer_Locality_read = 0.978448
Row_Buffer_Locality_write = 0.613316
Bank_Level_Parallism = 6.331316
Bank_Level_Parallism_Col = 5.612358
Bank_Level_Parallism_Ready = 4.150059
write_to_read_ratio_blp_rw_average = 0.768926
GrpLevelPara = 2.766160 

BW Util details:
bwutil = 0.188190 
total_CMD = 22557 
util_bw = 4245 
Wasted_Col = 1049 
Wasted_Row = 323 
Idle = 16940 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 520 
WTRc_limit = 141 
RTWc_limit = 404 
CCDLc_limit = 751 
rwq = 0 
CCDLc_limit_alone = 690 
WTRc_limit_alone = 106 
RTWc_limit_alone = 378 

Commands details: 
total_CMD = 22557 
n_nop = 18179 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3085 
n_act = 325 
n_pre = 310 
n_ref = 0 
n_req = 2005 
total_req = 4245 

Dual Bus Interface Util: 
issued_total_row = 635 
issued_total_col = 4245 
Row_Bus_Util =  0.028151 
CoL_Bus_Util = 0.188190 
Either_Row_CoL_Bus_Util = 0.194086 
Issued_on_Two_Bus_Simul_Util = 0.022255 
issued_two_Eff = 0.114664 
queue_avg = 5.916744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.91674
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 27): 
Ready @ 29985 -   mf: uid=1320834, sid4294967295:w4294967295, part=19, addr=0xc12a2c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29885), 
Ready @ 29989 -   mf: uid=1321631, sid4294967295:w4294967295, part=19, addr=0xc0fe6000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29889), 
Ready @ 29991 -   mf: uid=1320870, sid4294967295:w4294967295, part=19, addr=0xc12a2c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29891), 
Ready @ 29999 -   mf: uid=1321678, sid4294967295:w4294967295, part=19, addr=0xc0da7d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29899), 
Ready @ 30005 -   mf: uid=1321257, sid4294967295:w4294967295, part=19, addr=0xc0f67180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29905), 
Ready @ 30007 -   mf: uid=1321694, sid4294967295:w4294967295, part=19, addr=0xc0da7d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29907), 
Ready @ 30012 -   mf: uid=1321326, sid4294967295:w4294967295, part=19, addr=0xc0f67100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29912), 
Ready @ 30019 -   mf: uid=1321711, sid4294967295:w4294967295, part=19, addr=0xc1327e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29919), 
Ready @ 30023 -   mf: uid=1321440, sid4294967295:w4294967295, part=19, addr=0xc11c9c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29923), 
Ready @ 30024 -   mf: uid=1321727, sid4294967295:w4294967295, part=19, addr=0xc1327e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29924), 
Ready @ 30029 -   mf: uid=1321469, sid4294967295:w4294967295, part=19, addr=0xc0f20800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29929), 
Ready @ 30031 -   mf: uid=1321788, sid4294967295:w4294967295, part=19, addr=0xc0d2ae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29931), 
Ready @ 30040 -   mf: uid=1321484, sid4294967295:w4294967295, part=19, addr=0xc11c9c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29940), 
Ready @ 30049 -   mf: uid=1321799, sid4294967295:w4294967295, part=19, addr=0xc10f1780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29949), 
Ready @ 30059 -   mf: uid=1321522, sid4294967295:w4294967295, part=19, addr=0xc12fd000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29959), 
Ready @ 30068 -   mf: uid=1321819, sid4294967295:w4294967295, part=19, addr=0xc0d2ae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29968), 
Ready @ 30069 -   mf: uid=1321537, sid4294967295:w4294967295, part=19, addr=0xc0f20880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29969), 
Ready @ 30079 -   mf: uid=1321828, sid4294967295:w4294967295, part=19, addr=0xc10f1700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29979), 
Ready @ 30088 -   mf: uid=1321574, sid4294967295:w4294967295, part=19, addr=0xc12fd080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29988), 
Ready @ 30089 -   mf: uid=1321859, sid4294967295:w4294967295, part=19, addr=0xc0f91300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29989), 
Ready @ 30099 -   mf: uid=1321784, sid4294967295:w4294967295, part=19, addr=0xc113bf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29999), 
Ready @ 30105 -   mf: uid=1321868, sid4294967295:w4294967295, part=19, addr=0xc0f91380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30005), 
Ready @ 30109 -   mf: uid=1321802, sid4294967295:w4294967295, part=19, addr=0xc113bf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30009), 
Ready @ 30112 -   mf: uid=1321931, sid4294967295:w4294967295, part=19, addr=0xc1129900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30012), 
Ready @ 30113 -   mf: uid=1321956, sid4294967295:w4294967295, part=19, addr=0xc112b980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30013), 
Ready @ 30114 -   mf: uid=1321938, sid4294967295:w4294967295, part=19, addr=0xc1129980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30014), 
Ready @ 30124 -   mf: uid=1321957, sid4294967295:w4294967295, part=19, addr=0xc112b900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30024), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18165 n_act=321 n_pre=307 n_ref_event=0 n_req=2013 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3130 bw_util=0.1902
n_activity=5909 dram_eff=0.726
bk0: 128a 20949i bk1: 128a 19895i bk2: 72a 20900i bk3: 64a 20279i bk4: 64a 20459i bk5: 64a 20406i bk6: 64a 20679i bk7: 64a 20277i bk8: 64a 20354i bk9: 64a 20106i bk10: 64a 20390i bk11: 64a 20638i bk12: 64a 20338i bk13: 64a 20567i bk14: 64a 20675i bk15: 64a 20492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834274
Row_Buffer_Locality_read = 0.979310
Row_Buffer_Locality_write = 0.621039
Bank_Level_Parallism = 6.314036
Bank_Level_Parallism_Col = 5.500749
Bank_Level_Parallism_Ready = 4.039627
write_to_read_ratio_blp_rw_average = 0.760463
GrpLevelPara = 2.698502 

BW Util details:
bwutil = 0.190185 
total_CMD = 22557 
util_bw = 4290 
Wasted_Col = 1078 
Wasted_Row = 246 
Idle = 16943 

BW Util Bottlenecks: 
RCDc_limit = 141 
RCDWRc_limit = 410 
WTRc_limit = 87 
RTWc_limit = 828 
CCDLc_limit = 866 
rwq = 0 
CCDLc_limit_alone = 741 
WTRc_limit_alone = 63 
RTWc_limit_alone = 727 

Commands details: 
total_CMD = 22557 
n_nop = 18165 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3130 
n_act = 321 
n_pre = 307 
n_ref = 0 
n_req = 2013 
total_req = 4290 

Dual Bus Interface Util: 
issued_total_row = 628 
issued_total_col = 4290 
Row_Bus_Util =  0.027841 
CoL_Bus_Util = 0.190185 
Either_Row_CoL_Bus_Util = 0.194707 
Issued_on_Two_Bus_Simul_Util = 0.023319 
issued_two_Eff = 0.119763 
queue_avg = 6.026644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.02664
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 30007 -   mf: uid=1321312, sid4294967295:w4294967295, part=20, addr=0xc0ed8d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29907), 
Ready @ 30016 -   mf: uid=1320090, sid4294967295:w4294967295, part=20, addr=0xc0e57e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29916), 
Ready @ 30017 -   mf: uid=1321337, sid4294967295:w4294967295, part=20, addr=0xc0f77000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29917), 
Ready @ 30031 -   mf: uid=1320167, sid4294967295:w4294967295, part=20, addr=0xc12a6a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29931), 
Ready @ 30035 -   mf: uid=1321358, sid4294967295:w4294967295, part=20, addr=0xc0ed8d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29935), 
Ready @ 30036 -   mf: uid=1320223, sid4294967295:w4294967295, part=20, addr=0xc12a6a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29936), 
Ready @ 30037 -   mf: uid=1321896, sid4294967295:w4294967295, part=20, addr=0xc11be880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29937), 
Ready @ 30044 -   mf: uid=1320268, sid4294967295:w4294967295, part=20, addr=0xc0ec2800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29944), 
Ready @ 30048 -   mf: uid=1321910, sid4294967295:w4294967295, part=20, addr=0xc11be800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29948), 
Ready @ 30052 -   mf: uid=1320312, sid4294967295:w4294967295, part=20, addr=0xc0ec2880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29952), 
Ready @ 30053 -   mf: uid=1320631, sid4294967295:w4294967295, part=20, addr=0xc101b680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29953), 
Ready @ 30059 -   mf: uid=1320673, sid4294967295:w4294967295, part=20, addr=0xc101b600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29959), 
Ready @ 30073 -   mf: uid=1320721, sid4294967295:w4294967295, part=20, addr=0xc0f34880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29973), 
Ready @ 30075 -   mf: uid=1320762, sid4294967295:w4294967295, part=20, addr=0xc0f34800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29975), 
Ready @ 30076 -   mf: uid=1320825, sid4294967295:w4294967295, part=20, addr=0xc115ed00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29976), 
Ready @ 30077 -   mf: uid=1320855, sid4294967295:w4294967295, part=20, addr=0xc1298200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29977), 
Ready @ 30081 -   mf: uid=1320900, sid4294967295:w4294967295, part=20, addr=0xc115ed80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29981), 
Ready @ 30088 -   mf: uid=1320930, sid4294967295:w4294967295, part=20, addr=0xc1298280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29988), 
Ready @ 30093 -   mf: uid=1320973, sid4294967295:w4294967295, part=20, addr=0xc0c08780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29993), 
Ready @ 30095 -   mf: uid=1321020, sid4294967295:w4294967295, part=20, addr=0xc0c08700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29995), 
Ready @ 30101 -   mf: uid=1321645, sid4294967295:w4294967295, part=20, addr=0xc1107080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30001), 
Ready @ 30102 -   mf: uid=1321662, sid4294967295:w4294967295, part=20, addr=0xc1107000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30002), 
Ready @ 30105 -   mf: uid=1321789, sid4294967295:w4294967295, part=20, addr=0xc114eb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30005), 
Ready @ 30112 -   mf: uid=1321805, sid4294967295:w4294967295, part=20, addr=0xc114eb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30012), 
Ready @ 30116 -   mf: uid=1321822, sid4294967295:w4294967295, part=20, addr=0xc1064680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30016), 
Ready @ 30122 -   mf: uid=1321835, sid4294967295:w4294967295, part=20, addr=0xc1064600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30022), 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18155 n_act=328 n_pre=313 n_ref_event=0 n_req=2016 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3124 bw_util=0.1899
n_activity=5944 dram_eff=0.7207
bk0: 128a 20694i bk1: 128a 20216i bk2: 72a 20281i bk3: 64a 20215i bk4: 64a 20566i bk5: 64a 21085i bk6: 64a 20413i bk7: 64a 20352i bk8: 64a 20430i bk9: 64a 20348i bk10: 64a 20628i bk11: 64a 20132i bk12: 64a 20640i bk13: 64a 20568i bk14: 64a 20814i bk15: 64a 20209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830943
Row_Buffer_Locality_read = 0.981034
Row_Buffer_Locality_write = 0.611111
Bank_Level_Parallism = 6.285205
Bank_Level_Parallism_Col = 5.495835
Bank_Level_Parallism_Ready = 3.882586
write_to_read_ratio_blp_rw_average = 0.778621
GrpLevelPara = 2.709769 

BW Util details:
bwutil = 0.189919 
total_CMD = 22557 
util_bw = 4284 
Wasted_Col = 1029 
Wasted_Row = 297 
Idle = 16947 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 485 
WTRc_limit = 69 
RTWc_limit = 903 
CCDLc_limit = 846 
rwq = 0 
CCDLc_limit_alone = 719 
WTRc_limit_alone = 44 
RTWc_limit_alone = 801 

Commands details: 
total_CMD = 22557 
n_nop = 18155 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3124 
n_act = 328 
n_pre = 313 
n_ref = 0 
n_req = 2016 
total_req = 4284 

Dual Bus Interface Util: 
issued_total_row = 641 
issued_total_col = 4284 
Row_Bus_Util =  0.028417 
CoL_Bus_Util = 0.189919 
Either_Row_CoL_Bus_Util = 0.195150 
Issued_on_Two_Bus_Simul_Util = 0.023186 
issued_two_Eff = 0.118810 
queue_avg = 5.883983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.88398
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 29992 -   mf: uid=1320738, sid4294967295:w4294967295, part=21, addr=0xc1054d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29892), 
Ready @ 29993 -   mf: uid=1320937, sid4294967295:w4294967295, part=21, addr=0xc0e4bb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29893), 
Ready @ 29995 -   mf: uid=1320763, sid4294967295:w4294967295, part=21, addr=0xc1225a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29895), 
Ready @ 30005 -   mf: uid=1320974, sid4294967295:w4294967295, part=21, addr=0xc0e4bb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29905), 
Ready @ 30007 -   mf: uid=1320816, sid4294967295:w4294967295, part=21, addr=0xc1054d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29907), 
Ready @ 30015 -   mf: uid=1321035, sid4294967295:w4294967295, part=21, addr=0xc1115700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29915), 
Ready @ 30024 -   mf: uid=1320839, sid4294967295:w4294967295, part=21, addr=0xc1225a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29924), 
Ready @ 30025 -   mf: uid=1321076, sid4294967295:w4294967295, part=21, addr=0xc1115780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29925), 
Ready @ 30035 -   mf: uid=1320894, sid4294967295:w4294967295, part=21, addr=0xc10cf900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29935), 
Ready @ 30036 -   mf: uid=1321114, sid4294967295:w4294967295, part=21, addr=0xc0ed8c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29936), 
Ready @ 30041 -   mf: uid=1320931, sid4294967295:w4294967295, part=21, addr=0xc10cf980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29941), 
Ready @ 30048 -   mf: uid=1321135, sid4294967295:w4294967295, part=21, addr=0xc11be900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29948), 
Ready @ 30049 -   mf: uid=1320964, sid4294967295:w4294967295, part=21, addr=0xc1298300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29949), 
Ready @ 30059 -   mf: uid=1321188, sid4294967295:w4294967295, part=21, addr=0xc0ed8c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29959), 
Ready @ 30060 -   mf: uid=1321008, sid4294967295:w4294967295, part=21, addr=0xc1298380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29960), 
Ready @ 30069 -   mf: uid=1321204, sid4294967295:w4294967295, part=21, addr=0xc11be980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29969), 
Ready @ 30071 -   mf: uid=1321046, sid4294967295:w4294967295, part=21, addr=0xc0e59d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29971), 
Ready @ 30080 -   mf: uid=1321293, sid4294967295:w4294967295, part=21, addr=0xc0f77180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29980), 
Ready @ 30091 -   mf: uid=1321088, sid4294967295:w4294967295, part=21, addr=0xc0e59d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29991), 
Ready @ 30092 -   mf: uid=1321327, sid4294967295:w4294967295, part=21, addr=0xc0f77100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29992), 
Ready @ 30101 -   mf: uid=1321286, sid4294967295:w4294967295, part=21, addr=0xc0fafd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30001), 
Ready @ 30102 -   mf: uid=1321860, sid4294967295:w4294967295, part=21, addr=0xc104e800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30002), 
Ready @ 30104 -   mf: uid=1321318, sid4294967295:w4294967295, part=21, addr=0xc0c08680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30004), 
Ready @ 30105 -   mf: uid=1321869, sid4294967295:w4294967295, part=21, addr=0xc104e880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30005), 
Ready @ 30116 -   mf: uid=1321459, sid4294967295:w4294967295, part=21, addr=0xc10f1100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30016), 
Ready @ 30117 -   mf: uid=1321485, sid4294967295:w4294967295, part=21, addr=0xc10f1180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30017), 
Ready @ 30133 -   mf: uid=1321593, sid4294967295:w4294967295, part=21, addr=0xc1064700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30033), 
Ready @ 30136 -   mf: uid=1321615, sid4294967295:w4294967295, part=21, addr=0xc1064780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30036), 
Ready @ 30140 -   mf: uid=1321670, sid4294967295:w4294967295, part=21, addr=0xc0ec2900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30040), 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18193 n_act=328 n_pre=313 n_ref_event=0 n_req=2004 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3081 bw_util=0.188
n_activity=5964 dram_eff=0.7111
bk0: 128a 20915i bk1: 128a 20560i bk2: 72a 20755i bk3: 64a 19967i bk4: 64a 20741i bk5: 64a 21010i bk6: 64a 20682i bk7: 64a 20588i bk8: 64a 20407i bk9: 64a 20661i bk10: 64a 20137i bk11: 64a 20218i bk12: 64a 20380i bk13: 64a 20968i bk14: 64a 20966i bk15: 64a 20443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830412
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = 0.603846
Bank_Level_Parallism = 6.030112
Bank_Level_Parallism_Col = 5.126344
Bank_Level_Parallism_Ready = 3.620608
write_to_read_ratio_blp_rw_average = 0.778466
GrpLevelPara = 2.704507 

BW Util details:
bwutil = 0.188013 
total_CMD = 22557 
util_bw = 4241 
Wasted_Col = 1083 
Wasted_Row = 222 
Idle = 17011 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 500 
WTRc_limit = 100 
RTWc_limit = 873 
CCDLc_limit = 860 
rwq = 0 
CCDLc_limit_alone = 775 
WTRc_limit_alone = 72 
RTWc_limit_alone = 816 

Commands details: 
total_CMD = 22557 
n_nop = 18193 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3081 
n_act = 328 
n_pre = 313 
n_ref = 0 
n_req = 2004 
total_req = 4241 

Dual Bus Interface Util: 
issued_total_row = 641 
issued_total_col = 4241 
Row_Bus_Util =  0.028417 
CoL_Bus_Util = 0.188013 
Either_Row_CoL_Bus_Util = 0.193465 
Issued_on_Two_Bus_Simul_Util = 0.022964 
issued_two_Eff = 0.118698 
queue_avg = 5.850069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.85007
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 25): 
Ready @ 29996 -   mf: uid=1321748, sid4294967295:w4294967295, part=22, addr=0xc1162700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29896), 
Ready @ 30000 -   mf: uid=1321352, sid4294967295:w4294967295, part=22, addr=0xc0e59e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29900), 
Ready @ 30003 -   mf: uid=1321766, sid4294967295:w4294967295, part=22, addr=0xc1162780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29903), 
Ready @ 30011 -   mf: uid=1321397, sid4294967295:w4294967295, part=22, addr=0xc1042980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29911), 
Ready @ 30015 -   mf: uid=1321803, sid4294967295:w4294967295, part=22, addr=0xc0ed8f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29915), 
Ready @ 30021 -   mf: uid=1321433, sid4294967295:w4294967295, part=22, addr=0xc1042900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29921), 
Ready @ 30033 -   mf: uid=1321816, sid4294967295:w4294967295, part=22, addr=0xc0ed8f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29933), 
Ready @ 30041 -   mf: uid=1321465, sid4294967295:w4294967295, part=22, addr=0xc0fd8d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29941), 
Ready @ 30045 -   mf: uid=1321870, sid4294967295:w4294967295, part=22, addr=0xc0f67480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29945), 
Ready @ 30052 -   mf: uid=1321497, sid4294967295:w4294967295, part=22, addr=0xc0fd8d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29952), 
Ready @ 30060 -   mf: uid=1321880, sid4294967295:w4294967295, part=22, addr=0xc0f67400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29960), 
Ready @ 30068 -   mf: uid=1321594, sid4294967295:w4294967295, part=22, addr=0xc0e67600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29968), 
Ready @ 30077 -   mf: uid=1321616, sid4294967295:w4294967295, part=22, addr=0xc0e67680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29977), 
Ready @ 30079 -   mf: uid=1321638, sid4294967295:w4294967295, part=22, addr=0xc10f1200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29979), 
Ready @ 30089 -   mf: uid=1321655, sid4294967295:w4294967295, part=22, addr=0xc10f1280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29989), 
Ready @ 30095 -   mf: uid=1321671, sid4294967295:w4294967295, part=22, addr=0xc1129c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29995), 
Ready @ 30099 -   mf: uid=1321680, sid4294967295:w4294967295, part=22, addr=0xc0db9c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29999), 
Ready @ 30100 -   mf: uid=1321702, sid4294967295:w4294967295, part=22, addr=0xc1129c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30000), 
Ready @ 30108 -   mf: uid=1321716, sid4294967295:w4294967295, part=22, addr=0xc0db9c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30008), 
Ready @ 30109 -   mf: uid=1321765, sid4294967295:w4294967295, part=22, addr=0xc11dbf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30009), 
Ready @ 30117 -   mf: uid=1321786, sid4294967295:w4294967295, part=22, addr=0xc11dbf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30017), 
Ready @ 30120 -   mf: uid=1321851, sid4294967295:w4294967295, part=22, addr=0xc0db7e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30020), 
Ready @ 30124 -   mf: uid=1321861, sid4294967295:w4294967295, part=22, addr=0xc0db7e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30024), 
Ready @ 30125 -   mf: uid=1321948, sid4294967295:w4294967295, part=22, addr=0xc130f400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30025), 
Ready @ 30126 -   mf: uid=1321950, sid4294967295:w4294967295, part=22, addr=0xc130f480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30026), 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18161 n_act=316 n_pre=304 n_ref_event=0 n_req=2017 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3125 bw_util=0.19
n_activity=5899 dram_eff=0.7264
bk0: 128a 20517i bk1: 128a 20276i bk2: 72a 20365i bk3: 64a 20193i bk4: 64a 20302i bk5: 64a 20377i bk6: 64a 20046i bk7: 64a 20528i bk8: 64a 20310i bk9: 64a 20429i bk10: 64a 20152i bk11: 64a 20101i bk12: 64a 20480i bk13: 64a 20567i bk14: 64a 20618i bk15: 64a 20319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836150
Row_Buffer_Locality_read = 0.981897
Row_Buffer_Locality_write = 0.622951
Bank_Level_Parallism = 6.710659
Bank_Level_Parallism_Col = 5.926398
Bank_Level_Parallism_Ready = 4.359860
write_to_read_ratio_blp_rw_average = 0.790996
GrpLevelPara = 2.760936 

BW Util details:
bwutil = 0.189963 
total_CMD = 22557 
util_bw = 4285 
Wasted_Col = 1000 
Wasted_Row = 269 
Idle = 17003 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 478 
WTRc_limit = 75 
RTWc_limit = 725 
CCDLc_limit = 669 
rwq = 0 
CCDLc_limit_alone = 596 
WTRc_limit_alone = 55 
RTWc_limit_alone = 672 

Commands details: 
total_CMD = 22557 
n_nop = 18161 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3125 
n_act = 316 
n_pre = 304 
n_ref = 0 
n_req = 2017 
total_req = 4285 

Dual Bus Interface Util: 
issued_total_row = 620 
issued_total_col = 4285 
Row_Bus_Util =  0.027486 
CoL_Bus_Util = 0.189963 
Either_Row_CoL_Bus_Util = 0.194884 
Issued_on_Two_Bus_Simul_Util = 0.022565 
issued_two_Eff = 0.115787 
queue_avg = 6.072660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.07266
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 20): 
Ready @ 30033 -   mf: uid=1320423, sid4294967295:w4294967295, part=23, addr=0xc11f3180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29933), 
Ready @ 30035 -   mf: uid=1321413, sid4294967295:w4294967295, part=23, addr=0xc0f59d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29935), 
Ready @ 30036 -   mf: uid=1320454, sid4294967295:w4294967295, part=23, addr=0xc0e8b000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29936), 
Ready @ 30037 -   mf: uid=1321633, sid4294967295:w4294967295, part=23, addr=0xc0f77380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29937), 
Ready @ 30049 -   mf: uid=1320506, sid4294967295:w4294967295, part=23, addr=0xc12ef200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29949), 
Ready @ 30052 -   mf: uid=1321652, sid4294967295:w4294967295, part=23, addr=0xc0f77300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29952), 
Ready @ 30053 -   mf: uid=1320559, sid4294967295:w4294967295, part=23, addr=0xc0db9d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29953), 
Ready @ 30057 -   mf: uid=1321911, sid4294967295:w4294967295, part=23, addr=0xc1162600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29957), 
Ready @ 30068 -   mf: uid=1320605, sid4294967295:w4294967295, part=23, addr=0xc0db9d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29968), 
Ready @ 30076 -   mf: uid=1321922, sid4294967295:w4294967295, part=23, addr=0xc1162680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29976), 
Ready @ 30084 -   mf: uid=1320649, sid4294967295:w4294967295, part=23, addr=0xc124ae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29984), 
Ready @ 30089 -   mf: uid=1320692, sid4294967295:w4294967295, part=23, addr=0xc124ae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29989), 
Ready @ 30091 -   mf: uid=1321341, sid4294967295:w4294967295, part=23, addr=0xc1042880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29991), 
Ready @ 30095 -   mf: uid=1321373, sid4294967295:w4294967295, part=23, addr=0xc1042800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29995), 
Ready @ 30102 -   mf: uid=1321743, sid4294967295:w4294967295, part=23, addr=0xc0f91780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30002), 
Ready @ 30108 -   mf: uid=1321759, sid4294967295:w4294967295, part=23, addr=0xc0f91700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30008), 
Ready @ 30109 -   mf: uid=1321836, sid4294967295:w4294967295, part=23, addr=0xc0db7f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30009), 
Ready @ 30110 -   mf: uid=1321848, sid4294967295:w4294967295, part=23, addr=0xc0db7f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30010), 
Ready @ 30118 -   mf: uid=1321945, sid4294967295:w4294967295, part=23, addr=0xc130f500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30018), 
Ready @ 30128 -   mf: uid=1321947, sid4294967295:w4294967295, part=23, addr=0xc130f580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30028), 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18140 n_act=332 n_pre=316 n_ref_event=0 n_req=2020 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3144 bw_util=0.1908
n_activity=5959 dram_eff=0.7223
bk0: 128a 20363i bk1: 128a 20328i bk2: 72a 20223i bk3: 64a 20446i bk4: 64a 20785i bk5: 64a 20877i bk6: 64a 20413i bk7: 64a 20350i bk8: 64a 20491i bk9: 64a 20350i bk10: 64a 20360i bk11: 64a 20090i bk12: 64a 20298i bk13: 64a 20307i bk14: 64a 20582i bk15: 64a 19920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829755
Row_Buffer_Locality_read = 0.979310
Row_Buffer_Locality_write = 0.611809
Bank_Level_Parallism = 6.573221
Bank_Level_Parallism_Col = 5.714420
Bank_Level_Parallism_Ready = 4.147305
write_to_read_ratio_blp_rw_average = 0.771492
GrpLevelPara = 2.768897 

BW Util details:
bwutil = 0.190806 
total_CMD = 22557 
util_bw = 4304 
Wasted_Col = 1029 
Wasted_Row = 246 
Idle = 16978 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 488 
WTRc_limit = 166 
RTWc_limit = 633 
CCDLc_limit = 848 
rwq = 0 
CCDLc_limit_alone = 740 
WTRc_limit_alone = 137 
RTWc_limit_alone = 554 

Commands details: 
total_CMD = 22557 
n_nop = 18140 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3144 
n_act = 332 
n_pre = 316 
n_ref = 0 
n_req = 2020 
total_req = 4304 

Dual Bus Interface Util: 
issued_total_row = 648 
issued_total_col = 4304 
Row_Bus_Util =  0.028727 
CoL_Bus_Util = 0.190806 
Either_Row_CoL_Bus_Util = 0.195815 
Issued_on_Two_Bus_Simul_Util = 0.023718 
issued_two_Eff = 0.121123 
queue_avg = 6.214745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.21475
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 22): 
Ready @ 30023 -   mf: uid=1321029, sid4294967295:w4294967295, part=24, addr=0xc0d38300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29923), 
Ready @ 30029 -   mf: uid=1321675, sid4294967295:w4294967295, part=24, addr=0xc0f63b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29929), 
Ready @ 30033 -   mf: uid=1321078, sid4294967295:w4294967295, part=24, addr=0xc0e9f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29933), 
Ready @ 30043 -   mf: uid=1321687, sid4294967295:w4294967295, part=24, addr=0xc0f91800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29943), 
Ready @ 30053 -   mf: uid=1321107, sid4294967295:w4294967295, part=24, addr=0xc0e9f800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29953), 
Ready @ 30055 -   mf: uid=1321701, sid4294967295:w4294967295, part=24, addr=0xc0f63b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29955), 
Ready @ 30064 -   mf: uid=1321156, sid4294967295:w4294967295, part=24, addr=0xc10e5b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29964), 
Ready @ 30065 -   mf: uid=1321721, sid4294967295:w4294967295, part=24, addr=0xc0f91880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29965), 
Ready @ 30076 -   mf: uid=1321193, sid4294967295:w4294967295, part=24, addr=0xc10e5b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29976), 
Ready @ 30077 -   mf: uid=1321744, sid4294967295:w4294967295, part=24, addr=0xc0f43780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29977), 
Ready @ 30084 -   mf: uid=1321262, sid4294967295:w4294967295, part=24, addr=0xc1019a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29984), 
Ready @ 30088 -   mf: uid=1321760, sid4294967295:w4294967295, part=24, addr=0xc0f43700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29988), 
Ready @ 30095 -   mf: uid=1321296, sid4294967295:w4294967295, part=24, addr=0xc1019a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29995), 
Ready @ 30099 -   mf: uid=1321909, sid4294967295:w4294967295, part=24, addr=0xc0faf000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29999), 
Ready @ 30105 -   mf: uid=1321330, sid4294967295:w4294967295, part=24, addr=0xc1250480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30005), 
Ready @ 30109 -   mf: uid=1321918, sid4294967295:w4294967295, part=24, addr=0xc0faf080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30009), 
Ready @ 30116 -   mf: uid=1321359, sid4294967295:w4294967295, part=24, addr=0xc0eb1600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30016), 
Ready @ 30117 -   mf: uid=1321949, sid4294967295:w4294967295, part=24, addr=0xc10f1c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30017), 
Ready @ 30122 -   mf: uid=1321387, sid4294967295:w4294967295, part=24, addr=0xc1250400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30022), 
Ready @ 30129 -   mf: uid=1321951, sid4294967295:w4294967295, part=24, addr=0xc10f1c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30029), 
Ready @ 30133 -   mf: uid=1321414, sid4294967295:w4294967295, part=24, addr=0xc0eb1680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30033), 
Ready @ 30140 -   mf: uid=1321617, sid4294967295:w4294967295, part=24, addr=0xc11cf680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30040), 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18153 n_act=332 n_pre=317 n_ref_event=0 n_req=2017 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3130 bw_util=0.1902
n_activity=5836 dram_eff=0.7351
bk0: 128a 20736i bk1: 128a 20456i bk2: 72a 20362i bk3: 64a 20086i bk4: 64a 20560i bk5: 64a 20448i bk6: 64a 19870i bk7: 64a 20384i bk8: 64a 19956i bk9: 64a 20337i bk10: 64a 20545i bk11: 64a 20106i bk12: 64a 20456i bk13: 64a 20164i bk14: 64a 20524i bk15: 64a 20097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828981
Row_Buffer_Locality_read = 0.979310
Row_Buffer_Locality_write = 0.609079
Bank_Level_Parallism = 6.735688
Bank_Level_Parallism_Col = 5.888471
Bank_Level_Parallism_Ready = 4.189744
write_to_read_ratio_blp_rw_average = 0.786340
GrpLevelPara = 2.824525 

BW Util details:
bwutil = 0.190185 
total_CMD = 22557 
util_bw = 4290 
Wasted_Col = 1058 
Wasted_Row = 259 
Idle = 16950 

BW Util Bottlenecks: 
RCDc_limit = 146 
RCDWRc_limit = 482 
WTRc_limit = 159 
RTWc_limit = 761 
CCDLc_limit = 832 
rwq = 0 
CCDLc_limit_alone = 742 
WTRc_limit_alone = 134 
RTWc_limit_alone = 696 

Commands details: 
total_CMD = 22557 
n_nop = 18153 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3130 
n_act = 332 
n_pre = 317 
n_ref = 0 
n_req = 2017 
total_req = 4290 

Dual Bus Interface Util: 
issued_total_row = 649 
issued_total_col = 4290 
Row_Bus_Util =  0.028772 
CoL_Bus_Util = 0.190185 
Either_Row_CoL_Bus_Util = 0.195239 
Issued_on_Two_Bus_Simul_Util = 0.023718 
issued_two_Eff = 0.121480 
queue_avg = 6.650308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.65031
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 29971 -   mf: uid=1320993, sid4294967295:w4294967295, part=25, addr=0xc10e5a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29871), 
Ready @ 29972 -   mf: uid=1321315, sid4294967295:w4294967295, part=25, addr=0xc115e080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29872), 
Ready @ 29980 -   mf: uid=1321040, sid4294967295:w4294967295, part=25, addr=0xc10e5a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29880), 
Ready @ 29981 -   mf: uid=1321348, sid4294967295:w4294967295, part=25, addr=0xc115e000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29881), 
Ready @ 29992 -   mf: uid=1321194, sid4294967295:w4294967295, part=25, addr=0xc0dfab80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29892), 
Ready @ 30007 -   mf: uid=1321434, sid4294967295:w4294967295, part=25, addr=0xc10f1d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29907), 
Ready @ 30013 -   mf: uid=1321233, sid4294967295:w4294967295, part=25, addr=0xc0dfab00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29913), 
Ready @ 30023 -   mf: uid=1321466, sid4294967295:w4294967295, part=25, addr=0xc10f1d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29923), 
Ready @ 30033 -   mf: uid=1321263, sid4294967295:w4294967295, part=25, addr=0xc0f79f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29933), 
Ready @ 30035 -   mf: uid=1321688, sid4294967295:w4294967295, part=25, addr=0xc0db9300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29935), 
Ready @ 30044 -   mf: uid=1321289, sid4294967295:w4294967295, part=25, addr=0xc0c5b400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29944), 
Ready @ 30052 -   mf: uid=1321703, sid4294967295:w4294967295, part=25, addr=0xc0db9380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29952), 
Ready @ 30055 -   mf: uid=1321353, sid4294967295:w4294967295, part=25, addr=0xc0f79f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29955), 
Ready @ 30064 -   mf: uid=1321718, sid4294967295:w4294967295, part=25, addr=0xc0edc100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29964), 
Ready @ 30068 -   mf: uid=1321374, sid4294967295:w4294967295, part=25, addr=0xc0c5b480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29968), 
Ready @ 30069 -   mf: uid=1321738, sid4294967295:w4294967295, part=25, addr=0xc0edc180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29969), 
Ready @ 30075 -   mf: uid=1321388, sid4294967295:w4294967295, part=25, addr=0xc11cf780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29975), 
Ready @ 30076 -   mf: uid=1321891, sid4294967295:w4294967295, part=25, addr=0xc0faf100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29976), 
Ready @ 30077 -   mf: uid=1321455, sid4294967295:w4294967295, part=25, addr=0xc11cf700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29977), 
Ready @ 30079 -   mf: uid=1321903, sid4294967295:w4294967295, part=25, addr=0xc0faf180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29979), 
Ready @ 30084 -   mf: uid=1321482, sid4294967295:w4294967295, part=25, addr=0xc0a8f580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29984), 
Ready @ 30092 -   mf: uid=1321924, sid4294967295:w4294967295, part=25, addr=0xc0f43680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29992), 
Ready @ 30093 -   mf: uid=1321509, sid4294967295:w4294967295, part=25, addr=0xc0a8f500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29993), 
Ready @ 30095 -   mf: uid=1321933, sid4294967295:w4294967295, part=25, addr=0xc0f43600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29995), 
Ready @ 30112 -   mf: uid=1321842, sid4294967295:w4294967295, part=25, addr=0xc1250580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30012), 
Ready @ 30121 -   mf: uid=1321935, sid4294967295:w4294967295, part=25, addr=0xc0f63a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30021), 
Ready @ 30130 -   mf: uid=1321852, sid4294967295:w4294967295, part=25, addr=0xc0f67b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30030), 
Ready @ 30134 -   mf: uid=1321942, sid4294967295:w4294967295, part=25, addr=0xc0f63a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30034), 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18167 n_act=330 n_pre=314 n_ref_event=0 n_req=2008 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3110 bw_util=0.1893
n_activity=5761 dram_eff=0.7412
bk0: 128a 20756i bk1: 128a 20089i bk2: 72a 20204i bk3: 64a 19890i bk4: 64a 20537i bk5: 64a 20546i bk6: 64a 19822i bk7: 64a 20366i bk8: 64a 20721i bk9: 64a 20332i bk10: 64a 20744i bk11: 64a 20613i bk12: 64a 20402i bk13: 64a 20300i bk14: 64a 20639i bk15: 64a 20274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830247
Row_Buffer_Locality_read = 0.975862
Row_Buffer_Locality_write = 0.614796
Bank_Level_Parallism = 6.645671
Bank_Level_Parallism_Col = 5.779395
Bank_Level_Parallism_Ready = 4.123419
write_to_read_ratio_blp_rw_average = 0.780530
GrpLevelPara = 2.824014 

BW Util details:
bwutil = 0.189298 
total_CMD = 22557 
util_bw = 4270 
Wasted_Col = 980 
Wasted_Row = 259 
Idle = 17048 

BW Util Bottlenecks: 
RCDc_limit = 141 
RCDWRc_limit = 432 
WTRc_limit = 70 
RTWc_limit = 688 
CCDLc_limit = 713 
rwq = 0 
CCDLc_limit_alone = 651 
WTRc_limit_alone = 64 
RTWc_limit_alone = 632 

Commands details: 
total_CMD = 22557 
n_nop = 18167 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3110 
n_act = 330 
n_pre = 314 
n_ref = 0 
n_req = 2008 
total_req = 4270 

Dual Bus Interface Util: 
issued_total_row = 644 
issued_total_col = 4270 
Row_Bus_Util =  0.028550 
CoL_Bus_Util = 0.189298 
Either_Row_CoL_Bus_Util = 0.194618 
Issued_on_Two_Bus_Simul_Util = 0.023230 
issued_two_Eff = 0.119362 
queue_avg = 6.602917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.60292
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 22): 
Ready @ 29999 -   mf: uid=1321079, sid4294967295:w4294967295, part=26, addr=0xc1052380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29899), 
Ready @ 30007 -   mf: uid=1321428, sid4294967295:w4294967295, part=26, addr=0xc0c87a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29907), 
Ready @ 30013 -   mf: uid=1321115, sid4294967295:w4294967295, part=26, addr=0xc1064800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29913), 
Ready @ 30020 -   mf: uid=1321452, sid4294967295:w4294967295, part=26, addr=0xc11cf480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29920), 
Ready @ 30024 -   mf: uid=1321171, sid4294967295:w4294967295, part=26, addr=0xc1064880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29924), 
Ready @ 30041 -   mf: uid=1321486, sid4294967295:w4294967295, part=26, addr=0xc1186f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29941), 
Ready @ 30045 -   mf: uid=1321384, sid4294967295:w4294967295, part=26, addr=0xc1107e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29945), 
Ready @ 30052 -   mf: uid=1321512, sid4294967295:w4294967295, part=26, addr=0xc0fad200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29952), 
Ready @ 30056 -   mf: uid=1321409, sid4294967295:w4294967295, part=26, addr=0xc1107e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29956), 
Ready @ 30060 -   mf: uid=1321538, sid4294967295:w4294967295, part=26, addr=0xc0fad280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29960), 
Ready @ 30071 -   mf: uid=1321447, sid4294967295:w4294967295, part=26, addr=0xc0fbf480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29971), 
Ready @ 30080 -   mf: uid=1321863, sid4294967295:w4294967295, part=26, addr=0xc0fc2400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29980), 
Ready @ 30081 -   mf: uid=1321474, sid4294967295:w4294967295, part=26, addr=0xc0fbf400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29981), 
Ready @ 30083 -   mf: uid=1321873, sid4294967295:w4294967295, part=26, addr=0xc1007c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29983), 
Ready @ 30084 -   mf: uid=1321546, sid4294967295:w4294967295, part=26, addr=0xc0f91a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29984), 
Ready @ 30093 -   mf: uid=1321884, sid4294967295:w4294967295, part=26, addr=0xc0fc2480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29993), 
Ready @ 30095 -   mf: uid=1321563, sid4294967295:w4294967295, part=26, addr=0xc0f91a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29995), 
Ready @ 30109 -   mf: uid=1321897, sid4294967295:w4294967295, part=26, addr=0xc1007c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30009), 
Ready @ 30110 -   mf: uid=1321739, sid4294967295:w4294967295, part=26, addr=0xc1086d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30010), 
Ready @ 30114 -   mf: uid=1321914, sid4294967295:w4294967295, part=26, addr=0xc1186f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30014), 
Ready @ 30121 -   mf: uid=1321756, sid4294967295:w4294967295, part=26, addr=0xc1086d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30021), 
Ready @ 30124 -   mf: uid=1321926, sid4294967295:w4294967295, part=26, addr=0xc11cf400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30024), 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18133 n_act=335 n_pre=322 n_ref_event=0 n_req=2018 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3129 bw_util=0.1901
n_activity=5927 dram_eff=0.7236
bk0: 128a 20083i bk1: 128a 20261i bk2: 72a 19979i bk3: 64a 19439i bk4: 64a 20330i bk5: 64a 20197i bk6: 64a 20386i bk7: 64a 20270i bk8: 64a 20506i bk9: 64a 20508i bk10: 64a 20608i bk11: 64a 19868i bk12: 64a 20563i bk13: 64a 20535i bk14: 64a 20601i bk15: 64a 20126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825998
Row_Buffer_Locality_read = 0.976724
Row_Buffer_Locality_write = 0.605793
Bank_Level_Parallism = 6.800529
Bank_Level_Parallism_Col = 5.984961
Bank_Level_Parallism_Ready = 4.345302
write_to_read_ratio_blp_rw_average = 0.793353
GrpLevelPara = 2.770516 

BW Util details:
bwutil = 0.190141 
total_CMD = 22557 
util_bw = 4289 
Wasted_Col = 1130 
Wasted_Row = 256 
Idle = 16882 

BW Util Bottlenecks: 
RCDc_limit = 164 
RCDWRc_limit = 511 
WTRc_limit = 68 
RTWc_limit = 946 
CCDLc_limit = 848 
rwq = 0 
CCDLc_limit_alone = 770 
WTRc_limit_alone = 65 
RTWc_limit_alone = 871 

Commands details: 
total_CMD = 22557 
n_nop = 18133 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3129 
n_act = 335 
n_pre = 322 
n_ref = 0 
n_req = 2018 
total_req = 4289 

Dual Bus Interface Util: 
issued_total_row = 657 
issued_total_col = 4289 
Row_Bus_Util =  0.029126 
CoL_Bus_Util = 0.190141 
Either_Row_CoL_Bus_Util = 0.196125 
Issued_on_Two_Bus_Simul_Util = 0.023141 
issued_two_Eff = 0.117993 
queue_avg = 6.521213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.52121
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 22): 
Ready @ 29991 -   mf: uid=1321483, sid4294967295:w4294967295, part=27, addr=0xc1172c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29891), 
Ready @ 29995 -   mf: uid=1320729, sid4294967295:w4294967295, part=27, addr=0xc0f34700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29895), 
Ready @ 30001 -   mf: uid=1321539, sid4294967295:w4294967295, part=27, addr=0xc0a8f780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29901), 
Ready @ 30008 -   mf: uid=1320769, sid4294967295:w4294967295, part=27, addr=0xc130f900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29908), 
Ready @ 30009 -   mf: uid=1321564, sid4294967295:w4294967295, part=27, addr=0xc0a8f700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29909), 
Ready @ 30019 -   mf: uid=1320806, sid4294967295:w4294967295, part=27, addr=0xc130f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29919), 
Ready @ 30023 -   mf: uid=1321881, sid4294967295:w4294967295, part=27, addr=0xc1186e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29923), 
Ready @ 30024 -   mf: uid=1321245, sid4294967295:w4294967295, part=27, addr=0xc10f1f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29924), 
Ready @ 30033 -   mf: uid=1321895, sid4294967295:w4294967295, part=27, addr=0xc1186e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29933), 
Ready @ 30035 -   mf: uid=1321276, sid4294967295:w4294967295, part=27, addr=0xc10f1f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29935), 
Ready @ 30049 -   mf: uid=1321475, sid4294967295:w4294967295, part=27, addr=0xc10df180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29949), 
Ready @ 30056 -   mf: uid=1321503, sid4294967295:w4294967295, part=27, addr=0xc10df100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29956), 
Ready @ 30060 -   mf: uid=1321524, sid4294967295:w4294967295, part=27, addr=0xc1064980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29960), 
Ready @ 30067 -   mf: uid=1321553, sid4294967295:w4294967295, part=27, addr=0xc1064900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29967), 
Ready @ 30071 -   mf: uid=1321704, sid4294967295:w4294967295, part=27, addr=0xc1086c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29971), 
Ready @ 30077 -   mf: uid=1321719, sid4294967295:w4294967295, part=27, addr=0xc1107f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29977), 
Ready @ 30087 -   mf: uid=1321736, sid4294967295:w4294967295, part=27, addr=0xc1086c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29987), 
Ready @ 30088 -   mf: uid=1321752, sid4294967295:w4294967295, part=27, addr=0xc1107f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29988), 
Ready @ 30097 -   mf: uid=1321777, sid4294967295:w4294967295, part=27, addr=0xc0eb5400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29997), 
Ready @ 30100 -   mf: uid=1321798, sid4294967295:w4294967295, part=27, addr=0xc0eb5480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30000), 
Ready @ 30101 -   mf: uid=1321815, sid4294967295:w4294967295, part=27, addr=0xc0f91b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30001), 
Ready @ 30108 -   mf: uid=1321830, sid4294967295:w4294967295, part=27, addr=0xc0f91b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30008), 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18131 n_act=330 n_pre=316 n_ref_event=0 n_req=2020 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3143 bw_util=0.1908
n_activity=6000 dram_eff=0.7172
bk0: 128a 20359i bk1: 128a 20191i bk2: 72a 20102i bk3: 64a 20145i bk4: 64a 20734i bk5: 64a 20308i bk6: 64a 20531i bk7: 64a 20274i bk8: 64a 20712i bk9: 64a 20771i bk10: 64a 20838i bk11: 64a 20279i bk12: 64a 20506i bk13: 64a 20421i bk14: 64a 20660i bk15: 64a 20314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829755
Row_Buffer_Locality_read = 0.976724
Row_Buffer_Locality_write = 0.615578
Bank_Level_Parallism = 6.200903
Bank_Level_Parallism_Col = 5.398248
Bank_Level_Parallism_Ready = 3.838020
write_to_read_ratio_blp_rw_average = 0.779214
GrpLevelPara = 2.718197 

BW Util details:
bwutil = 0.190761 
total_CMD = 22557 
util_bw = 4303 
Wasted_Col = 1204 
Wasted_Row = 252 
Idle = 16798 

BW Util Bottlenecks: 
RCDc_limit = 154 
RCDWRc_limit = 466 
WTRc_limit = 177 
RTWc_limit = 1214 
CCDLc_limit = 973 
rwq = 0 
CCDLc_limit_alone = 828 
WTRc_limit_alone = 158 
RTWc_limit_alone = 1088 

Commands details: 
total_CMD = 22557 
n_nop = 18131 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3143 
n_act = 330 
n_pre = 316 
n_ref = 0 
n_req = 2020 
total_req = 4303 

Dual Bus Interface Util: 
issued_total_row = 646 
issued_total_col = 4303 
Row_Bus_Util =  0.028639 
CoL_Bus_Util = 0.190761 
Either_Row_CoL_Bus_Util = 0.196214 
Issued_on_Two_Bus_Simul_Util = 0.023186 
issued_two_Eff = 0.118165 
queue_avg = 6.720220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.72022
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 20): 
Ready @ 29964 -   mf: uid=1321290, sid4294967295:w4294967295, part=28, addr=0xc0f77880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29864), 
Ready @ 29965 -   mf: uid=1321190, sid4294967295:w4294967295, part=28, addr=0xc0efc880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29865), 
Ready @ 29967 -   mf: uid=1321360, sid4294967295:w4294967295, part=28, addr=0xc0f67e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29867), 
Ready @ 29968 -   mf: uid=1321467, sid4294967295:w4294967295, part=28, addr=0xc1064e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29868), 
Ready @ 29979 -   mf: uid=1321385, sid4294967295:w4294967295, part=28, addr=0xc0f67e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29879), 
Ready @ 29995 -   mf: uid=1321498, sid4294967295:w4294967295, part=28, addr=0xc1064e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29895), 
Ready @ 30001 -   mf: uid=1321507, sid4294967295:w4294967295, part=28, addr=0xc0f59600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29901), 
Ready @ 30005 -   mf: uid=1321519, sid4294967295:w4294967295, part=28, addr=0xc12b6400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29905), 
Ready @ 30012 -   mf: uid=1321529, sid4294967295:w4294967295, part=28, addr=0xc0f59680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29912), 
Ready @ 30023 -   mf: uid=1321547, sid4294967295:w4294967295, part=28, addr=0xc12b6480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29923), 
Ready @ 30027 -   mf: uid=1321595, sid4294967295:w4294967295, part=28, addr=0xc1115e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29927), 
Ready @ 30036 -   mf: uid=1321640, sid4294967295:w4294967295, part=28, addr=0xc0eb5300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29936), 
Ready @ 30037 -   mf: uid=1321618, sid4294967295:w4294967295, part=28, addr=0xc1115e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29937), 
Ready @ 30047 -   mf: uid=1321647, sid4294967295:w4294967295, part=28, addr=0xc10e7f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29947), 
Ready @ 30052 -   mf: uid=1321689, sid4294967295:w4294967295, part=28, addr=0xc12fdf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29952), 
Ready @ 30057 -   mf: uid=1321672, sid4294967295:w4294967295, part=28, addr=0xc0eb5380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29957), 
Ready @ 30064 -   mf: uid=1321705, sid4294967295:w4294967295, part=28, addr=0xc12fdf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29964), 
Ready @ 30068 -   mf: uid=1321681, sid4294967295:w4294967295, part=28, addr=0xc10e7f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29968), 
Ready @ 30069 -   mf: uid=1321757, sid4294967295:w4294967295, part=28, addr=0xc112b680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29969), 
Ready @ 30079 -   mf: uid=1321780, sid4294967295:w4294967295, part=28, addr=0xc112b600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29979), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18146 n_act=327 n_pre=315 n_ref_event=0 n_req=2016 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3128 bw_util=0.1901
n_activity=6015 dram_eff=0.7129
bk0: 128a 20521i bk1: 128a 20313i bk2: 72a 20747i bk3: 64a 19838i bk4: 64a 21073i bk5: 64a 20465i bk6: 64a 20038i bk7: 64a 20275i bk8: 64a 20780i bk9: 64a 20585i bk10: 64a 20318i bk11: 64a 20280i bk12: 64a 20539i bk13: 64a 20634i bk14: 64a 20170i bk15: 64a 20499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830430
Row_Buffer_Locality_read = 0.980172
Row_Buffer_Locality_write = 0.611111
Bank_Level_Parallism = 6.267519
Bank_Level_Parallism_Col = 5.462891
Bank_Level_Parallism_Ready = 3.925840
write_to_read_ratio_blp_rw_average = 0.787041
GrpLevelPara = 2.704053 

BW Util details:
bwutil = 0.190096 
total_CMD = 22557 
util_bw = 4288 
Wasted_Col = 1147 
Wasted_Row = 273 
Idle = 16849 

BW Util Bottlenecks: 
RCDc_limit = 157 
RCDWRc_limit = 493 
WTRc_limit = 62 
RTWc_limit = 952 
CCDLc_limit = 853 
rwq = 0 
CCDLc_limit_alone = 733 
WTRc_limit_alone = 62 
RTWc_limit_alone = 832 

Commands details: 
total_CMD = 22557 
n_nop = 18146 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3128 
n_act = 327 
n_pre = 315 
n_ref = 0 
n_req = 2016 
total_req = 4288 

Dual Bus Interface Util: 
issued_total_row = 642 
issued_total_col = 4288 
Row_Bus_Util =  0.028461 
CoL_Bus_Util = 0.190096 
Either_Row_CoL_Bus_Util = 0.195549 
Issued_on_Two_Bus_Simul_Util = 0.023008 
issued_two_Eff = 0.117660 
queue_avg = 6.266392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.26639
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 14): 
Ready @ 30001 -   mf: uid=1320817, sid4294967295:w4294967295, part=29, addr=0xc1078b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29901), 
Ready @ 30011 -   mf: uid=1321717, sid4294967295:w4294967295, part=29, addr=0xc0f6bd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29911), 
Ready @ 30012 -   mf: uid=1320857, sid4294967295:w4294967295, part=29, addr=0xc1078b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29912), 
Ready @ 30019 -   mf: uid=1321732, sid4294967295:w4294967295, part=29, addr=0xc0f6bd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29919), 
Ready @ 30021 -   mf: uid=1321211, sid4294967295:w4294967295, part=29, addr=0xc1115f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29921), 
Ready @ 30029 -   mf: uid=1321247, sid4294967295:w4294967295, part=29, addr=0xc1115f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29929), 
Ready @ 30032 -   mf: uid=1321287, sid4294967295:w4294967295, part=29, addr=0xc0b16700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29932), 
Ready @ 30035 -   mf: uid=1321320, sid4294967295:w4294967295, part=29, addr=0xc0b16780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29935), 
Ready @ 30041 -   mf: uid=1321476, sid4294967295:w4294967295, part=29, addr=0xc1186800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29941), 
Ready @ 30045 -   mf: uid=1321504, sid4294967295:w4294967295, part=29, addr=0xc1186880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29945), 
Ready @ 30049 -   mf: uid=1321602, sid4294967295:w4294967295, part=29, addr=0xc0f41280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29949), 
Ready @ 30056 -   mf: uid=1321628, sid4294967295:w4294967295, part=29, addr=0xc0f41200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29956), 
Ready @ 30060 -   mf: uid=1321755, sid4294967295:w4294967295, part=29, addr=0xc1007b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29960), 
Ready @ 30061 -   mf: uid=1321771, sid4294967295:w4294967295, part=29, addr=0xc1007b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29961), 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18116 n_act=346 n_pre=332 n_ref_event=0 n_req=2020 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3128 bw_util=0.1901
n_activity=6074 dram_eff=0.706
bk0: 128a 20217i bk1: 128a 20363i bk2: 72a 20264i bk3: 64a 20069i bk4: 64a 21146i bk5: 64a 20371i bk6: 64a 20094i bk7: 64a 20171i bk8: 64a 20724i bk9: 64a 20453i bk10: 64a 20570i bk11: 64a 20309i bk12: 64a 20325i bk13: 64a 20603i bk14: 64a 20095i bk15: 64a 20389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820552
Row_Buffer_Locality_read = 0.977586
Row_Buffer_Locality_write = 0.591709
Bank_Level_Parallism = 6.370898
Bank_Level_Parallism_Col = 5.560377
Bank_Level_Parallism_Ready = 4.053871
write_to_read_ratio_blp_rw_average = 0.760082
GrpLevelPara = 2.717319 

BW Util details:
bwutil = 0.190096 
total_CMD = 22557 
util_bw = 4288 
Wasted_Col = 1162 
Wasted_Row = 309 
Idle = 16798 

BW Util Bottlenecks: 
RCDc_limit = 168 
RCDWRc_limit = 568 
WTRc_limit = 215 
RTWc_limit = 849 
CCDLc_limit = 860 
rwq = 0 
CCDLc_limit_alone = 813 
WTRc_limit_alone = 204 
RTWc_limit_alone = 813 

Commands details: 
total_CMD = 22557 
n_nop = 18116 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3128 
n_act = 346 
n_pre = 332 
n_ref = 0 
n_req = 2020 
total_req = 4288 

Dual Bus Interface Util: 
issued_total_row = 678 
issued_total_col = 4288 
Row_Bus_Util =  0.030057 
CoL_Bus_Util = 0.190096 
Either_Row_CoL_Bus_Util = 0.196879 
Issued_on_Two_Bus_Simul_Util = 0.023274 
issued_two_Eff = 0.118217 
queue_avg = 6.661081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.66108
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 29999 -   mf: uid=1320198, sid4294967295:w4294967295, part=30, addr=0xc0e43380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29899), 
Ready @ 30008 -   mf: uid=1321122, sid4294967295:w4294967295, part=30, addr=0xc10f1a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29908), 
Ready @ 30009 -   mf: uid=1320539, sid4294967295:w4294967295, part=30, addr=0xc0f77a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29909), 
Ready @ 30019 -   mf: uid=1321160, sid4294967295:w4294967295, part=30, addr=0xc10f1a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29919), 
Ready @ 30020 -   mf: uid=1320578, sid4294967295:w4294967295, part=30, addr=0xc0f77a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29920), 
Ready @ 30031 -   mf: uid=1321219, sid4294967295:w4294967295, part=30, addr=0xc100ba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29931), 
Ready @ 30037 -   mf: uid=1320624, sid4294967295:w4294967295, part=30, addr=0xc0ed8700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29937), 
Ready @ 30041 -   mf: uid=1321254, sid4294967295:w4294967295, part=30, addr=0xc100ba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29941), 
Ready @ 30048 -   mf: uid=1320663, sid4294967295:w4294967295, part=30, addr=0xc1186b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29948), 
Ready @ 30052 -   mf: uid=1321471, sid4294967295:w4294967295, part=30, addr=0xc0faf600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29952), 
Ready @ 30059 -   mf: uid=1320702, sid4294967295:w4294967295, part=30, addr=0xc0e91c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29959), 
Ready @ 30063 -   mf: uid=1321500, sid4294967295:w4294967295, part=30, addr=0xc0faf680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29963), 
Ready @ 30069 -   mf: uid=1320751, sid4294967295:w4294967295, part=30, addr=0xc1186b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29969), 
Ready @ 30073 -   mf: uid=1321540, sid4294967295:w4294967295, part=30, addr=0xc12efb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29973), 
Ready @ 30075 -   mf: uid=1320952, sid4294967295:w4294967295, part=30, addr=0xc1115c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29975), 
Ready @ 30079 -   mf: uid=1321565, sid4294967295:w4294967295, part=30, addr=0xc12efb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29979), 
Ready @ 30080 -   mf: uid=1321017, sid4294967295:w4294967295, part=30, addr=0xc1115c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29980), 
Ready @ 30088 -   mf: uid=1321733, sid4294967295:w4294967295, part=30, addr=0xc109ec80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29988), 
Ready @ 30093 -   mf: uid=1321321, sid4294967295:w4294967295, part=30, addr=0xc0c5b300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29993), 
Ready @ 30095 -   mf: uid=1321750, sid4294967295:w4294967295, part=30, addr=0xc109ec00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29995), 
Ready @ 30104 -   mf: uid=1321354, sid4294967295:w4294967295, part=30, addr=0xc0c5b380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30004), 
Ready @ 30105 -   mf: uid=1321920, sid4294967295:w4294967295, part=30, addr=0xc1160f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30005), 
Ready @ 30117 -   mf: uid=1321583, sid4294967295:w4294967295, part=30, addr=0xc0f9dc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30017), 
Ready @ 30122 -   mf: uid=1321929, sid4294967295:w4294967295, part=30, addr=0xc1160f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30022), 
Ready @ 30132 -   mf: uid=1321600, sid4294967295:w4294967295, part=30, addr=0xc0f9dc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30032), 
Ready @ 30133 -   mf: uid=1321772, sid4294967295:w4294967295, part=30, addr=0xc0f67c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30033), 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18180 n_act=331 n_pre=317 n_ref_event=0 n_req=2007 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3084 bw_util=0.1881
n_activity=5739 dram_eff=0.7395
bk0: 128a 20963i bk1: 128a 20326i bk2: 72a 19865i bk3: 64a 20254i bk4: 64a 20328i bk5: 64a 20272i bk6: 64a 20316i bk7: 64a 20221i bk8: 64a 20412i bk9: 64a 20223i bk10: 64a 20362i bk11: 64a 20165i bk12: 64a 20109i bk13: 64a 20390i bk14: 64a 20224i bk15: 64a 19982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828616
Row_Buffer_Locality_read = 0.979310
Row_Buffer_Locality_write = 0.605364
Bank_Level_Parallism = 6.957994
Bank_Level_Parallism_Col = 6.076470
Bank_Level_Parallism_Ready = 4.357446
write_to_read_ratio_blp_rw_average = 0.785511
GrpLevelPara = 2.849715 

BW Util details:
bwutil = 0.188146 
total_CMD = 22557 
util_bw = 4244 
Wasted_Col = 1055 
Wasted_Row = 224 
Idle = 17034 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 524 
WTRc_limit = 141 
RTWc_limit = 1073 
CCDLc_limit = 789 
rwq = 0 
CCDLc_limit_alone = 707 
WTRc_limit_alone = 135 
RTWc_limit_alone = 997 

Commands details: 
total_CMD = 22557 
n_nop = 18180 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3084 
n_act = 331 
n_pre = 317 
n_ref = 0 
n_req = 2007 
total_req = 4244 

Dual Bus Interface Util: 
issued_total_row = 648 
issued_total_col = 4244 
Row_Bus_Util =  0.028727 
CoL_Bus_Util = 0.188146 
Either_Row_CoL_Bus_Util = 0.194042 
Issued_on_Two_Bus_Simul_Util = 0.022831 
issued_two_Eff = 0.117661 
queue_avg = 6.745134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.74513
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 30004 -   mf: uid=1320961, sid4294967295:w4294967295, part=31, addr=0xc101bd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29904), 
Ready @ 30008 -   mf: uid=1320290, sid4294967295:w4294967295, part=31, addr=0xc0ffa800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29908), 
Ready @ 30015 -   mf: uid=1321006, sid4294967295:w4294967295, part=31, addr=0xc0f5b580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29915), 
Ready @ 30019 -   mf: uid=1320335, sid4294967295:w4294967295, part=31, addr=0xc0ffa880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29919), 
Ready @ 30025 -   mf: uid=1321042, sid4294967295:w4294967295, part=31, addr=0xc0f5b500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29925), 
Ready @ 30029 -   mf: uid=1320377, sid4294967295:w4294967295, part=31, addr=0xc112b500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29929), 
Ready @ 30036 -   mf: uid=1321138, sid4294967295:w4294967295, part=31, addr=0xc0db9500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29936), 
Ready @ 30040 -   mf: uid=1320419, sid4294967295:w4294967295, part=31, addr=0xc112b580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29940), 
Ready @ 30047 -   mf: uid=1321172, sid4294967295:w4294967295, part=31, addr=0xc0db9580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29947), 
Ready @ 30048 -   mf: uid=1320509, sid4294967295:w4294967295, part=31, addr=0xc1007900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29948), 
Ready @ 30052 -   mf: uid=1321206, sid4294967295:w4294967295, part=31, addr=0xc109ed00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29952), 
Ready @ 30059 -   mf: uid=1320540, sid4294967295:w4294967295, part=31, addr=0xc0f59500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29959), 
Ready @ 30063 -   mf: uid=1321238, sid4294967295:w4294967295, part=31, addr=0xc109ed80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29963), 
Ready @ 30072 -   mf: uid=1320583, sid4294967295:w4294967295, part=31, addr=0xc1007980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29972), 
Ready @ 30076 -   mf: uid=1321435, sid4294967295:w4294967295, part=31, addr=0xc0faf700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29976), 
Ready @ 30080 -   mf: uid=1320625, sid4294967295:w4294967295, part=31, addr=0xc0f59580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29980), 
Ready @ 30081 -   mf: uid=1321468, sid4294967295:w4294967295, part=31, addr=0xc0faf780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29981), 
Ready @ 30092 -   mf: uid=1320664, sid4294967295:w4294967295, part=31, addr=0xc0e81b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29992), 
Ready @ 30096 -   mf: uid=1321673, sid4294967295:w4294967295, part=31, addr=0xc0fd6680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (29996), 
Ready @ 30105 -   mf: uid=1320730, sid4294967295:w4294967295, part=31, addr=0xc0e81b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30005), 
Ready @ 30106 -   mf: uid=1321690, sid4294967295:w4294967295, part=31, addr=0xc0fd6600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30006), 
Ready @ 30116 -   mf: uid=1321055, sid4294967295:w4294967295, part=31, addr=0xc0d38400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30016), 
Ready @ 30117 -   mf: uid=1321096, sid4294967295:w4294967295, part=31, addr=0xc0d38480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30017), 
Ready @ 30126 -   mf: uid=1321116, sid4294967295:w4294967295, part=31, addr=0xc0e43280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30026), 
Ready @ 30128 -   mf: uid=1321167, sid4294967295:w4294967295, part=31, addr=0xc0e43200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30028), 
Ready @ 30129 -   mf: uid=1321248, sid4294967295:w4294967295, part=31, addr=0xc1115d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (30029), 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22557 n_nop=18174 n_act=318 n_pre=304 n_ref_event=0 n_req=2007 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=3090 bw_util=0.1884
n_activity=5837 dram_eff=0.7281
bk0: 128a 20752i bk1: 128a 20241i bk2: 72a 20271i bk3: 64a 20065i bk4: 64a 20346i bk5: 64a 19906i bk6: 64a 20155i bk7: 64a 20380i bk8: 64a 20570i bk9: 64a 20477i bk10: 64a 20340i bk11: 64a 20393i bk12: 64a 20419i bk13: 64a 20442i bk14: 64a 20098i bk15: 64a 20015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835306
Row_Buffer_Locality_read = 0.978448
Row_Buffer_Locality_write = 0.623244
Bank_Level_Parallism = 6.796492
Bank_Level_Parallism_Col = 6.027584
Bank_Level_Parallism_Ready = 4.363765
write_to_read_ratio_blp_rw_average = 0.783731
GrpLevelPara = 2.768373 

BW Util details:
bwutil = 0.188412 
total_CMD = 22557 
util_bw = 4250 
Wasted_Col = 1075 
Wasted_Row = 262 
Idle = 16970 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 530 
WTRc_limit = 143 
RTWc_limit = 544 
CCDLc_limit = 865 
rwq = 0 
CCDLc_limit_alone = 784 
WTRc_limit_alone = 125 
RTWc_limit_alone = 481 

Commands details: 
total_CMD = 22557 
n_nop = 18174 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 3090 
n_act = 318 
n_pre = 304 
n_ref = 0 
n_req = 2007 
total_req = 4250 

Dual Bus Interface Util: 
issued_total_row = 622 
issued_total_col = 4250 
Row_Bus_Util =  0.027575 
CoL_Bus_Util = 0.188412 
Either_Row_CoL_Bus_Util = 0.194308 
Issued_on_Two_Bus_Simul_Util = 0.021678 
issued_two_Eff = 0.111567 
queue_avg = 6.566919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.56692

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[17]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[19]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[25]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[27]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[29]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 5840, Miss = 5208, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[31]: Access = 5216, Miss = 5216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 10, Reservation_fails = 21
L2_cache_bank[34]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 10, Reservation_fails = 139
L2_cache_bank[36]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[38]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[40]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 10, Reservation_fails = 288
L2_cache_bank[42]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 24, Reservation_fails = 934
L2_cache_bank[44]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 10, Reservation_fails = 194
L2_cache_bank[46]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 10, Reservation_fails = 308
L2_cache_bank[48]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[50]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[52]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[54]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[56]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[58]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[60]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[62]: Access = 5200, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 5832, Miss = 5200, Miss_rate = 0.892, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 353408
L2_total_cache_misses = 333184
L2_total_cache_miss_rate = 0.9428
L2_total_cache_pending_hits = 282
L2_total_cache_reservation_fails = 1884
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19942
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1884
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27936
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 221952
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1884
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.019
average_pipeline_duty_cycle=1651.856323
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531360
	Total NON REG=128512
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531040
	Total NON REG=128512
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4235264
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=347904
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494336
	Total REG Writes=280864
	Total NON REG=64256
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531840
	Total NON REG=128512
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532096
	Total NON REG=128512
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4235264
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=347904
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494336
	Total REG Writes=282656
	Total NON REG=64256
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4235264
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=347904
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494336
	Total REG Writes=281312
	Total NON REG=64256
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=530112
	Total NON REG=128512
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532896
	Total NON REG=128512
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532160
	Total NON REG=128512
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531328
	Total NON REG=128512
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=533792
	Total NON REG=128512
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=530368
	Total NON REG=128512
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531008
	Total NON REG=128512
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532064
	Total NON REG=128512
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532512
	Total NON REG=128512
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=530752
	Total NON REG=128512
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532448
	Total NON REG=128512
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=530976
	Total NON REG=128512
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=530944
	Total NON REG=128512
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531872
	Total NON REG=128512
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=530432
	Total NON REG=128512
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531008
	Total NON REG=128512
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531008
	Total NON REG=128512
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=529664
	Total NON REG=128512
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532192
	Total NON REG=128512
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=530432
	Total NON REG=128512
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531072
	Total NON REG=128512
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=529600
	Total NON REG=128512
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531872
	Total NON REG=128512
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531040
	Total NON REG=128512
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532896
	Total NON REG=128512
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531296
	Total NON REG=128512
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531360
	Total NON REG=128512
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531232
	Total NON REG=128512
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532640
	Total NON REG=128512
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532960
	Total NON REG=128512
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531936
	Total NON REG=128512
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=529760
	Total NON REG=128512
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531200
	Total NON REG=128512
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532064
	Total NON REG=128512
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531584
	Total NON REG=128512
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531072
	Total NON REG=128512
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531456
	Total NON REG=128512
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=533280
	Total NON REG=128512
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532576
	Total NON REG=128512
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531456
	Total NON REG=128512
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=530816
	Total NON REG=128512
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4235264
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=347904
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494336
	Total REG Writes=281568
	Total NON REG=64256
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532864
	Total NON REG=128512
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532128
	Total NON REG=128512
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531232
	Total NON REG=128512
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532736
	Total NON REG=128512
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531456
	Total NON REG=128512
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14784
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8441856
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=51712
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1712
	Total REG Reads=988160
	Total REG Writes=516704
	Total NON REG=128000
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531072
	Total NON REG=128512
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=533344
	Total NON REG=128512
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531968
	Total NON REG=128512
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=529824
	Total NON REG=128512
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532800
	Total NON REG=128512
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=530624
	Total NON REG=128512
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=533120
	Total NON REG=128512
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4235264
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=347904
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494336
	Total REG Writes=282784
	Total NON REG=64256
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531232
	Total NON REG=128512
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531712
	Total NON REG=128512
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=532864
	Total NON REG=128512
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4235264
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=347904
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494336
	Total REG Writes=281376
	Total NON REG=64256
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531584
	Total NON REG=128512
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=531296
	Total NON REG=128512
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4235264
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=347904
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494336
	Total REG Writes=281408
	Total NON REG=64256
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=529728
	Total NON REG=128512
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=988672
	Total REG Writes=533440
	Total NON REG=128512
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4235264
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=347904
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494336
	Total REG Writes=281504
	Total NON REG=64256
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4235264
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=347904
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494336
	Total REG Writes=283072
	Total NON REG=64256
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4235264
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=347904
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494336
	Total REG Writes=281536
	Total NON REG=64256
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4235264
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=347904
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494336
	Total REG Writes=283008
	Total NON REG=64256
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4235264
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=347904
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494336
	Total REG Writes=281824
	Total NON REG=64256
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4235264
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=347904
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494336
	Total REG Writes=283200
	Total NON REG=64256
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4235264
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=347904
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494336
	Total REG Writes=281760
	Total NON REG=64256
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4235264
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=347904
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494336
	Total REG Writes=283776
	Total NON REG=64256


==========Power Metrics -- Memory==========
Total memory controller accesses: 37248
Total memory controller reads: 37248
Total memory controller writes: 0
!!!Total Shared memory access: 85888
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 16640
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 57472
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 295936
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 48088
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 74112
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 19942
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 282
	Cache_stats[GLOBAL_ACC_R][MISS] = 9312
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 1884
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 27936
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 73984
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 221952
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 57472
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936

icnt_total_pkts_mem_to_simt=353408
icnt_total_pkts_simt_to_mem=353408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 353408
Req_Network_cycles = 30041
Req_Network_injected_packets_per_cycle =      11.7642 
Req_Network_conflicts_per_cycle =      18.1008
Req_Network_conflicts_per_cycle_util =      28.8929
Req_Bank_Level_Parallism =      18.7783
Req_Network_in_buffer_full_per_cycle =       1.7440
Req_Network_in_buffer_avg_util =      87.5065
Req_Network_out_buffer_full_per_cycle =       0.0102
Req_Network_out_buffer_avg_util =       0.7600

Reply_Network_injected_packets_num = 353408
Reply_Network_cycles = 30041
Reply_Network_injected_packets_per_cycle =       11.7642
Reply_Network_conflicts_per_cycle =        5.3095
Reply_Network_conflicts_per_cycle_util =       8.2808
Reply_Bank_Level_Parallism =      18.3474
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0319
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1471
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 52 sec (172 sec)
gpgpu_simulation_rate = 190240 (inst/sec)
gpgpu_simulation_rate = 174 (cycle/sec)
gpgpu_silicon_slowdown = 6505747x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
