;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 1.6.2018. 17:28:39
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x15010000  	5377
0x0008	0x16790000  	5753
0x000C	0x16790000  	5753
0x0010	0x16790000  	5753
0x0014	0x16790000  	5753
0x0018	0x16790000  	5753
0x001C	0x16790000  	5753
0x0020	0x16790000  	5753
0x0024	0x16790000  	5753
0x0028	0x16790000  	5753
0x002C	0x16790000  	5753
0x0030	0x16790000  	5753
0x0034	0x16790000  	5753
0x0038	0x16790000  	5753
0x003C	0x16790000  	5753
0x0040	0x16790000  	5753
0x0044	0x16790000  	5753
0x0048	0x16790000  	5753
0x004C	0x16790000  	5753
0x0050	0x16790000  	5753
0x0054	0x16790000  	5753
0x0058	0x16790000  	5753
0x005C	0x16790000  	5753
0x0060	0x16790000  	5753
0x0064	0x16790000  	5753
0x0068	0x16790000  	5753
0x006C	0x16790000  	5753
0x0070	0x16790000  	5753
0x0074	0x16790000  	5753
0x0078	0x16790000  	5753
0x007C	0x16790000  	5753
0x0080	0x16790000  	5753
0x0084	0x16790000  	5753
0x0088	0x16790000  	5753
0x008C	0x16790000  	5753
0x0090	0x16790000  	5753
0x0094	0x16790000  	5753
0x0098	0x16790000  	5753
0x009C	0x16790000  	5753
0x00A0	0x16790000  	5753
0x00A4	0x16790000  	5753
0x00A8	0x16790000  	5753
0x00AC	0x16790000  	5753
0x00B0	0x16790000  	5753
0x00B4	0x16790000  	5753
0x00B8	0x16790000  	5753
0x00BC	0x16790000  	5753
0x00C0	0x16790000  	5753
0x00C4	0x16790000  	5753
0x00C8	0x16790000  	5753
0x00CC	0x16790000  	5753
0x00D0	0x16790000  	5753
0x00D4	0x16790000  	5753
0x00D8	0x16790000  	5753
0x00DC	0x16810000  	5761
0x00E0	0x16790000  	5753
0x00E4	0x16790000  	5753
0x00E8	0x16790000  	5753
0x00EC	0x16790000  	5753
0x00F0	0x16790000  	5753
0x00F4	0x16790000  	5753
0x00F8	0x16790000  	5753
0x00FC	0x16790000  	5753
0x0100	0x16790000  	5753
0x0104	0x16790000  	5753
0x0108	0x16790000  	5753
0x010C	0x16790000  	5753
0x0110	0x16790000  	5753
0x0114	0x16790000  	5753
0x0118	0x16790000  	5753
0x011C	0x16790000  	5753
0x0120	0x16790000  	5753
0x0124	0x16790000  	5753
0x0128	0x16790000  	5753
0x012C	0x16790000  	5753
0x0130	0x16790000  	5753
0x0134	0x16790000  	5753
0x0138	0x16790000  	5753
0x013C	0x16790000  	5753
0x0140	0x16790000  	5753
0x0144	0x16790000  	5753
0x0148	0x16790000  	5753
0x014C	0x16790000  	5753
; end of ____SysVT
_main:
;Click_UART1Wire_STM.c, 97 :: 		void main()
0x1500	0xF000F80E  BL	5408
0x1504	0xF000FA16  BL	6452
0x1508	0xF000F8AC  BL	5732
0x150C	0xF000F9D2  BL	6324
;Click_UART1Wire_STM.c, 99 :: 		systemInit();
0x1510	0xF7FFFEC6  BL	_systemInit+0
;Click_UART1Wire_STM.c, 100 :: 		applicationInit();
0x1514	0xF7FFFFC6  BL	_applicationInit+0
;Click_UART1Wire_STM.c, 102 :: 		while (1)
L_main6:
;Click_UART1Wire_STM.c, 104 :: 		applicationTask();
0x1518	0xF7FFFF4E  BL	_applicationTask+0
;Click_UART1Wire_STM.c, 105 :: 		}
0x151C	0xE7FC    B	L_main6
;Click_UART1Wire_STM.c, 106 :: 		}
L_end_main:
L__main_end_loop:
0x151E	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x12FC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x12FE	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x1302	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x1306	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x130A	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x130C	0xB001    ADD	SP, SP, #4
0x130E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x1310	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x1312	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x1316	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x131A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x131E	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x1320	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x1324	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x1326	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x1328	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x132A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x132E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x1332	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x1334	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x1338	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x133A	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x133C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x1340	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x1344	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x1346	0xB001    ADD	SP, SP, #4
0x1348	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_UART1Wire_STM.c, 38 :: 		void systemInit()
0x12A0	0xB081    SUB	SP, SP, #4
0x12A2	0xF8CDE000  STR	LR, [SP, #0]
;Click_UART1Wire_STM.c, 40 :: 		mikrobus_uartInit( _MIKROBUS1, &_UART1WIRE_UART_CFG[0] );
0x12A6	0x480E    LDR	R0, [PC, #56]
0x12A8	0x4601    MOV	R1, R0
0x12AA	0x2000    MOVS	R0, #0
0x12AC	0xF7FFFE3E  BL	_mikrobus_uartInit+0
;Click_UART1Wire_STM.c, 41 :: 		mikrobus_logInit( _LOG_USBUART_A, 9600 );
0x12B0	0xF2425180  MOVW	R1, #9600
0x12B4	0x2020    MOVS	R0, #32
0x12B6	0xF7FFFE5F  BL	_mikrobus_logInit+0
;Click_UART1Wire_STM.c, 42 :: 		mikrobus_logWrite(" --- System init --- ", _LOG_LINE);
0x12BA	0x480A    LDR	R0, [PC, #40]
0x12BC	0x2102    MOVS	R1, #2
0x12BE	0xF7FFFD65  BL	_mikrobus_logWrite+0
;Click_UART1Wire_STM.c, 43 :: 		Delay_ms( 100 );
0x12C2	0xF644777F  MOVW	R7, #20351
0x12C6	0xF2C00712  MOVT	R7, #18
L_systemInit0:
0x12CA	0x1E7F    SUBS	R7, R7, #1
0x12CC	0xD1FD    BNE	L_systemInit0
0x12CE	0xBF00    NOP
0x12D0	0xBF00    NOP
0x12D2	0xBF00    NOP
0x12D4	0xBF00    NOP
0x12D6	0xBF00    NOP
;Click_UART1Wire_STM.c, 44 :: 		}
L_end_systemInit:
0x12D8	0xF8DDE000  LDR	LR, [SP, #0]
0x12DC	0xB001    ADD	SP, SP, #4
0x12DE	0x4770    BX	LR
0x12E0	0x18980000  	__UART1WIRE_UART_CFG+0
0x12E4	0x001A2000  	?lstr1_Click_UART1Wire_STM+0
; end of _systemInit
_mikrobus_uartInit:
;easymx_v7_STM32F107VC.c, 253 :: 		T_mikrobus_ret mikrobus_uartInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x0F2C	0xB081    SUB	SP, SP, #4
0x0F2E	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 255 :: 		switch( bus )
0x0F32	0xE009    B	L_mikrobus_uartInit83
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 258 :: 		case _MIKROBUS1 : return _uartInit_1( cfg );
L_mikrobus_uartInit85:
0x0F34	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x0F36	0xF7FFFEC9  BL	easymx_v7_STM32F107VC__uartInit_1+0
0x0F3A	0xE00A    B	L_end_mikrobus_uartInit
;easymx_v7_STM32F107VC.c, 261 :: 		case _MIKROBUS2 : return _uartInit_2( cfg );
L_mikrobus_uartInit86:
; cfg start address is: 4 (R1)
0x0F3C	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x0F3E	0xF7FFFEA9  BL	easymx_v7_STM32F107VC__uartInit_2+0
0x0F42	0xE006    B	L_end_mikrobus_uartInit
;easymx_v7_STM32F107VC.c, 275 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_uartInit87:
0x0F44	0x2001    MOVS	R0, #1
0x0F46	0xE004    B	L_end_mikrobus_uartInit
;easymx_v7_STM32F107VC.c, 276 :: 		}
L_mikrobus_uartInit83:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x0F48	0x2800    CMP	R0, #0
0x0F4A	0xD0F3    BEQ	L_mikrobus_uartInit85
0x0F4C	0x2801    CMP	R0, #1
0x0F4E	0xD0F5    BEQ	L_mikrobus_uartInit86
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x0F50	0xE7F8    B	L_mikrobus_uartInit87
;easymx_v7_STM32F107VC.c, 278 :: 		}
L_end_mikrobus_uartInit:
0x0F52	0xF8DDE000  LDR	LR, [SP, #0]
0x0F56	0xB001    ADD	SP, SP, #4
0x0F58	0x4770    BX	LR
; end of _mikrobus_uartInit
easymx_v7_STM32F107VC__uartInit_1:
;__em_f107vc_uart.c, 29 :: 		static T_mikrobus_ret _uartInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x0CCC	0xB081    SUB	SP, SP, #4
0x0CCE	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_uart.c, 31 :: 		UART3_Init_Advanced( (unsigned long) cfg[0], (unsigned int) cfg[1], (unsigned int) cfg[2], (unsigned int)cfg[3], &_GPIO_MODULE_USART3_PD89);
0x0CD2	0x4D0B    LDR	R5, [PC, #44]
0x0CD4	0xF200010C  ADDW	R1, R0, #12
0x0CD8	0x680C    LDR	R4, [R1, #0]
0x0CDA	0xF2000108  ADDW	R1, R0, #8
0x0CDE	0x680B    LDR	R3, [R1, #0]
0x0CE0	0x1D01    ADDS	R1, R0, #4
0x0CE2	0x680A    LDR	R2, [R1, #0]
0x0CE4	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x0CE6	0x4608    MOV	R0, R1
0x0CE8	0xB291    UXTH	R1, R2
0x0CEA	0xB29A    UXTH	R2, R3
0x0CEC	0xB2A3    UXTH	R3, R4
0x0CEE	0xB420    PUSH	(R5)
0x0CF0	0xF7FFFE26  BL	_UART3_Init_Advanced+0
0x0CF4	0xB001    ADD	SP, SP, #4
;__em_f107vc_uart.c, 32 :: 		return _MIKROBUS_OK;
0x0CF6	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_uart.c, 33 :: 		}
L_end__uartInit_1:
0x0CF8	0xF8DDE000  LDR	LR, [SP, #0]
0x0CFC	0xB001    ADD	SP, SP, #4
0x0CFE	0x4770    BX	LR
0x0D00	0x16A80000  	__GPIO_MODULE_USART3_PD89+0
; end of easymx_v7_STM32F107VC__uartInit_1
_UART3_Init_Advanced:
;__Lib_UART_123_45.c, 384 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0940	0xB081    SUB	SP, SP, #4
0x0942	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0946	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 386 :: 		
0x0948	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x094A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x094C	0xB408    PUSH	(R3)
0x094E	0xB293    UXTH	R3, R2
0x0950	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0952	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0954	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0956	0xF7FFFE79  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x095A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 387 :: 		
L_end_UART3_Init_Advanced:
0x095C	0xF8DDE000  LDR	LR, [SP, #0]
0x0960	0xB001    ADD	SP, SP, #4
0x0962	0x4770    BX	LR
0x0964	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x064C	0xB089    SUB	SP, SP, #36
0x064E	0xF8CDE000  STR	LR, [SP, #0]
0x0652	0x4683    MOV	R11, R0
0x0654	0xB298    UXTH	R0, R3
0x0656	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x0658	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x065C	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x065E	0xAC04    ADD	R4, SP, #16
0x0660	0xF8AD1004  STRH	R1, [SP, #4]
0x0664	0xF8AD0008  STRH	R0, [SP, #8]
0x0668	0x4620    MOV	R0, R4
0x066A	0xF7FFFF03  BL	_RCC_GetClocksFrequency+0
0x066E	0xF8BD0008  LDRH	R0, [SP, #8]
0x0672	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x0676	0x4C64    LDR	R4, [PC, #400]
0x0678	0x45A3    CMP	R11, R4
0x067A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x067C	0x2501    MOVS	R5, #1
0x067E	0xB26D    SXTB	R5, R5
0x0680	0x4C62    LDR	R4, [PC, #392]
0x0682	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x0684	0x4D62    LDR	R5, [PC, #392]
0x0686	0x4C63    LDR	R4, [PC, #396]
0x0688	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x068A	0x4D63    LDR	R5, [PC, #396]
0x068C	0x4C63    LDR	R4, [PC, #396]
0x068E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x0690	0x4D63    LDR	R5, [PC, #396]
0x0692	0x4C64    LDR	R4, [PC, #400]
0x0694	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x0696	0x4D64    LDR	R5, [PC, #400]
0x0698	0x4C64    LDR	R4, [PC, #400]
0x069A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x069C	0x9C07    LDR	R4, [SP, #28]
0x069E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x06A0	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x06A2	0x4C63    LDR	R4, [PC, #396]
0x06A4	0x45A3    CMP	R11, R4
0x06A6	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x06A8	0x2501    MOVS	R5, #1
0x06AA	0xB26D    SXTB	R5, R5
0x06AC	0x4C61    LDR	R4, [PC, #388]
0x06AE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x06B0	0x4D61    LDR	R5, [PC, #388]
0x06B2	0x4C58    LDR	R4, [PC, #352]
0x06B4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x06B6	0x4D61    LDR	R5, [PC, #388]
0x06B8	0x4C58    LDR	R4, [PC, #352]
0x06BA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x06BC	0x4D60    LDR	R5, [PC, #384]
0x06BE	0x4C59    LDR	R4, [PC, #356]
0x06C0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x06C2	0x4D60    LDR	R5, [PC, #384]
0x06C4	0x4C59    LDR	R4, [PC, #356]
0x06C6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x06C8	0x9C06    LDR	R4, [SP, #24]
0x06CA	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x06CC	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x06CE	0x4C5E    LDR	R4, [PC, #376]
0x06D0	0x45A3    CMP	R11, R4
0x06D2	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x06D4	0x2501    MOVS	R5, #1
0x06D6	0xB26D    SXTB	R5, R5
0x06D8	0x4C5C    LDR	R4, [PC, #368]
0x06DA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x06DC	0x4D5C    LDR	R5, [PC, #368]
0x06DE	0x4C4D    LDR	R4, [PC, #308]
0x06E0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x06E2	0x4D5C    LDR	R5, [PC, #368]
0x06E4	0x4C4D    LDR	R4, [PC, #308]
0x06E6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x06E8	0x4D5B    LDR	R5, [PC, #364]
0x06EA	0x4C4E    LDR	R4, [PC, #312]
0x06EC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x06EE	0x4D5B    LDR	R5, [PC, #364]
0x06F0	0x4C4E    LDR	R4, [PC, #312]
0x06F2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x06F4	0x9C06    LDR	R4, [SP, #24]
0x06F6	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x06F8	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x06FA	0x4C59    LDR	R4, [PC, #356]
0x06FC	0x45A3    CMP	R11, R4
0x06FE	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x0700	0x2501    MOVS	R5, #1
0x0702	0xB26D    SXTB	R5, R5
0x0704	0x4C57    LDR	R4, [PC, #348]
0x0706	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x0708	0x4D57    LDR	R5, [PC, #348]
0x070A	0x4C42    LDR	R4, [PC, #264]
0x070C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x070E	0x4D57    LDR	R5, [PC, #348]
0x0710	0x4C42    LDR	R4, [PC, #264]
0x0712	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x0714	0x4D56    LDR	R5, [PC, #344]
0x0716	0x4C43    LDR	R4, [PC, #268]
0x0718	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x071A	0x4D56    LDR	R5, [PC, #344]
0x071C	0x4C43    LDR	R4, [PC, #268]
0x071E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x0720	0x9C06    LDR	R4, [SP, #24]
0x0722	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x0724	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x0726	0x4C54    LDR	R4, [PC, #336]
0x0728	0x45A3    CMP	R11, R4
0x072A	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x072C	0x2501    MOVS	R5, #1
0x072E	0xB26D    SXTB	R5, R5
0x0730	0x4C52    LDR	R4, [PC, #328]
0x0732	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x0734	0x4D52    LDR	R5, [PC, #328]
0x0736	0x4C37    LDR	R4, [PC, #220]
0x0738	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x073A	0x4D52    LDR	R5, [PC, #328]
0x073C	0x4C37    LDR	R4, [PC, #220]
0x073E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x0740	0x4D51    LDR	R5, [PC, #324]
0x0742	0x4C38    LDR	R4, [PC, #224]
0x0744	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x0746	0x4D51    LDR	R5, [PC, #324]
0x0748	0x4C38    LDR	R4, [PC, #224]
0x074A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x074C	0x9C06    LDR	R4, [SP, #24]
0x074E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0750	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x0754	0xF8AD0008  STRH	R0, [SP, #8]
0x0758	0x4630    MOV	R0, R6
0x075A	0xF7FFFEDF  BL	_GPIO_Alternate_Function_Enable+0
0x075E	0xF8BD0008  LDRH	R0, [SP, #8]
0x0762	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x0766	0xF10B0510  ADD	R5, R11, #16
0x076A	0x2400    MOVS	R4, #0
0x076C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x076E	0xF10B0510  ADD	R5, R11, #16
0x0772	0x682C    LDR	R4, [R5, #0]
0x0774	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x0776	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x0778	0xF10B050C  ADD	R5, R11, #12
0x077C	0x2400    MOVS	R4, #0
0x077E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x0780	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x0782	0xF4406080  ORR	R0, R0, #1024
0x0786	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x0788	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x078A	0xF10B050C  ADD	R5, R11, #12
0x078E	0x682C    LDR	R4, [R5, #0]
0x0790	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x0792	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x0794	0xF10B060C  ADD	R6, R11, #12
0x0798	0x2501    MOVS	R5, #1
0x079A	0x6834    LDR	R4, [R6, #0]
0x079C	0xF365344D  BFI	R4, R5, #13, #1
0x07A0	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x07A2	0xF10B060C  ADD	R6, R11, #12
0x07A6	0x2501    MOVS	R5, #1
0x07A8	0x6834    LDR	R4, [R6, #0]
0x07AA	0xF36504C3  BFI	R4, R5, #3, #1
0x07AE	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x07B0	0xF10B060C  ADD	R6, R11, #12
0x07B4	0x2501    MOVS	R5, #1
0x07B6	0x6834    LDR	R4, [R6, #0]
0x07B8	0xF3650482  BFI	R4, R5, #2, #1
0x07BC	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x07BE	0xF10B0514  ADD	R5, R11, #20
0x07C2	0x2400    MOVS	R4, #0
0x07C4	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x07C6	0x9D03    LDR	R5, [SP, #12]
0x07C8	0x2419    MOVS	R4, #25
0x07CA	0x4365    MULS	R5, R4, R5
0x07CC	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x07D0	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x07D4	0x2464    MOVS	R4, #100
0x07D6	0xFBB7F4F4  UDIV	R4, R7, R4
0x07DA	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x07DC	0x0935    LSRS	R5, R6, #4
0x07DE	0x2464    MOVS	R4, #100
0x07E0	0x436C    MULS	R4, R5, R4
0x07E2	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x07E4	0x0124    LSLS	R4, R4, #4
0x07E6	0xF2040532  ADDW	R5, R4, #50
0x07EA	0x2464    MOVS	R4, #100
0x07EC	0xFBB5F4F4  UDIV	R4, R5, R4
0x07F0	0xF004040F  AND	R4, R4, #15
0x07F4	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x07F8	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x07FC	0xB2A4    UXTH	R4, R4
0x07FE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x0800	0xF8DDE000  LDR	LR, [SP, #0]
0x0804	0xB009    ADD	SP, SP, #36
0x0806	0x4770    BX	LR
0x0808	0x38004001  	USART1_SR+0
0x080C	0x03384242  	RCC_APB2ENR+0
0x0810	0x09690000  	_UART1_Write+0
0x0814	0x00802000  	_UART_Wr_Ptr+0
0x0818	0x09C50000  	_UART1_Read+0
0x081C	0x00842000  	_UART_Rd_Ptr+0
0x0820	0x09DD0000  	_UART1_Data_Ready+0
0x0824	0x00882000  	_UART_Rdy_Ptr+0
0x0828	0x0B790000  	_UART1_Tx_Idle+0
0x082C	0x008C2000  	_UART_Tx_Idle_Ptr+0
0x0830	0x44004000  	USART2_SR+0
0x0834	0x03C44242  	RCC_APB1ENR+0
0x0838	0x09190000  	_UART2_Write+0
0x083C	0x0B610000  	_UART2_Read+0
0x0840	0x0B490000  	_UART2_Data_Ready+0
0x0844	0x0BC10000  	_UART2_Tx_Idle+0
0x0848	0x48004000  	USART3_SR+0
0x084C	0x03C84242  	RCC_APB1ENR+0
0x0850	0x08E10000  	_UART3_Write+0
0x0854	0x0BA90000  	_UART3_Read+0
0x0858	0x0B910000  	_UART3_Data_Ready+0
0x085C	0x0B310000  	_UART3_Tx_Idle+0
0x0860	0x4C004000  	UART4_SR+0
0x0864	0x03CC4242  	RCC_APB1ENR+0
0x0868	0x08FD0000  	_UART4_Write+0
0x086C	0x0AD10000  	_UART4_Read+0
0x0870	0x0AB90000  	_UART4_Data_Ready+0
0x0874	0x0AA10000  	_UART4_Tx_Idle+0
0x0878	0x50004000  	UART5_SR+0
0x087C	0x03D04242  	RCC_APB1ENR+0
0x0880	0x08C50000  	_UART5_Write+0
0x0884	0x0B190000  	_UART5_Read+0
0x0888	0x0B010000  	_UART5_Data_Ready+0
0x088C	0x0AE90000  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 452 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0474	0xB082    SUB	SP, SP, #8
0x0476	0xF8CDE000  STR	LR, [SP, #0]
0x047A	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 455 :: 		
0x047C	0x4619    MOV	R1, R3
0x047E	0x9101    STR	R1, [SP, #4]
0x0480	0xF7FFFFA6  BL	_Get_Fosc_kHz+0
0x0484	0xF24031E8  MOVW	R1, #1000
0x0488	0xFB00F201  MUL	R2, R0, R1
0x048C	0x9901    LDR	R1, [SP, #4]
0x048E	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 458 :: 		
0x0490	0x491F    LDR	R1, [PC, #124]
0x0492	0x7809    LDRB	R1, [R1, #0]
0x0494	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0498	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 459 :: 		
0x049A	0x491E    LDR	R1, [PC, #120]
0x049C	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x049E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x04A0	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 461 :: 		
0x04A2	0x1D1A    ADDS	R2, R3, #4
0x04A4	0x6819    LDR	R1, [R3, #0]
0x04A6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x04A8	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 463 :: 		
0x04AA	0x4919    LDR	R1, [PC, #100]
0x04AC	0x8809    LDRH	R1, [R1, #0]
0x04AE	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x04B2	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 464 :: 		
0x04B4	0x4917    LDR	R1, [PC, #92]
0x04B6	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x04B8	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x04BA	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 466 :: 		
0x04BC	0xF2030208  ADDW	R2, R3, #8
0x04C0	0x1D19    ADDS	R1, R3, #4
0x04C2	0x6809    LDR	R1, [R1, #0]
0x04C4	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x04C6	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
0x04C8	0x4911    LDR	R1, [PC, #68]
0x04CA	0x8809    LDRH	R1, [R1, #0]
0x04CC	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x04D0	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 469 :: 		
0x04D2	0x4910    LDR	R1, [PC, #64]
0x04D4	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x04D6	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x04D8	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 471 :: 		
0x04DA	0xF203020C  ADDW	R2, R3, #12
0x04DE	0x1D19    ADDS	R1, R3, #4
0x04E0	0x6809    LDR	R1, [R1, #0]
0x04E2	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x04E4	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 473 :: 		
0x04E6	0x490A    LDR	R1, [PC, #40]
0x04E8	0x8809    LDRH	R1, [R1, #0]
0x04EA	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x04EE	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 474 :: 		
0x04F0	0x4909    LDR	R1, [PC, #36]
0x04F2	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x04F4	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x04F6	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x04F8	0xF2030210  ADDW	R2, R3, #16
0x04FC	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0500	0x6809    LDR	R1, [R1, #0]
0x0502	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0506	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 477 :: 		
L_end_RCC_GetClocksFrequency:
0x0508	0xF8DDE000  LDR	LR, [SP, #0]
0x050C	0xB002    ADD	SP, SP, #8
0x050E	0x4770    BX	LR
0x0510	0x10044002  	RCC_CFGRbits+0
0x0514	0x18870000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0518	0x0A5C0000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x03D0	0x4801    LDR	R0, [PC, #4]
0x03D2	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x03D4	0x4770    BX	LR
0x03D6	0xBF00    NOP
0x03D8	0x007C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x051C	0xB081    SUB	SP, SP, #4
0x051E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0522	0x2201    MOVS	R2, #1
0x0524	0xB252    SXTB	R2, R2
0x0526	0x493E    LDR	R1, [PC, #248]
0x0528	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x052A	0xF2000168  ADDW	R1, R0, #104
0x052E	0x680B    LDR	R3, [R1, #0]
0x0530	0xF06F6100  MVN	R1, #134217728
0x0534	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0538	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x053A	0xF0036100  AND	R1, R3, #134217728
0x053E	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0540	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0542	0xF0024100  AND	R1, R2, #-2147483648
0x0546	0xF1B14F00  CMP	R1, #-2147483648
0x054A	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x054C	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x054E	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0550	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0552	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0554	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0556	0xF4042170  AND	R1, R4, #983040
0x055A	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x055C	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x055E	0xF64F71FF  MOVW	R1, #65535
0x0562	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0566	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0568	0xF4041140  AND	R1, R4, #3145728
0x056C	0xF5B11F40  CMP	R1, #3145728
0x0570	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0572	0xF06F6170  MVN	R1, #251658240
0x0576	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x057A	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x057C	0x492A    LDR	R1, [PC, #168]
0x057E	0x680A    LDR	R2, [R1, #0]
0x0580	0xF06F6170  MVN	R1, #251658240
0x0584	0x400A    ANDS	R2, R1
0x0586	0x4928    LDR	R1, [PC, #160]
0x0588	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x058A	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x058C	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x058E	0xF4041180  AND	R1, R4, #1048576
0x0592	0xF5B11F80  CMP	R1, #1048576
0x0596	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0598	0xF04F0103  MOV	R1, #3
0x059C	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x059E	0x43C9    MVN	R1, R1
0x05A0	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x05A4	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x05A8	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x05AA	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x05AC	0x0D61    LSRS	R1, R4, #21
0x05AE	0x0109    LSLS	R1, R1, #4
0x05B0	0xFA05F101  LSL	R1, R5, R1
0x05B4	0x43C9    MVN	R1, R1
0x05B6	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x05B8	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x05BC	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x05BE	0x0D61    LSRS	R1, R4, #21
0x05C0	0x0109    LSLS	R1, R1, #4
0x05C2	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x05C6	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x05C8	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x05CA	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x05CE	0xF1B14F00  CMP	R1, #-2147483648
0x05D2	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x05D4	0x4913    LDR	R1, [PC, #76]
0x05D6	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x05D8	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x05DA	0x4913    LDR	R1, [PC, #76]
0x05DC	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x05DE	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x05E2	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x05E4	0xEA4F018A  LSL	R1, R10, #2
0x05E8	0xEB090101  ADD	R1, R9, R1, LSL #0
0x05EC	0x6809    LDR	R1, [R1, #0]
0x05EE	0xF1B13FFF  CMP	R1, #-1
0x05F2	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x05F4	0xF1090134  ADD	R1, R9, #52
0x05F8	0xEA4F038A  LSL	R3, R10, #2
0x05FC	0x18C9    ADDS	R1, R1, R3
0x05FE	0x6809    LDR	R1, [R1, #0]
0x0600	0x460A    MOV	R2, R1
0x0602	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0606	0x6809    LDR	R1, [R1, #0]
0x0608	0x4608    MOV	R0, R1
0x060A	0x4611    MOV	R1, R2
0x060C	0xF7FFFEE6  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0610	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0614	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0616	0xF8DDE000  LDR	LR, [SP, #0]
0x061A	0xB001    ADD	SP, SP, #4
0x061C	0x4770    BX	LR
0x061E	0xBF00    NOP
0x0620	0x03004242  	RCC_APB2ENRbits+0
0x0624	0x001C4001  	AFIO_MAPR2+0
0x0628	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x03DC	0xB083    SUB	SP, SP, #12
0x03DE	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x03E2	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x03E6	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x03E8	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x03EA	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x03EE	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x03F0	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x03F2	0x4A19    LDR	R2, [PC, #100]
0x03F4	0x9202    STR	R2, [SP, #8]
0x03F6	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x03F8	0x4A18    LDR	R2, [PC, #96]
0x03FA	0x9202    STR	R2, [SP, #8]
0x03FC	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x03FE	0x4A18    LDR	R2, [PC, #96]
0x0400	0x9202    STR	R2, [SP, #8]
0x0402	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0404	0x4A17    LDR	R2, [PC, #92]
0x0406	0x9202    STR	R2, [SP, #8]
0x0408	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x040A	0x4A17    LDR	R2, [PC, #92]
0x040C	0x9202    STR	R2, [SP, #8]
0x040E	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0410	0x4A16    LDR	R2, [PC, #88]
0x0412	0x9202    STR	R2, [SP, #8]
0x0414	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0416	0x4A16    LDR	R2, [PC, #88]
0x0418	0x9202    STR	R2, [SP, #8]
0x041A	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x041C	0x2800    CMP	R0, #0
0x041E	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0420	0x2801    CMP	R0, #1
0x0422	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0424	0x2802    CMP	R0, #2
0x0426	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0428	0x2803    CMP	R0, #3
0x042A	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x042C	0x2804    CMP	R0, #4
0x042E	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0430	0x2805    CMP	R0, #5
0x0432	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0434	0x2806    CMP	R0, #6
0x0436	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0438	0x2201    MOVS	R2, #1
0x043A	0xB212    SXTH	R2, R2
0x043C	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x043E	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0442	0x9802    LDR	R0, [SP, #8]
0x0444	0x460A    MOV	R2, R1
0x0446	0xF8BD1004  LDRH	R1, [SP, #4]
0x044A	0xF7FFFEC7  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x044E	0xF8DDE000  LDR	LR, [SP, #0]
0x0452	0xB003    ADD	SP, SP, #12
0x0454	0x4770    BX	LR
0x0456	0xBF00    NOP
0x0458	0x08004001  	#1073809408
0x045C	0x0C004001  	#1073810432
0x0460	0x10004001  	#1073811456
0x0464	0x14004001  	#1073812480
0x0468	0x18004001  	#1073813504
0x046C	0x1C004001  	#1073814528
0x0470	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01DC	0xB081    SUB	SP, SP, #4
0x01DE	0xF8CDE000  STR	LR, [SP, #0]
0x01E2	0xB28C    UXTH	R4, R1
0x01E4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01E6	0x4B77    LDR	R3, [PC, #476]
0x01E8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01EC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01EE	0x4618    MOV	R0, R3
0x01F0	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01F4	0xF1B40FFF  CMP	R4, #255
0x01F8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01FA	0x4B73    LDR	R3, [PC, #460]
0x01FC	0x429D    CMP	R5, R3
0x01FE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0200	0xF04F3333  MOV	R3, #858993459
0x0204	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0206	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0208	0x2D42    CMP	R5, #66
0x020A	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x020C	0xF04F3344  MOV	R3, #1145324612
0x0210	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0212	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0214	0xF64F73FF  MOVW	R3, #65535
0x0218	0x429C    CMP	R4, R3
0x021A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x021C	0x4B6A    LDR	R3, [PC, #424]
0x021E	0x429D    CMP	R5, R3
0x0220	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0222	0xF04F3333  MOV	R3, #858993459
0x0226	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0228	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x022A	0xF04F3333  MOV	R3, #858993459
0x022E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0230	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0232	0x2D42    CMP	R5, #66
0x0234	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0236	0xF04F3344  MOV	R3, #1145324612
0x023A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x023C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x023E	0xF04F3344  MOV	R3, #1145324612
0x0242	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0244	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0246	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0248	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x024A	0xF0050301  AND	R3, R5, #1
0x024E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0250	0x2100    MOVS	R1, #0
0x0252	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0254	0xF0050302  AND	R3, R5, #2
0x0258	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x025A	0xF40573C0  AND	R3, R5, #384
0x025E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0260	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0262	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0264	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0266	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0268	0xF0050304  AND	R3, R5, #4
0x026C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x026E	0xF0050320  AND	R3, R5, #32
0x0272	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0274	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0276	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0278	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x027A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x027C	0xF0050308  AND	R3, R5, #8
0x0280	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0282	0xF0050320  AND	R3, R5, #32
0x0286	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0288	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x028A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x028C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x028E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0290	0x4B4E    LDR	R3, [PC, #312]
0x0292	0xEA050303  AND	R3, R5, R3, LSL #0
0x0296	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0298	0x2003    MOVS	R0, #3
0x029A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x029C	0xF4057300  AND	R3, R5, #512
0x02A0	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x02A2	0x2002    MOVS	R0, #2
0x02A4	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x02A6	0xF4056380  AND	R3, R5, #1024
0x02AA	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x02AC	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x02AE	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x02B0	0xF005030C  AND	R3, R5, #12
0x02B4	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x02B6	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x02B8	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x02BA	0xF00403FF  AND	R3, R4, #255
0x02BE	0xB29B    UXTH	R3, R3
0x02C0	0x2B00    CMP	R3, #0
0x02C2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02C4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02C6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02C8	0xFA1FF884  UXTH	R8, R4
0x02CC	0x4632    MOV	R2, R6
0x02CE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02D0	0x2808    CMP	R0, #8
0x02D2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02D4	0xF04F0301  MOV	R3, #1
0x02D8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02DC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02E0	0x42A3    CMP	R3, R4
0x02E2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02E4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02E6	0xF04F030F  MOV	R3, #15
0x02EA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02EC	0x43DB    MVN	R3, R3
0x02EE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02F2	0xFA01F305  LSL	R3, R1, R5
0x02F6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02FA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02FC	0xF4067381  AND	R3, R6, #258
0x0300	0xF5B37F81  CMP	R3, #258
0x0304	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0306	0xF2020414  ADDW	R4, R2, #20
0x030A	0xF04F0301  MOV	R3, #1
0x030E	0x4083    LSLS	R3, R0
0x0310	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0312	0xF0060382  AND	R3, R6, #130
0x0316	0x2B82    CMP	R3, #130
0x0318	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x031A	0xF2020410  ADDW	R4, R2, #16
0x031E	0xF04F0301  MOV	R3, #1
0x0322	0x4083    LSLS	R3, R0
0x0324	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0326	0x462F    MOV	R7, R5
0x0328	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x032A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x032C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x032E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0330	0xFA1FF088  UXTH	R0, R8
0x0334	0x460F    MOV	R7, R1
0x0336	0x4631    MOV	R1, R6
0x0338	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x033A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x033C	0x460F    MOV	R7, R1
0x033E	0x4629    MOV	R1, R5
0x0340	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0342	0xF1B00FFF  CMP	R0, #255
0x0346	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0348	0x1D33    ADDS	R3, R6, #4
0x034A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x034E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0350	0x2A08    CMP	R2, #8
0x0352	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0354	0xF2020408  ADDW	R4, R2, #8
0x0358	0xF04F0301  MOV	R3, #1
0x035C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0360	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0364	0x42A3    CMP	R3, R4
0x0366	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0368	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x036A	0xF04F030F  MOV	R3, #15
0x036E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0370	0x43DB    MVN	R3, R3
0x0372	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0376	0xFA07F305  LSL	R3, R7, R5
0x037A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x037E	0xF4017381  AND	R3, R1, #258
0x0382	0xF5B37F81  CMP	R3, #258
0x0386	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0388	0xF2060514  ADDW	R5, R6, #20
0x038C	0xF2020408  ADDW	R4, R2, #8
0x0390	0xF04F0301  MOV	R3, #1
0x0394	0x40A3    LSLS	R3, R4
0x0396	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0398	0xF0010382  AND	R3, R1, #130
0x039C	0x2B82    CMP	R3, #130
0x039E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x03A0	0xF2060510  ADDW	R5, R6, #16
0x03A4	0xF2020408  ADDW	R4, R2, #8
0x03A8	0xF04F0301  MOV	R3, #1
0x03AC	0x40A3    LSLS	R3, R4
0x03AE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x03B0	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x03B2	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x03B4	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x03B6	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x03B8	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x03BC	0xF8DDE000  LDR	LR, [SP, #0]
0x03C0	0xB001    ADD	SP, SP, #4
0x03C2	0x4770    BX	LR
0x03C4	0xFC00FFFF  	#-1024
0x03C8	0x00140008  	#524308
0x03CC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0152	0x4919    LDR	R1, [PC, #100]
0x0154	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0158	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x015A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x015C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x015E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0160	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0162	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0164	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0166	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0168	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x016A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x016C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x016E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0170	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0172	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0174	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0176	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x017A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x017C	0x490F    LDR	R1, [PC, #60]
0x017E	0x4288    CMP	R0, R1
0x0180	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0182	0x490F    LDR	R1, [PC, #60]
0x0184	0x4288    CMP	R0, R1
0x0186	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0188	0x490E    LDR	R1, [PC, #56]
0x018A	0x4288    CMP	R0, R1
0x018C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x018E	0x490E    LDR	R1, [PC, #56]
0x0190	0x4288    CMP	R0, R1
0x0192	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0194	0x490D    LDR	R1, [PC, #52]
0x0196	0x4288    CMP	R0, R1
0x0198	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x019A	0x490D    LDR	R1, [PC, #52]
0x019C	0x4288    CMP	R0, R1
0x019E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x01A0	0x490C    LDR	R1, [PC, #48]
0x01A2	0x4288    CMP	R0, R1
0x01A4	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01A6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x01A8	0x490B    LDR	R1, [PC, #44]
0x01AA	0x6809    LDR	R1, [R1, #0]
0x01AC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01B0	0x4909    LDR	R1, [PC, #36]
0x01B2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x01B4	0xB001    ADD	SP, SP, #4
0x01B6	0x4770    BX	LR
0x01B8	0xFC00FFFF  	#-1024
0x01BC	0x08004001  	#1073809408
0x01C0	0x0C004001  	#1073810432
0x01C4	0x10004001  	#1073811456
0x01C8	0x14004001  	#1073812480
0x01CC	0x18004001  	#1073813504
0x01D0	0x1C004001  	#1073814528
0x01D4	0x20004001  	#1073815552
0x01D8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
easymx_v7_STM32F107VC__uartInit_2:
;__em_f107vc_uart.c, 35 :: 		static T_mikrobus_ret _uartInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x0C94	0xB081    SUB	SP, SP, #4
0x0C96	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_uart.c, 37 :: 		UART2_Init_Advanced( (unsigned long) cfg[0], (unsigned int) cfg[1], (unsigned int) cfg[2], (unsigned int)cfg[3], &_GPIO_MODULE_USART2_PD56);
0x0C9A	0x4D0B    LDR	R5, [PC, #44]
0x0C9C	0xF200010C  ADDW	R1, R0, #12
0x0CA0	0x680C    LDR	R4, [R1, #0]
0x0CA2	0xF2000108  ADDW	R1, R0, #8
0x0CA6	0x680B    LDR	R3, [R1, #0]
0x0CA8	0x1D01    ADDS	R1, R0, #4
0x0CAA	0x680A    LDR	R2, [R1, #0]
0x0CAC	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x0CAE	0x4608    MOV	R0, R1
0x0CB0	0xB291    UXTH	R1, R2
0x0CB2	0xB29A    UXTH	R2, R3
0x0CB4	0xB2A3    UXTH	R3, R4
0x0CB6	0xB420    PUSH	(R5)
0x0CB8	0xF7FFFDEA  BL	_UART2_Init_Advanced+0
0x0CBC	0xB001    ADD	SP, SP, #4
;__em_f107vc_uart.c, 38 :: 		return _MIKROBUS_OK;
0x0CBE	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_uart.c, 39 :: 		}
L_end__uartInit_2:
0x0CC0	0xF8DDE000  LDR	LR, [SP, #0]
0x0CC4	0xB001    ADD	SP, SP, #4
0x0CC6	0x4770    BX	LR
0x0CC8	0x17140000  	__GPIO_MODULE_USART2_PD56+0
; end of easymx_v7_STM32F107VC__uartInit_2
_UART2_Init_Advanced:
;__Lib_UART_123_45.c, 378 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0890	0xB081    SUB	SP, SP, #4
0x0892	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0896	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 380 :: 		
0x0898	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x089A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x089C	0xB408    PUSH	(R3)
0x089E	0xB293    UXTH	R3, R2
0x08A0	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x08A2	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x08A4	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x08A6	0xF7FFFED1  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x08AA	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 381 :: 		
L_end_UART2_Init_Advanced:
0x08AC	0xF8DDE000  LDR	LR, [SP, #0]
0x08B0	0xB001    ADD	SP, SP, #4
0x08B2	0x4770    BX	LR
0x08B4	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
_mikrobus_logInit:
;easymx_v7_STM32F107VC.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x0F78	0xB081    SUB	SP, SP, #4
0x0F7A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 285 :: 		switch( port )
0x0F7E	0xE011    B	L_mikrobus_logInit88
; port end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x0F80	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x0F82	0xF7FFFEDB  BL	easymx_v7_STM32F107VC__log_init1+0
0x0F86	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x0F88	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x0F8A	0xF7FFFEBB  BL	easymx_v7_STM32F107VC__log_init2+0
0x0F8E	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x0F90	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x0F92	0xF7FFFE63  BL	easymx_v7_STM32F107VC__log_initUartA+0
0x0F96	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
0x0F98	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x0F9A	0xF7FFFE2D  BL	easymx_v7_STM32F107VC__log_initUartB+0
0x0F9E	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit94:
0x0FA0	0x2001    MOVS	R0, #1
0x0FA2	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x0FA4	0x2800    CMP	R0, #0
0x0FA6	0xD0EB    BEQ	L_mikrobus_logInit90
0x0FA8	0x2801    CMP	R0, #1
0x0FAA	0xD0ED    BEQ	L_mikrobus_logInit91
0x0FAC	0x2820    CMP	R0, #32
0x0FAE	0xD0EF    BEQ	L_mikrobus_logInit92
0x0FB0	0x2830    CMP	R0, #48
0x0FB2	0xD0F1    BEQ	L_mikrobus_logInit93
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x0FB4	0xE7F4    B	L_mikrobus_logInit94
;easymx_v7_STM32F107VC.c, 317 :: 		}
L_end_mikrobus_logInit:
0x0FB6	0xF8DDE000  LDR	LR, [SP, #0]
0x0FBA	0xB001    ADD	SP, SP, #4
0x0FBC	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_STM32F107VC__log_init1:
;__em_f107vc_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x0D3C	0xB081    SUB	SP, SP, #4
0x0D3E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 25 :: 		UART3_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PD89);
0x0D42	0x4909    LDR	R1, [PC, #36]
0x0D44	0xB402    PUSH	(R1)
0x0D46	0xF2400300  MOVW	R3, #0
0x0D4A	0xF2400200  MOVW	R2, #0
0x0D4E	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x0D52	0xF7FFFDF5  BL	_UART3_Init_Advanced+0
0x0D56	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 26 :: 		logger = UART3_Write;
0x0D58	0x4A04    LDR	R2, [PC, #16]
0x0D5A	0x4905    LDR	R1, [PC, #20]
0x0D5C	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 27 :: 		return 0;
0x0D5E	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 28 :: 		}
L_end__log_init1:
0x0D60	0xF8DDE000  LDR	LR, [SP, #0]
0x0D64	0xB001    ADD	SP, SP, #4
0x0D66	0x4770    BX	LR
0x0D68	0x16A80000  	__GPIO_MODULE_USART3_PD89+0
0x0D6C	0x08E10000  	_UART3_Write+0
0x0D70	0x00782000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init1
easymx_v7_STM32F107VC__log_init2:
;__em_f107vc_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x0D04	0xB081    SUB	SP, SP, #4
0x0D06	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 32 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x0D0A	0x4909    LDR	R1, [PC, #36]
0x0D0C	0xB402    PUSH	(R1)
0x0D0E	0xF2400300  MOVW	R3, #0
0x0D12	0xF2400200  MOVW	R2, #0
0x0D16	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x0D1A	0xF7FFFDB9  BL	_UART2_Init_Advanced+0
0x0D1E	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 33 :: 		logger = UART2_Write;
0x0D20	0x4A04    LDR	R2, [PC, #16]
0x0D22	0x4905    LDR	R1, [PC, #20]
0x0D24	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 34 :: 		return 0;
0x0D26	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 35 :: 		}
L_end__log_init2:
0x0D28	0xF8DDE000  LDR	LR, [SP, #0]
0x0D2C	0xB001    ADD	SP, SP, #4
0x0D2E	0x4770    BX	LR
0x0D30	0x17140000  	__GPIO_MODULE_USART2_PD56+0
0x0D34	0x09190000  	_UART2_Write+0
0x0D38	0x00782000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init2
easymx_v7_STM32F107VC__log_initUartA:
;__em_f107vc_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x0C5C	0xB081    SUB	SP, SP, #4
0x0C5E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 39 :: 		UART1_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x0C62	0x4909    LDR	R1, [PC, #36]
0x0C64	0xB402    PUSH	(R1)
0x0C66	0xF2400300  MOVW	R3, #0
0x0C6A	0xF2400200  MOVW	R2, #0
0x0C6E	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x0C72	0xF7FFFE87  BL	_UART1_Init_Advanced+0
0x0C76	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 40 :: 		logger = UART1_Write;
0x0C78	0x4A04    LDR	R2, [PC, #16]
0x0C7A	0x4905    LDR	R1, [PC, #20]
0x0C7C	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 41 :: 		return 0;
0x0C7E	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 42 :: 		}
L_end__log_initUartA:
0x0C80	0xF8DDE000  LDR	LR, [SP, #0]
0x0C84	0xB001    ADD	SP, SP, #4
0x0C86	0x4770    BX	LR
0x0C88	0x17800000  	__GPIO_MODULE_USART1_PA9_10+0
0x0C8C	0x09690000  	_UART1_Write+0
0x0C90	0x00782000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartA
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0984	0xB081    SUB	SP, SP, #4
0x0986	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x098A	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x098C	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x098E	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0990	0xB408    PUSH	(R3)
0x0992	0xB293    UXTH	R3, R2
0x0994	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0996	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0998	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x099A	0xF7FFFE57  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x099E	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x09A0	0xF8DDE000  LDR	LR, [SP, #0]
0x09A4	0xB001    ADD	SP, SP, #4
0x09A6	0x4770    BX	LR
0x09A8	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
easymx_v7_STM32F107VC__log_initUartB:
;__em_f107vc_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x0BF8	0xB081    SUB	SP, SP, #4
0x0BFA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 46 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x0BFE	0x4909    LDR	R1, [PC, #36]
0x0C00	0xB402    PUSH	(R1)
0x0C02	0xF2400300  MOVW	R3, #0
0x0C06	0xF2400200  MOVW	R2, #0
0x0C0A	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x0C0E	0xF7FFFE3F  BL	_UART2_Init_Advanced+0
0x0C12	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 47 :: 		logger = UART2_Write;
0x0C14	0x4A04    LDR	R2, [PC, #16]
0x0C16	0x4905    LDR	R1, [PC, #20]
0x0C18	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 48 :: 		return 0;
0x0C1A	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 49 :: 		}
L_end__log_initUartB:
0x0C1C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C20	0xB001    ADD	SP, SP, #4
0x0C22	0x4770    BX	LR
0x0C24	0x17140000  	__GPIO_MODULE_USART2_PD56+0
0x0C28	0x09190000  	_UART2_Write+0
0x0C2C	0x00782000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartB
_mikrobus_logWrite:
;easymx_v7_STM32F107VC.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x0D8C	0xB083    SUB	SP, SP, #12
0x0D8E	0xF8CDE000  STR	LR, [SP, #0]
0x0D92	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x0D94	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_STM32F107VC.c, 322 :: 		uint8_t row = 13;
0x0D96	0x220D    MOVS	R2, #13
0x0D98	0xF88D2008  STRB	R2, [SP, #8]
0x0D9C	0x220A    MOVS	R2, #10
0x0D9E	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_STM32F107VC.c, 323 :: 		uint8_t line = 10;
;easymx_v7_STM32F107VC.c, 324 :: 		switch( format )
0x0DA2	0xE01F    B	L_mikrobus_logWrite95
; format end address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite97:
;easymx_v7_STM32F107VC.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x0DA4	0xF7FFFF18  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 328 :: 		break;
0x0DA8	0xE023    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite98:
;easymx_v7_STM32F107VC.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite99:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x0DAA	0x7802    LDRB	R2, [R0, #0]
0x0DAC	0xB12A    CBZ	R2, L_mikrobus_logWrite100
;easymx_v7_STM32F107VC.c, 332 :: 		_log_write( ptr );
0x0DAE	0x9001    STR	R0, [SP, #4]
0x0DB0	0xF7FFFF12  BL	easymx_v7_STM32F107VC__log_write+0
0x0DB4	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 333 :: 		ptr++;
0x0DB6	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x0DB8	0xE7F7    B	L_mikrobus_logWrite99
L_mikrobus_logWrite100:
;easymx_v7_STM32F107VC.c, 335 :: 		break;
0x0DBA	0xE01A    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite101:
;easymx_v7_STM32F107VC.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite102:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x0DBC	0x7802    LDRB	R2, [R0, #0]
0x0DBE	0xB12A    CBZ	R2, L_mikrobus_logWrite103
;easymx_v7_STM32F107VC.c, 339 :: 		_log_write( ptr );
0x0DC0	0x9001    STR	R0, [SP, #4]
0x0DC2	0xF7FFFF09  BL	easymx_v7_STM32F107VC__log_write+0
0x0DC6	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 340 :: 		ptr++;
0x0DC8	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x0DCA	0xE7F7    B	L_mikrobus_logWrite102
L_mikrobus_logWrite103:
;easymx_v7_STM32F107VC.c, 342 :: 		_log_write( &row );
0x0DCC	0xAA02    ADD	R2, SP, #8
0x0DCE	0x4610    MOV	R0, R2
0x0DD0	0xF7FFFF02  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 343 :: 		_log_write( &line );
0x0DD4	0xF10D0209  ADD	R2, SP, #9
0x0DD8	0x4610    MOV	R0, R2
0x0DDA	0xF7FFFEFD  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 344 :: 		break;
0x0DDE	0xE008    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 345 :: 		default :
L_mikrobus_logWrite104:
;easymx_v7_STM32F107VC.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x0DE0	0x2006    MOVS	R0, #6
0x0DE2	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_STM32F107VC.c, 347 :: 		}
L_mikrobus_logWrite95:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x0DE4	0x2900    CMP	R1, #0
0x0DE6	0xD0DD    BEQ	L_mikrobus_logWrite97
0x0DE8	0x2901    CMP	R1, #1
0x0DEA	0xD0DE    BEQ	L_mikrobus_logWrite98
0x0DEC	0x2902    CMP	R1, #2
0x0DEE	0xD0E5    BEQ	L_mikrobus_logWrite101
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x0DF0	0xE7F6    B	L_mikrobus_logWrite104
L_mikrobus_logWrite96:
;easymx_v7_STM32F107VC.c, 348 :: 		return 0;
0x0DF2	0x2000    MOVS	R0, #0
;easymx_v7_STM32F107VC.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x0DF4	0xF8DDE000  LDR	LR, [SP, #0]
0x0DF8	0xB003    ADD	SP, SP, #12
0x0DFA	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_STM32F107VC__log_write:
;__em_f107vc_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x0BD8	0xB081    SUB	SP, SP, #4
0x0BDA	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_f107vc_log.c, 19 :: 		logger( *data_ );
0x0BDE	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x0BE0	0xB2CC    UXTB	R4, R1
0x0BE2	0xB2A0    UXTH	R0, R4
0x0BE4	0x4C03    LDR	R4, [PC, #12]
0x0BE6	0x6824    LDR	R4, [R4, #0]
0x0BE8	0x47A0    BLX	R4
;__em_f107vc_log.c, 20 :: 		return 0;
0x0BEA	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 21 :: 		}
L_end__log_write:
0x0BEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0BF0	0xB001    ADD	SP, SP, #4
0x0BF2	0x4770    BX	LR
0x0BF4	0x00782000  	_logger+0
; end of easymx_v7_STM32F107VC__log_write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x0968	0xB081    SUB	SP, SP, #4
0x096A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x096E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0970	0x4803    LDR	R0, [PC, #12]
0x0972	0xF7FFFE5B  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x0976	0xF8DDE000  LDR	LR, [SP, #0]
0x097A	0xB001    ADD	SP, SP, #4
0x097C	0x4770    BX	LR
0x097E	0xBF00    NOP
0x0980	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x062C	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x062E	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0632	0x4601    MOV	R1, R0
0x0634	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0638	0x680B    LDR	R3, [R1, #0]
0x063A	0xF3C312C0  UBFX	R2, R3, #7, #1
0x063E	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0640	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x0642	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0644	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x0646	0xB001    ADD	SP, SP, #4
0x0648	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x0918	0xB081    SUB	SP, SP, #4
0x091A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x091E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0920	0x4803    LDR	R0, [PC, #12]
0x0922	0xF7FFFE83  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x0926	0xF8DDE000  LDR	LR, [SP, #0]
0x092A	0xB001    ADD	SP, SP, #4
0x092C	0x4770    BX	LR
0x092E	0xBF00    NOP
0x0930	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x08E0	0xB081    SUB	SP, SP, #4
0x08E2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x08E6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x08E8	0x4803    LDR	R0, [PC, #12]
0x08EA	0xF7FFFE9F  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x08EE	0xF8DDE000  LDR	LR, [SP, #0]
0x08F2	0xB001    ADD	SP, SP, #4
0x08F4	0x4770    BX	LR
0x08F6	0xBF00    NOP
0x08F8	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x08FC	0xB081    SUB	SP, SP, #4
0x08FE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x0902	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0904	0x4803    LDR	R0, [PC, #12]
0x0906	0xF7FFFE91  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x090A	0xF8DDE000  LDR	LR, [SP, #0]
0x090E	0xB001    ADD	SP, SP, #4
0x0910	0x4770    BX	LR
0x0912	0xBF00    NOP
0x0914	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x08C4	0xB081    SUB	SP, SP, #4
0x08C6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x08CA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x08CC	0x4803    LDR	R0, [PC, #12]
0x08CE	0xF7FFFEAD  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x08D2	0xF8DDE000  LDR	LR, [SP, #0]
0x08D6	0xB001    ADD	SP, SP, #4
0x08D8	0x4770    BX	LR
0x08DA	0xBF00    NOP
0x08DC	0x50004000  	UART5_SR+0
; end of _UART5_Write
_applicationInit:
;Click_UART1Wire_STM.c, 46 :: 		void applicationInit()
0x14A4	0xB081    SUB	SP, SP, #4
0x14A6	0xF8CDE000  STR	LR, [SP, #0]
;Click_UART1Wire_STM.c, 48 :: 		uart1wire_uartDriverInit( (T_UART1WIRE_P)&_MIKROBUS1_GPIO, (T_UART1WIRE_P)&_MIKROBUS1_UART );
0x14AA	0x4912    LDR	R1, [PC, #72]
0x14AC	0x4812    LDR	R0, [PC, #72]
0x14AE	0xF7FFFD87  BL	_uart1wire_uartDriverInit+0
;Click_UART1Wire_STM.c, 51 :: 		RXNEIE_USART3_CR1_bit = 1;
0x14B2	0x2101    MOVS	R1, #1
0x14B4	0xB249    SXTB	R1, R1
0x14B6	0x4811    LDR	R0, [PC, #68]
0x14B8	0x6001    STR	R1, [R0, #0]
;Click_UART1Wire_STM.c, 52 :: 		NVIC_IntEnable(IVT_INT_USART3);
0x14BA	0xF2400037  MOVW	R0, #55
0x14BE	0xF7FFFCCF  BL	_NVIC_IntEnable+0
;Click_UART1Wire_STM.c, 55 :: 		uart1wire_reset();
0x14C2	0xF7FFFD99  BL	_uart1wire_reset+0
;Click_UART1Wire_STM.c, 56 :: 		uart1wire_goToDataMode();
0x14C6	0xF7FFFD27  BL	_uart1wire_goToDataMode+0
;Click_UART1Wire_STM.c, 57 :: 		Delay_10ms();
0x14CA	0xF7FFFD49  BL	_Delay_10ms+0
;Click_UART1Wire_STM.c, 58 :: 		uart1wire_writeCommand(_UART1WIRE_SKIP_ROM);
0x14CE	0x20CC    MOVS	R0, __UART1WIRE_SKIP_ROM
0x14D0	0xF7FFFD18  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_STM.c, 59 :: 		uart1wire_writeCommand( 0x4E );
0x14D4	0x204E    MOVS	R0, #78
0x14D6	0xF7FFFD15  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_STM.c, 60 :: 		uart1wire_writeCommand( 0x00 );
0x14DA	0x2000    MOVS	R0, #0
0x14DC	0xF7FFFD12  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_STM.c, 61 :: 		uart1wire_writeCommand( 0x00 );
0x14E0	0x2000    MOVS	R0, #0
0x14E2	0xF7FFFD0F  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_STM.c, 62 :: 		uart1wire_writeCommand( 0x60 );
0x14E6	0x2060    MOVS	R0, #96
0x14E8	0xF7FFFD0C  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_STM.c, 63 :: 		}
L_end_applicationInit:
0x14EC	0xF8DDE000  LDR	LR, [SP, #0]
0x14F0	0xB001    ADD	SP, SP, #4
0x14F2	0x4770    BX	LR
0x14F4	0x18A80000  	__MIKROBUS1_UART+0
0x14F8	0x17EC0000  	__MIKROBUS1_GPIO+0
0x14FC	0x01944209  	RXNEIE_USART3_CR1_bit+0
; end of _applicationInit
_NVIC_IntEnable:
;__Lib_System_105_107.c, 156 :: 		
; ivt start address is: 0 (R0)
0x0E60	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_105_107.c, 168 :: 		
0x0E62	0x2804    CMP	R0, #4
0x0E64	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 173 :: 		
0x0E66	0x4919    LDR	R1, [PC, #100]
0x0E68	0x6809    LDR	R1, [R1, #0]
0x0E6A	0xF4413280  ORR	R2, R1, #65536
0x0E6E	0x4917    LDR	R1, [PC, #92]
0x0E70	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 174 :: 		
0x0E72	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_105_107.c, 175 :: 		
; ivt start address is: 0 (R0)
0x0E74	0x2805    CMP	R0, #5
0x0E76	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 180 :: 		
0x0E78	0x4914    LDR	R1, [PC, #80]
0x0E7A	0x6809    LDR	R1, [R1, #0]
0x0E7C	0xF4413200  ORR	R2, R1, #131072
0x0E80	0x4912    LDR	R1, [PC, #72]
0x0E82	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 181 :: 		
0x0E84	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_105_107.c, 182 :: 		
; ivt start address is: 0 (R0)
0x0E86	0x2806    CMP	R0, #6
0x0E88	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 187 :: 		
0x0E8A	0x4910    LDR	R1, [PC, #64]
0x0E8C	0x6809    LDR	R1, [R1, #0]
0x0E8E	0xF4412280  ORR	R2, R1, #262144
0x0E92	0x490E    LDR	R1, [PC, #56]
0x0E94	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 188 :: 		
0x0E96	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_105_107.c, 189 :: 		
; ivt start address is: 0 (R0)
0x0E98	0x280F    CMP	R0, #15
0x0E9A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 194 :: 		
0x0E9C	0x490C    LDR	R1, [PC, #48]
0x0E9E	0x6809    LDR	R1, [R1, #0]
0x0EA0	0xF0410202  ORR	R2, R1, #2
0x0EA4	0x490A    LDR	R1, [PC, #40]
0x0EA6	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 195 :: 		
0x0EA8	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_105_107.c, 196 :: 		
; ivt start address is: 0 (R0)
0x0EAA	0x2810    CMP	R0, #16
0x0EAC	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_105_107.c, 201 :: 		
0x0EAE	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0EB2	0x0961    LSRS	R1, R4, #5
0x0EB4	0x008A    LSLS	R2, R1, #2
0x0EB6	0x4907    LDR	R1, [PC, #28]
0x0EB8	0x188B    ADDS	R3, R1, R2
;__Lib_System_105_107.c, 202 :: 		
0x0EBA	0xF004021F  AND	R2, R4, #31
0x0EBE	0xF04F0101  MOV	R1, #1
0x0EC2	0x4091    LSLS	R1, R2
0x0EC4	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 203 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_105_107.c, 204 :: 		
L_end_NVIC_IntEnable:
0x0EC6	0xB001    ADD	SP, SP, #4
0x0EC8	0x4770    BX	LR
0x0ECA	0xBF00    NOP
0x0ECC	0xED24E000  	SCB_SHCRS+0
0x0ED0	0xE010E000  	STK_CTRL+0
0x0ED4	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_uart1wire_uartDriverInit:
;__uart1wire_driver.c, 66 :: 		void uart1wire_uartDriverInit(T_UART1WIRE_P gpioObj, T_UART1WIRE_P uartObj)
; uartObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x0FC0	0xB081    SUB	SP, SP, #4
0x0FC2	0xF8CDE000  STR	LR, [SP, #0]
0x0FC6	0x4603    MOV	R3, R0
; uartObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; uartObj start address is: 4 (R1)
;__uart1wire_driver.c, 68 :: 		hal_uartMap( (T_HAL_P)uartObj );
0x0FC8	0x4608    MOV	R0, R1
; uartObj end address is: 4 (R1)
0x0FCA	0xF7FFFE33  BL	__uart1wire_driver_hal_uartMap+0
;__uart1wire_driver.c, 69 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x0FCE	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0x0FD0	0xF7FFFE2E  BL	__uart1wire_driver_hal_gpioMap+0
;__uart1wire_driver.c, 70 :: 		}
L_end_uart1wire_uartDriverInit:
0x0FD4	0xF8DDE000  LDR	LR, [SP, #0]
0x0FD8	0xB001    ADD	SP, SP, #4
0x0FDA	0x4770    BX	LR
; end of _uart1wire_uartDriverInit
__uart1wire_driver_hal_uartMap:
;__hal_stm32.c, 133 :: 		static void hal_uartMap(T_HAL_P uartObj)
; uartObj start address is: 0 (R0)
; uartObj end address is: 0 (R0)
; uartObj start address is: 0 (R0)
;__hal_stm32.c, 137 :: 		fp_uartWrite = tmp->uartWrite;
0x0C34	0x6802    LDR	R2, [R0, #0]
0x0C36	0x4906    LDR	R1, [PC, #24]
0x0C38	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 138 :: 		fp_uartRead  = tmp->uartRead;
0x0C3A	0x1D01    ADDS	R1, R0, #4
0x0C3C	0x680A    LDR	R2, [R1, #0]
0x0C3E	0x4905    LDR	R1, [PC, #20]
0x0C40	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 139 :: 		fp_uartReady = tmp->uartReady;
0x0C42	0xF2000108  ADDW	R1, R0, #8
; uartObj end address is: 0 (R0)
0x0C46	0x680A    LDR	R2, [R1, #0]
0x0C48	0x4903    LDR	R1, [PC, #12]
0x0C4A	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 140 :: 		}
L_end_hal_uartMap:
0x0C4C	0x4770    BX	LR
0x0C4E	0xBF00    NOP
0x0C50	0x00902000  	__uart1wire_driver_fp_uartWrite+0
0x0C54	0x00942000  	__uart1wire_driver_fp_uartRead+0
0x0C58	0x00982000  	__uart1wire_driver_fp_uartReady+0
; end of __uart1wire_driver_hal_uartMap
__uart1wire_driver_hal_gpioMap:
;__uart1wire_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__uart1wire_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x0C30	0x4770    BX	LR
; end of __uart1wire_driver_hal_gpioMap
_uart1wire_reset:
;__uart1wire_driver.c, 96 :: 		void uart1wire_reset()
0x0FF8	0xB081    SUB	SP, SP, #4
0x0FFA	0xF8CDE000  STR	LR, [SP, #0]
;__uart1wire_driver.c, 98 :: 		hal_uartWrite( _UART1WIRE_COMMAND_MODE );
0x0FFE	0x20E3    MOVS	R0, #227
0x1000	0xF7FFFEB8  BL	__uart1wire_driver_hal_uartWrite+0
;__uart1wire_driver.c, 99 :: 		Delay_1ms();
0x1004	0xF7FFFD2C  BL	_Delay_1ms+0
;__uart1wire_driver.c, 100 :: 		Delay_1ms();
0x1008	0xF7FFFD2A  BL	_Delay_1ms+0
;__uart1wire_driver.c, 101 :: 		hal_uartWrite( _UART1WIRE_RESET );
0x100C	0x20C1    MOVS	R0, #193
0x100E	0xF7FFFEB1  BL	__uart1wire_driver_hal_uartWrite+0
;__uart1wire_driver.c, 102 :: 		}
L_end_uart1wire_reset:
0x1012	0xF8DDE000  LDR	LR, [SP, #0]
0x1016	0xB001    ADD	SP, SP, #4
0x1018	0x4770    BX	LR
; end of _uart1wire_reset
__uart1wire_driver_hal_uartWrite:
;__hal_stm32.c, 142 :: 		static void hal_uartWrite(uint8_t input)
; input start address is: 0 (R0)
0x0D74	0xB081    SUB	SP, SP, #4
0x0D76	0xF8CDE000  STR	LR, [SP, #0]
; input end address is: 0 (R0)
; input start address is: 0 (R0)
;__hal_stm32.c, 144 :: 		fp_uartWrite(input);
; input end address is: 0 (R0)
0x0D7A	0x4C03    LDR	R4, [PC, #12]
0x0D7C	0x6824    LDR	R4, [R4, #0]
0x0D7E	0x47A0    BLX	R4
;__hal_stm32.c, 145 :: 		}
L_end_hal_uartWrite:
0x0D80	0xF8DDE000  LDR	LR, [SP, #0]
0x0D84	0xB001    ADD	SP, SP, #4
0x0D86	0x4770    BX	LR
0x0D88	0x00902000  	__uart1wire_driver_fp_uartWrite+0
; end of __uart1wire_driver_hal_uartWrite
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x0A60	0xF64267DF  MOVW	R7, #11999
0x0A64	0xF2C00700  MOVT	R7, #0
L_Delay_1ms14:
0x0A68	0x1E7F    SUBS	R7, R7, #1
0x0A6A	0xD1FD    BNE	L_Delay_1ms14
0x0A6C	0xBF00    NOP
0x0A6E	0xBF00    NOP
0x0A70	0xBF00    NOP
0x0A72	0xBF00    NOP
0x0A74	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x0A76	0x4770    BX	LR
; end of _Delay_1ms
_uart1wire_goToDataMode:
;__uart1wire_driver.c, 91 :: 		void uart1wire_goToDataMode()
0x0F18	0xB081    SUB	SP, SP, #4
0x0F1A	0xF8CDE000  STR	LR, [SP, #0]
;__uart1wire_driver.c, 93 :: 		hal_uartWrite( _UART1WIRE_DATA_MODE );
0x0F1E	0x20E1    MOVS	R0, #225
0x0F20	0xF7FFFF28  BL	__uart1wire_driver_hal_uartWrite+0
;__uart1wire_driver.c, 94 :: 		}
L_end_uart1wire_goToDataMode:
0x0F24	0xF8DDE000  LDR	LR, [SP, #0]
0x0F28	0xB001    ADD	SP, SP, #4
0x0F2A	0x4770    BX	LR
; end of _uart1wire_goToDataMode
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x0F60	0xF24D47BF  MOVW	R7, #54463
0x0F64	0xF2C00701  MOVT	R7, #1
L_Delay_10ms22:
0x0F68	0x1E7F    SUBS	R7, R7, #1
0x0F6A	0xD1FD    BNE	L_Delay_10ms22
0x0F6C	0xBF00    NOP
0x0F6E	0xBF00    NOP
0x0F70	0xBF00    NOP
0x0F72	0xBF00    NOP
0x0F74	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x0F76	0x4770    BX	LR
; end of _Delay_10ms
_uart1wire_writeCommand:
;__uart1wire_driver.c, 76 :: 		void uart1wire_writeCommand(uint8_t input)
; input start address is: 0 (R0)
0x0F04	0xB081    SUB	SP, SP, #4
0x0F06	0xF8CDE000  STR	LR, [SP, #0]
; input end address is: 0 (R0)
; input start address is: 0 (R0)
;__uart1wire_driver.c, 78 :: 		hal_uartWrite( input );
; input end address is: 0 (R0)
0x0F0A	0xF7FFFF33  BL	__uart1wire_driver_hal_uartWrite+0
;__uart1wire_driver.c, 79 :: 		}
L_end_uart1wire_writeCommand:
0x0F0E	0xF8DDE000  LDR	LR, [SP, #0]
0x0F12	0xB001    ADD	SP, SP, #4
0x0F14	0x4770    BX	LR
; end of _uart1wire_writeCommand
_applicationTask:
;Click_UART1Wire_STM.c, 65 :: 		void applicationTask()
0x13B8	0xB081    SUB	SP, SP, #4
0x13BA	0xF8CDE000  STR	LR, [SP, #0]
;Click_UART1Wire_STM.c, 68 :: 		uart1wire_reset();
0x13BE	0xF7FFFE1B  BL	_uart1wire_reset+0
;Click_UART1Wire_STM.c, 69 :: 		uart1wire_goToDataMode();
0x13C2	0xF7FFFDA9  BL	_uart1wire_goToDataMode+0
;Click_UART1Wire_STM.c, 70 :: 		Delay_10ms();
0x13C6	0xF7FFFDCB  BL	_Delay_10ms+0
;Click_UART1Wire_STM.c, 71 :: 		uart1wire_writeCommand(_UART1WIRE_SKIP_ROM);
0x13CA	0x20CC    MOVS	R0, __UART1WIRE_SKIP_ROM
0x13CC	0xF7FFFD9A  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_STM.c, 72 :: 		uart1wire_writeCommand( 0x44 );
0x13D0	0x2044    MOVS	R0, #68
0x13D2	0xF7FFFD97  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_STM.c, 73 :: 		Delay_ms( 750 );
0x13D6	0xF245473F  MOVW	R7, #21567
0x13DA	0xF2C00789  MOVT	R7, #137
0x13DE	0xBF00    NOP
0x13E0	0xBF00    NOP
L_applicationTask2:
0x13E2	0x1E7F    SUBS	R7, R7, #1
0x13E4	0xD1FD    BNE	L_applicationTask2
0x13E6	0xBF00    NOP
0x13E8	0xBF00    NOP
0x13EA	0xBF00    NOP
;Click_UART1Wire_STM.c, 76 :: 		uart1wire_reset();
0x13EC	0xF7FFFE04  BL	_uart1wire_reset+0
;Click_UART1Wire_STM.c, 77 :: 		uart1wire_goToDataMode();
0x13F0	0xF7FFFD92  BL	_uart1wire_goToDataMode+0
;Click_UART1Wire_STM.c, 78 :: 		Delay_10ms();
0x13F4	0xF7FFFDB4  BL	_Delay_10ms+0
;Click_UART1Wire_STM.c, 79 :: 		uart1wire_writeCommand(_UART1WIRE_SKIP_ROM);
0x13F8	0x20CC    MOVS	R0, __UART1WIRE_SKIP_ROM
0x13FA	0xF7FFFD83  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_STM.c, 80 :: 		uart1wire_writeCommand( 0xBE );
0x13FE	0x20BE    MOVS	R0, #190
0x1400	0xF7FFFD80  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_STM.c, 81 :: 		Delay_10ms();
0x1404	0xF7FFFDAC  BL	_Delay_10ms+0
;Click_UART1Wire_STM.c, 83 :: 		uart1wire_readData(&dataBuffer[0], 8);
0x1408	0x2108    MOVS	R1, #8
0x140A	0x481B    LDR	R0, [PC, #108]
0x140C	0xF7FFFCF6  BL	_uart1wire_readData+0
;Click_UART1Wire_STM.c, 85 :: 		Temp = dataBuffer[ 1 ];
0x1410	0x481A    LDR	R0, [PC, #104]
0x1412	0x7800    LDRB	R0, [R0, #0]
0x1414	0x4A1A    LDR	R2, [PC, #104]
0x1416	0x8010    STRH	R0, [R2, #0]
;Click_UART1Wire_STM.c, 86 :: 		Temp = Temp << 8;
0x1418	0x4610    MOV	R0, R2
0x141A	0x8800    LDRH	R0, [R0, #0]
0x141C	0x0201    LSLS	R1, R0, #8
0x141E	0xB289    UXTH	R1, R1
0x1420	0x8011    STRH	R1, [R2, #0]
;Click_UART1Wire_STM.c, 87 :: 		Temp = Temp | dataBuffer[ 0 ];
0x1422	0x4815    LDR	R0, [PC, #84]
0x1424	0x7800    LDRB	R0, [R0, #0]
0x1426	0xEA410000  ORR	R0, R1, R0, LSL #0
0x142A	0xB280    UXTH	R0, R0
0x142C	0x8010    STRH	R0, [R2, #0]
;Click_UART1Wire_STM.c, 89 :: 		fTemp = Temp * 0.0625;
0x142E	0xF7FFFD53  BL	__UnsignedIntegralToFloat+0
0x1432	0xF04F5276  MOV	R2, #1031798784
0x1436	0xF7FFFDF1  BL	__Mul_FP+0
0x143A	0x4912    LDR	R1, [PC, #72]
0x143C	0x6008    STR	R0, [R1, #0]
;Click_UART1Wire_STM.c, 90 :: 		mikrobus_logWrite(" Temperature : ", _LOG_TEXT);
0x143E	0x4812    LDR	R0, [PC, #72]
0x1440	0x2101    MOVS	R1, #1
0x1442	0xF7FFFCA3  BL	_mikrobus_logWrite+0
;Click_UART1Wire_STM.c, 91 :: 		FloatToStr(fTemp, demoText);
0x1446	0x480F    LDR	R0, [PC, #60]
0x1448	0x6800    LDR	R0, [R0, #0]
0x144A	0x4910    LDR	R1, [PC, #64]
0x144C	0xF7FFFE2C  BL	_FloatToStr+0
;Click_UART1Wire_STM.c, 92 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x1450	0x2102    MOVS	R1, #2
0x1452	0x480E    LDR	R0, [PC, #56]
0x1454	0xF7FFFC9A  BL	_mikrobus_logWrite+0
;Click_UART1Wire_STM.c, 94 :: 		Delay_ms( 1000 );
0x1458	0xF64127FF  MOVW	R7, #6911
0x145C	0xF2C007B7  MOVT	R7, #183
L_applicationTask4:
0x1460	0x1E7F    SUBS	R7, R7, #1
0x1462	0xD1FD    BNE	L_applicationTask4
0x1464	0xBF00    NOP
0x1466	0xBF00    NOP
0x1468	0xBF00    NOP
0x146A	0xBF00    NOP
0x146C	0xBF00    NOP
;Click_UART1Wire_STM.c, 95 :: 		}
L_end_applicationTask:
0x146E	0xF8DDE000  LDR	LR, [SP, #0]
0x1472	0xB001    ADD	SP, SP, #4
0x1474	0x4770    BX	LR
0x1476	0xBF00    NOP
0x1478	0x00002000  	_dataBuffer+0
0x147C	0x00012000  	_dataBuffer+1
0x1480	0x003C2000  	_Temp+0
0x1484	0x00402000  	_fTemp+0
0x1488	0x000A2000  	?lstr2_Click_UART1Wire_STM+0
0x148C	0x00442000  	_demoText+0
; end of _applicationTask
_uart1wire_readData:
;__uart1wire_driver.c, 110 :: 		void uart1wire_readData(uint8_t *buf, uint8_t nData)
0x0DFC	0xB084    SUB	SP, SP, #16
0x0DFE	0xF8CDE000  STR	LR, [SP, #0]
0x0E02	0x9002    STR	R0, [SP, #8]
0x0E04	0xF88D100C  STRB	R1, [SP, #12]
;__uart1wire_driver.c, 114 :: 		for(cnt = 0; cnt < nData; cnt++)
0x0E08	0x2200    MOVS	R2, #0
0x0E0A	0xF88D2004  STRB	R2, [SP, #4]
L_uart1wire_readData0:
0x0E0E	0xF89D300C  LDRB	R3, [SP, #12]
0x0E12	0xF89D2004  LDRB	R2, [SP, #4]
0x0E16	0x429A    CMP	R2, R3
0x0E18	0xD21A    BCS	L_uart1wire_readData1
;__uart1wire_driver.c, 116 :: 		_readyFlag = 0;
0x0E1A	0x2300    MOVS	R3, #0
0x0E1C	0x4A0E    LDR	R2, [PC, #56]
0x0E1E	0x7013    STRB	R3, [R2, #0]
;__uart1wire_driver.c, 117 :: 		hal_uartWrite(_UART1WIRE_READ_SEQ);
0x0E20	0x20FF    MOVS	R0, #255
0x0E22	0xF7FFFFA7  BL	__uart1wire_driver_hal_uartWrite+0
;__uart1wire_driver.c, 118 :: 		while(1)
L_uart1wire_readData3:
;__uart1wire_driver.c, 120 :: 		if(_readyFlag == 1)
0x0E26	0x4A0C    LDR	R2, [PC, #48]
0x0E28	0x7812    LDRB	R2, [R2, #0]
0x0E2A	0x2A01    CMP	R2, #1
0x0E2C	0xD107    BNE	L_uart1wire_readData5
;__uart1wire_driver.c, 122 :: 		buf[ cnt ] = _readData;
0x0E2E	0xF89D3004  LDRB	R3, [SP, #4]
0x0E32	0x9A02    LDR	R2, [SP, #8]
0x0E34	0x18D3    ADDS	R3, R2, R3
0x0E36	0x4A09    LDR	R2, [PC, #36]
0x0E38	0x7812    LDRB	R2, [R2, #0]
0x0E3A	0x701A    STRB	R2, [R3, #0]
;__uart1wire_driver.c, 123 :: 		break;
0x0E3C	0xE000    B	L_uart1wire_readData4
;__uart1wire_driver.c, 124 :: 		}
L_uart1wire_readData5:
;__uart1wire_driver.c, 125 :: 		}
0x0E3E	0xE7F2    B	L_uart1wire_readData3
L_uart1wire_readData4:
;__uart1wire_driver.c, 126 :: 		Delay_10ms();
0x0E40	0xF000F88E  BL	_Delay_10ms+0
;__uart1wire_driver.c, 114 :: 		for(cnt = 0; cnt < nData; cnt++)
0x0E44	0xF89D2004  LDRB	R2, [SP, #4]
0x0E48	0x1C52    ADDS	R2, R2, #1
0x0E4A	0xF88D2004  STRB	R2, [SP, #4]
;__uart1wire_driver.c, 127 :: 		}
0x0E4E	0xE7DE    B	L_uart1wire_readData0
L_uart1wire_readData1:
;__uart1wire_driver.c, 128 :: 		}
L_end_uart1wire_readData:
0x0E50	0xF8DDE000  LDR	LR, [SP, #0]
0x0E54	0xB004    ADD	SP, SP, #16
0x0E56	0x4770    BX	LR
0x0E58	0x003A2000  	__uart1wire_driver__readyFlag+0
0x0E5C	0x003B2000  	__uart1wire_driver__readData+0
; end of _uart1wire_readData
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x0ED8	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x0EDA	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x0EDC	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x0EDE	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x0EE0	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x0EE2	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x0EE6	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x0EE8	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x0EEA	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x0EEC	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x0EEE	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x0EF0	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x0EF2	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x0EF4	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x0EF6	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x0EF8	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x0EFC	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x0F00	0xB001    ADD	SP, SP, #4
0x0F02	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x101C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x101E	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x1020	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x1024	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x1026	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x102A	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x102E	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x1032	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x1036	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x1038	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x103A	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x103E	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x1042	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x1044	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x1046	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x1048	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x104C	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x1050	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x1052	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x1054	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x1058	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x105C	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x105E	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x1060	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x1062	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x1064	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x1068	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x106A	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x106C	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x106E	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x1070	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x1072	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x1074	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x1076	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x1078	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x107A	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x107C	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x1080	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x1082	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x1084	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x1086	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x108A	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x108E	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x1092	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x1094	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x1096	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x1098	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x109A	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x109E	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x10A2	0xB001    ADD	SP, SP, #4
0x10A4	0x4770    BX	LR
; end of __Mul_FP
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 4 (R1)
; fnum start address is: 0 (R0)
0x10A8	0xB082    SUB	SP, SP, #8
0x10AA	0xF8CDE000  STR	LR, [SP, #0]
0x10AE	0x4602    MOV	R2, R0
0x10B0	0x460C    MOV	R4, R1
; str end address is: 4 (R1)
; fnum end address is: 0 (R0)
; fnum start address is: 8 (R2)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x10B2	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 4 (R1)
0x10B4	0x2100    MOVS	R1, #0
0x10B6	0xB249    SXTB	R1, R1
;__Lib_Conversions.c, 638 :: 		
0x10B8	0x9201    STR	R2, [SP, #4]
; fnum end address is: 8 (R2)
;__Lib_Conversions.c, 639 :: 		
0x10BA	0x9A01    LDR	R2, [SP, #4]
0x10BC	0xF1B23FFF  CMP	R2, #-1
0x10C0	0xD106    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 640 :: 		
0x10C2	0x4A71    LDR	R2, [PC, #452]
0x10C4	0x4611    MOV	R1, R2
0x10C6	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x10C8	0xF7FFFCD6  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x10CC	0x2003    MOVS	R0, #3
0x10CE	0xE0D7    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x10D0	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x10D2	0xAA01    ADD	R2, SP, #4
0x10D4	0x1CD2    ADDS	R2, R2, #3
0x10D6	0x7812    LDRB	R2, [R2, #0]
0x10D8	0xF0020280  AND	R2, R2, #128
0x10DC	0xB2D2    UXTB	R2, R2
0x10DE	0xB172    CBZ	R2, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x10E0	0xAA01    ADD	R2, SP, #4
0x10E2	0x1CD3    ADDS	R3, R2, #3
0x10E4	0x781A    LDRB	R2, [R3, #0]
0x10E6	0xF0820280  EOR	R2, R2, #128
0x10EA	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 646 :: 		
0x10EC	0x1C6A    ADDS	R2, R5, #1
; i end address is: 20 (R5)
; i start address is: 12 (R3)
0x10EE	0xB2D3    UXTB	R3, R2
;__Lib_Conversions.c, 647 :: 		
0x10F0	0x222D    MOVS	R2, #45
0x10F2	0x7022    STRB	R2, [R4, #0]
0x10F4	0x1C62    ADDS	R2, R4, #1
0x10F6	0x4614    MOV	R4, R2
; i end address is: 12 (R3)
; str end address is: 16 (R4)
0x10F8	0xB2DE    UXTB	R6, R3
0x10FA	0x46A2    MOV	R10, R4
;__Lib_Conversions.c, 648 :: 		
0x10FC	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x10FE	0x46A2    MOV	R10, R4
0x1100	0xB2EE    UXTB	R6, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
0x1102	0x9A01    LDR	R2, [SP, #4]
0x1104	0xB932    CBNZ	R2, L_FloatToStr119
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
; i end address is: 24 (R6)
;__Lib_Conversions.c, 650 :: 		
0x1106	0x4A61    LDR	R2, [PC, #388]
0x1108	0x4611    MOV	R1, R2
0x110A	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x110C	0xF7FFFCB4  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x1110	0x2000    MOVS	R0, #0
0x1112	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x1114	0x9A01    LDR	R2, [SP, #4]
0x1116	0xF1B24FFF  CMP	R2, #2139095040
0x111A	0xD106    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 654 :: 		
0x111C	0x4A5C    LDR	R2, [PC, #368]
0x111E	0x4611    MOV	R1, R2
0x1120	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x1122	0xF7FFFCA9  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x1126	0xB2F0    UXTB	R0, R6
; i end address is: 24 (R6)
0x1128	0xE0AA    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; str start address is: 40 (R10)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x112A	0xFA5FF980  UXTB	R9, R0
; dexpon end address is: 4 (R1)
; str end address is: 40 (R10)
0x112E	0xFA4FF881  SXTB	R8, R1
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 40 (R10)
; dexpon start address is: 32 (R8)
; bpoint start address is: 36 (R9)
0x1132	0x9A01    LDR	R2, [SP, #4]
0x1134	0xF04F507E  MOV	R0, #1065353216
0x1138	0xF7FFFC5C  BL	__Compare_FP+0
0x113C	0xF2400000  MOVW	R0, #0
0x1140	0xDD00    BLE	L__FloatToStr239
0x1142	0x2001    MOVS	R0, #1
L__FloatToStr239:
0x1144	0xB148    CBZ	R0, L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x1146	0x9A01    LDR	R2, [SP, #4]
0x1148	0x4852    LDR	R0, [PC, #328]
0x114A	0xF7FFFF67  BL	__Mul_FP+0
0x114E	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 666 :: 		
0x1150	0xF1A80801  SUB	R8, R8, #1
0x1154	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 667 :: 		
0x1158	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; str end address is: 40 (R10)
; dexpon end address is: 32 (R8)
L_FloatToStr123:
; bpoint end address is: 36 (R9)
; bpoint start address is: 36 (R9)
; dexpon start address is: 32 (R8)
; str start address is: 40 (R10)
0x115A	0x9A01    LDR	R2, [SP, #4]
0x115C	0x484D    LDR	R0, [PC, #308]
0x115E	0xF7FFFC49  BL	__Compare_FP+0
0x1162	0xF2400000  MOVW	R0, #0
0x1166	0xDC00    BGT	L__FloatToStr240
0x1168	0x2001    MOVS	R0, #1
L__FloatToStr240:
0x116A	0xB148    CBZ	R0, L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x116C	0x9A01    LDR	R2, [SP, #4]
0x116E	0x484A    LDR	R0, [PC, #296]
0x1170	0xF7FFFF54  BL	__Mul_FP+0
0x1174	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 674 :: 		
0x1176	0xF1080801  ADD	R8, R8, #1
0x117A	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 675 :: 		
0x117E	0xE7EC    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x1180	0x9A01    LDR	R2, [SP, #4]
0x1182	0x0052    LSLS	R2, R2, #1
0x1184	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 689 :: 		
0x1186	0xAA01    ADD	R2, SP, #4
0x1188	0x1CD2    ADDS	R2, R2, #3
0x118A	0x7812    LDRB	R2, [R2, #0]
0x118C	0x3A7F    SUBS	R2, #127
; d start address is: 0 (R0)
0x118E	0xB2D0    UXTB	R0, R2
;__Lib_Conversions.c, 692 :: 		
0x1190	0xAA01    ADD	R2, SP, #4
0x1192	0x1CD3    ADDS	R3, R2, #3
0x1194	0x2201    MOVS	R2, #1
0x1196	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 693 :: 		
0x1198	0x9A01    LDR	R2, [SP, #4]
0x119A	0x4082    LSLS	R2, R0
; d end address is: 0 (R0)
0x119C	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 694 :: 		
0x119E	0xAA01    ADD	R2, SP, #4
0x11A0	0x1CD2    ADDS	R2, R2, #3
0x11A2	0x7812    LDRB	R2, [R2, #0]
0x11A4	0x3230    ADDS	R2, #48
0x11A6	0xF88A2000  STRB	R2, [R10, #0]
0x11AA	0xF10A0001  ADD	R0, R10, #1
; str end address is: 40 (R10)
; str start address is: 0 (R0)
;__Lib_Conversions.c, 695 :: 		
0x11AE	0xF1B80F01  CMP	R8, #1
0x11B2	0xDB06    BLT	L__FloatToStr178
0x11B4	0xF1B80F06  CMP	R8, #6
0x11B8	0xDC03    BGT	L__FloatToStr177
0x11BA	0x4605    MOV	R5, R0
; bpoint end address is: 36 (R9)
0x11BC	0xFA5FF189  UXTB	R1, R9
0x11C0	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x11C2	0x222E    MOVS	R2, #46
0x11C4	0x7002    STRB	R2, [R0, #0]
0x11C6	0x1C45    ADDS	R5, R0, #1
; str end address is: 0 (R0)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 4 (R1)
0x11C8	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
; d start address is: 0 (R0)
0x11CA	0x2006    MOVS	R0, #6
; dexpon end address is: 32 (R8)
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x11CC	0xFA4FF488  SXTB	R4, R8
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x11D0	0xB300    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x11D2	0xAA01    ADD	R2, SP, #4
0x11D4	0x1CD3    ADDS	R3, R2, #3
0x11D6	0x2200    MOVS	R2, #0
0x11D8	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 701 :: 		
0x11DA	0x9A01    LDR	R2, [SP, #4]
0x11DC	0x0093    LSLS	R3, R2, #2
0x11DE	0x9A01    LDR	R2, [SP, #4]
0x11E0	0x18D2    ADDS	R2, R2, R3
0x11E2	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 702 :: 		
0x11E4	0x9A01    LDR	R2, [SP, #4]
0x11E6	0x0052    LSLS	R2, R2, #1
0x11E8	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 703 :: 		
0x11EA	0xAA01    ADD	R2, SP, #4
0x11EC	0x1CD2    ADDS	R2, R2, #3
0x11EE	0x7812    LDRB	R2, [R2, #0]
0x11F0	0x3230    ADDS	R2, #48
0x11F2	0x702A    STRB	R2, [R5, #0]
0x11F4	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x11F6	0xB951    CBNZ	R1, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x11F8	0x1E62    SUBS	R2, R4, #1
0x11FA	0xB252    SXTB	R2, R2
; dexpon end address is: 16 (R4)
; dexpon start address is: 12 (R3)
0x11FC	0xB253    SXTB	R3, R2
0x11FE	0xB922    CBNZ	R2, L__FloatToStr180
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 706 :: 		
0x1200	0x222E    MOVS	R2, #46
0x1202	0x702A    STRB	R2, [R5, #0]
0x1204	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x1206	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 708 :: 		
0x1208	0xE7FF    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x120A	0xB25C    SXTB	R4, R3
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0x120C	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x120E	0x1E40    SUBS	R0, R0, #1
0x1210	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x1212	0xE7DD    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x1214	0x4629    MOV	R1, R5
; dexpon end address is: 16 (R4)
0x1216	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 4 (R1)
0x1218	0x1E4A    SUBS	R2, R1, #1
0x121A	0x7812    LDRB	R2, [R2, #0]
0x121C	0x2A30    CMP	R2, #48
0x121E	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x1220	0x1E49    SUBS	R1, R1, #1
0x1222	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x1224	0x1E4A    SUBS	R2, R1, #1
0x1226	0x7812    LDRB	R2, [R2, #0]
0x1228	0x2A2E    CMP	R2, #46
0x122A	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x122C	0x1E49    SUBS	R1, R1, #1
; str end address is: 4 (R1)
0x122E	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 4 (R1)
0x1230	0xB310    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x1232	0x2265    MOVS	R2, #101
0x1234	0x700A    STRB	R2, [R1, #0]
0x1236	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 716 :: 		
0x1238	0x2800    CMP	R0, #0
0x123A	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x123C	0x222D    MOVS	R2, #45
0x123E	0x700A    STRB	R2, [R1, #0]
0x1240	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 718 :: 		
0x1242	0x4242    RSBS	R2, R0, #0
0x1244	0xB250    SXTB	R0, R2
; dexpon end address is: 0 (R0)
; str end address is: 4 (R1)
0x1246	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x1248	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x124A	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
; d start address is: 0 (R0)
0x124C	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x124E	0xB2DA    UXTB	R2, R3
; dexpon end address is: 12 (R3)
0x1250	0x2A09    CMP	R2, #9
0x1252	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x1254	0x220A    MOVS	R2, #10
0x1256	0xFBB0F2F2  UDIV	R2, R0, R2
0x125A	0xB2D2    UXTB	R2, R2
0x125C	0x3230    ADDS	R2, #48
0x125E	0x700A    STRB	R2, [R1, #0]
0x1260	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
0x1262	0xE7FF    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 4 (R1)
0x1264	0x230A    MOVS	R3, #10
0x1266	0xFBB0F2F3  UDIV	R2, R0, R3
0x126A	0xFB030212  MLS	R2, R3, R2, R0
0x126E	0xB2D2    UXTB	R2, R2
; d end address is: 0 (R0)
0x1270	0x3230    ADDS	R2, #48
0x1272	0x700A    STRB	R2, [R1, #0]
0x1274	0x1C48    ADDS	R0, R1, #1
; str end address is: 4 (R1)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x1276	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x1278	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x127A	0x2200    MOVS	R2, #0
0x127C	0x7002    STRB	R2, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x127E	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x1280	0xF8DDE000  LDR	LR, [SP, #0]
0x1284	0xB002    ADD	SP, SP, #8
0x1286	0x4770    BX	LR
0x1288	0x00302000  	?lstr1___Lib_Conversions+0
0x128C	0x00342000  	?lstr2___Lib_Conversions+0
0x1290	0x00362000  	?lstr3___Lib_Conversions+0
0x1294	0x00004120  	#1092616192
0x1298	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x0A78	0xB081    SUB	SP, SP, #4
0x0A7A	0x9100    STR	R1, [SP, #0]
0x0A7C	0x4601    MOV	R1, R0
0x0A7E	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x0A80	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x0A82	0x461C    MOV	R4, R3
0x0A84	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x0A86	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x0A88	0x4603    MOV	R3, R0
0x0A8A	0x1C42    ADDS	R2, R0, #1
0x0A8C	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x0A8E	0x781A    LDRB	R2, [R3, #0]
0x0A90	0x7022    STRB	R2, [R4, #0]
0x0A92	0x7822    LDRB	R2, [R4, #0]
0x0A94	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x0A96	0x462B    MOV	R3, R5
0x0A98	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x0A9A	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x0A9C	0xB001    ADD	SP, SP, #4
0x0A9E	0x4770    BX	LR
; end of _strcpy
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x09F4	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x09F6	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x09F8	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x09FA	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x09FC	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x09FE	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x0A02	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x0A06	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x0A08	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x0A0A	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x0A0C	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x0A0E	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x0A10	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x0A12	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x0A14	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x0A16	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x0A18	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x0A1A	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x0A1E	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x0A22	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x0A24	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x0A26	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x0A2A	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x0A2E	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x0A30	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x0A32	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x0A36	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x0A3A	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x0A3C	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x0A3E	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x0A40	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x0A42	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x0A44	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x0A46	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x0A48	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x0A4A	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x0A4C	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x0A4E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x0A50	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x0A52	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x0A54	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x0A58	0xB001    ADD	SP, SP, #4
0x0A5A	0x4770    BX	LR
; end of __Compare_FP
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 383 :: 		
0x1520	0xB081    SUB	SP, SP, #4
0x1522	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 386 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1526	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 387 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x1528	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 388 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x152A	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x152C	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 396 :: 		
0x152E	0xF64B3080  MOVW	R0, #48000
0x1532	0x4281    CMP	R1, R0
0x1534	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 397 :: 		
0x1536	0x4846    LDR	R0, [PC, #280]
0x1538	0x6800    LDR	R0, [R0, #0]
0x153A	0xF0400102  ORR	R1, R0, #2
0x153E	0x4844    LDR	R0, [PC, #272]
0x1540	0x6001    STR	R1, [R0, #0]
0x1542	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC233
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1544	0xF64550C0  MOVW	R0, #24000
0x1548	0x4281    CMP	R1, R0
0x154A	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 399 :: 		
0x154C	0x4840    LDR	R0, [PC, #256]
0x154E	0x6800    LDR	R0, [R0, #0]
0x1550	0xF0400101  ORR	R1, R0, #1
0x1554	0x483E    LDR	R0, [PC, #248]
0x1556	0x6001    STR	R1, [R0, #0]
0x1558	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 401 :: 		
0x155A	0x483D    LDR	R0, [PC, #244]
0x155C	0x6801    LDR	R1, [R0, #0]
0x155E	0xF06F0007  MVN	R0, #7
0x1562	0x4001    ANDS	R1, R0
0x1564	0x483A    LDR	R0, [PC, #232]
0x1566	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC235:
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 403 :: 		
0x1568	0xF7FFFEF0  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 405 :: 		
0x156C	0x4839    LDR	R0, [PC, #228]
0x156E	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 406 :: 		
0x1570	0x4839    LDR	R0, [PC, #228]
0x1572	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 407 :: 		
0x1574	0x4839    LDR	R0, [PC, #228]
0x1576	0xEA020100  AND	R1, R2, R0, LSL #0
0x157A	0x4839    LDR	R0, [PC, #228]
0x157C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 409 :: 		
0x157E	0xF0020001  AND	R0, R2, #1
0x1582	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1584	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 410 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1586	0x4836    LDR	R0, [PC, #216]
0x1588	0x6800    LDR	R0, [R0, #0]
0x158A	0xF0000002  AND	R0, R0, #2
0x158E	0x2800    CMP	R0, #0
0x1590	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC238
;__Lib_System_105_107.c, 411 :: 		
0x1592	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 412 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1594	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 409 :: 		
0x1596	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1598	0xF4023080  AND	R0, R2, #65536
0x159C	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x159E	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 415 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x15A0	0x482F    LDR	R0, [PC, #188]
0x15A2	0x6800    LDR	R0, [R0, #0]
0x15A4	0xF4003000  AND	R0, R0, #131072
0x15A8	0x2800    CMP	R0, #0
0x15AA	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC241
;__Lib_System_105_107.c, 416 :: 		
0x15AC	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC240
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 417 :: 		
; ulRCC_CR end address is: 8 (R2)
0x15AE	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 414 :: 		
0x15B0	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 417 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
;__Lib_System_105_107.c, 419 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x15B2	0xF0025080  AND	R0, R2, #268435456
0x15B6	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 420 :: 		
0x15B8	0x4829    LDR	R0, [PC, #164]
0x15BA	0x6800    LDR	R0, [R0, #0]
0x15BC	0xF0405180  ORR	R1, R0, #268435456
0x15C0	0x4827    LDR	R0, [PC, #156]
0x15C2	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 421 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x15C4	0x4826    LDR	R0, [PC, #152]
0x15C6	0x6800    LDR	R0, [R0, #0]
0x15C8	0xF0005000  AND	R0, R0, #536870912
0x15CC	0x2800    CMP	R0, #0
0x15CE	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC244
;__Lib_System_105_107.c, 422 :: 		
0x15D0	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC243
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 423 :: 		
; ulRCC_CR end address is: 8 (R2)
0x15D2	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 419 :: 		
;__Lib_System_105_107.c, 423 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
;__Lib_System_105_107.c, 425 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x15D4	0xF0026080  AND	R0, R2, #67108864
0x15D8	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 426 :: 		
0x15DA	0x4821    LDR	R0, [PC, #132]
0x15DC	0x6800    LDR	R0, [R0, #0]
0x15DE	0xF0406180  ORR	R1, R0, #67108864
0x15E2	0x481F    LDR	R0, [PC, #124]
0x15E4	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x15E6	0x4611    MOV	R1, R2
0x15E8	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC246:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x15EA	0x481D    LDR	R0, [PC, #116]
0x15EC	0x6800    LDR	R0, [R0, #0]
0x15EE	0xF0006000  AND	R0, R0, #134217728
0x15F2	0x2800    CMP	R0, #0
0x15F4	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC247
;__Lib_System_105_107.c, 428 :: 		
0x15F6	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC246
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x15F8	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 425 :: 		
0x15FA	0x4611    MOV	R1, R2
0x15FC	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x15FE	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1602	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 432 :: 		
0x1604	0x4816    LDR	R0, [PC, #88]
0x1606	0x6800    LDR	R0, [R0, #0]
0x1608	0xF0407180  ORR	R1, R0, #16777216
0x160C	0x4814    LDR	R0, [PC, #80]
0x160E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1610	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 433 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC249:
; ulRCC_CFGR start address is: 4 (R1)
0x1612	0x4813    LDR	R0, [PC, #76]
0x1614	0x6800    LDR	R0, [R0, #0]
0x1616	0xF0007000  AND	R0, R0, #33554432
0x161A	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC250
;__Lib_System_105_107.c, 434 :: 		
0x161C	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC249
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 435 :: 		
0x161E	0x460A    MOV	R2, R1
0x1620	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 431 :: 		
;__Lib_System_105_107.c, 435 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
;__Lib_System_105_107.c, 439 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 8 (R2)
0x1622	0x480C    LDR	R0, [PC, #48]
0x1624	0x6800    LDR	R0, [R0, #0]
0x1626	0xF000010C  AND	R1, R0, #12
0x162A	0x0090    LSLS	R0, R2, #2
0x162C	0xF000000C  AND	R0, R0, #12
0x1630	0x4281    CMP	R1, R0
0x1632	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1634	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 441 :: 		
L_end_InitialSetUpRCCRCC2:
0x1636	0xF8DDE000  LDR	LR, [SP, #0]
0x163A	0xB001    ADD	SP, SP, #4
0x163C	0x4770    BX	LR
0x163E	0xBF00    NOP
0x1640	0x00810501  	#83951745
0x1644	0x8402001D  	#1934338
0x1648	0x06440001  	#67140
0x164C	0x19400001  	#72000
0x1650	0x20004002  	FLASH_ACR+0
0x1654	0x10044002  	RCC_CFGR+0
0x1658	0x102C4002  	RCC_CFGR2+0
0x165C	0xFFFF000F  	#1048575
0x1660	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 356 :: 		
0x134C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 359 :: 		
0x134E	0x4815    LDR	R0, [PC, #84]
0x1350	0x6800    LDR	R0, [R0, #0]
0x1352	0xF0400101  ORR	R1, R0, #1
0x1356	0x4813    LDR	R0, [PC, #76]
0x1358	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x135A	0x4913    LDR	R1, [PC, #76]
0x135C	0x4813    LDR	R0, [PC, #76]
0x135E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x1360	0x4810    LDR	R0, [PC, #64]
0x1362	0x6801    LDR	R1, [R0, #0]
0x1364	0x4812    LDR	R0, [PC, #72]
0x1366	0x4001    ANDS	R1, R0
0x1368	0x480E    LDR	R0, [PC, #56]
0x136A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x136C	0x480D    LDR	R0, [PC, #52]
0x136E	0x6801    LDR	R1, [R0, #0]
0x1370	0xF46F2080  MVN	R0, #262144
0x1374	0x4001    ANDS	R1, R0
0x1376	0x480B    LDR	R0, [PC, #44]
0x1378	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 371 :: 		
0x137A	0x480C    LDR	R0, [PC, #48]
0x137C	0x6801    LDR	R1, [R0, #0]
0x137E	0xF46F00FE  MVN	R0, #8323072
0x1382	0x4001    ANDS	R1, R0
0x1384	0x4809    LDR	R0, [PC, #36]
0x1386	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 374 :: 		
0x1388	0x4806    LDR	R0, [PC, #24]
0x138A	0x6801    LDR	R1, [R0, #0]
0x138C	0xF06F50A0  MVN	R0, #335544320
0x1390	0x4001    ANDS	R1, R0
0x1392	0x4804    LDR	R0, [PC, #16]
0x1394	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 377 :: 		
0x1396	0xF04F0100  MOV	R1, #0
0x139A	0x4806    LDR	R0, [PC, #24]
0x139C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
L_end_SystemClockSetDefault:
0x139E	0xB001    ADD	SP, SP, #4
0x13A0	0x4770    BX	LR
0x13A2	0xBF00    NOP
0x13A4	0x10004002  	RCC_CR+0
0x13A8	0x0000F0FF  	#-251723776
0x13AC	0x10044002  	RCC_CFGR+0
0x13B0	0xFFFFFEF6  	#-17367041
0x13B4	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 443 :: 		
0x1664	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 444 :: 		
0x1666	0x4902    LDR	R1, [PC, #8]
0x1668	0x4802    LDR	R0, [PC, #8]
0x166A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 445 :: 		
L_end_InitialSetUpFosc:
0x166C	0xB001    ADD	SP, SP, #4
0x166E	0x4770    BX	LR
0x1670	0x19400001  	#72000
0x1674	0x007C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 307 :: 		
0x1678	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 308 :: 		
L___GenExcept28:
0x167A	0xE7FE    B	L___GenExcept28
;__Lib_System_105_107.c, 309 :: 		
L_end___GenExcept:
0x167C	0xB001    ADD	SP, SP, #4
0x167E	0x4770    BX	LR
; end of ___GenExcept
0x18B4	0xB500    PUSH	(R14)
0x18B6	0xF8DFB014  LDR	R11, [PC, #20]
0x18BA	0xF8DFA014  LDR	R10, [PC, #20]
0x18BE	0xF8DFC014  LDR	R12, [PC, #20]
0x18C2	0xF7FFFD1B  BL	4860
0x18C6	0xBD00    POP	(R15)
0x18C8	0x4770    BX	LR
0x18CA	0xBF00    NOP
0x18CC	0x00002000  	#536870912
0x18D0	0x003B2000  	#536870971
0x18D4	0x184C0000  	#6220
0x1934	0xB500    PUSH	(R14)
0x1936	0xF8DFB010  LDR	R11, [PC, #16]
0x193A	0xF8DFA010  LDR	R10, [PC, #16]
0x193E	0xF7FFFCE7  BL	4880
0x1942	0xBD00    POP	(R15)
0x1944	0x4770    BX	LR
0x1946	0xBF00    NOP
0x1948	0x00002000  	#536870912
0x194C	0x009C2000  	#536871068
_UART3_Interrupt:
;Click_UART1Wire_STM.c, 109 :: 		void UART3_Interrupt() iv IVT_INT_USART3 ics ICS_AUTO
0x1680	0xF84D4D04  PUSH	(R4)
0x1684	0xB081    SUB	SP, SP, #4
0x1686	0xF8CDE000  STR	LR, [SP, #0]
;Click_UART1Wire_STM.c, 111 :: 		readData = uart1wire_readByte();
0x168A	0xF7FFFF01  BL	_uart1wire_readByte+0
0x168E	0x4905    LDR	R1, [PC, #20]
0x1690	0x7008    STRB	R0, [R1, #0]
;Click_UART1Wire_STM.c, 112 :: 		uart1wire_storage(readData, 1);
0x1692	0x2101    MOVS	R1, #1
0x1694	0xF7FFFE28  BL	_uart1wire_storage+0
;Click_UART1Wire_STM.c, 113 :: 		}
L_end_UART3_Interrupt:
0x1698	0xF8DDE000  LDR	LR, [SP, #0]
0x169C	0xB001    ADD	SP, SP, #4
0x169E	0xF85D4B04  POP	(R4)
0x16A2	0x4770    BX	LR
0x16A4	0x003E2000  	_readData+0
; end of _UART3_Interrupt
_uart1wire_readByte:
;__uart1wire_driver.c, 81 :: 		uint8_t uart1wire_readByte()
0x1490	0xB081    SUB	SP, SP, #4
0x1492	0xF8CDE000  STR	LR, [SP, #0]
;__uart1wire_driver.c, 83 :: 		return hal_uartRead();
0x1496	0xF7FFFDA1  BL	__uart1wire_driver_hal_uartRead+0
;__uart1wire_driver.c, 84 :: 		}
L_end_uart1wire_readByte:
0x149A	0xF8DDE000  LDR	LR, [SP, #0]
0x149E	0xB001    ADD	SP, SP, #4
0x14A0	0x4770    BX	LR
; end of _uart1wire_readByte
__uart1wire_driver_hal_uartRead:
;__hal_stm32.c, 147 :: 		static uint8_t hal_uartRead()
0x0FDC	0xB081    SUB	SP, SP, #4
0x0FDE	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 149 :: 		return ( uint8_t )fp_uartRead();
0x0FE2	0x4C04    LDR	R4, [PC, #16]
0x0FE4	0x6824    LDR	R4, [R4, #0]
0x0FE6	0x47A0    BLX	R4
0x0FE8	0xB2C0    UXTB	R0, R0
;__hal_stm32.c, 150 :: 		}
L_end_hal_uartRead:
0x0FEA	0xF8DDE000  LDR	LR, [SP, #0]
0x0FEE	0xB001    ADD	SP, SP, #4
0x0FF0	0x4770    BX	LR
0x0FF2	0xBF00    NOP
0x0FF4	0x00942000  	__uart1wire_driver_fp_uartRead+0
; end of __uart1wire_driver_hal_uartRead
_UART1_Read:
;__Lib_UART_123_45.c, 104 :: 		
0x09C4	0xB081    SUB	SP, SP, #4
0x09C6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 105 :: 		
0x09CA	0x4803    LDR	R0, [PC, #12]
0x09CC	0xF7FFFFEE  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 106 :: 		
L_end_UART1_Read:
0x09D0	0xF8DDE000  LDR	LR, [SP, #0]
0x09D4	0xB001    ADD	SP, SP, #4
0x09D6	0x4770    BX	LR
0x09D8	0x38004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_UARTx_Read:
;__Lib_UART_123_45.c, 96 :: 		
; UART_Base start address is: 0 (R0)
0x09AC	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45.c, 98 :: 		
L___Lib_UART_123_45_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x09AE	0x6802    LDR	R2, [R0, #0]
0x09B0	0xF3C21140  UBFX	R1, R2, #5, #1
0x09B4	0xB901    CBNZ	R1, L___Lib_UART_123_45_UARTx_Read5
0x09B6	0xE7FA    B	L___Lib_UART_123_45_UARTx_Read4
L___Lib_UART_123_45_UARTx_Read5:
;__Lib_UART_123_45.c, 101 :: 		
0x09B8	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x09BA	0x6809    LDR	R1, [R1, #0]
0x09BC	0xB288    UXTH	R0, R1
;__Lib_UART_123_45.c, 102 :: 		
L_end_UARTx_Read:
0x09BE	0xB001    ADD	SP, SP, #4
0x09C0	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART_123_45.c, 131 :: 		
0x09DC	0xB081    SUB	SP, SP, #4
0x09DE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 132 :: 		
0x09E2	0x4803    LDR	R0, [PC, #12]
0x09E4	0xF7FFFF68  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 133 :: 		
L_end_UART1_Data_Ready:
0x09E8	0xF8DDE000  LDR	LR, [SP, #0]
0x09EC	0xB001    ADD	SP, SP, #4
0x09EE	0x4770    BX	LR
0x09F0	0x38004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_UARTx_Data_Ready:
;__Lib_UART_123_45.c, 126 :: 		
; UART_Base start address is: 0 (R0)
0x08B8	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 128 :: 		
0x08BA	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x08BC	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45.c, 129 :: 		
L_end_UARTx_Data_Ready:
0x08C0	0xB001    ADD	SP, SP, #4
0x08C2	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123_45.c, 212 :: 		
0x0B78	0xB081    SUB	SP, SP, #4
0x0B7A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 213 :: 		
0x0B7E	0x4803    LDR	R0, [PC, #12]
0x0B80	0xF7FFFED8  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 214 :: 		
L_end_UART1_Tx_Idle:
0x0B84	0xF8DDE000  LDR	LR, [SP, #0]
0x0B88	0xB001    ADD	SP, SP, #4
0x0B8A	0x4770    BX	LR
0x0B8C	0x38004001  	USART1_SR+0
; end of _UART1_Tx_Idle
__Lib_UART_123_45_UARTx_Tx_Idle:
;__Lib_UART_123_45.c, 208 :: 		
; UART_Base start address is: 0 (R0)
0x0934	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 209 :: 		
0x0936	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0938	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_123_45.c, 210 :: 		
L_end_UARTx_Tx_Idle:
0x093C	0xB001    ADD	SP, SP, #4
0x093E	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART_123_45.c, 108 :: 		
0x0B60	0xB081    SUB	SP, SP, #4
0x0B62	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 109 :: 		
0x0B66	0x4803    LDR	R0, [PC, #12]
0x0B68	0xF7FFFF20  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 110 :: 		
L_end_UART2_Read:
0x0B6C	0xF8DDE000  LDR	LR, [SP, #0]
0x0B70	0xB001    ADD	SP, SP, #4
0x0B72	0x4770    BX	LR
0x0B74	0x44004000  	USART2_SR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123_45.c, 135 :: 		
0x0B48	0xB081    SUB	SP, SP, #4
0x0B4A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 136 :: 		
0x0B4E	0x4803    LDR	R0, [PC, #12]
0x0B50	0xF7FFFEB2  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 137 :: 		
L_end_UART2_Data_Ready:
0x0B54	0xF8DDE000  LDR	LR, [SP, #0]
0x0B58	0xB001    ADD	SP, SP, #4
0x0B5A	0x4770    BX	LR
0x0B5C	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123_45.c, 216 :: 		
0x0BC0	0xB081    SUB	SP, SP, #4
0x0BC2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 217 :: 		
0x0BC6	0x4803    LDR	R0, [PC, #12]
0x0BC8	0xF7FFFEB4  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 218 :: 		
L_end_UART2_Tx_Idle:
0x0BCC	0xF8DDE000  LDR	LR, [SP, #0]
0x0BD0	0xB001    ADD	SP, SP, #4
0x0BD2	0x4770    BX	LR
0x0BD4	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123_45.c, 112 :: 		
0x0BA8	0xB081    SUB	SP, SP, #4
0x0BAA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 113 :: 		
0x0BAE	0x4803    LDR	R0, [PC, #12]
0x0BB0	0xF7FFFEFC  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 114 :: 		
L_end_UART3_Read:
0x0BB4	0xF8DDE000  LDR	LR, [SP, #0]
0x0BB8	0xB001    ADD	SP, SP, #4
0x0BBA	0x4770    BX	LR
0x0BBC	0x48004000  	USART3_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123_45.c, 139 :: 		
0x0B90	0xB081    SUB	SP, SP, #4
0x0B92	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 140 :: 		
0x0B96	0x4803    LDR	R0, [PC, #12]
0x0B98	0xF7FFFE8E  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 141 :: 		
L_end_UART3_Data_Ready:
0x0B9C	0xF8DDE000  LDR	LR, [SP, #0]
0x0BA0	0xB001    ADD	SP, SP, #4
0x0BA2	0x4770    BX	LR
0x0BA4	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123_45.c, 220 :: 		
0x0B30	0xB081    SUB	SP, SP, #4
0x0B32	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 221 :: 		
0x0B36	0x4803    LDR	R0, [PC, #12]
0x0B38	0xF7FFFEFC  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 222 :: 		
L_end_UART3_Tx_Idle:
0x0B3C	0xF8DDE000  LDR	LR, [SP, #0]
0x0B40	0xB001    ADD	SP, SP, #4
0x0B42	0x4770    BX	LR
0x0B44	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_123_45.c, 116 :: 		
0x0AD0	0xB081    SUB	SP, SP, #4
0x0AD2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 117 :: 		
0x0AD6	0x4803    LDR	R0, [PC, #12]
0x0AD8	0xF7FFFF68  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 118 :: 		
L_end_UART4_Read:
0x0ADC	0xF8DDE000  LDR	LR, [SP, #0]
0x0AE0	0xB001    ADD	SP, SP, #4
0x0AE2	0x4770    BX	LR
0x0AE4	0x4C004000  	UART4_SR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_123_45.c, 143 :: 		
0x0AB8	0xB081    SUB	SP, SP, #4
0x0ABA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 144 :: 		
0x0ABE	0x4803    LDR	R0, [PC, #12]
0x0AC0	0xF7FFFEFA  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 145 :: 		
L_end_UART4_Data_Ready:
0x0AC4	0xF8DDE000  LDR	LR, [SP, #0]
0x0AC8	0xB001    ADD	SP, SP, #4
0x0ACA	0x4770    BX	LR
0x0ACC	0x4C004000  	UART4_SR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_123_45.c, 224 :: 		
0x0AA0	0xB081    SUB	SP, SP, #4
0x0AA2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 225 :: 		
0x0AA6	0x4803    LDR	R0, [PC, #12]
0x0AA8	0xF7FFFF44  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 226 :: 		
L_end_UART4_Tx_Idle:
0x0AAC	0xF8DDE000  LDR	LR, [SP, #0]
0x0AB0	0xB001    ADD	SP, SP, #4
0x0AB2	0x4770    BX	LR
0x0AB4	0x4C004000  	UART4_SR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_123_45.c, 120 :: 		
0x0B18	0xB081    SUB	SP, SP, #4
0x0B1A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 121 :: 		
0x0B1E	0x4803    LDR	R0, [PC, #12]
0x0B20	0xF7FFFF44  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 122 :: 		
L_end_UART5_Read:
0x0B24	0xF8DDE000  LDR	LR, [SP, #0]
0x0B28	0xB001    ADD	SP, SP, #4
0x0B2A	0x4770    BX	LR
0x0B2C	0x50004000  	UART5_SR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_123_45.c, 147 :: 		
0x0B00	0xB081    SUB	SP, SP, #4
0x0B02	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 148 :: 		
0x0B06	0x4803    LDR	R0, [PC, #12]
0x0B08	0xF7FFFED6  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 149 :: 		
L_end_UART5_Data_Ready:
0x0B0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0B10	0xB001    ADD	SP, SP, #4
0x0B12	0x4770    BX	LR
0x0B14	0x50004000  	UART5_SR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_123_45.c, 228 :: 		
0x0AE8	0xB081    SUB	SP, SP, #4
0x0AEA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 229 :: 		
0x0AEE	0x4803    LDR	R0, [PC, #12]
0x0AF0	0xF7FFFF20  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 230 :: 		
L_end_UART5_Tx_Idle:
0x0AF4	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF8	0xB001    ADD	SP, SP, #4
0x0AFA	0x4770    BX	LR
0x0AFC	0x50004000  	UART5_SR+0
; end of _UART5_Tx_Idle
_uart1wire_storage:
;__uart1wire_driver.c, 104 :: 		void uart1wire_storage(uint8_t _data, uint8_t flag)
; flag start address is: 4 (R1)
; _data start address is: 0 (R0)
; flag end address is: 4 (R1)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; flag start address is: 4 (R1)
;__uart1wire_driver.c, 106 :: 		_readData = _data;
0x12E8	0x4A02    LDR	R2, [PC, #8]
0x12EA	0x7010    STRB	R0, [R2, #0]
; _data end address is: 0 (R0)
;__uart1wire_driver.c, 107 :: 		_readyFlag = flag;
0x12EC	0x4A02    LDR	R2, [PC, #8]
0x12EE	0x7011    STRB	R1, [R2, #0]
; flag end address is: 4 (R1)
;__uart1wire_driver.c, 108 :: 		}
L_end_uart1wire_storage:
0x12F0	0x4770    BX	LR
0x12F2	0xBF00    NOP
0x12F4	0x003B2000  	__uart1wire_driver__readData+0
0x12F8	0x003A2000  	__uart1wire_driver__readyFlag+0
; end of _uart1wire_storage
;__Lib_System_105_107.c,448 :: __Lib_System_105_107_ADCPrescTable [4]
0x0A5C	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;__Lib_GPIO_32F10x_Defs.c,726 :: __GPIO_MODULE_USART3_PD89 [108]
0x16A8	0x00000038 ;__GPIO_MODULE_USART3_PD89+0
0x16AC	0x00000039 ;__GPIO_MODULE_USART3_PD89+4
0x16B0	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x16B4	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x16B8	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x16BC	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x16C0	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x16C4	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x16C8	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x16CC	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x16D0	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x16D4	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x16D8	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x16DC	0x00000818 ;__GPIO_MODULE_USART3_PD89+52
0x16E0	0x00000018 ;__GPIO_MODULE_USART3_PD89+56
0x16E4	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x16E8	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x16EC	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x16F0	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x16F4	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x16F8	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x16FC	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x1700	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x1704	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x1708	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x170C	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x1710	0x08140030 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART2_PD56 [108]
0x1714	0x00000035 ;__GPIO_MODULE_USART2_PD56+0
0x1718	0x00000036 ;__GPIO_MODULE_USART2_PD56+4
0x171C	0xFFFFFFFF ;__GPIO_MODULE_USART2_PD56+8
0x1720	0x00000000 ;__GPIO_MODULE_USART2_PD56+12
0x1724	0x00000000 ;__GPIO_MODULE_USART2_PD56+16
0x1728	0x00000000 ;__GPIO_MODULE_USART2_PD56+20
0x172C	0x00000000 ;__GPIO_MODULE_USART2_PD56+24
0x1730	0x00000000 ;__GPIO_MODULE_USART2_PD56+28
0x1734	0x00000000 ;__GPIO_MODULE_USART2_PD56+32
0x1738	0x00000000 ;__GPIO_MODULE_USART2_PD56+36
0x173C	0x00000000 ;__GPIO_MODULE_USART2_PD56+40
0x1740	0x00000000 ;__GPIO_MODULE_USART2_PD56+44
0x1744	0x00000000 ;__GPIO_MODULE_USART2_PD56+48
0x1748	0x00000818 ;__GPIO_MODULE_USART2_PD56+52
0x174C	0x00000018 ;__GPIO_MODULE_USART2_PD56+56
0x1750	0x00000000 ;__GPIO_MODULE_USART2_PD56+60
0x1754	0x00000000 ;__GPIO_MODULE_USART2_PD56+64
0x1758	0x00000000 ;__GPIO_MODULE_USART2_PD56+68
0x175C	0x00000000 ;__GPIO_MODULE_USART2_PD56+72
0x1760	0x00000000 ;__GPIO_MODULE_USART2_PD56+76
0x1764	0x00000000 ;__GPIO_MODULE_USART2_PD56+80
0x1768	0x00000000 ;__GPIO_MODULE_USART2_PD56+84
0x176C	0x00000000 ;__GPIO_MODULE_USART2_PD56+88
0x1770	0x00000000 ;__GPIO_MODULE_USART2_PD56+92
0x1774	0x00000000 ;__GPIO_MODULE_USART2_PD56+96
0x1778	0x00000000 ;__GPIO_MODULE_USART2_PD56+100
0x177C	0x08000008 ;__GPIO_MODULE_USART2_PD56+104
; end of __GPIO_MODULE_USART2_PD56
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x1780	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x1784	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x1788	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x178C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x1790	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x1794	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x1798	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x179C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x17A0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x17A4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x17A8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x17AC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x17B0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x17B4	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x17B8	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x17BC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x17C0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x17C4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x17C8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x17CC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x17D0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x17D4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x17D8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x17DC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x17E0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x17E4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x17E8	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;easymx_v7_STM32F107VC.c,47 :: __MIKROBUS1_GPIO [96]
0x17EC	0xFFFFFFFF ;__MIKROBUS1_GPIO+0
0x17F0	0xFFFFFFFF ;__MIKROBUS1_GPIO+4
0x17F4	0xFFFFFFFF ;__MIKROBUS1_GPIO+8
0x17F8	0xFFFFFFFF ;__MIKROBUS1_GPIO+12
0x17FC	0xFFFFFFFF ;__MIKROBUS1_GPIO+16
0x1800	0xFFFFFFFF ;__MIKROBUS1_GPIO+20
0x1804	0xFFFFFFFF ;__MIKROBUS1_GPIO+24
0x1808	0xFFFFFFFF ;__MIKROBUS1_GPIO+28
0x180C	0xFFFFFFFF ;__MIKROBUS1_GPIO+32
0x1810	0xFFFFFFFF ;__MIKROBUS1_GPIO+36
0x1814	0xFFFFFFFF ;__MIKROBUS1_GPIO+40
0x1818	0xFFFFFFFF ;__MIKROBUS1_GPIO+44
0x181C	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x1820	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x1824	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x1828	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x182C	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x1830	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x1834	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x1838	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x183C	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x1840	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x1844	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x1848	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_UART1Wire_STM.c,0 :: ?ICS_dataBuffer [10]
0x184C	0x00000000 ;?ICS_dataBuffer+0
0x1850	0x00000000 ;?ICS_dataBuffer+4
0x1854	0x0000 ;?ICS_dataBuffer+8
; end of ?ICS_dataBuffer
;Click_UART1Wire_STM.c,0 :: ?ICS?lstr2_Click_UART1Wire_STM [16]
0x1856	0x6D655420 ;?ICS?lstr2_Click_UART1Wire_STM+0
0x185A	0x61726570 ;?ICS?lstr2_Click_UART1Wire_STM+4
0x185E	0x65727574 ;?ICS?lstr2_Click_UART1Wire_STM+8
0x1862	0x00203A20 ;?ICS?lstr2_Click_UART1Wire_STM+12
; end of ?ICS?lstr2_Click_UART1Wire_STM
;Click_UART1Wire_STM.c,0 :: ?ICS?lstr1_Click_UART1Wire_STM [22]
0x1866	0x2D2D2D20 ;?ICS?lstr1_Click_UART1Wire_STM+0
0x186A	0x73795320 ;?ICS?lstr1_Click_UART1Wire_STM+4
0x186E	0x206D6574 ;?ICS?lstr1_Click_UART1Wire_STM+8
0x1872	0x74696E69 ;?ICS?lstr1_Click_UART1Wire_STM+12
0x1876	0x2D2D2D20 ;?ICS?lstr1_Click_UART1Wire_STM+16
0x187A	0x0020 ;?ICS?lstr1_Click_UART1Wire_STM+20
; end of ?ICS?lstr1_Click_UART1Wire_STM
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x187C	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x1880	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x1882	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;,0 :: _initBlock_11 [17]
; Containing: ?ICS__uart1wire_driver__readyFlag [1]
;             APBAHBPrescTable [16]
0x1886	0x00000000 ;_initBlock_11+0 : ?ICS__uart1wire_driver__readyFlag at 0x1886 : APBAHBPrescTable at 0x1887
0x188A	0x03020100 ;_initBlock_11+4
0x188E	0x03020104 ;_initBlock_11+8
0x1892	0x08070604 ;_initBlock_11+12
0x1896	0x09 ;_initBlock_11+16
; end of _initBlock_11
;Click_UART1Wire_STM.c,26 :: __UART1WIRE_UART_CFG [16]
0x1898	0x00002580 ;__UART1WIRE_UART_CFG+0
0x189C	0x00000000 ;__UART1WIRE_UART_CFG+4
0x18A0	0x00000000 ;__UART1WIRE_UART_CFG+8
0x18A4	0x00000000 ;__UART1WIRE_UART_CFG+12
; end of __UART1WIRE_UART_CFG
;easymx_v7_STM32F107VC.c,15 :: __MIKROBUS1_UART [12]
0x18A8	0x000008E1 ;__MIKROBUS1_UART+0
0x18AC	0x00000BA9 ;__MIKROBUS1_UART+4
0x18B0	0x00000B91 ;__MIKROBUS1_UART+8
; end of __MIKROBUS1_UART
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150     [140]    _GPIO_Clk_Enable
0x01DC     [500]    _GPIO_Config
0x03D0      [12]    _Get_Fosc_kHz
0x03DC     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0474     [168]    _RCC_GetClocksFrequency
0x051C     [272]    _GPIO_Alternate_Function_Enable
0x062C      [30]    __Lib_UART_123_45_UARTx_Write
0x064C     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x0890      [40]    _UART2_Init_Advanced
0x08B8      [12]    __Lib_UART_123_45_UARTx_Data_Ready
0x08C4      [28]    _UART5_Write
0x08E0      [28]    _UART3_Write
0x08FC      [28]    _UART4_Write
0x0918      [28]    _UART2_Write
0x0934      [12]    __Lib_UART_123_45_UARTx_Tx_Idle
0x0940      [40]    _UART3_Init_Advanced
0x0968      [28]    _UART1_Write
0x0984      [40]    _UART1_Init_Advanced
0x09AC      [22]    __Lib_UART_123_45_UARTx_Read
0x09C4      [24]    _UART1_Read
0x09DC      [24]    _UART1_Data_Ready
0x09F4     [104]    __Compare_FP
0x0A60      [24]    _Delay_1ms
0x0A78      [40]    _strcpy
0x0AA0      [24]    _UART4_Tx_Idle
0x0AB8      [24]    _UART4_Data_Ready
0x0AD0      [24]    _UART4_Read
0x0AE8      [24]    _UART5_Tx_Idle
0x0B00      [24]    _UART5_Data_Ready
0x0B18      [24]    _UART5_Read
0x0B30      [24]    _UART3_Tx_Idle
0x0B48      [24]    _UART2_Data_Ready
0x0B60      [24]    _UART2_Read
0x0B78      [24]    _UART1_Tx_Idle
0x0B90      [24]    _UART3_Data_Ready
0x0BA8      [24]    _UART3_Read
0x0BC0      [24]    _UART2_Tx_Idle
0x0BD8      [32]    easymx_v7_STM32F107VC__log_write
0x0BF8      [56]    easymx_v7_STM32F107VC__log_initUartB
0x0C30       [2]    __uart1wire_driver_hal_gpioMap
0x0C34      [40]    __uart1wire_driver_hal_uartMap
0x0C5C      [56]    easymx_v7_STM32F107VC__log_initUartA
0x0C94      [56]    easymx_v7_STM32F107VC__uartInit_2
0x0CCC      [56]    easymx_v7_STM32F107VC__uartInit_1
0x0D04      [56]    easymx_v7_STM32F107VC__log_init2
0x0D3C      [56]    easymx_v7_STM32F107VC__log_init1
0x0D74      [24]    __uart1wire_driver_hal_uartWrite
0x0D8C     [112]    _mikrobus_logWrite
0x0DFC     [100]    _uart1wire_readData
0x0E60     [120]    _NVIC_IntEnable
0x0ED8      [44]    __UnsignedIntegralToFloat
0x0F04      [18]    _uart1wire_writeCommand
0x0F18      [20]    _uart1wire_goToDataMode
0x0F2C      [46]    _mikrobus_uartInit
0x0F60      [24]    _Delay_10ms
0x0F78      [70]    _mikrobus_logInit
0x0FC0      [28]    _uart1wire_uartDriverInit
0x0FDC      [28]    __uart1wire_driver_hal_uartRead
0x0FF8      [34]    _uart1wire_reset
0x101C     [138]    __Mul_FP
0x10A8     [500]    _FloatToStr
0x12A0      [72]    _systemInit
0x12E8      [20]    _uart1wire_storage
0x12FC      [20]    ___CC2DW
0x1310      [58]    ___FillZeros
0x134C     [108]    __Lib_System_105_107_SystemClockSetDefault
0x13B8     [216]    _applicationTask
0x1490      [18]    _uart1wire_readByte
0x14A4      [92]    _applicationInit
0x1500      [32]    _main
0x1520     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x1664      [20]    __Lib_System_105_107_InitialSetUpFosc
0x1678       [8]    ___GenExcept
0x1680      [40]    _UART3_Interrupt
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [10]    _dataBuffer
0x2000000A      [16]    ?lstr2_Click_UART1Wire_STM
0x2000001A      [22]    ?lstr1_Click_UART1Wire_STM
0x20000030       [4]    ?lstr1___Lib_Conversions
0x20000034       [2]    ?lstr2___Lib_Conversions
0x20000036       [4]    ?lstr3___Lib_Conversions
0x2000003A       [1]    __uart1wire_driver__readyFlag
0x2000003B       [1]    __uart1wire_driver__readData
0x2000003C       [2]    _Temp
0x2000003E       [1]    _readData
0x20000040       [4]    _fTemp
0x20000044      [50]    _demoText
0x20000078       [4]    _logger
0x2000007C       [4]    ___System_CLOCK_IN_KHZ
0x20000080       [4]    _UART_Wr_Ptr
0x20000084       [4]    _UART_Rd_Ptr
0x20000088       [4]    _UART_Rdy_Ptr
0x2000008C       [4]    _UART_Tx_Idle_Ptr
0x20000090       [4]    __uart1wire_driver_fp_uartWrite
0x20000094       [4]    __uart1wire_driver_fp_uartRead
0x20000098       [4]    __uart1wire_driver_fp_uartReady
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0A5C       [4]    __Lib_System_105_107_ADCPrescTable
0x16A8     [108]    __GPIO_MODULE_USART3_PD89
0x1714     [108]    __GPIO_MODULE_USART2_PD56
0x1780     [108]    __GPIO_MODULE_USART1_PA9_10
0x17EC      [96]    __MIKROBUS1_GPIO
0x184C      [10]    ?ICS_dataBuffer
0x1856      [16]    ?ICS?lstr2_Click_UART1Wire_STM
0x1866      [22]    ?ICS?lstr1_Click_UART1Wire_STM
0x187C       [4]    ?ICS?lstr1___Lib_Conversions
0x1880       [2]    ?ICS?lstr2___Lib_Conversions
0x1882       [4]    ?ICS?lstr3___Lib_Conversions
0x1886       [1]    ?ICS__uart1wire_driver__readyFlag
0x1887      [16]    __Lib_System_105_107_APBAHBPrescTable
0x1898      [16]    __UART1WIRE_UART_CFG
0x18A8      [12]    __MIKROBUS1_UART
