memory_a.v,verilog,xil_defaultlib,../../../../memory.srcs/sources_1/ip/memory_a/sim/memory_a.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
