$date
	Wed Jul 02 01:40:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module xor_ff_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ xor_out $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1"
#10
0"
#15
1$
1#
1"
#20
0"
#25
1!
1$
0#
1"
#30
0"
#35
0$
1#
1"
#40
0"
#45
1$
0!
1"
#50
0"
#55
0$
1!
1"
#60
0"
#65
1$
0!
1"
#70
0"
#75
0$
1!
1"
#80
0"
#85
1$
0!
1"
