{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 14:00:02 2024 " "Info: Processing started: Wed Jul 10 14:00:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off QuaternaryCounter -c QuaternaryCounter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off QuaternaryCounter -c QuaternaryCounter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register IS_STATE.STATE1 IS_STATE.STATE2 450.05 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 450.05 MHz between source register \"IS_STATE.STATE1\" and destination register \"IS_STATE.STATE2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.682 ns + Longest register register " "Info: + Longest register to register delay is 0.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IS_STATE.STATE1 1 REG LCFF_X64_Y19_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N21; Fanout = 2; REG Node = 'IS_STATE.STATE1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IS_STATE.STATE1 } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.366 ns) 0.682 ns IS_STATE.STATE2 2 REG LCFF_X64_Y19_N1 2 " "Info: 2: + IC(0.316 ns) + CELL(0.366 ns) = 0.682 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'IS_STATE.STATE2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { IS_STATE.STATE1 IS_STATE.STATE2 } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 53.67 % ) " "Info: Total cell delay = 0.366 ns ( 53.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.316 ns ( 46.33 % ) " "Info: Total interconnect delay = 0.316 ns ( 46.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { IS_STATE.STATE1 IS_STATE.STATE2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.682 ns" { IS_STATE.STATE1 {} IS_STATE.STATE2 {} } { 0.000ns 0.316ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.598 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLK~clk_delay_ctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { CLK CLK~clk_delay_ctrl } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns CLK~clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK~clk_delay_ctrl CLK~clkctrl } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.598 ns IS_STATE.STATE2 4 REG LCFF_X64_Y19_N1 2 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 2.598 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'IS_STATE.STATE2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { CLK~clkctrl IS_STATE.STATE2 } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.05 % ) " "Info: Total cell delay = 1.534 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.064 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.064 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl IS_STATE.STATE2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} IS_STATE.STATE2 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.023ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.598 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLK~clk_delay_ctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { CLK CLK~clk_delay_ctrl } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns CLK~clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK~clk_delay_ctrl CLK~clkctrl } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.598 ns IS_STATE.STATE1 4 REG LCFF_X64_Y19_N21 2 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 2.598 ns; Loc. = LCFF_X64_Y19_N21; Fanout = 2; REG Node = 'IS_STATE.STATE1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { CLK~clkctrl IS_STATE.STATE1 } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.05 % ) " "Info: Total cell delay = 1.534 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.064 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.064 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl IS_STATE.STATE1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} IS_STATE.STATE1 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.023ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl IS_STATE.STATE2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} IS_STATE.STATE2 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.023ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl IS_STATE.STATE1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} IS_STATE.STATE1 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.023ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { IS_STATE.STATE1 IS_STATE.STATE2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.682 ns" { IS_STATE.STATE1 {} IS_STATE.STATE2 {} } { 0.000ns 0.316ns } { 0.000ns 0.366ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl IS_STATE.STATE2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} IS_STATE.STATE2 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.023ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl IS_STATE.STATE1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} IS_STATE.STATE1 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.023ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IS_STATE.STATE2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { IS_STATE.STATE2 {} } {  } {  } "" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "IS_STATE.STATE2 X CLK -0.644 ns register " "Info: tsu for register \"IS_STATE.STATE2\" (data pin = \"X\", clock pin = \"CLK\") is -0.644 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.990 ns + Longest pin register " "Info: + Longest pin to register delay is 1.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns X 1 PIN PIN_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 4; PIN Node = 'X'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.660 ns) 1.990 ns IS_STATE.STATE2 2 REG LCFF_X64_Y19_N1 2 " "Info: 2: + IC(0.331 ns) + CELL(0.660 ns) = 1.990 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'IS_STATE.STATE2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { X IS_STATE.STATE2 } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 83.37 % ) " "Info: Total cell delay = 1.659 ns ( 83.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 16.63 % ) " "Info: Total interconnect delay = 0.331 ns ( 16.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { X IS_STATE.STATE2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.990 ns" { X {} X~combout {} IS_STATE.STATE2 {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.598 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLK~clk_delay_ctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { CLK CLK~clk_delay_ctrl } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns CLK~clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK~clk_delay_ctrl CLK~clkctrl } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.598 ns IS_STATE.STATE2 4 REG LCFF_X64_Y19_N1 2 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 2.598 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'IS_STATE.STATE2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { CLK~clkctrl IS_STATE.STATE2 } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.05 % ) " "Info: Total cell delay = 1.534 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.064 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.064 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl IS_STATE.STATE2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} IS_STATE.STATE2 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.023ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { X IS_STATE.STATE2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.990 ns" { X {} X~combout {} IS_STATE.STATE2 {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.660ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl IS_STATE.STATE2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} IS_STATE.STATE2 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.023ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Y\[1\] IS_STATE.STATE0 8.489 ns register " "Info: tco from clock \"CLK\" to destination pin \"Y\[1\]\" through register \"IS_STATE.STATE0\" is 8.489 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.598 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLK~clk_delay_ctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { CLK CLK~clk_delay_ctrl } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns CLK~clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK~clk_delay_ctrl CLK~clkctrl } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.598 ns IS_STATE.STATE0 4 REG LCFF_X64_Y19_N11 3 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 2.598 ns; Loc. = LCFF_X64_Y19_N11; Fanout = 3; REG Node = 'IS_STATE.STATE0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { CLK~clkctrl IS_STATE.STATE0 } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.05 % ) " "Info: Total cell delay = 1.534 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.064 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.064 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl IS_STATE.STATE0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} IS_STATE.STATE0 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.023ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.641 ns + Longest register pin " "Info: + Longest register to pin delay is 5.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IS_STATE.STATE0 1 REG LCFF_X64_Y19_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N11; Fanout = 3; REG Node = 'IS_STATE.STATE0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IS_STATE.STATE0 } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.393 ns) 0.891 ns Y~0 2 COMB LCCOMB_X64_Y19_N14 1 " "Info: 2: + IC(0.498 ns) + CELL(0.393 ns) = 0.891 ns; Loc. = LCCOMB_X64_Y19_N14; Fanout = 1; COMB Node = 'Y~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { IS_STATE.STATE0 Y~0 } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(2.818 ns) 5.641 ns Y\[1\] 3 PIN PIN_AF23 0 " "Info: 3: + IC(1.932 ns) + CELL(2.818 ns) = 5.641 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'Y\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.750 ns" { Y~0 Y[1] } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.211 ns ( 56.92 % ) " "Info: Total cell delay = 3.211 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.430 ns ( 43.08 % ) " "Info: Total interconnect delay = 2.430 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { IS_STATE.STATE0 Y~0 Y[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { IS_STATE.STATE0 {} Y~0 {} Y[1] {} } { 0.000ns 0.498ns 1.932ns } { 0.000ns 0.393ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl IS_STATE.STATE0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} IS_STATE.STATE0 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.023ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { IS_STATE.STATE0 Y~0 Y[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { IS_STATE.STATE0 {} Y~0 {} Y[1] {} } { 0.000ns 0.498ns 1.932ns } { 0.000ns 0.393ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "IS_STATE.STATE2 X CLK 0.874 ns register " "Info: th for register \"IS_STATE.STATE2\" (data pin = \"X\", clock pin = \"CLK\") is 0.874 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.598 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLK~clk_delay_ctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { CLK CLK~clk_delay_ctrl } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns CLK~clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK~clk_delay_ctrl CLK~clkctrl } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.598 ns IS_STATE.STATE2 4 REG LCFF_X64_Y19_N1 2 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 2.598 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'IS_STATE.STATE2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { CLK~clkctrl IS_STATE.STATE2 } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.05 % ) " "Info: Total cell delay = 1.534 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.064 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.064 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl IS_STATE.STATE2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} IS_STATE.STATE2 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.023ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.990 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns X 1 PIN PIN_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 4; PIN Node = 'X'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.660 ns) 1.990 ns IS_STATE.STATE2 2 REG LCFF_X64_Y19_N1 2 " "Info: 2: + IC(0.331 ns) + CELL(0.660 ns) = 1.990 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'IS_STATE.STATE2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { X IS_STATE.STATE2 } "NODE_NAME" } } { "QuaternaryCounter.vhd" "" { Text "C:/Users/hiuser/Desktop/QuaternaryCounter/QuaternaryCounter.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 83.37 % ) " "Info: Total cell delay = 1.659 ns ( 83.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 16.63 % ) " "Info: Total interconnect delay = 0.331 ns ( 16.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { X IS_STATE.STATE2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.990 ns" { X {} X~combout {} IS_STATE.STATE2 {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl IS_STATE.STATE2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} IS_STATE.STATE2 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.023ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { X IS_STATE.STATE2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.990 ns" { X {} X~combout {} IS_STATE.STATE2 {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 14:00:02 2024 " "Info: Processing ended: Wed Jul 10 14:00:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
