@ARTICLE{ACM10_Salfner,
    author = {Salfner, Felix and Lenk, Maren and Malek, Miroslaw},
    title = {A Survey of Online Failure Prediction Methods},
    journal = {ACM Comput. Surv.},
    volume = {42},
    number = {3},
    pages = {10:1-10:42},
    year = {2010},
    month = {March},
    issn = {0360-0300},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {Error, failure prediction, fault, prediction metrics, runtime monitoring},
}

@ARTICLE{IEEE90_Lin,
    author={Lin, T.-T.Y. and Siewiorek, D.P.},
    title={Error log analysis: statistical modeling and heuristic trend analysis},
    journal={IEEE Transactions on Reliability},
    volume={39},
    number={4},
    pages={419-432},
    year={1990},
    month={Oct},
    keywords={file servers;local area networks;performance evaluation;statistical analysis;Carnegie Mellon University;LAN;campus-wide Andrew file system;dispersion frame technique;distributed system;error process;error-log analysis studies;failure-prediction heuristic;file servers;heuristic trend analysis;interarrival time function;intermittent errors;multiple processes;statistical analysis;statistical fit;statistical modeling;Computer crashes;Computer errors;Data analysis;Error analysis;Failure analysis;Fault diagnosis;Organizing;Performance analysis;Statistical analysis;Weibull distribution},
    ISSN={0018-9529},
}

@ARTICLE{IEEE03_Anguita,
    author = {Anguita, D. and Boni, A. and RIDELLA, S.},
    title = {A digital architecture for support vector machines: theory, algorithm, and {FPGA} implementation},
    journal = {IEEE Transactions on Neural Networks},
    volume = {14},
    number = {5},
    pages = {993-1009},
    year = {2003},
    month = {Sept},
    keywords = {digital integrated circuits;feedforward;field programmable gate arrays;neural net architecture;real-time systems;recurrent neural nets;support vector machines;FPGA implementation;SVM learning;Xilinx Virtex II;bisection process;channel equalization problem;classification;current-generation FPGA;digital architecture;feedforward;fixed-point math implementations;quantization;real-time performances;recurrent network;robustness;support vector machines;Computer architecture;Computer networks;Field programmable gate arrays;Machine learning;Performance analysis;Quantization;Robustness;Support vector machine classification;Support vector machines;Testing},
    ISSN = {1045-9227},
}

@ARTICLE{RSSI08_Pottathuparambil,
    title = {Implementation of a CORDIC-based Double-Precision Exponential Core on an {FPGA}},
    author = {Pottathuparambil, Robin and Sass, Ron},
    journal = {Proceedings of RSSI},
    year = {2008}
}

@CONFERENCE{IEEE12_Salfner,
    author = {Felix Salfner and Peter Tr{\"o}ger },
    title = {{Predicting Cloud Failures Based on Anomaly Signal Spreading}},
    publisher = {{IEEE}},
    booktitle = {{Dependable Systems and Networks}},
    shorttitle = {{DSN}},
    year = {2012},
    location = {{Boston}},
    citemaster_conference_year = {{2012}},
}

@INCOLLECTION{domeniconi02,
    author = {Domeniconi, Carlotta and Perng, Chang-shing and Vilalta, Ricardo and Ma, Sheng},
    title = {A Classification Approach for Prediction of Target Events in Temporal Sequences},
    booktitle = {Principles of Data Mining and Knowledge Discovery},
    series = {Lecture Notes in Computer Science},
    volume = {2431},
    pages = {125-137},
    year = {2002},
    editor = {Elomaa, Tapio and Mannila, Heikki and Toivonen, Hannu},
    publisher = {Springer Berlin Heidelberg},
    isbn = {978-3-540-44037-6},
}

@INPROCEEDINGS{ARITH13_Kadric,
    author = {Kadric, E. and Gurniak, P. and DeHon, A.},
    title = {Accurate Parallel Floating-Point Accumulation},
    booktitle = {IEEE Symposium on Computer Arithmetic (ARITH)},
    series = {ARITH},
    year = {2013},
    month = {April},
    pages = {153-162},
    keywords = {IEEE standards;field programmable gate arrays;floating point arithmetic;iterative methods;Moore law scaling;O(log N) depth;Virtex 6 FPGA;accurate parallel floating-point accumulation;arbitrary throughput;conservative termination detection;floating-point sums;iterative algorithm;iterative refinement;parallel associative reduction;residue-preserving IEEE-754 double-precision floating-point adder;standard adder;streaming accurate floating-point accumulation unit;tree reduce parallelism;Accumulation;Accurate;FPGA;Floating-Point Arithmetic;IEEE-754;Parallel;Rounding},
    doi = {10.1109/ARITH.2013.19},
    ISSN = {1063-6889},
}

@INPROCEEDINGS{ASAP12_Azhar,
    author = {Azhar, M.W. and Sjalander, M. and Ali, H. and Vijayashekar, A. and Hoang, T.T. and Ansari, K.K. and Larsson-Edefors, P.},
    title = {Viterbi Accelerator for Embedded Processor Datapaths},
    booktitle = {IEEE International Conference on Application-Specific Systems, Architectures and Processors},
    series = {ASAP},
    year = {2012},
    month = {July},
    pages = {133-140},
    keywords = {Viterbi decoding;embedded systems;microprocessor chips;EEMBC Viterbi benchmark;Viterbi branch metric kernel;architecture;bit rate 3.52 Mbit/s;data throughput;embedded processor datapath;energy reduction;lightweight Viterbi accelerator;processor performance;size 65 nm;Acceleration;Decoding;Measurement;Memory management;Program processors;Viterbi algorithm;Viterbi decoding;accelerator;embedded processor;energy efficiency;hardware/software codesign},
    ISSN = {2160-0511},
}

@INPROCEEDINGS{DSN10_Oliner,
    author = {Oliner, A.J. and Kulkarni, A.V. and Aiken, A.},
    title = {Using correlated surprise to infer shared influence},
    booktitle = {IEEE/IFIP International Conference on Dependable Systems and Networks},
    series = {DSN},
    year = {2010},
    month = {June},
    pages = {191-200},
    keywords = {mainframes;production engineering computing;road vehicles;9024 node production supercomputer;autonomous vehicles;complex production systems;component interactions;correlated surprise;instrumentation costs;shared influence;structure-of-influence graph;Computer science;Costs;Data analysis;Delay effects;Instruments;Mobile robots;Production systems;Remotely operated vehicles;Silicon carbide;Supercomputers},
    doi = {10.1109/DSN.2010.5544921},
}

@INPROCEEDINGS{FCCM09_Cadambi,
    author = {Cadambi, S. and Durdanovic, I. and Jakkula, V. and Sankaradass, M. and Cosatto, E. and Chakradhar, S. and Graf, H.P.},
    title = {A Massively Parallel {FPGA}-Based Coprocessor for Support Vector Machines},
    booktitle = {IEEE Symposium on Field-Programmable Custom Computing Machines},
    series = {FCCM},
    pages = {115-122},
    year = {2009},
    month = {April},
    keywords = {coprocessors;field programmable gate arrays;learning (artificial intelligence);parallel architectures;peripheral interfaces;support vector machines;vector processor systems;DDR2 memory;DSP unit;FPGA memory bus;SVM;Xilinx Virtex 5 FPGA;coprocessor architecture;data packing;data parallelism;dual Opteron 2.2 GHz processor CPU;end-to-end computation;low precision arithmetic;machine learning algorithm;massively parallel FPGA-based coprocessor;off-the-shelf PCI based FPGA card;parallel multiply-accumulators;parallel off-chip memory access;recognized scenes analysis;scene learning;sementics analysis;single-instruction multiple data;support vector machine training;vector processing elements;Algorithm design and analysis;Computer architecture;Coprocessors;Digital signal processing;Field programmable gate arrays;Layout;Machine learning;Machine learning algorithms;Support vector machine classification;Support vector machines;FPGAs;Hardware Acceleration;Machine Learning;Parallel Architectures;Support Vector Machines},
}

@INPROCEEDINGS{FCCM12_Kestur,
    author={Kestur, S. and Davis, J.D. and Chung, E.S.},
    title={Towards a Universal {FPGA} Matrix-Vector Multiplication Architecture},
    booktitle={IEEE Symposium on Field-Programmable Custom Computing Machines},
    series = {FCCM},
    pages={9-16},
    year={2012},
    month={April},
    keywords={field programmable gate arrays;mathematics computing;matrix multiplication;BEE3;ML605;University of Florida Sparse Matrix Collection;Virtex-5 LX155T;Virtex-6 LX240T;compressed sparse row;compressed variable-length bit vector;hardware-optimized sparse matrix representation;multiple matrix encodings;on-the-fly-decoding;runtime-programmable decoder;universal FPGA matrix-vector multiplication architecture;universal single-bit stream library;Arrays;Decoding;Encoding;Field programmable gate arrays;Libraries;Sparse matrices;Vectors;FPGA;dense matrix;reconfigurable computing;spMV;sparse matrix},
}


@INPROCEEDINGS{FSE10_Yilmaz,
    author = {Yilmaz, Cemal and Porter, Adam},
    title = {Combining Hardware and Software Instrumentation to Classify Program Executions},
    booktitle = {ACM SIGSOFT International Symposium on Foundations of Software Engineering},
    series = {FSE},
    year = {2010},
    isbn = {978-1-60558-791-2},
    location = {Santa Fe, New Mexico, USA},
    pages = {67-76},
    numpages = {10},
    url = {http://doi.acm.org/10.1145/1882291.1882304},
    doi = {10.1145/1882291.1882304},
    acmid = {1882304},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {fault detection, hardware performance counters, software quality assurance},
}

@INPROCEEDINGS{FPL10_Jones,
    author = {Jones, David H. and Powell, Adam and Bouganis, Christos-Savvas and Cheung, Peter Y. K.},
    title = {{GPU} Versus {FPGA} for High Productivity Computing},
    booktitle = {International Conference on Field Programmable Logic and Applications},
    series = {FPL},
    year = {2010},
    isbn = {978-0-7695-4179-2},
    pages = {119-124},
    numpages = {6},
    url = {http://dx.doi.org/10.1109/FPL.2010.32},
    doi = {10.1109/FPL.2010.32},
    acmid = {1933774},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
    keywords = {High Productivity Computing, GPU, FPGA},
}

@INPROCEEDINGS{ICDM02_Vilalta,
    author = {Vilalta, R. and Sheng Ma},
    title = {Predicting rare events in temporal domains},
    booktitle = {IEEE International Conference on Data Mining},
    series = {ICDM},
    pages = {474-481},
    year = {2002},
    month = {December},
    keywords = {data mining;set theory;categorical features;class-imbalance problem;computer attacks;discrimination power;financial institutions;fraudulent transactions;frequent eventsets;host networks;minority class;predictive techniques;rare events prediction;rule-based model;temporal data mining;temporal domains;temporal patterns extraction;uneven inter-arrival times;Computer crime;Computer displays;Computer science;Knowledge based systems;Network servers;Particle separators;Speech recognition;Target recognition;Testing;USA Councils},
}

@INPROCEEDINGS{ICFPT05_Detrey,
    author = {Detrey, J. and de Dinechin, F.},
    title = {A parameterized floating-point exponential function for {FPGA}s},
    booktitle = {IEEE International Conference on Field-Programmable Technology},
    series = {ICFPT},
    year = {2005},
    month = {Dec},
    pages = {27-34},
    keywords = {field programmable gate arrays;floating point arithmetic;field programmable gate array;floating point exponential operator;parameterized floating point exponential function;Application software;Clocks;Delay;Field programmable gate arrays;Filtering;Hardware;Parallel processing;Software design;Software libraries;Throughput},
    doi = {10.1109/FPT.2005.1568520},
}

@INPROCEEDINGS{ICS06_Maddimsetty,
    author = {Maddimsetty, Rahul P. and Buhler, Jeremy and Chamberlain, Roger D. and Franklin, Mark A. and Harris, Brandon},
    title = {Accelerator Design for Protein Sequence HMM Search},
    booktitle = {International Conference on Supercomputing},
    series = {ICS},
    pages = {288-296},
    year = {2006},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {HMMER, hidden Markov model, protein motif},
    isbn = {1-59593-282-8},
}

@INPROCEEDINGS{IPDPS07_Jacob,
    author = {Jacob, A.C. and Lancaster, J.M. and Buhler, J.D. and Chamberlain, R.D.},
    title = {Preliminary results in accelerating profile HMM search on {FPGA}s},
    booktitle = {IEEE International Parallel and Distributed Processing Symposium},
    series = {IPDPS},
    pages = {1-8},
    year = {2007},
    month = {March},
    keywords = {DNA;biology computing;database management systems;field programmable gate arrays;hidden Markov models;pipeline processing;probability;proteins;systolic arrays;DNA;FPGA-based accelerator;HMM search;VHDL;Viterbi calculation;biosequences;databases;hidden Markov models;pipelining technique;probabilistic models;protein sequence analysis;systolic array design;Acceleration;Biological system modeling;Biology computing;DNA;Databases;Engines;Field programmable gate arrays;Hidden Markov models;Protein sequence;Systolic arrays},
}

@INPROCEEDINGS{IPDPS07_Oliver,
    author = {Oliver, T. and Yeow, L.Y. and Schmidt, B.},
    title = {High Performance Database Searching with {HMM}er on {FPGA}s},
    booktitle = {IEEE International Parallel and Distributed Processing Symposium},
    series = {IPDPS},
    pages = {1-7},
    year = {2007},
    month = {March},
    keywords = {biology computing;database management systems;field programmable gate arrays;hidden Markov models;molecular biophysics;proteins;reconfigurable architectures;sequences;software packages;FPGA;HMMer package;high performance database searching;off-the-shelf field-programmable gate arrays;profile HMM bioinformatics tool;profile hidden Markov models;protein sequences;reconfigurable architecture;Acceleration;Bioinformatics;Computer architecture;Databases;Field programmable gate arrays;Hidden Markov models;Packaging;Proteins;Reconfigurable architectures;Runtime},
}

@INPROCEEDINGS{IPDPS09_Walters,
    author = {Walters, J.P. and Balu, V. and Kompalli, S. and Chaudhary, V.},
    title = {Evaluating the use of {GPU}s in liver image segmentation and HMMER database searches},
    booktitle = {IEEE International Parallel and Distributed Processing Symposium},
    series = {IPDPS},
    pages = {1-12},
    year = {2009},
    month = {May},
    keywords = {DRAM chips;Markov processes;digital signal processing chips;image segmentation;medical image processing;parallel processing;query processing;CUDA programming environment;DRAM;GPU kernels;HMMER database searches;Markov random fields;NVIDIA 8800 GTX;Viterbi algorithm;graphics processing units;liver image segmentation;Frequency;Hidden Markov models;Image databases;Image segmentation;Kernel;Liver;Programming environments;Random access memory;Testing;Viterbi algorithm},
    ISSN = {1530-2075},
}

@INPROCEEDINGS{ISVLSI10_Kestur,
    author = {Kestur, Srinidhi and Davis, John D. and Williams, Oliver},
    title = {BLAS Comparison on {FPGA}, {CPU} and {GPU}},
    booktitle = {IEEE Symposium on VLSI},
    series = {ISVLSI},
    year = {2010},
    isbn = {978-0-7695-4076-4},
    pages = {288--293},
    url = {http://dx.doi.org/10.1109/ISVLSI.2010.84},
    doi = {10.1109/ISVLSI.2010.84},
    acmid = {1848496},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
}

@INPROCEEDINGS{ITNG07_Yang,
    author = {Hongyan Yang and Ziavras, S.G. and Jie Hu},
    title = {{FPGA}-based Vector Processing for Matrix Operations},
    booktitle = {International Conference on Information Technology},
    series = {ITNG},
    pages = {989-994},
    year = {2007},
    month = {April},
    keywords = {field programmable gate arrays;matrix algebra;pipeline processing;reduced instruction set computing;vector processor systems;FPGA-based vector processing;IEEE 754 single-precision floating-point standard;W-matrix sparse solver;Xilinx XC2V6000-5 FPGA chip;field-programmable gate array;linear equations;matrix operation;programmable vector processor;Application specific integrated circuits;Assembly systems;Computer architecture;Equations;Field programmable gate arrays;Load flow analysis;Registers;Sparse matrices;Supercomputers;Vector processors},
}

@INPROCEEDINGS{SASP08_Che,
    author = {Shuai Che and Jie Li and Sheaffer, J.W. and Skadron, K. and Lach, J.},
    title = {Accelerating Compute-Intensive Applications with {GPU}s and {FPGA}s},
    booktitle = {Symposium on Application Specific Processors},
    series = {SASP},
    year = {2008},
    month = {June},
    pages = {101-107},
    keywords = {Gaussian processes;coprocessors;cryptography;field programmable gate arrays;middleware;multiprocessing systems;FPGA;GPU;Gaussian elimination;Needleman-Wunsch;accelerator platform mapping;application-to-accelerator mapping;architectural design;code complexity;compute-intensive applications;data encryption standard;massive parallel execution resources;middleware support;multicore CPU system;programming style;Acceleration;Bandwidth;Computer applications;Costs;Cryptography;Field programmable gate arrays;Hardware;Middleware;Multicore processing;Process design},
}

@MANUAL{xilinx_DSP,
    title = {7 Series {DSP48E1} Slice},
    edition = {1.6},
    month = {August},
    year = {2013},
    organization = {Xilinx},
}

@MASTERSTHESIS{neumann11,
    author = {Eric Neumann},
    title = {Berechnung von Hidden Markov Modellen auf Grafikprozessoren unter Ausnutzung der Speicherhierarchie},
    school = {Humboldt University of Berlin},
    type = {Diploma Thesis},
    address = {Berlin, Germany},
    year = {2011},
    month = {Mai},
}

@TECHREPORT{liu09,
    author = {Chuan Liu},
    title = {cuHMM: a CUDA Implementation of Hidden Markov Model Training and Classification},
    institution = {Johns Hopkins University},
    note = {Project Report for the Course Parallel Programming},
    year = {2009},
    month = {Mai},
}

@PHDTHESIS{salfner08,
    author = {Felix Salfner},
    title = {Event-based Failure Prediction},
    year = {2008},
    month = {February},
    school = {Humboldt-University of Berlin},
}

@PHDTHESIS{lin88,
    author = {Ting-Ting Y. Lin},
    title = {Design and evaluation of an on-line predictive diagnostic system},
    year = {1988},
    school = {Carnegie-Mellon University},
    address = {Pittsburgh, PA},
}

UNPUBLISHED{ozcelik14,
    author = {Burcu Ozcelik and Cemal Yilmaz},
    title = {Seer: A Lightweight Online Failure Prediction Approach},
    note = {http://research.sabanciuniv.edu/23359/},
    year = {2014},
    month = {January},
}
