<stg><name>main</name>


<trans_list>

<trans id="94" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1" bw="11" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="16" op_0_bw="32">
<![CDATA[
entry:1 %lfsr_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="lfsr_0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln409 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln409"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="64">
<![CDATA[
entry:4 %obstacles_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="obstacles_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="64">
<![CDATA[
entry:5 %obstacles_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="obstacles_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="64">
<![CDATA[
entry:6 %obstacles_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="obstacles_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="64">
<![CDATA[
entry:7 %obstacles_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="obstacles_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="64">
<![CDATA[
entry:8 %obstacles_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="obstacles_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="64">
<![CDATA[
entry:9 %obstacles_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="obstacles_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="64">
<![CDATA[
entry:10 %obstacles_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="obstacles_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="64">
<![CDATA[
entry:11 %obstacles_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="obstacles_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="64">
<![CDATA[
entry:12 %results_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="results_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="64">
<![CDATA[
entry:13 %results_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="results_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="64">
<![CDATA[
entry:14 %results_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="results_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="64">
<![CDATA[
entry:15 %results_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="results_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="64">
<![CDATA[
entry:16 %results_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="results_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="64">
<![CDATA[
entry:17 %results_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="results_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="64">
<![CDATA[
entry:18 %results_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="results_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64">
<![CDATA[
entry:19 %results_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="results_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:20 %store_ln0 = store i16 44257, i16 %lfsr_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:21 %store_ln417 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
entry:22 %br_ln417 = br void %for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln417"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i:0 %i_1 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i:1 %icmp_ln417 = icmp_eq  i11 %i_1, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln417"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i:2 %add_ln417 = add i11 %i_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln417"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i:3 %br_ln417 = br i1 %icmp_ln417, void %for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln417"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:56 %store_ln417 = store i11 %add_ln417, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:0 %lfsr_0_load = load i16 %lfsr_0

]]></Node>
<StgValue><ssdm name="lfsr_0_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="11">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:1 %zext_ln417 = zext i11 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln417"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:2 %specpipeline_ln417 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln417"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:3 %speclooptripcount_ln417 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln417"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:4 %specloopname_ln417 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln417"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="16">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:5 %trunc_ln19 = trunc i16 %lfsr_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:6 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:7 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:8 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:9 %xor_ln19_1 = xor i1 %tmp_2, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln19_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:10 %xor_ln19 = xor i1 %xor_ln19_1, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln19"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:11 %xor_ln19_2 = xor i1 %xor_ln19, i1 %trunc_ln19

]]></Node>
<StgValue><ssdm name="xor_ln19_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:12 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:13 %obstacles_0_addr = getelementptr i1 %obstacles_0, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="obstacles_0_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:14 %store_ln418 = store i1 %tmp_4, i10 %obstacles_0_addr

]]></Node>
<StgValue><ssdm name="store_ln418"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:15 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:16 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:17 %xor_ln19_3 = xor i1 %tmp_2, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln19_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:18 %xor_ln19_4 = xor i1 %tmp_5, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln19_4"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:19 %xor_ln19_5 = xor i1 %xor_ln19_4, i1 %xor_ln19_3

]]></Node>
<StgValue><ssdm name="xor_ln19_5"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:20 %obstacles_1_addr = getelementptr i1 %obstacles_1, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="obstacles_1_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:21 %store_ln419 = store i1 %tmp_1, i10 %obstacles_1_addr

]]></Node>
<StgValue><ssdm name="store_ln419"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:22 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:23 %xor_ln19_6 = xor i1 %tmp_5, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln19_6"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:24 %xor_ln19_7 = xor i1 %tmp_3, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="xor_ln19_7"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:25 %xor_ln19_8 = xor i1 %xor_ln19_7, i1 %xor_ln19_6

]]></Node>
<StgValue><ssdm name="xor_ln19_8"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:26 %obstacles_2_addr = getelementptr i1 %obstacles_2, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="obstacles_2_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:27 %store_ln420 = store i1 %tmp_2, i10 %obstacles_2_addr

]]></Node>
<StgValue><ssdm name="store_ln420"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:28 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:29 %xor_ln19_9 = xor i1 %tmp_6, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="xor_ln19_9"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:30 %xor_ln19_10 = xor i1 %xor_ln19_9, i1 %xor_ln19_1

]]></Node>
<StgValue><ssdm name="xor_ln19_10"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:31 %obstacles_3_addr = getelementptr i1 %obstacles_3, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="obstacles_3_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:32 %store_ln421 = store i1 %tmp_5, i10 %obstacles_3_addr

]]></Node>
<StgValue><ssdm name="store_ln421"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:33 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:34 %xor_ln19_11 = xor i1 %tmp_7, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="xor_ln19_11"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:35 %xor_ln19_12 = xor i1 %xor_ln19_11, i1 %xor_ln19_4

]]></Node>
<StgValue><ssdm name="xor_ln19_12"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:36 %obstacles_4_addr = getelementptr i1 %obstacles_4, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="obstacles_4_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:37 %store_ln422 = store i1 %tmp_3, i10 %obstacles_4_addr

]]></Node>
<StgValue><ssdm name="store_ln422"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:38 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:39 %xor_ln19_13 = xor i1 %tmp_8, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="xor_ln19_13"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:40 %xor_ln19_14 = xor i1 %xor_ln19_13, i1 %xor_ln19_7

]]></Node>
<StgValue><ssdm name="xor_ln19_14"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:41 %obstacles_5_addr = getelementptr i1 %obstacles_5, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="obstacles_5_addr"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:42 %store_ln423 = store i1 %tmp_6, i10 %obstacles_5_addr

]]></Node>
<StgValue><ssdm name="store_ln423"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:43 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:44 %xor_ln19_15 = xor i1 %tmp_9, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="xor_ln19_15"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:45 %xor_ln19_16 = xor i1 %xor_ln19_15, i1 %xor_ln19_9

]]></Node>
<StgValue><ssdm name="xor_ln19_16"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:46 %obstacles_6_addr = getelementptr i1 %obstacles_6, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="obstacles_6_addr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:47 %store_ln424 = store i1 %tmp_7, i10 %obstacles_6_addr

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:48 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:49 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %lfsr_0_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:50 %xor_ln19_17 = xor i1 %tmp_10, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="xor_ln19_17"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:51 %xor_ln19_18 = xor i1 %xor_ln19_17, i1 %xor_ln19_11

]]></Node>
<StgValue><ssdm name="xor_ln19_18"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="8">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:52 %or_ln19_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i8, i1 %xor_ln19_18, i1 %xor_ln19_16, i1 %xor_ln19_14, i1 %xor_ln19_12, i1 %xor_ln19_10, i1 %xor_ln19_8, i1 %xor_ln19_5, i1 %xor_ln19_2, i8 %tmp

]]></Node>
<StgValue><ssdm name="or_ln19_7"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:53 %obstacles_7_addr = getelementptr i1 %obstacles_7, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="obstacles_7_addr"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:54 %store_ln425 = store i1 %tmp_8, i10 %obstacles_7_addr

]]></Node>
<StgValue><ssdm name="store_ln425"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:55 %store_ln19 = store i16 %or_ln19_7, i16 %lfsr_0

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.split:57 %br_ln417 = br void %for.body.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln417"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
for.end:0 %call_ln428 = call void @los, i1 %obstacles_0, i1 %obstacles_1, i1 %obstacles_2, i1 %obstacles_3, i1 %obstacles_4, i1 %obstacles_5, i1 %obstacles_6, i1 %obstacles_7, i1 %results_0, i1 %results_1, i1 %results_2, i1 %results_3, i1 %results_4, i1 %results_5, i1 %results_6, i1 %results_7

]]></Node>
<StgValue><ssdm name="call_ln428"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
for.end:0 %call_ln428 = call void @los, i1 %obstacles_0, i1 %obstacles_1, i1 %obstacles_2, i1 %obstacles_3, i1 %obstacles_4, i1 %obstacles_5, i1 %obstacles_6, i1 %obstacles_7, i1 %results_0, i1 %results_1, i1 %results_2, i1 %results_3, i1 %results_4, i1 %results_5, i1 %results_6, i1 %results_7

]]></Node>
<StgValue><ssdm name="call_ln428"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32">
<![CDATA[
for.end:1 %ret_ln432 = ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln432"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
