{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459901726495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459901726496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 20:15:26 2016 " "Processing started: Tue Apr 05 20:15:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459901726496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459901726496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7part3 -c lab7part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7part3 -c lab7part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459901726496 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1459901727389 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "26 lab7part3.v(352) " "Verilog HDL Expression warning at lab7part3.v(352): truncated literal to match 26 bits" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 352 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1459901727489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7part3.v 4 4 " "Found 4 design units, including 4 entities, in source file lab7part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7part3 " "Found entity 1: lab7part3" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459901727489 ""} { "Info" "ISGN_ENTITY_NAME" "2 tickGenerator " "Found entity 2: tickGenerator" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459901727489 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459901727489 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 641 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459901727489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459901727489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7part3 " "Elaborating entity \"lab7part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459901727579 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..7\] lab7part3.v(71) " "Output port \"LEDR\[17..7\]\" at lab7part3.v(71) has no driver" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1459901727649 "|lab7part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..6\] lab7part3.v(72) " "Output port \"LEDG\[7..6\]\" at lab7part3.v(72) has no driver" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1459901727649 "|lab7part3"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/altera/13.0/Projects/lab7part3/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459901730053 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459901730053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "lab7part3.v" "VGA" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730053 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/altera/13.0/Projects/lab7part3/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459901730063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459901730063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/altera/13.0/Projects/lab7part3/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/altera/13.0/Projects/lab7part3/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/altera/13.0/Projects/lab7part3/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730103 ""}  } { { "vga_adapter.v" "" { Text "C:/altera/13.0/Projects/lab7part3/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459901730103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_krf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_krf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_krf1 " "Found entity 1: altsyncram_krf1" {  } { { "db/altsyncram_krf1.tdf" "" { Text "C:/altera/13.0/Projects/lab7part3/db/altsyncram_krf1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459901730183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459901730183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_krf1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_krf1:auto_generated " "Elaborating entity \"altsyncram_krf1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_krf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_klq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_klq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_klq1 " "Found entity 1: altsyncram_klq1" {  } { { "db/altsyncram_klq1.tdf" "" { Text "C:/altera/13.0/Projects/lab7part3/db/altsyncram_klq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459901730253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459901730253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_klq1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_krf1:auto_generated\|altsyncram_klq1:altsyncram1 " "Elaborating entity \"altsyncram_klq1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_krf1:auto_generated\|altsyncram_klq1:altsyncram1\"" {  } { { "db/altsyncram_krf1.tdf" "altsyncram1" { Text "C:/altera/13.0/Projects/lab7part3/db/altsyncram_krf1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730253 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Variable or input pin \"clocken1\" is defined but never used." {  } { { "db/altsyncram_klq1.tdf" "" { Text "C:/altera/13.0/Projects/lab7part3/db/altsyncram_klq1.tdf" 37 2 0 } } { "db/altsyncram_krf1.tdf" "" { Text "C:/altera/13.0/Projects/lab7part3/db/altsyncram_krf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/altera/13.0/Projects/lab7part3/vga_adapter.v" 213 0 0 } } { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 195 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1459901730253 "|lab7part3|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "C:/altera/13.0/Projects/lab7part3/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459901730313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459901730313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_krf1:auto_generated\|altsyncram_klq1:altsyncram1\|decode_6oa:decode3 " "Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_krf1:auto_generated\|altsyncram_klq1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_klq1.tdf" "decode3" { Text "C:/altera/13.0/Projects/lab7part3/db/altsyncram_klq1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_krf1:auto_generated\|altsyncram_klq1:altsyncram1\|decode_6oa:decode_a " "Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_krf1:auto_generated\|altsyncram_klq1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_klq1.tdf" "decode_a" { Text "C:/altera/13.0/Projects/lab7part3/db/altsyncram_klq1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/altera/13.0/Projects/lab7part3/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459901730393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459901730393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_krf1:auto_generated\|altsyncram_klq1:altsyncram1\|mux_hib:mux5 " "Elaborating entity \"mux_hib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_krf1:auto_generated\|altsyncram_klq1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_klq1.tdf" "mux5" { Text "C:/altera/13.0/Projects/lab7part3/db/altsyncram_klq1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/altera/13.0/Projects/lab7part3/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459901730413 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459901730413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/altera/13.0/Projects/lab7part3/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/altera/13.0/Projects/lab7part3/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/altera/13.0/Projects/lab7part3/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459901730483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730483 ""}  } { { "vga_pll.v" "" { Text "C:/altera/13.0/Projects/lab7part3/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459901730483 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/altera/13.0/Projects/lab7part3/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459901730503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459901730503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/altera/13.0/Projects/lab7part3/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:C0 " "Elaborating entity \"control\" for hierarchy \"control:C0\"" {  } { { "lab7part3.v" "C0" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:D0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:D0\"" {  } { { "lab7part3.v" "D0" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901730523 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "checkOnNextTick lab7part3.v(700) " "Verilog HDL or VHDL warning at lab7part3.v(700): object \"checkOnNextTick\" assigned a value but never read" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 700 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459901730553 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lab7part3.v(695) " "Verilog HDL assignment warning at lab7part3.v(695): truncated value with size 10 to match size of target (9)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730553 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lab7part3.v(696) " "Verilog HDL assignment warning at lab7part3.v(696): truncated value with size 10 to match size of target (9)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730553 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 lab7part3.v(722) " "Verilog HDL assignment warning at lab7part3.v(722): truncated value with size 32 to match size of target (17)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730563 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 lab7part3.v(1108) " "Verilog HDL assignment warning at lab7part3.v(1108): truncated value with size 32 to match size of target (17)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730674 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 lab7part3.v(1180) " "Verilog HDL assignment warning at lab7part3.v(1180): truncated value with size 32 to match size of target (17)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730694 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 lab7part3.v(1205) " "Verilog HDL assignment warning at lab7part3.v(1205): truncated value with size 32 to match size of target (17)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730694 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab7part3.v(1227) " "Verilog HDL assignment warning at lab7part3.v(1227): truncated value with size 32 to match size of target (10)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730694 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab7part3.v(1231) " "Verilog HDL assignment warning at lab7part3.v(1231): truncated value with size 32 to match size of target (10)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730704 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab7part3.v(1268) " "Verilog HDL assignment warning at lab7part3.v(1268): truncated value with size 32 to match size of target (10)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730704 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab7part3.v(1269) " "Verilog HDL assignment warning at lab7part3.v(1269): truncated value with size 32 to match size of target (10)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730704 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab7part3.v(1298) " "Verilog HDL assignment warning at lab7part3.v(1298): truncated value with size 32 to match size of target (10)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730704 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab7part3.v(1299) " "Verilog HDL assignment warning at lab7part3.v(1299): truncated value with size 32 to match size of target (10)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730704 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab7part3.v(1321) " "Verilog HDL assignment warning at lab7part3.v(1321): truncated value with size 32 to match size of target (4)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730704 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab7part3.v(1375) " "Verilog HDL assignment warning at lab7part3.v(1375): truncated value with size 32 to match size of target (10)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730854 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab7part3.v(1378) " "Verilog HDL assignment warning at lab7part3.v(1378): truncated value with size 32 to match size of target (10)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730854 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab7part3.v(1379) " "Verilog HDL assignment warning at lab7part3.v(1379): truncated value with size 32 to match size of target (10)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730854 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab7part3.v(1383) " "Verilog HDL assignment warning at lab7part3.v(1383): truncated value with size 32 to match size of target (10)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730854 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab7part3.v(1384) " "Verilog HDL assignment warning at lab7part3.v(1384): truncated value with size 32 to match size of target (10)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730854 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab7part3.v(1418) " "Verilog HDL assignment warning at lab7part3.v(1418): truncated value with size 32 to match size of target (10)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730864 "|lab7part3|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab7part3.v(1422) " "Verilog HDL assignment warning at lab7part3.v(1422): truncated value with size 32 to match size of target (10)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 1422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459901730864 "|lab7part3|datapath:D0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tickGenerator tickGenerator:t0 " "Elaborating entity \"tickGenerator\" for hierarchy \"tickGenerator:t0\"" {  } { { "lab7part3.v" "t0" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901733418 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selected_speed lab7part3.v(359) " "Verilog HDL Always Construct warning at lab7part3.v(359): inferring latch(es) for variable \"selected_speed\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1459901733418 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[0\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[0\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733418 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[1\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[1\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733418 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[2\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[2\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733418 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[3\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[3\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733418 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[4\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[4\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733418 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[5\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[5\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733418 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[6\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[6\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733418 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[7\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[7\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733418 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[8\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[8\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733418 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[9\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[9\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733418 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[10\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[10\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733418 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[11\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[11\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733418 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[12\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[12\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733428 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[13\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[13\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733428 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[14\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[14\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733428 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[15\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[15\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733458 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[16\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[16\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733458 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[17\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[17\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733458 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[18\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[18\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733458 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[19\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[19\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733458 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[20\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[20\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733458 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[21\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[21\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733458 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[22\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[22\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733458 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[23\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[23\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733458 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[24\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[24\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733458 "|lab7part3|tickGenerator:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_speed\[25\] lab7part3.v(359) " "Inferred latch for \"selected_speed\[25\]\" at lab7part3.v(359)" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459901733458 "|lab7part3|tickGenerator:t0"}
{ "Warning" "WSGN_SEARCH_FILE" "hex_decoder.v 1 1 " "Using design file hex_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "hex_decoder.v" "" { Text "C:/altera/13.0/Projects/lab7part3/hex_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459901733478 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459901733478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h7 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h7\"" {  } { { "lab7part3.v" "h7" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459901733478 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[3\] " "Net \"genCount\[3\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[3\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[2\] " "Net \"genCount\[2\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[2\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[1\] " "Net \"genCount\[1\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[1\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[0\] " "Net \"genCount\[0\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[0\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[3\] " "Net \"genCount\[3\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[3\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[2\] " "Net \"genCount\[2\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[2\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[1\] " "Net \"genCount\[1\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[1\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[0\] " "Net \"genCount\[0\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[0\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[3\] " "Net \"genCount\[3\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[3\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[2\] " "Net \"genCount\[2\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[2\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[1\] " "Net \"genCount\[1\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[1\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[0\] " "Net \"genCount\[0\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[0\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[3\] " "Net \"genCount\[3\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[3\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[2\] " "Net \"genCount\[2\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[2\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[1\] " "Net \"genCount\[1\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[1\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[0\] " "Net \"genCount\[0\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[0\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901734609 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[3\] " "Net \"genCount\[3\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[3\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901736031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[2\] " "Net \"genCount\[2\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[2\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901736031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[1\] " "Net \"genCount\[1\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[1\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901736031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[0\] " "Net \"genCount\[0\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[0\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901736031 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901736031 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[3\] " "Net \"genCount\[3\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[3\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901736051 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[2\] " "Net \"genCount\[2\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[2\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901736051 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[1\] " "Net \"genCount\[1\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[1\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901736051 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[0\] " "Net \"genCount\[0\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[0\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901736051 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901736051 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[3\] " "Net \"genCount\[3\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[3\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901736061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[2\] " "Net \"genCount\[2\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[2\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901736061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[1\] " "Net \"genCount\[1\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[1\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901736061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "genCount\[0\] " "Net \"genCount\[0\]\" is missing source, defaulting to GND" {  } { { "lab7part3.v" "genCount\[0\]" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 117 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901736061 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1459901736061 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1459902401439 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|selected_speed\[6\] tickGenerator:t0\|selected_speed\[25\] " "Duplicate LATCH primitive \"tickGenerator:t0\|selected_speed\[6\]\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[25\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902402140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|selected_speed\[22\] tickGenerator:t0\|selected_speed\[25\] " "Duplicate LATCH primitive \"tickGenerator:t0\|selected_speed\[22\]\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[25\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902402140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|selected_speed\[7\] tickGenerator:t0\|selected_speed\[24\] " "Duplicate LATCH primitive \"tickGenerator:t0\|selected_speed\[7\]\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[24\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902402140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|selected_speed\[21\] tickGenerator:t0\|selected_speed\[23\] " "Duplicate LATCH primitive \"tickGenerator:t0\|selected_speed\[21\]\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[23\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902402140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|selected_speed\[10\] tickGenerator:t0\|selected_speed\[20\] " "Duplicate LATCH primitive \"tickGenerator:t0\|selected_speed\[10\]\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[20\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902402140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|selected_speed\[11\] tickGenerator:t0\|selected_speed\[20\] " "Duplicate LATCH primitive \"tickGenerator:t0\|selected_speed\[11\]\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[20\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902402140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|selected_speed\[12\] tickGenerator:t0\|selected_speed\[19\] " "Duplicate LATCH primitive \"tickGenerator:t0\|selected_speed\[12\]\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[19\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902402140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|selected_speed\[13\] tickGenerator:t0\|selected_speed\[18\] " "Duplicate LATCH primitive \"tickGenerator:t0\|selected_speed\[13\]\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[18\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902402140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|selected_speed\[8\] tickGenerator:t0\|selected_speed\[16\] " "Duplicate LATCH primitive \"tickGenerator:t0\|selected_speed\[8\]\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[16\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902402140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|selected_speed\[9\] tickGenerator:t0\|selected_speed\[14\] " "Duplicate LATCH primitive \"tickGenerator:t0\|selected_speed\[9\]\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[14\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 359 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902402140 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1459902402140 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[25\] tickGenerator:t0\|hertzCount\[25\]~_emulated tickGenerator:t0\|hertzCount\[25\]~1 " "Register \"tickGenerator:t0\|hertzCount\[25\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[25\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[25\]~1\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[24\] tickGenerator:t0\|hertzCount\[24\]~_emulated tickGenerator:t0\|hertzCount\[24\]~5 " "Register \"tickGenerator:t0\|hertzCount\[24\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[24\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[24\]~5\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[23\] tickGenerator:t0\|hertzCount\[23\]~_emulated tickGenerator:t0\|hertzCount\[23\]~9 " "Register \"tickGenerator:t0\|hertzCount\[23\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[23\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[23\]~9\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[22\] tickGenerator:t0\|hertzCount\[22\]~_emulated tickGenerator:t0\|hertzCount\[25\]~1 " "Register \"tickGenerator:t0\|hertzCount\[22\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[22\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[25\]~1\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[21\] tickGenerator:t0\|hertzCount\[21\]~_emulated tickGenerator:t0\|hertzCount\[23\]~9 " "Register \"tickGenerator:t0\|hertzCount\[21\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[21\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[23\]~9\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[20\] tickGenerator:t0\|hertzCount\[20\]~_emulated tickGenerator:t0\|hertzCount\[20\]~17 " "Register \"tickGenerator:t0\|hertzCount\[20\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[20\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[20\]~17\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[19\] tickGenerator:t0\|hertzCount\[19\]~_emulated tickGenerator:t0\|hertzCount\[19\]~21 " "Register \"tickGenerator:t0\|hertzCount\[19\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[19\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[19\]~21\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[18\] tickGenerator:t0\|hertzCount\[18\]~_emulated tickGenerator:t0\|hertzCount\[18\]~25 " "Register \"tickGenerator:t0\|hertzCount\[18\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[18\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[18\]~25\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[17\] tickGenerator:t0\|hertzCount\[17\]~_emulated tickGenerator:t0\|hertzCount\[17\]~29 " "Register \"tickGenerator:t0\|hertzCount\[17\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[17\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[17\]~29\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[16\] tickGenerator:t0\|hertzCount\[16\]~_emulated tickGenerator:t0\|hertzCount\[16\]~33 " "Register \"tickGenerator:t0\|hertzCount\[16\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[16\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[16\]~33\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[15\] tickGenerator:t0\|hertzCount\[15\]~_emulated tickGenerator:t0\|hertzCount\[15\]~37 " "Register \"tickGenerator:t0\|hertzCount\[15\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[15\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[15\]~37\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[14\] tickGenerator:t0\|hertzCount\[14\]~_emulated tickGenerator:t0\|hertzCount\[14\]~41 " "Register \"tickGenerator:t0\|hertzCount\[14\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[14\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[14\]~41\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[13\] tickGenerator:t0\|hertzCount\[13\]~_emulated tickGenerator:t0\|hertzCount\[18\]~25 " "Register \"tickGenerator:t0\|hertzCount\[13\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[13\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[18\]~25\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[12\] tickGenerator:t0\|hertzCount\[12\]~_emulated tickGenerator:t0\|hertzCount\[19\]~21 " "Register \"tickGenerator:t0\|hertzCount\[12\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[12\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[19\]~21\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[11\] tickGenerator:t0\|hertzCount\[11\]~_emulated tickGenerator:t0\|hertzCount\[20\]~17 " "Register \"tickGenerator:t0\|hertzCount\[11\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[11\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[20\]~17\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[10\] tickGenerator:t0\|hertzCount\[10\]~_emulated tickGenerator:t0\|hertzCount\[20\]~17 " "Register \"tickGenerator:t0\|hertzCount\[10\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[10\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[20\]~17\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[9\] tickGenerator:t0\|hertzCount\[9\]~_emulated tickGenerator:t0\|hertzCount\[14\]~41 " "Register \"tickGenerator:t0\|hertzCount\[9\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[9\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[14\]~41\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[8\] tickGenerator:t0\|hertzCount\[8\]~_emulated tickGenerator:t0\|hertzCount\[16\]~33 " "Register \"tickGenerator:t0\|hertzCount\[8\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[8\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[16\]~33\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[7\] tickGenerator:t0\|hertzCount\[7\]~_emulated tickGenerator:t0\|hertzCount\[24\]~5 " "Register \"tickGenerator:t0\|hertzCount\[7\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[7\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[24\]~5\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tickGenerator:t0\|hertzCount\[6\] tickGenerator:t0\|hertzCount\[6\]~_emulated tickGenerator:t0\|hertzCount\[25\]~1 " "Register \"tickGenerator:t0\|hertzCount\[6\]\" is converted into an equivalent circuit using register \"tickGenerator:t0\|hertzCount\[6\]~_emulated\" and latch \"tickGenerator:t0\|hertzCount\[25\]~1\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459902402661 "|lab7part3|tickGenerator:t0|hertzCount[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1459902402661 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|hertzCount\[25\]~1 tickGenerator:t0\|selected_speed\[25\] " "Duplicate LATCH primitive \"tickGenerator:t0\|hertzCount\[25\]~1\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[25\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902423311 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|hertzCount\[24\]~5 tickGenerator:t0\|selected_speed\[24\] " "Duplicate LATCH primitive \"tickGenerator:t0\|hertzCount\[24\]~5\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[24\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902423311 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|hertzCount\[23\]~9 tickGenerator:t0\|selected_speed\[23\] " "Duplicate LATCH primitive \"tickGenerator:t0\|hertzCount\[23\]~9\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[23\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902423311 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|hertzCount\[20\]~17 tickGenerator:t0\|selected_speed\[20\] " "Duplicate LATCH primitive \"tickGenerator:t0\|hertzCount\[20\]~17\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[20\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902423311 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|hertzCount\[19\]~21 tickGenerator:t0\|selected_speed\[19\] " "Duplicate LATCH primitive \"tickGenerator:t0\|hertzCount\[19\]~21\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[19\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902423311 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|hertzCount\[18\]~25 tickGenerator:t0\|selected_speed\[18\] " "Duplicate LATCH primitive \"tickGenerator:t0\|hertzCount\[18\]~25\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[18\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902423311 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|hertzCount\[17\]~29 tickGenerator:t0\|selected_speed\[17\] " "Duplicate LATCH primitive \"tickGenerator:t0\|hertzCount\[17\]~29\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[17\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902423311 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|hertzCount\[16\]~33 tickGenerator:t0\|selected_speed\[16\] " "Duplicate LATCH primitive \"tickGenerator:t0\|hertzCount\[16\]~33\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[16\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902423311 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|hertzCount\[15\]~37 tickGenerator:t0\|selected_speed\[15\] " "Duplicate LATCH primitive \"tickGenerator:t0\|hertzCount\[15\]~37\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[15\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902423311 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tickGenerator:t0\|hertzCount\[14\]~41 tickGenerator:t0\|selected_speed\[14\] " "Duplicate LATCH primitive \"tickGenerator:t0\|hertzCount\[14\]~41\" merged with LATCH primitive \"tickGenerator:t0\|selected_speed\[14\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 384 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459902423311 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1459902423311 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459902424933 "|lab7part3|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1459902424933 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1459902468215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1459902469297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459902469297 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459902470358 "|lab7part3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459902470358 "|lab7part3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459902470358 "|lab7part3|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459902470358 "|lab7part3|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459902470358 "|lab7part3|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459902470358 "|lab7part3|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459902470358 "|lab7part3|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459902470358 "|lab7part3|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459902470358 "|lab7part3|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459902470358 "|lab7part3|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459902470358 "|lab7part3|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459902470358 "|lab7part3|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459902470358 "|lab7part3|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "lab7part3.v" "" { Text "C:/altera/13.0/Projects/lab7part3/lab7part3.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459902470358 "|lab7part3|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1459902470358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11483 " "Implemented 11483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1459902470358 ""} { "Info" "ICUT_CUT_TM_OPINS" "117 " "Implemented 117 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1459902470358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11327 " "Implemented 11327 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1459902470358 ""} { "Info" "ICUT_CUT_TM_RAMS" "15 " "Implemented 15 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1459902470358 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1459902470358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1459902470358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459902470419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 20:27:50 2016 " "Processing ended: Tue Apr 05 20:27:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459902470419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:12:24 " "Elapsed time: 00:12:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459902470419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:23 " "Total CPU time (on all processors): 00:12:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459902470419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459902470419 ""}
