////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2019 Ambarella, Inc.
////////////////////////////////////////////////////////////////////////////////
// This file and its contents ("Software") are protected
// by intellectual property rights including, without limitation, U.S.
// and/or foreign copyrights.  This Software is also the confidential
// and proprietary information of Ambarella, Inc. and its licensors.
// You may not use, reproduce, disclose, distribute, modify, or
// otherwise prepare derivative works of this Software or any portion
// thereof except pursuant to a signed license agreement or
// nondisclosure agreement with Ambarella, Inc. or its authorized
// affiliates.  In the absence of such an agreement, you agree to
// promptly notify and return this Software to Ambarella, Inc.
//
// THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
// WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
// OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL AMBARELLA, INC. OR ITS
// AFFILIATES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; COMPUTER FAILURE OR MALFUNCTION; OR BUSINESS INTERRUPTION)
// HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
// OF THE POSSIBILITY OF SUCH DAMAGE.
////////////////////////////////////////////////////////////////////////////////
#ifndef flexidag_openseg_prim_split_7_H
#define flexidag_openseg_prim_split_7_H

#define vas_gen_header_version                  	7

/* dag name */
#define flexidag_openseg_prim_split_7_DAG_NAME  	"flexidag_openseg_prim_split_7"

/* VDG file info */
#define flexidag_openseg_prim_split_7_vdg_name  	"flexidag_openseg_split_7.vdg"

/* VDG DAG memory info */
#define flexidag_openseg_prim_split_7_byte_offset 	356	/* 0x00000164 */
#define flexidag_openseg_prim_split_7_byte_size 	1732	/* 0x000006c4 */
#define flexidag_openseg_prim_split_7_preferred_dram_xfer_size 	1

/* flexidag_openseg_prim_split_7 VMEM info */
#define flexidag_openseg_prim_split_7_use_ping_pong_vmem 	0
#define flexidag_openseg_prim_split_7_VMEM_start 	4096	/* 0x00001000 */
#define flexidag_openseg_prim_split_7_VMEM_end  	1533272	/* 0x00176558 */
#define flexidag_openseg_prim_split_7_image_start 	1502304	/* 0x0016ec60 */
#define flexidag_openseg_prim_split_7_image_size 	32700	/* 0x00007fbc */
#define flexidag_openseg_prim_split_7_dagbin_start 	1533272	/* 0x00176558 */

/* flexidag_openseg_prim_split_7 DAG info */
#define flexidag_openseg_prim_split_7_estimated_cycles 	724675

/*******************************************************************************
 * DAG byte offset info for HMB/SMB/VCB and their fields
 * in DAG 'flexidag_openseg_prim_split_7' in source file 'flexidag_openseg_split_7.vas'
 ******************************************************************************/
/* flexidag_openseg_prim_split_7 HMB_input concat_1_1232_ */
#define flexidag_openseg_prim_split_7_concat_1_1232__cnngen_demangled_name 	"concat_1_1232_"
#define flexidag_openseg_prim_split_7_concat_1_1232__is_main_input_output 	0
#define flexidag_openseg_prim_split_7_concat_1_1232__is_constant 	0
#define flexidag_openseg_prim_split_7_concat_1_1232__ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_7_concat_1_1232__ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_7_concat_1_1232__is_bitvector 	0
#define flexidag_openseg_prim_split_7_concat_1_1232__is_rlz 	0
#define flexidag_openseg_prim_split_7_concat_1_1232__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_concat_1_1232__byte_offset 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_7_concat_1_1232__vbase_byte_offset 	4	/* 0x00000004 */
#define flexidag_openseg_prim_split_7_concat_1_1232__dbase_byte_offset 	28	/* 0x0000001c */
#define flexidag_openseg_prim_split_7_concat_1_1232__dpitchm1_byte_offset 	32	/* 0x00000020 */
#define flexidag_openseg_prim_split_7_concat_1_1232__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_concat_1_1232__vwidth_minus_one_byte_offset 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_concat_1_1232__vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_concat_1_1232__vheight_minus_one_byte_offset 	18	/* 0x00000012 */
#define flexidag_openseg_prim_split_7_concat_1_1232__vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_concat_1_1232__drotate_bit_offset 	198	/* 0x000000c6 */
#define flexidag_openseg_prim_split_7_concat_1_1232__hflip_bit_offset 	199	/* 0x000000c7 */
#define flexidag_openseg_prim_split_7_concat_1_1232__vflip_bit_offset 	200	/* 0x000000c8 */
#define flexidag_openseg_prim_split_7_concat_1_1232__dflip_bit_offset 	201	/* 0x000000c9 */
#define flexidag_openseg_prim_split_7_concat_1_1232__pflip_bit_offset 	202	/* 0x000000ca */
#define flexidag_openseg_prim_split_7_concat_1_1232__W 	81
#define flexidag_openseg_prim_split_7_concat_1_1232__H 	64
#define flexidag_openseg_prim_split_7_concat_1_1232__D 	1024
#define flexidag_openseg_prim_split_7_concat_1_1232__P 	1
#define flexidag_openseg_prim_split_7_concat_1_1232__data_num_bytes 	2
#define flexidag_openseg_prim_split_7_concat_1_1232__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_7_concat_1_1232__dram_format 	3
#define flexidag_openseg_prim_split_7_concat_1_1232__vp_interleave_mode 	2
#define flexidag_openseg_prim_split_7_concat_1_1232__tile_width 	4
#define flexidag_openseg_prim_split_7_concat_1_1232__tile_height 	1
#define flexidag_openseg_prim_split_7_concat_1_1232__vmem_buffer_num_bytes 	1130496
#define flexidag_openseg_prim_split_7_concat_1_1232__dram_size_num_bytes 	11534336
#define flexidag_openseg_prim_split_7_concat_1_1232__sign 	0
#define flexidag_openseg_prim_split_7_concat_1_1232__datasize 	1
#define flexidag_openseg_prim_split_7_concat_1_1232__expoffset 	13
#define flexidag_openseg_prim_split_7_concat_1_1232__expbits 	0
#define flexidag_openseg_prim_split_7_concat_1_1232__drotate 	0
#define flexidag_openseg_prim_split_7_concat_1_1232__hflip 	0
#define flexidag_openseg_prim_split_7_concat_1_1232__vflip 	0
#define flexidag_openseg_prim_split_7_concat_1_1232__dflip 	0
#define flexidag_openseg_prim_split_7_concat_1_1232__pflip 	0

/* flexidag_openseg_prim_split_7 HMB_input Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231_ */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__cnngen_demangled_name 	"Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231_"
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__is_main_input_output 	0
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__is_constant 	0
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__is_bitvector 	0
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__is_rlz 	0
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__byte_offset 	36	/* 0x00000024 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__vbase_byte_offset 	40	/* 0x00000028 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__dbase_byte_offset 	64	/* 0x00000040 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__dpitchm1_byte_offset 	68	/* 0x00000044 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__vwidth_minus_one_byte_offset 	52	/* 0x00000034 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__vheight_minus_one_byte_offset 	54	/* 0x00000036 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__drotate_bit_offset 	486	/* 0x000001e6 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__hflip_bit_offset 	487	/* 0x000001e7 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__vflip_bit_offset 	488	/* 0x000001e8 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__dflip_bit_offset 	489	/* 0x000001e9 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__pflip_bit_offset 	490	/* 0x000001ea */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__W 	80
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__H 	64
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__D 	5
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__P 	1
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__data_num_bytes 	1
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__dram_format 	3
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__vp_interleave_mode 	2
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__tile_width 	4
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__tile_height 	1
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__vmem_buffer_num_bytes 	12880
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__dram_size_num_bytes 	25600
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__sign 	0
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__datasize 	0
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__expoffset 	6
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__expbits 	0
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__drotate 	0
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__hflip 	0
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__vflip 	0
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__dflip 	0
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_1231__pflip 	0

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_1239_ */
#define flexidag_openseg_prim_split_7___pvcn_1239__cnngen_demangled_name 	"__pvcn_1239_"
#define flexidag_openseg_prim_split_7___pvcn_1239__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_1239__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_1239__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_1239__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_1239__byte_offset 	76	/* 0x0000004c */
#define flexidag_openseg_prim_split_7___pvcn_1239__vbase_byte_offset 	80	/* 0x00000050 */
#define flexidag_openseg_prim_split_7___pvcn_1239__dbase_byte_offset 	104	/* 0x00000068 */
#define flexidag_openseg_prim_split_7___pvcn_1239__dpitchm1_byte_offset 	108	/* 0x0000006c */
#define flexidag_openseg_prim_split_7___pvcn_1239__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_1239__W 	30652
#define flexidag_openseg_prim_split_7___pvcn_1239__H 	1
#define flexidag_openseg_prim_split_7___pvcn_1239__D 	1
#define flexidag_openseg_prim_split_7___pvcn_1239__P 	1
#define flexidag_openseg_prim_split_7___pvcn_1239__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_1239__dpitch_num_bytes 	30656
#define flexidag_openseg_prim_split_7___pvcn_1239__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_1239__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_1239__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_1239__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_1239__vmem_buffer_num_bytes 	30652

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_1240_ */
#define flexidag_openseg_prim_split_7___pvcn_1240__cnngen_demangled_name 	"__pvcn_1240_"
#define flexidag_openseg_prim_split_7___pvcn_1240__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_1240__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_1240__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_1240__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_1240__byte_offset 	112	/* 0x00000070 */
#define flexidag_openseg_prim_split_7___pvcn_1240__vbase_byte_offset 	116	/* 0x00000074 */
#define flexidag_openseg_prim_split_7___pvcn_1240__dbase_byte_offset 	140	/* 0x0000008c */
#define flexidag_openseg_prim_split_7___pvcn_1240__dpitchm1_byte_offset 	144	/* 0x00000090 */
#define flexidag_openseg_prim_split_7___pvcn_1240__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_1240__W 	32
#define flexidag_openseg_prim_split_7___pvcn_1240__H 	1
#define flexidag_openseg_prim_split_7___pvcn_1240__D 	1
#define flexidag_openseg_prim_split_7___pvcn_1240__P 	1
#define flexidag_openseg_prim_split_7___pvcn_1240__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_1240__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_7___pvcn_1240__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_1240__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_1240__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_1240__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_1240__vmem_buffer_num_bytes 	32

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_1115_ */
#define flexidag_openseg_prim_split_7___pvcn_1115__cnngen_demangled_name 	"__pvcn_1115_"
#define flexidag_openseg_prim_split_7___pvcn_1115__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_1115__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_1115__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_1115__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_1115__byte_offset 	176	/* 0x000000b0 */
#define flexidag_openseg_prim_split_7___pvcn_1115__vbase_byte_offset 	180	/* 0x000000b4 */
#define flexidag_openseg_prim_split_7___pvcn_1115__dbase_byte_offset 	204	/* 0x000000cc */
#define flexidag_openseg_prim_split_7___pvcn_1115__dpitchm1_byte_offset 	208	/* 0x000000d0 */
#define flexidag_openseg_prim_split_7___pvcn_1115__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_1115__W 	28
#define flexidag_openseg_prim_split_7___pvcn_1115__H 	1
#define flexidag_openseg_prim_split_7___pvcn_1115__D 	1
#define flexidag_openseg_prim_split_7___pvcn_1115__P 	1
#define flexidag_openseg_prim_split_7___pvcn_1115__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_1115__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_7___pvcn_1115__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_1115__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_1115__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_1115__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_1115__vmem_buffer_num_bytes 	28

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_1116_ */
#define flexidag_openseg_prim_split_7___pvcn_1116__cnngen_demangled_name 	"__pvcn_1116_"
#define flexidag_openseg_prim_split_7___pvcn_1116__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_1116__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_1116__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_1116__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_1116__byte_offset 	216	/* 0x000000d8 */
#define flexidag_openseg_prim_split_7___pvcn_1116__vbase_byte_offset 	220	/* 0x000000dc */
#define flexidag_openseg_prim_split_7___pvcn_1116__dbase_byte_offset 	244	/* 0x000000f4 */
#define flexidag_openseg_prim_split_7___pvcn_1116__dpitchm1_byte_offset 	248	/* 0x000000f8 */
#define flexidag_openseg_prim_split_7___pvcn_1116__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_1116__W 	40
#define flexidag_openseg_prim_split_7___pvcn_1116__H 	1
#define flexidag_openseg_prim_split_7___pvcn_1116__D 	1
#define flexidag_openseg_prim_split_7___pvcn_1116__P 	1
#define flexidag_openseg_prim_split_7___pvcn_1116__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_1116__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_7___pvcn_1116__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_1116__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_1116__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_1116__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_1116__vmem_buffer_num_bytes 	40

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_1119_ */
#define flexidag_openseg_prim_split_7___pvcn_1119__cnngen_demangled_name 	"__pvcn_1119_"
#define flexidag_openseg_prim_split_7___pvcn_1119__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_1119__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_1119__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_1119__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_1119__byte_offset 	256	/* 0x00000100 */
#define flexidag_openseg_prim_split_7___pvcn_1119__vbase_byte_offset 	260	/* 0x00000104 */
#define flexidag_openseg_prim_split_7___pvcn_1119__dbase_byte_offset 	288	/* 0x00000120 */
#define flexidag_openseg_prim_split_7___pvcn_1119__dpitchm1_byte_offset 	292	/* 0x00000124 */
#define flexidag_openseg_prim_split_7___pvcn_1119__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_1119__W 	1
#define flexidag_openseg_prim_split_7___pvcn_1119__H 	1
#define flexidag_openseg_prim_split_7___pvcn_1119__D 	5
#define flexidag_openseg_prim_split_7___pvcn_1119__P 	1
#define flexidag_openseg_prim_split_7___pvcn_1119__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_1119__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_7___pvcn_1119__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_1119__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_1119__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_1119__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_1119__vmem_buffer_num_bytes 	20

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_1121_ */
#define flexidag_openseg_prim_split_7___pvcn_1121__cnngen_demangled_name 	"__pvcn_1121_"
#define flexidag_openseg_prim_split_7___pvcn_1121__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_1121__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_1121__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_1121__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_1121__byte_offset 	300	/* 0x0000012c */
#define flexidag_openseg_prim_split_7___pvcn_1121__vbase_byte_offset 	304	/* 0x00000130 */
#define flexidag_openseg_prim_split_7___pvcn_1121__dbase_byte_offset 	328	/* 0x00000148 */
#define flexidag_openseg_prim_split_7___pvcn_1121__dpitchm1_byte_offset 	332	/* 0x0000014c */
#define flexidag_openseg_prim_split_7___pvcn_1121__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_1121__W 	24
#define flexidag_openseg_prim_split_7___pvcn_1121__H 	1
#define flexidag_openseg_prim_split_7___pvcn_1121__D 	1
#define flexidag_openseg_prim_split_7___pvcn_1121__P 	1
#define flexidag_openseg_prim_split_7___pvcn_1121__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_1121__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_7___pvcn_1121__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_1121__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_1121__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_1121__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_1121__vmem_buffer_num_bytes 	24

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_1122_ */
#define flexidag_openseg_prim_split_7___pvcn_1122__cnngen_demangled_name 	"__pvcn_1122_"
#define flexidag_openseg_prim_split_7___pvcn_1122__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_1122__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_1122__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_1122__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_1122__byte_offset 	340	/* 0x00000154 */
#define flexidag_openseg_prim_split_7___pvcn_1122__vbase_byte_offset 	344	/* 0x00000158 */
#define flexidag_openseg_prim_split_7___pvcn_1122__dbase_byte_offset 	368	/* 0x00000170 */
#define flexidag_openseg_prim_split_7___pvcn_1122__dpitchm1_byte_offset 	372	/* 0x00000174 */
#define flexidag_openseg_prim_split_7___pvcn_1122__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_1122__W 	40
#define flexidag_openseg_prim_split_7___pvcn_1122__H 	1
#define flexidag_openseg_prim_split_7___pvcn_1122__D 	1
#define flexidag_openseg_prim_split_7___pvcn_1122__P 	1
#define flexidag_openseg_prim_split_7___pvcn_1122__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_1122__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_7___pvcn_1122__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_1122__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_1122__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_1122__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_1122__vmem_buffer_num_bytes 	40

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_1125_ */
#define flexidag_openseg_prim_split_7___pvcn_1125__cnngen_demangled_name 	"__pvcn_1125_"
#define flexidag_openseg_prim_split_7___pvcn_1125__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_1125__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_1125__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_1125__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_1125__byte_offset 	380	/* 0x0000017c */
#define flexidag_openseg_prim_split_7___pvcn_1125__vbase_byte_offset 	384	/* 0x00000180 */
#define flexidag_openseg_prim_split_7___pvcn_1125__dbase_byte_offset 	412	/* 0x0000019c */
#define flexidag_openseg_prim_split_7___pvcn_1125__dpitchm1_byte_offset 	416	/* 0x000001a0 */
#define flexidag_openseg_prim_split_7___pvcn_1125__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_1125__W 	1
#define flexidag_openseg_prim_split_7___pvcn_1125__H 	1
#define flexidag_openseg_prim_split_7___pvcn_1125__D 	5
#define flexidag_openseg_prim_split_7___pvcn_1125__P 	1
#define flexidag_openseg_prim_split_7___pvcn_1125__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_1125__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_7___pvcn_1125__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_1125__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_1125__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_1125__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_1125__vmem_buffer_num_bytes 	20

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_1127_ */
#define flexidag_openseg_prim_split_7___pvcn_1127__cnngen_demangled_name 	"__pvcn_1127_"
#define flexidag_openseg_prim_split_7___pvcn_1127__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_1127__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_1127__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_1127__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_1127__byte_offset 	424	/* 0x000001a8 */
#define flexidag_openseg_prim_split_7___pvcn_1127__vbase_byte_offset 	428	/* 0x000001ac */
#define flexidag_openseg_prim_split_7___pvcn_1127__dbase_byte_offset 	452	/* 0x000001c4 */
#define flexidag_openseg_prim_split_7___pvcn_1127__dpitchm1_byte_offset 	456	/* 0x000001c8 */
#define flexidag_openseg_prim_split_7___pvcn_1127__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_1127__W 	4
#define flexidag_openseg_prim_split_7___pvcn_1127__H 	1
#define flexidag_openseg_prim_split_7___pvcn_1127__D 	1
#define flexidag_openseg_prim_split_7___pvcn_1127__P 	1
#define flexidag_openseg_prim_split_7___pvcn_1127__data_num_bytes 	2
#define flexidag_openseg_prim_split_7___pvcn_1127__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_7___pvcn_1127__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_1127__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_1127__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_1127__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_1127__vmem_buffer_num_bytes 	8

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_1128_ */
#define flexidag_openseg_prim_split_7___pvcn_1128__cnngen_demangled_name 	"__pvcn_1128_"
#define flexidag_openseg_prim_split_7___pvcn_1128__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_1128__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_1128__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_1128__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_1128__byte_offset 	464	/* 0x000001d0 */
#define flexidag_openseg_prim_split_7___pvcn_1128__vbase_byte_offset 	468	/* 0x000001d4 */
#define flexidag_openseg_prim_split_7___pvcn_1128__dbase_byte_offset 	492	/* 0x000001ec */
#define flexidag_openseg_prim_split_7___pvcn_1128__dpitchm1_byte_offset 	496	/* 0x000001f0 */
#define flexidag_openseg_prim_split_7___pvcn_1128__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_1128__W 	5
#define flexidag_openseg_prim_split_7___pvcn_1128__H 	1
#define flexidag_openseg_prim_split_7___pvcn_1128__D 	1
#define flexidag_openseg_prim_split_7___pvcn_1128__P 	1
#define flexidag_openseg_prim_split_7___pvcn_1128__data_num_bytes 	2
#define flexidag_openseg_prim_split_7___pvcn_1128__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_7___pvcn_1128__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_1128__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_1128__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_1128__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_1128__vmem_buffer_num_bytes 	12

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_1146_ */
#define flexidag_openseg_prim_split_7___pvcn_1146__cnngen_demangled_name 	"__pvcn_1146_"
#define flexidag_openseg_prim_split_7___pvcn_1146__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_1146__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_1146__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_1146__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_1146__byte_offset 	552	/* 0x00000228 */
#define flexidag_openseg_prim_split_7___pvcn_1146__vbase_byte_offset 	556	/* 0x0000022c */
#define flexidag_openseg_prim_split_7___pvcn_1146__dbase_byte_offset 	580	/* 0x00000244 */
#define flexidag_openseg_prim_split_7___pvcn_1146__dpitchm1_byte_offset 	584	/* 0x00000248 */
#define flexidag_openseg_prim_split_7___pvcn_1146__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_1146__W 	4
#define flexidag_openseg_prim_split_7___pvcn_1146__H 	1
#define flexidag_openseg_prim_split_7___pvcn_1146__D 	1
#define flexidag_openseg_prim_split_7___pvcn_1146__P 	1
#define flexidag_openseg_prim_split_7___pvcn_1146__data_num_bytes 	4
#define flexidag_openseg_prim_split_7___pvcn_1146__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_7___pvcn_1146__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_1146__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_1146__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_1146__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_1146__vmem_buffer_num_bytes 	16

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_1148_ */
#define flexidag_openseg_prim_split_7___pvcn_1148__cnngen_demangled_name 	"__pvcn_1148_"
#define flexidag_openseg_prim_split_7___pvcn_1148__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_1148__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_1148__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_1148__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_1148__byte_offset 	592	/* 0x00000250 */
#define flexidag_openseg_prim_split_7___pvcn_1148__vbase_byte_offset 	596	/* 0x00000254 */
#define flexidag_openseg_prim_split_7___pvcn_1148__dbase_byte_offset 	620	/* 0x0000026c */
#define flexidag_openseg_prim_split_7___pvcn_1148__dpitchm1_byte_offset 	624	/* 0x00000270 */
#define flexidag_openseg_prim_split_7___pvcn_1148__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_1148__W 	24
#define flexidag_openseg_prim_split_7___pvcn_1148__H 	1
#define flexidag_openseg_prim_split_7___pvcn_1148__D 	1
#define flexidag_openseg_prim_split_7___pvcn_1148__P 	1
#define flexidag_openseg_prim_split_7___pvcn_1148__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_1148__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_7___pvcn_1148__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_1148__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_1148__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_1148__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_1148__vmem_buffer_num_bytes 	24

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_1149_ */
#define flexidag_openseg_prim_split_7___pvcn_1149__cnngen_demangled_name 	"__pvcn_1149_"
#define flexidag_openseg_prim_split_7___pvcn_1149__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_1149__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_1149__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_1149__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_1149__byte_offset 	632	/* 0x00000278 */
#define flexidag_openseg_prim_split_7___pvcn_1149__vbase_byte_offset 	636	/* 0x0000027c */
#define flexidag_openseg_prim_split_7___pvcn_1149__dbase_byte_offset 	660	/* 0x00000294 */
#define flexidag_openseg_prim_split_7___pvcn_1149__dpitchm1_byte_offset 	664	/* 0x00000298 */
#define flexidag_openseg_prim_split_7___pvcn_1149__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_1149__W 	52
#define flexidag_openseg_prim_split_7___pvcn_1149__H 	1
#define flexidag_openseg_prim_split_7___pvcn_1149__D 	1
#define flexidag_openseg_prim_split_7___pvcn_1149__P 	1
#define flexidag_openseg_prim_split_7___pvcn_1149__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_1149__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_7___pvcn_1149__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_1149__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_1149__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_1149__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_1149__vmem_buffer_num_bytes 	52

/* flexidag_openseg_prim_split_7 VCB Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_cnngen_demangled_name 	"Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3"
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_is_bitvector 	0
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_is_rlz 	0
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_byte_offset 	672	/* 0x000002a0 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_vbase_byte_offset 	676	/* 0x000002a4 */
#define flexidag_openseg_prim_split_7_Conv_5__Conv2D___BiasAdd___BatchNorm_5__FusedBatchNorm___muli___156___BatchNorm_5__FusedBatchNorm___Relu_3_vmem_buffer_num_bytes 	51280

/* flexidag_openseg_prim_split_7 VCB __pvcn_537_ */
#define flexidag_openseg_prim_split_7___pvcn_537__cnngen_demangled_name 	"__pvcn_537_"
#define flexidag_openseg_prim_split_7___pvcn_537__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_537__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_537__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_537__byte_offset 	828	/* 0x0000033c */
#define flexidag_openseg_prim_split_7___pvcn_537__vbase_byte_offset 	832	/* 0x00000340 */
#define flexidag_openseg_prim_split_7___pvcn_537__vmem_buffer_num_bytes 	8

/* flexidag_openseg_prim_split_7 VCB Conv_6__Conv2D___dotib___394 */
#define flexidag_openseg_prim_split_7_Conv_6__Conv2D___dotib___394_cnngen_demangled_name 	"Conv_6__Conv2D___dotib___394"
#define flexidag_openseg_prim_split_7_Conv_6__Conv2D___dotib___394_is_bitvector 	0
#define flexidag_openseg_prim_split_7_Conv_6__Conv2D___dotib___394_is_rlz 	0
#define flexidag_openseg_prim_split_7_Conv_6__Conv2D___dotib___394_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_Conv_6__Conv2D___dotib___394_byte_offset 	864	/* 0x00000360 */
#define flexidag_openseg_prim_split_7_Conv_6__Conv2D___dotib___394_vbase_byte_offset 	868	/* 0x00000364 */
#define flexidag_openseg_prim_split_7_Conv_6__Conv2D___dotib___394_vmem_buffer_num_bytes 	8

/* flexidag_openseg_prim_split_7 VCB Relu_4 */
#define flexidag_openseg_prim_split_7_Relu_4_cnngen_demangled_name 	"Relu_4"
#define flexidag_openseg_prim_split_7_Relu_4_is_bitvector 	0
#define flexidag_openseg_prim_split_7_Relu_4_is_rlz 	0
#define flexidag_openseg_prim_split_7_Relu_4_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_Relu_4_byte_offset 	900	/* 0x00000384 */
#define flexidag_openseg_prim_split_7_Relu_4_vbase_byte_offset 	904	/* 0x00000388 */
#define flexidag_openseg_prim_split_7_Relu_4_vmem_buffer_num_bytes 	20

/* flexidag_openseg_prim_split_7 VCB __pvcn_543_ */
#define flexidag_openseg_prim_split_7___pvcn_543__cnngen_demangled_name 	"__pvcn_543_"
#define flexidag_openseg_prim_split_7___pvcn_543__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_543__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_543__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_543__byte_offset 	940	/* 0x000003ac */
#define flexidag_openseg_prim_split_7___pvcn_543__vbase_byte_offset 	944	/* 0x000003b0 */
#define flexidag_openseg_prim_split_7___pvcn_543__vmem_buffer_num_bytes 	8

/* flexidag_openseg_prim_split_7 VCB Conv_7__Conv2D___dotib___396 */
#define flexidag_openseg_prim_split_7_Conv_7__Conv2D___dotib___396_cnngen_demangled_name 	"Conv_7__Conv2D___dotib___396"
#define flexidag_openseg_prim_split_7_Conv_7__Conv2D___dotib___396_is_bitvector 	0
#define flexidag_openseg_prim_split_7_Conv_7__Conv2D___dotib___396_is_rlz 	0
#define flexidag_openseg_prim_split_7_Conv_7__Conv2D___dotib___396_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_Conv_7__Conv2D___dotib___396_byte_offset 	976	/* 0x000003d0 */
#define flexidag_openseg_prim_split_7_Conv_7__Conv2D___dotib___396_vbase_byte_offset 	980	/* 0x000003d4 */
#define flexidag_openseg_prim_split_7_Conv_7__Conv2D___dotib___396_vmem_buffer_num_bytes 	8

/* flexidag_openseg_prim_split_7 VCB __pvcn_1137_ */
#define flexidag_openseg_prim_split_7___pvcn_1137__cnngen_demangled_name 	"__pvcn_1137_"
#define flexidag_openseg_prim_split_7___pvcn_1137__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_1137__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_1137__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_1137__byte_offset 	1184	/* 0x000004a0 */
#define flexidag_openseg_prim_split_7___pvcn_1137__vbase_byte_offset 	1188	/* 0x000004a4 */
#define flexidag_openseg_prim_split_7___pvcn_1137__vmem_buffer_num_bytes 	60

/* flexidag_openseg_prim_split_7 VCB Sigmoid_2___mul___167 */
#define flexidag_openseg_prim_split_7_Sigmoid_2___mul___167_cnngen_demangled_name 	"Sigmoid_2___mul___167"
#define flexidag_openseg_prim_split_7_Sigmoid_2___mul___167_is_bitvector 	0
#define flexidag_openseg_prim_split_7_Sigmoid_2___mul___167_is_rlz 	0
#define flexidag_openseg_prim_split_7_Sigmoid_2___mul___167_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_Sigmoid_2___mul___167_byte_offset 	1324	/* 0x0000052c */
#define flexidag_openseg_prim_split_7_Sigmoid_2___mul___167_vbase_byte_offset 	1328	/* 0x00000530 */
#define flexidag_openseg_prim_split_7_Sigmoid_2___mul___167_vmem_buffer_num_bytes 	40

/* flexidag_openseg_prim_split_7 VCB Sigmoid_2 */
#define flexidag_openseg_prim_split_7_Sigmoid_2_cnngen_demangled_name 	"Sigmoid_2"
#define flexidag_openseg_prim_split_7_Sigmoid_2_is_bitvector 	0
#define flexidag_openseg_prim_split_7_Sigmoid_2_is_rlz 	0
#define flexidag_openseg_prim_split_7_Sigmoid_2_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_Sigmoid_2_byte_offset 	1400	/* 0x00000578 */
#define flexidag_openseg_prim_split_7_Sigmoid_2_vbase_byte_offset 	1404	/* 0x0000057c */
#define flexidag_openseg_prim_split_7_Sigmoid_2_vmem_buffer_num_bytes 	100

/* flexidag_openseg_prim_split_7 VCB Mul_7 */
#define flexidag_openseg_prim_split_7_Mul_7_cnngen_demangled_name 	"Mul_7"
#define flexidag_openseg_prim_split_7_Mul_7_is_bitvector 	0
#define flexidag_openseg_prim_split_7_Mul_7_is_rlz 	0
#define flexidag_openseg_prim_split_7_Mul_7_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_Mul_7_byte_offset 	1440	/* 0x000005a0 */
#define flexidag_openseg_prim_split_7_Mul_7_vbase_byte_offset 	1448	/* 0x000005a8 */
#define flexidag_openseg_prim_split_7_Mul_7_vmem_buffer_num_bytes 	38480

/* flexidag_openseg_prim_split_7 VCB Add */
#define flexidag_openseg_prim_split_7_Add_cnngen_demangled_name 	"Add"
#define flexidag_openseg_prim_split_7_Add_is_bitvector 	0
#define flexidag_openseg_prim_split_7_Add_is_rlz 	0
#define flexidag_openseg_prim_split_7_Add_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_Add_byte_offset 	1488	/* 0x000005d0 */
#define flexidag_openseg_prim_split_7_Add_vbase_byte_offset 	1496	/* 0x000005d8 */
#define flexidag_openseg_prim_split_7_Add_vmem_buffer_num_bytes 	39380

/* flexidag_openseg_prim_split_7 VCB ResizeBilinear_2 */
#define flexidag_openseg_prim_split_7_ResizeBilinear_2_cnngen_demangled_name 	"ResizeBilinear_2"
#define flexidag_openseg_prim_split_7_ResizeBilinear_2_is_bitvector 	0
#define flexidag_openseg_prim_split_7_ResizeBilinear_2_is_rlz 	0
#define flexidag_openseg_prim_split_7_ResizeBilinear_2_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_ResizeBilinear_2_byte_offset 	1532	/* 0x000005fc */
#define flexidag_openseg_prim_split_7_ResizeBilinear_2_vbase_byte_offset 	1540	/* 0x00000604 */
#define flexidag_openseg_prim_split_7_ResizeBilinear_2_vmem_buffer_num_bytes 	102480

/* flexidag_openseg_prim_split_7 VCB logits__Conv2D___BiasAdd */
#define flexidag_openseg_prim_split_7_logits__Conv2D___BiasAdd_cnngen_demangled_name 	"logits__Conv2D___BiasAdd"
#define flexidag_openseg_prim_split_7_logits__Conv2D___BiasAdd_is_bitvector 	0
#define flexidag_openseg_prim_split_7_logits__Conv2D___BiasAdd_is_rlz 	0
#define flexidag_openseg_prim_split_7_logits__Conv2D___BiasAdd_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_logits__Conv2D___BiasAdd_byte_offset 	1580	/* 0x0000062c */
#define flexidag_openseg_prim_split_7_logits__Conv2D___BiasAdd_vbase_byte_offset 	1588	/* 0x00000634 */
#define flexidag_openseg_prim_split_7_logits__Conv2D___BiasAdd_vmem_buffer_num_bytes 	102480

/* flexidag_openseg_prim_split_7 HMB_output out_class */
#define flexidag_openseg_prim_split_7_out_class_cnngen_demangled_name 	"out_class"
#define flexidag_openseg_prim_split_7_out_class_is_main_input_output 	1
#define flexidag_openseg_prim_split_7_out_class_is_bitvector 	0
#define flexidag_openseg_prim_split_7_out_class_is_rlz 	0
#define flexidag_openseg_prim_split_7_out_class_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_out_class_byte_offset 	1648	/* 0x00000670 */
#define flexidag_openseg_prim_split_7_out_class_vbase_byte_offset 	1652	/* 0x00000674 */
#define flexidag_openseg_prim_split_7_out_class_dbase_byte_offset 	1672	/* 0x00000688 */
#define flexidag_openseg_prim_split_7_out_class_dpitchm1_byte_offset 	1676	/* 0x0000068c */
#define flexidag_openseg_prim_split_7_out_class_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_out_class_vwidth_minus_one_byte_offset 	1664	/* 0x00000680 */
#define flexidag_openseg_prim_split_7_out_class_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_out_class_vheight_minus_one_byte_offset 	1666	/* 0x00000682 */
#define flexidag_openseg_prim_split_7_out_class_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_out_class_drotate_bit_offset 	13350	/* 0x00003426 */
#define flexidag_openseg_prim_split_7_out_class_hflip_bit_offset 	13351	/* 0x00003427 */
#define flexidag_openseg_prim_split_7_out_class_vflip_bit_offset 	13352	/* 0x00003428 */
#define flexidag_openseg_prim_split_7_out_class_dflip_bit_offset 	13353	/* 0x00003429 */
#define flexidag_openseg_prim_split_7_out_class_pflip_bit_offset 	13354	/* 0x0000342a */
#define flexidag_openseg_prim_split_7_out_class_W 	320
#define flexidag_openseg_prim_split_7_out_class_H 	128
#define flexidag_openseg_prim_split_7_out_class_D 	1
#define flexidag_openseg_prim_split_7_out_class_P 	1
#define flexidag_openseg_prim_split_7_out_class_data_num_bytes 	1
#define flexidag_openseg_prim_split_7_out_class_dpitch_num_bytes 	320
#define flexidag_openseg_prim_split_7_out_class_dram_format 	0
#define flexidag_openseg_prim_split_7_out_class_vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7_out_class_tile_width 	1
#define flexidag_openseg_prim_split_7_out_class_tile_height 	1
#define flexidag_openseg_prim_split_7_out_class_vmem_buffer_num_bytes 	20480
#define flexidag_openseg_prim_split_7_out_class_dram_size_num_bytes 	40960
#define flexidag_openseg_prim_split_7_out_class_sign 	0
#define flexidag_openseg_prim_split_7_out_class_datasize 	0
#define flexidag_openseg_prim_split_7_out_class_expoffset 	0
#define flexidag_openseg_prim_split_7_out_class_expbits 	0
#define flexidag_openseg_prim_split_7_out_class_drotate 	0
#define flexidag_openseg_prim_split_7_out_class_hflip 	0
#define flexidag_openseg_prim_split_7_out_class_vflip 	0
#define flexidag_openseg_prim_split_7_out_class_dflip 	0
#define flexidag_openseg_prim_split_7_out_class_pflip 	0


#endif /* flexidag_openseg_prim_split_7_H */
