[I] elog engine is used
[I] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 16:08:27 2019
[I] 
[I] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_detail_2.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_detail_2.tcl
[I] User:    dmitriev
[I] Host:    mos018
[I] Process: 1346
[I] 
[I] Checking out EPLACER license ...
[I] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] Setting device name = n3xst150f
[I] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] Reading snapshot ../snapshots/ar/prebuf_resynth/layout.rdb
[I] Reading technology libraries
[I]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I]   Analyzing port list from liberty models
[I]     Found 544 internal ports
[I] Reading design
[I]   Name = ar
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 151
[I]   Instances = 3060
[I]   Nets = 3783
[I]   Intrinsic nets = 241, don't touch nets = 470
[I]   Properties/values = 50/5634
[I]   Floorplan regions = 1
[I]   Floorplan clusters = 1
[I] Initializing delay engine netlist interface
[I] Initializing timing engine netlist structures
[I] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.prebuf_resynth.sdc
[I] Setting all clocks ideal
[I] Number of detected clocks 1
[I] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] Setting register legalization data = register_legalization.data
[I] Wall time: Fri Mar 15 16:08:50 2019 1552655330
[I] Memory used: 0.69 Gb
[I] Initializing RDB placement data
[I] Clocks extracted from the netlist
[I]   core outline (0,0) - (3772260,4413560)
[I] Loading file general_rpt_types.txt (version 26457)
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Wall time: Fri Mar 15 16:08:51 2019 1552655331
[I] Memory used: 0.78 Gb
[I] No custom procedures registered at stage detail_part_2
[I] Temporary removed property don't touch of 470 nets
[I] Unpack negative edge sync flops 
[I] Restored property don't touch of 470 nets
[I] 
[I] ECELL packing
[I] Average wire length: 37.960003 (um)
[I]   Initializing eCELL estimator
[I]     Creating eCELL state diagram
[I]     Created 7 LUT cell type groups
[I]     Making LUT cell types classification
[I] Found 0 fixed LUT cells.
[I]   Initialized 5184 (36 x 144) regions, 75 used.
[I]   Packing into fa sites
[I]     Region capacity 12, max number of hecells in region 12
[I]     Used full adders 654
[I]     After global assignment max/avg displacement 0.00/0.00
[I]     hecells to move max/total 0/0
[I]   Packing into hecell and fa sites
[I]     Region capacity 48, max number of hecells in region 0
[I]     Used hecells 654
[I]     After global assignment max/avg displacement 0.00/0.00
[I]     hecells to move max/total 0/0
[I]   Packing into hecell sites
[I]     Region capacity 42, max number of hecells in region 39
[I]     Used hecells 2008, 1.14%
[I]     After global assignment max/avg displacement 0.00/0.00
[I]     hecells to move max/total 0/0
[I]   Packing into inv sites
[I]     Region capacity 132, max number of hecells in region 12
[I]     Used hecells 2097
[I]     After global assignment max/avg displacement 0.00/0.00
[I]     hecells to move max/total 0/0
[I]   Legalizing hecells in regions
[I]     Max pairs number in region = 0
[I]     Displacement max = 0.00 um, avg = 0.00 um
[I] apply eco on RDB Design...
[I] commiting eco changes to RDB Design...
[I]   Converted 0 efa LUTs to hecell LUTs
[I]   Packing is legal for 2173 instances
[I] Average wire length: 37.960003 (um)
[I] ECELL packing is done
[I] 
[I] Wall time: Fri Mar 15 16:08:54 2019 1552655334
[I] Memory used: 1.08 Gb
[I] PACKING_DP2_RUNTIME 1 seconds
[I] Wall time: Fri Mar 15 16:08:54 2019 1552655334
[I] Memory used: 1.08 Gb
[I] Assigning global buffers on tracks.
[I]   Loading smotif fast track positions file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/smotif_fast_track.txt
[I]   Initializing global router: step (12 96), top net step (1 1), big threshold=800.0, iters=1, node grid (8 9).
[I]   Number of nets 0 
[I]   Max congestion 0.00
[I]   0 nets will be assigned
[I] Initializing global router with 4 threads: 
[I]   h/v edge capacity 22/75
[I]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I]   congestion weight 1.0
[I]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] Number of nets 2788 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] Average routed length: x = 14.47um, y = 20.89um
[I] Congestion distribution
[I] Overflow         H                      V                    Total
[I] --------------------------------------------------------------------------
[I]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   60        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   40       22   0.2% 100.0%       15   0.1% 100.0%       14   0.1% 100.0%
[I]   20    10417  99.8%  99.8%    10425  99.9%  99.9%    10426  99.9%  99.9%
[I] 
[I]   Assigned vertical tracks, displacement max 0.00, average 0.00
[I]   Assigned horizontal tracks, displacement max 0.00, average 0.00
[I]   Inserted 0 buffers for 0 top nets
[I] global_buffers = 0
[I] === Average wire length: 37.960212 um === (h: 13.798663, v: 24.161549) 
[I] Wall time: Fri Mar 15 16:08:54 2019 1552655334
[I] Memory used: 1.25 Gb
[I] Wall time: Fri Mar 15 16:08:54 2019 1552655334
[I] Memory used: 1.25 Gb
[I] Prebuffered 9 nets, inserted 21 buffers
[I] Initializing global router: 
[I]   h/v edge capacity 22/75
[I]   step (3 4), top net step (4 32), big threshold=100000.0, iters=10, node grid (36 290).
[I]   congestion weight 10.0
[I]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] Target capacity 400, clock nets target capacity 120, pin capacity 30
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Number of nets 2809 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] Started quick buffering.
[I] Done Iteration 0 capacity target 0.80 penalty effort   4.0
[I] Congestion stats, WL/1M 0.065580
[I] Vertical   edges length 1  WL 0.593 :: max congestion 0.30: [0.30]= 3  [0.25]=17  [0.20]=27  [0.15]=32  [0.10]=42  [0.05]=29  
[I] Horizontal edges length 1  WL 0.407 :: max congestion 0.40: [0.40]= 1  [0.35]= 4  [0.30]= 6  [0.25]=12  [0.20]=22  [0.15]=25  [0.10]=24  [0.05]=17  
[I] 
[I] ..10..20..30..40..50..60..70..80..90..100
[I] Top nets 0.
[I] Buffered 138 small nets, inserted 363 buffers, inverted 0 drivers
[I] local_buffers = 363
[I] Wall time: Fri Mar 15 16:08:55 2019 1552655335
[I] Memory used: 1.25 Gb
[I] BUFFERING_RUNTIME 1 seconds
[I] NETLIST HAVE BEEN CHANGED, NEED TO REINITIALIZE PLACEMENT STRUCTURE
[I] Initializing RDB placement data
[I] Clocks extracted from the netlist
[I]   core outline (0,0) - (3772260,4413560)
[I] 
[I] ECELL packing
[I] Average wire length: 35.917000 (um)
[I]   Initializing eCELL estimator
[I]     Creating eCELL state diagram
[I]     Created 7 LUT cell type groups
[I]     Making LUT cell types classification
[I] Found 0 fixed LUT cells.
[I]   Initialized 5184 (36 x 144) regions, 75 used.
[I]   Packing into fa sites
[I]     Region capacity 12, max number of hecells in region 12
[I]     Used full adders 654
[I]     After global assignment max/avg displacement 0.00/0.00
[I]     hecells to move max/total 0/0
[I]   Packing into hecell and fa sites
[I]     Region capacity 48, max number of hecells in region 0
[I]     Used hecells 654
[I]     After global assignment max/avg displacement 0.00/0.00
[I]     hecells to move max/total 0/0
[I]   Packing into hecell sites
[I]     Region capacity 42, max number of hecells in region 40
[I]     Used hecells 2055, 1.16%
[I]     After global assignment max/avg displacement 18.96/0.01
[I]     hecells to move max/total 1/1
[I]   Packing into inv sites
[I]     Region capacity 132, max number of hecells in region 32
[I]     Used hecells 2437
[I]     After global assignment max/avg displacement 0.00/0.00
[I]     hecells to move max/total 0/0
[I]   Legalizing hecells in regions
[I]     Max pairs number in region = 9
[I]     Displacement max = 8.00 um, avg = 0.25 um
[I]   Packing is legal for 2557 instances
[I] Average wire length: 36.298000 (um)
[I] ECELL packing is done
[I] 
[I] Wall time: Fri Mar 15 16:08:56 2019 1552655336
[I] Memory used: 1.25 Gb
[I] Saving sdc file ar.for_rebuffering.sdc
[I] Saving snapshot ../snapshots/ar/for_rebuffering/layout.rdb
[I] Saving clone guide file ../snapshots/ar/for_rebuffering/dn_clone_guide.tcl
[I] Initializing router
[I]  Used new hie steiner 
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Initializing own timing graph: vertexes = 17033 (end points = 37), net adges = 7247, instance edges = 14582
[I] Initializing own timing graph: tags = 468 (used = 12), vertex events = 23648, vertex event edges = 82436 (unique = 82436, data_check = 0, invalid = 0)
[I] Initializing own timing graph: SIDs = 2212, SODs = 74 (+ invalid = 0)
[I] Creating the ecell congestion map
[I]   Initializing eCELL estimator
[I]     Creating eCELL state diagram
[I]     Created 7 LUT cell type groups
[I]     Making LUT cell types classification
[I]   Creating the ecell lattice
[I]   Determining the ecell states
[I] Detecting equivalent cells
[I] Creating port inversion and port swapping structures
[I] Netlist rebuffering
[I]   Worst Slack   Total Slack     End Points
[I]   36.8316 ns    0.00 ns         0
[I]   Total run time: 0.00 sec
[I] Testing the congestion map
[I] Clearing the congestion map
[I] REBUFFERING_RUNTIME 2 seconds
[I] Worst Slack:   36.83 ns 
[I] Total Negative Slack:   0.00 ns 
[I] Violated Ending Points: 0
[I] ******************************
[I]                Reg+log =       9537, reg =          0, log =       9537
[I]   Less  36.93: reg+log =   1.163888, reg =       -nan, log =   1.163888
[I]   Less  37.03: reg+log =   3.879627, reg =       -nan, log =   3.879627
[I]   Less  37.13: reg+log =   7.486631, reg =       -nan, log =   7.486631
[I]   Less  37.23: reg+log =  11.313830, reg =       -nan, log =  11.313830
[I]   Less  37.33: reg+log =  17.636574, reg =       -nan, log =  17.636574
[I]   Less  37.43: reg+log =  26.255638, reg =       -nan, log =  26.255638
[I]   Less  37.53: reg+log =  36.195869, reg =       -nan, log =  36.195869
[I]   Less  37.63: reg+log =  46.503094, reg =       -nan, log =  46.503094
[I]   Less  37.73: reg+log =  55.426235, reg =       -nan, log =  55.426235
[I]   Less  37.83: reg+log =  63.300831, reg =       -nan, log =  63.300831
[I]   Less  37.93: reg+log =  70.451920, reg =       -nan, log =  70.451920
[I]   Less  38.03: reg+log =  76.030197, reg =       -nan, log =  76.030197
[I]   Less  38.13: reg+log =  79.972740, reg =       -nan, log =  79.972740
[I]   Less  38.23: reg+log =  83.370033, reg =       -nan, log =  83.370033
[I]   Less  38.33: reg+log =  86.400337, reg =       -nan, log =  86.400337
[I]   Less  38.43: reg+log =  89.147530, reg =       -nan, log =  89.147530
[I]   Less  38.53: reg+log =  91.747925, reg =       -nan, log =  91.747925
[I]   Less  38.63: reg+log =  94.023277, reg =       -nan, log =  94.023277
[I]   Less  38.73: reg+log =  95.784836, reg =       -nan, log =  95.784836
[I]   Less  38.83: reg+log =  97.336693, reg =       -nan, log =  97.336693
[I]   Less  38.93: reg+log =  98.322327, reg =       -nan, log =  98.322327
[I]   Less  39.03: reg+log =  98.951454, reg =       -nan, log =  98.951454
[I]   Less  39.13: reg+log =  99.234566, reg =       -nan, log =  99.234566
[I]   Less  39.23: reg+log =  99.591064, reg =       -nan, log =  99.591064
[I]   Less  39.33: reg+log =  99.727379, reg =       -nan, log =  99.727379
[I]   Less  39.43: reg+log =  99.874176, reg =       -nan, log =  99.874176
[I]   Less  39.53: reg+log =  99.884659, reg =       -nan, log =  99.884659
[I]   Less  39.63: reg+log =  99.968544, reg =       -nan, log =  99.968544
[I] ******************************
[I] Saving timing report to eplacer_detail_part_2_timing.rpt
[I] Saving constraint report to eplacer_detail_part_2_all_violators.rpt
[I] Saving constraint report to eplacer_detail_part_2_all_violators_verbose.rpt
[I] === Average wire length (detail 2): 36.298107 um === (h: 13.587940, v: 22.710168) 
[I] === Total wire length (detail 2): 123776.545879 um, signal net count 3410 === 
[I] Printing report of 1000 longest nets to eplacer_detail_part_2_longest_nets.rpt
[I] Initializing global router with 4 threads: 
[I]   h/v edge capacity 22/75
[I]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I]   congestion weight 1.0
[I]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] Number of nets 3172 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] Average routed length: x = 12.77um, y = 18.56um
[I] Congestion distribution
[I] Overflow         H                      V                    Total
[I] --------------------------------------------------------------------------
[I]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   60        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   40       26   0.2% 100.0%       16   0.2% 100.0%       13   0.1% 100.0%
[I]   20    10413  99.7%  99.7%    10424  99.8%  99.8%    10427  99.9%  99.9%
[I] 
[I] Saving sdc file ar.eplacer_detail_part_2.sdc
[I] Saving verilog file ar.detail_placer_2.v
[I] Saving snapshot ../snapshots/ar/detail_placement_part_2/layout.rdb
[I] Saving clone guide file ../snapshots/ar/detail_placement_part_2/dn_clone_guide.tcl
[I] Dumping defparams to ar.eplacer_detail_part_2.defparams
[I] Closing design
[W] Disabled TCL interpreter deletion
[R] Runtime distribution
	
	----------------------------------------------------------------------------
	      algo name        |  time sec  |  % of total  |  user time  |  sys time
	----------------------------------------------------------------------------
	 Total Live Time       |  21.1      |  100         |  24.4       |  1       
	Assign global buffers  |  0.1       |  0.5         |  0.1        |  0       
	Buffering              |  0.4       |  2           |  0.9        |  0       
	Close design           |  0.6       |  2.9         |  0.5        |  0.1     
	Packing                |  2.6       |  12.4        |  5.6        |  0       
	Placement reinit       |  0.5       |  2.4         |  0.5        |  0       
	Print congestion       |  0         |  0.2         |  0          |  0       
	RDB load               |  12.8      |  60.8        |  12.4       |  0.4     
	RDB save               |  0.2       |  1.2         |  0.3        |  0       
	Rebuffering            |  0.5       |  2.7         |  0.5        |  0       
	Verilog write          |  0         |  0.2         |  0          |  0       
	load design            |  13.5      |  63.8        |  13.1       |  0.4     
	----------------------------------------------------------------------------
	
[I] Wall time: Fri Mar 15 16:08:59 2019 1552655339
[I] Memory used: 1.25 Gb
[I] Checking in EPLACER license ...
[I]    User time:   0:00:24
[I]  System time:   0:00:00
[I]   Total time:   0:00:24
[I] Elapsed time:   0:00:32
[I] eplacer finished at Fri Mar 15 16:08:59 2019
