onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /testbench/clk
add wave -noupdate /testbench/enable
add wave -noupdate /testbench/reset
add wave -noupdate -radix unsigned -childformat {{/testbench/UUT/fetch_inst/PC_counter(31) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(30) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(29) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(28) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(27) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(26) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(25) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(24) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(23) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(22) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(21) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(20) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(19) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(18) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(17) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(16) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(15) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(14) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(13) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(12) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(11) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(10) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(9) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(8) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(7) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(6) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(5) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(4) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(3) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(2) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(1) -radix unsigned} {/testbench/UUT/fetch_inst/PC_counter(0) -radix unsigned}} -subitemconfig {/testbench/UUT/fetch_inst/PC_counter(31) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(30) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(29) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(28) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(27) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(26) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(25) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(24) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(23) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(22) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(21) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(20) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(19) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(18) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(17) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(16) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(15) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(14) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(13) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(12) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(11) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(10) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(9) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(8) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(7) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(6) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(5) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(4) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(3) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(2) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(1) {-height 15 -radix unsigned} /testbench/UUT/fetch_inst/PC_counter(0) {-height 15 -radix unsigned}} /testbench/UUT/fetch_inst/PC_counter
add wave -noupdate -expand -group Decoder -radix unsigned /testbench/UUT/decoder_inst/decoder_pc
add wave -noupdate -expand -group Decoder /testbench/UUT/decoder_inst/instruction
add wave -noupdate -expand -group Decoder -radix unsigned -childformat {{/testbench/UUT/decoder_inst/alu_funct3(2) -radix unsigned} {/testbench/UUT/decoder_inst/alu_funct3(1) -radix unsigned} {/testbench/UUT/decoder_inst/alu_funct3(0) -radix unsigned}} -subitemconfig {/testbench/UUT/decoder_inst/alu_funct3(2) {-height 15 -radix unsigned} /testbench/UUT/decoder_inst/alu_funct3(1) {-height 15 -radix unsigned} /testbench/UUT/decoder_inst/alu_funct3(0) {-height 15 -radix unsigned}} /testbench/UUT/decoder_inst/alu_funct3
add wave -noupdate -expand -group Decoder -radix unsigned /testbench/UUT/decoder_inst/alu_funct7
add wave -noupdate -expand -group Decoder -childformat {{/testbench/UUT/decoder_inst/alu_op(6) -radix unsigned} {/testbench/UUT/decoder_inst/alu_op(5) -radix unsigned} {/testbench/UUT/decoder_inst/alu_op(4) -radix unsigned} {/testbench/UUT/decoder_inst/alu_op(3) -radix unsigned} {/testbench/UUT/decoder_inst/alu_op(2) -radix unsigned} {/testbench/UUT/decoder_inst/alu_op(1) -radix unsigned} {/testbench/UUT/decoder_inst/alu_op(0) -radix unsigned}} -subitemconfig {/testbench/UUT/decoder_inst/alu_op(6) {-height 15 -radix unsigned} /testbench/UUT/decoder_inst/alu_op(5) {-height 15 -radix unsigned} /testbench/UUT/decoder_inst/alu_op(4) {-height 15 -radix unsigned} /testbench/UUT/decoder_inst/alu_op(3) {-height 15 -radix unsigned} /testbench/UUT/decoder_inst/alu_op(2) {-height 15 -radix unsigned} /testbench/UUT/decoder_inst/alu_op(1) {-height 15 -radix unsigned} /testbench/UUT/decoder_inst/alu_op(0) {-height 15 -radix unsigned}} /testbench/UUT/decoder_inst/alu_op
add wave -noupdate -expand -group Decoder -radix unsigned -childformat {{/testbench/UUT/decoder_inst/alu_reg_in1(4) -radix unsigned} {/testbench/UUT/decoder_inst/alu_reg_in1(3) -radix unsigned} {/testbench/UUT/decoder_inst/alu_reg_in1(2) -radix unsigned} {/testbench/UUT/decoder_inst/alu_reg_in1(1) -radix unsigned} {/testbench/UUT/decoder_inst/alu_reg_in1(0) -radix unsigned}} -subitemconfig {/testbench/UUT/decoder_inst/alu_reg_in1(4) {-height 15 -radix unsigned} /testbench/UUT/decoder_inst/alu_reg_in1(3) {-height 15 -radix unsigned} /testbench/UUT/decoder_inst/alu_reg_in1(2) {-height 15 -radix unsigned} /testbench/UUT/decoder_inst/alu_reg_in1(1) {-height 15 -radix unsigned} /testbench/UUT/decoder_inst/alu_reg_in1(0) {-height 15 -radix unsigned}} /testbench/UUT/decoder_inst/alu_reg_in1
add wave -noupdate -expand -group Decoder -radix unsigned /testbench/UUT/decoder_inst/alu_reg_in2
add wave -noupdate -expand -group Decoder -radix decimal /testbench/UUT/decoder_inst/alu_immediate_in
add wave -noupdate -expand -group Decoder /testbench/UUT/decoder_inst/reg_write_flag_fp
add wave -noupdate -expand -group Decoder /testbench/UUT/decoder_inst/reg_write_flag_int
add wave -noupdate -expand -group Decoder -radix unsigned /testbench/UUT/decoder_inst/reg_write_address
add wave -noupdate -expand -group ALU -radix unsigned /testbench/UUT/alu_inst/alu_pc
add wave -noupdate -expand -group ALU /testbench/UUT/alu_inst/op
add wave -noupdate -expand -group ALU /testbench/UUT/alu_inst/funct3
add wave -noupdate -expand -group ALU /testbench/UUT/alu_inst/funct7
add wave -noupdate -expand -group ALU -radix unsigned /testbench/UUT/alu_inst/jmp_dest_alu
add wave -noupdate -expand -group ALU /testbench/UUT/alu_inst/jmp_flag_alu
add wave -noupdate -expand -group ALU /testbench/UUT/alu_inst/reg_write_flag_fp_alu
add wave -noupdate -expand -group ALU /testbench/UUT/alu_inst/reg_write_flag_int_alu
add wave -noupdate -expand -group ALU -radix unsigned -childformat {{/testbench/UUT/alu_inst/reg_write_address_alu(4) -radix unsigned} {/testbench/UUT/alu_inst/reg_write_address_alu(3) -radix unsigned} {/testbench/UUT/alu_inst/reg_write_address_alu(2) -radix unsigned} {/testbench/UUT/alu_inst/reg_write_address_alu(1) -radix unsigned} {/testbench/UUT/alu_inst/reg_write_address_alu(0) -radix unsigned}} -subitemconfig {/testbench/UUT/alu_inst/reg_write_address_alu(4) {-height 15 -radix unsigned} /testbench/UUT/alu_inst/reg_write_address_alu(3) {-height 15 -radix unsigned} /testbench/UUT/alu_inst/reg_write_address_alu(2) {-height 15 -radix unsigned} /testbench/UUT/alu_inst/reg_write_address_alu(1) {-height 15 -radix unsigned} /testbench/UUT/alu_inst/reg_write_address_alu(0) {-height 15 -radix unsigned}} /testbench/UUT/alu_inst/reg_write_address_alu
add wave -noupdate -expand -group ALU -radix unsigned /testbench/UUT/alu_inst/mem_address_alu
add wave -noupdate -expand -group ALU /testbench/UUT/alu_inst/mem_enable_flag_alu
add wave -noupdate -expand -group ALU -radix decimal -childformat {{/testbench/UUT/alu_inst/imm(31) -radix decimal} {/testbench/UUT/alu_inst/imm(30) -radix decimal} {/testbench/UUT/alu_inst/imm(29) -radix decimal} {/testbench/UUT/alu_inst/imm(28) -radix decimal} {/testbench/UUT/alu_inst/imm(27) -radix decimal} {/testbench/UUT/alu_inst/imm(26) -radix decimal} {/testbench/UUT/alu_inst/imm(25) -radix decimal} {/testbench/UUT/alu_inst/imm(24) -radix decimal} {/testbench/UUT/alu_inst/imm(23) -radix decimal} {/testbench/UUT/alu_inst/imm(22) -radix decimal} {/testbench/UUT/alu_inst/imm(21) -radix decimal} {/testbench/UUT/alu_inst/imm(20) -radix decimal} {/testbench/UUT/alu_inst/imm(19) -radix decimal} {/testbench/UUT/alu_inst/imm(18) -radix decimal} {/testbench/UUT/alu_inst/imm(17) -radix decimal} {/testbench/UUT/alu_inst/imm(16) -radix decimal} {/testbench/UUT/alu_inst/imm(15) -radix decimal} {/testbench/UUT/alu_inst/imm(14) -radix decimal} {/testbench/UUT/alu_inst/imm(13) -radix decimal} {/testbench/UUT/alu_inst/imm(12) -radix decimal} {/testbench/UUT/alu_inst/imm(11) -radix decimal} {/testbench/UUT/alu_inst/imm(10) -radix decimal} {/testbench/UUT/alu_inst/imm(9) -radix decimal} {/testbench/UUT/alu_inst/imm(8) -radix decimal} {/testbench/UUT/alu_inst/imm(7) -radix decimal} {/testbench/UUT/alu_inst/imm(6) -radix decimal} {/testbench/UUT/alu_inst/imm(5) -radix decimal} {/testbench/UUT/alu_inst/imm(4) -radix decimal} {/testbench/UUT/alu_inst/imm(3) -radix decimal} {/testbench/UUT/alu_inst/imm(2) -radix decimal} {/testbench/UUT/alu_inst/imm(1) -radix decimal} {/testbench/UUT/alu_inst/imm(0) -radix decimal}} -subitemconfig {/testbench/UUT/alu_inst/imm(31) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(30) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(29) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(28) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(27) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(26) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(25) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(24) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(23) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(22) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(21) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(20) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(19) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(18) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(17) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(16) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(15) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(14) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(13) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(12) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(11) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(10) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(9) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(8) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(7) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(6) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(5) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(4) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(3) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(2) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(1) {-height 15 -radix decimal} /testbench/UUT/alu_inst/imm(0) {-height 15 -radix decimal}} /testbench/UUT/alu_inst/imm
add wave -noupdate -expand -group ALU -radix decimal /testbench/UUT/alu_inst/rs1
add wave -noupdate -expand -group ALU -radix decimal /testbench/UUT/alu_inst/rs2
add wave -noupdate -expand -group ALU -radix decimal -childformat {{/testbench/UUT/alu_inst/result_out(31) -radix decimal} {/testbench/UUT/alu_inst/result_out(30) -radix decimal} {/testbench/UUT/alu_inst/result_out(29) -radix decimal} {/testbench/UUT/alu_inst/result_out(28) -radix decimal} {/testbench/UUT/alu_inst/result_out(27) -radix decimal} {/testbench/UUT/alu_inst/result_out(26) -radix decimal} {/testbench/UUT/alu_inst/result_out(25) -radix decimal} {/testbench/UUT/alu_inst/result_out(24) -radix decimal} {/testbench/UUT/alu_inst/result_out(23) -radix decimal} {/testbench/UUT/alu_inst/result_out(22) -radix decimal} {/testbench/UUT/alu_inst/result_out(21) -radix decimal} {/testbench/UUT/alu_inst/result_out(20) -radix decimal} {/testbench/UUT/alu_inst/result_out(19) -radix decimal} {/testbench/UUT/alu_inst/result_out(18) -radix decimal} {/testbench/UUT/alu_inst/result_out(17) -radix decimal} {/testbench/UUT/alu_inst/result_out(16) -radix decimal} {/testbench/UUT/alu_inst/result_out(15) -radix decimal} {/testbench/UUT/alu_inst/result_out(14) -radix decimal} {/testbench/UUT/alu_inst/result_out(13) -radix decimal} {/testbench/UUT/alu_inst/result_out(12) -radix decimal} {/testbench/UUT/alu_inst/result_out(11) -radix decimal} {/testbench/UUT/alu_inst/result_out(10) -radix decimal} {/testbench/UUT/alu_inst/result_out(9) -radix decimal} {/testbench/UUT/alu_inst/result_out(8) -radix decimal} {/testbench/UUT/alu_inst/result_out(7) -radix decimal} {/testbench/UUT/alu_inst/result_out(6) -radix decimal} {/testbench/UUT/alu_inst/result_out(5) -radix decimal} {/testbench/UUT/alu_inst/result_out(4) -radix decimal} {/testbench/UUT/alu_inst/result_out(3) -radix decimal} {/testbench/UUT/alu_inst/result_out(2) -radix decimal} {/testbench/UUT/alu_inst/result_out(1) -radix decimal} {/testbench/UUT/alu_inst/result_out(0) -radix decimal}} -subitemconfig {/testbench/UUT/alu_inst/result_out(31) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(30) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(29) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(28) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(27) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(26) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(25) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(24) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(23) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(22) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(21) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(20) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(19) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(18) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(17) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(16) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(15) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(14) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(13) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(12) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(11) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(10) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(9) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(8) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(7) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(6) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(5) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(4) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(3) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(2) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(1) {-height 15 -radix decimal} /testbench/UUT/alu_inst/result_out(0) {-height 15 -radix decimal}} /testbench/UUT/alu_inst/result_out
add wave -noupdate -expand -group Memory -radix decimal /testbench/UUT/ram_inst/Data_in
add wave -noupdate -expand -group Memory /testbench/UUT/ram_inst/rw
add wave -noupdate -expand -group Memory /testbench/UUT/ram_inst/en
add wave -noupdate -expand -group Memory -radix unsigned /testbench/UUT/ram_inst/Address
add wave -noupdate -expand -group Memory -radix unsigned /testbench/UUT/ram_inst/reg_write_address_mem
add wave -noupdate -expand -group Register -radix decimal -childformat {{/testbench/UUT/reg_inst/Data_reg(0) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(1) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(2) -radix decimal -childformat {{/testbench/UUT/reg_inst/Data_reg(2)(31) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(30) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(29) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(28) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(27) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(26) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(25) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(24) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(23) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(22) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(21) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(20) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(19) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(18) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(17) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(16) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(15) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(14) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(13) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(12) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(11) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(10) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(9) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(8) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(7) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(6) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(5) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(4) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(3) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(2) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(1) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(0) -radix unsigned}}} {/testbench/UUT/reg_inst/Data_reg(3) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(4) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(5) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(6) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(7) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(8) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(9) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(10) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(11) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(12) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(13) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(14) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(15) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(16) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(17) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(18) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(19) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(20) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(21) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(22) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(23) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(24) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(25) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(26) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(27) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(28) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(29) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(30) -radix decimal} {/testbench/UUT/reg_inst/Data_reg(31) -radix decimal}} -expand -subitemconfig {/testbench/UUT/reg_inst/Data_reg(0) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(1) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(2) {-height 15 -radix decimal -childformat {{/testbench/UUT/reg_inst/Data_reg(2)(31) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(30) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(29) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(28) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(27) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(26) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(25) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(24) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(23) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(22) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(21) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(20) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(19) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(18) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(17) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(16) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(15) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(14) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(13) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(12) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(11) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(10) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(9) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(8) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(7) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(6) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(5) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(4) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(3) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(2) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(1) -radix unsigned} {/testbench/UUT/reg_inst/Data_reg(2)(0) -radix unsigned}}} /testbench/UUT/reg_inst/Data_reg(2)(31) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(30) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(29) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(28) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(27) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(26) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(25) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(24) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(23) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(22) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(21) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(20) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(19) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(18) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(17) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(16) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(15) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(14) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(13) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(12) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(11) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(10) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(9) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(8) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(7) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(6) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(5) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(4) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(3) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(2) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(1) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(2)(0) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_reg(3) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(4) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(5) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(6) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(7) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(8) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(9) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(10) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(11) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(12) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(13) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(14) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(15) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(16) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(17) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(18) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(19) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(20) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(21) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(22) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(23) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(24) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(25) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(26) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(27) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(28) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(29) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(30) {-height 15 -radix decimal} /testbench/UUT/reg_inst/Data_reg(31) {-height 15 -radix decimal}} /testbench/UUT/reg_inst/Data_reg
add wave -noupdate -expand -group Register -radix unsigned -childformat {{/testbench/UUT/reg_inst/Data_in_mem(31) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(30) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(29) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(28) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(27) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(26) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(25) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(24) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(23) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(22) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(21) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(20) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(19) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(18) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(17) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(16) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(15) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(14) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(13) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(12) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(11) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(10) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(9) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(8) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(7) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(6) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(5) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(4) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(3) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(2) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(1) -radix unsigned} {/testbench/UUT/reg_inst/Data_in_mem(0) -radix unsigned}} -subitemconfig {/testbench/UUT/reg_inst/Data_in_mem(31) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(30) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(29) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(28) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(27) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(26) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(25) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(24) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(23) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(22) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(21) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(20) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(19) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(18) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(17) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(16) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(15) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(14) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(13) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(12) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(11) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(10) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(9) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(8) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(7) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(6) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(5) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(4) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(3) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(2) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(1) {-height 15 -radix unsigned} /testbench/UUT/reg_inst/Data_in_mem(0) {-height 15 -radix unsigned}} /testbench/UUT/reg_inst/Data_in_mem
add wave -noupdate -expand -group Register /testbench/UUT/reg_inst/w_enable
add wave -noupdate -expand -group {FP Register} -childformat {{/testbench/UUT/fp_reg_inst/Data_reg(0) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(1) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(2) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(3) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(4) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(5) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(6) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(7) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(8) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(9) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(10) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(11) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(12) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(13) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(14) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(15) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(16) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(17) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(18) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(19) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(20) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(21) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(22) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(23) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(24) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(25) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(26) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(27) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(28) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(29) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(30) -radix float32} {/testbench/UUT/fp_reg_inst/Data_reg(31) -radix float32}} -expand -subitemconfig {/testbench/UUT/fp_reg_inst/Data_reg(0) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(1) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(2) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(3) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(4) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(5) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(6) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(7) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(8) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(9) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(10) {-height 15 -radix float32} /testbench/UUT/fp_reg_inst/Data_reg(11) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(12) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(13) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(14) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(15) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(16) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(17) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(18) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(19) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(20) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(21) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(22) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(23) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(24) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(25) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(26) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(27) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(28) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(29) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(30) {-radix float32} /testbench/UUT/fp_reg_inst/Data_reg(31) {-radix float32}} /testbench/UUT/fp_reg_inst/Data_reg
add wave -noupdate -expand -group {FP Register} -radix unsigned /testbench/UUT/fp_reg_inst/Data_in_mem
add wave -noupdate -expand -group {FP Register} /testbench/UUT/fp_reg_inst/w_enable
add wave -noupdate -expand -group Control /testbench/UUT/pipeline_control_inst/branching_hazard
add wave -noupdate -expand -group Control /testbench/UUT/pipeline_control_inst/data_hazard_decoder
add wave -noupdate -expand -group Control /testbench/UUT/pipeline_control_inst/data_hazard_alu
add wave -noupdate -expand -group Control /testbench/UUT/pipeline_control_inst/data_hazard_mem
add wave -noupdate -expand -group Control /testbench/UUT/pipeline_control_inst/mem_delayed
add wave -noupdate -expand -group Control /testbench/UUT/pipeline_control_inst/fetch_stall_command
add wave -noupdate -expand -group Control /testbench/UUT/pipeline_control_inst/decoder_stall_command
add wave -noupdate -expand -group Control /testbench/UUT/pipeline_control_inst/alu_stall_command
add wave -noupdate -expand -group Control /testbench/UUT/pipeline_control_inst/fetch_flush_command
add wave -noupdate -expand -group Control /testbench/UUT/pipeline_control_inst/decoder_flush_command
add wave -noupdate -expand -group Control /testbench/UUT/pipeline_control_inst/alu_flush_command
add wave -noupdate -expand -group Control /testbench/UUT/pipeline_control_inst/memory_stall_command
add wave -noupdate /testbench/UUT/fetch_inst/instruction_fetched
add wave -noupdate /testbench/UUT/fetch_inst/Data_out
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {1901300 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 337
configure wave -valuecolwidth 233
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {285 ps}
