Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/CPU_Task1_FPGA/tb_serializer_isim_beh.exe -prj C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/CPU_Task1_FPGA/tb_serializer_beh.prj work.tb_serializer 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/CPU_Task1_FPGA/../my_genpulse.vhd" into library work
Parsing VHDL file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/CPU_Task1_FPGA/../hex2sevenseg.vhd" into library work
Parsing VHDL file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/CPU_Task1_FPGA/../serializer.vhd" into library work
Parsing VHDL file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/CPU_Task1_FPGA/tb_serializer.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package math_real
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity my_genpulse [\my_genpulse(100000)\]
Compiling architecture structure of entity hex2sevenseg [hex2sevenseg_default]
Compiling architecture behavioral of entity serializer [serializer_default]
Compiling architecture behavior of entity tb_serializer
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\tb_serializer_isim_beh.exe.sim\libPortability.dll".
Compiled 12 VHDL Units
Built simulation executable C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/CPU_Task1_FPGA/tb_serializer_isim_beh.exe
Fuse Memory Usage: 40396 KB
Fuse CPU Usage: 936 ms
