# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Intro.srcs/sources_1/imports/PSD/circuito.vhd" \
"../../../../Intro.srcs/sources_1/imports/PSD/control.vhd" \
"../../../../Intro.srcs/sources_1/new/datapath.vhd" \
"../../../../Intro.srcs/sim_1/imports/PSD/circuito_tb.vhd" \

# Do not sort compile order
nosort
