// Seed: 2111018486
module module_0;
  wire [1 : 1] id_1;
  supply0 id_2;
  wire id_3;
  wire id_4;
  assign id_2 = id_3;
  parameter id_5 = 1'b0;
  assign #id_6 id_2 = -1;
  always disable id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd50
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  input wire id_8;
  input wire _id_7;
  output supply0 id_6;
  inout wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  wire id_10;
  ;
  module_0 modCall_1 ();
  assign id_6 = -1'b0;
  wire id_11;
  localparam id_12 = 1;
  assign id_3[id_7] = 1;
  wire id_13;
  parameter id_14 = 1;
  wire id_15;
  assign id_15 = id_12;
endmodule
