verilog work "C:/Users/Nicholas/Documents/Project Fulminate/FulminateSim/FulminateCPU2/FulminateCPU2.sim/sim_1/impl/timing/top_sim_time_impl.v"
vhdl work "C:/Users/Nicholas/Documents/Project Fulminate/FulminateSim/FulminateCPU2/FulminateCPU2.srcs/sim_1/new/top_sim.vhd"
