$date
	Sat Oct 22 19:26:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#261842
b1100 &
b1100 %
1$
b1100 !
1"
#261843
0"
#261846
b110 &
b110 %
#261850
b11 &
b11 %
#261854
b1010 &
b1010 %
#261858
b101 &
b101 %
#261862
b10000 &
b10000 %
#261866
b1000 &
b1000 %
#261870
b100 &
b100 %
#261874
b10 &
b10 %
#261878
b1 &
1#
b1 %
#261882
b0 &
b0 %
0#
0$
#1300031
b111 !
1"
#1300034
b111 &
b111 %
1$
#1300035
0"
#1300038
b10110 &
b10110 %
#1300042
b1011 &
b1011 %
#1300046
b100010 &
b100010 %
#1300050
b10001 &
b10001 %
#1300054
b110100 &
b110100 %
#1300058
b11010 &
b11010 %
#1300062
b1101 &
b1101 %
#1300066
b101000 &
b101000 %
#1300070
b10100 &
b10100 %
#1300074
b1010 &
b1010 %
#1300078
b101 &
b101 %
#1300082
b10000 &
b10000 %
#1300086
b1000 &
b1000 %
#1300090
b100 &
b100 %
#1300094
b10 &
b10 %
#1300098
b1 &
b1 %
1#
#1300102
b0 &
0#
b0 %
0$
#2329540
b10 !
1"
#2329542
b10 &
b10 %
1$
#2329543
0"
#2329546
b1 &
b1 %
1#
#2329550
b0 &
0#
b0 %
0$
#4500012
