{"vcs1":{"timestamp_begin":1730548799.394527905, "rt":2.29, "ut":0.96, "st":0.52}}
{"vcselab":{"timestamp_begin":1730548801.774789352, "rt":4.09, "ut":0.27, "st":0.05}}
{"link":{"timestamp_begin":1730548805.943639229, "rt":0.43, "ut":0.23, "st":0.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730548798.703226086}
{"VCS_COMP_START_TIME": 1730548798.703226086}
{"VCS_COMP_END_TIME": 1730548809.908223404}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 354608}}
{"stitch_vcselab": {"peak_mem": 242200}}
