rc file Version 1.0

[Design]
COMPILE_PATH=/home/ICer/ic_prjs/parallel_prefix/fpga/testbench
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
SYNOPSYS_SIM_SETUP=/home/ICer/ic_prjs/parallel_prefix/fpga/testbench/synopsys_sim.setup 
TOP=tb_arbiter 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
