
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003a  00800100  00002522  000025d6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002522  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000008c  0080013a  0080013a  00002610  2**0
                  ALLOC
  3 .eeprom       0000000c  00810000  00810000  00002610  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .debug_aranges 00000020  00000000  00000000  0000261c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000677  00000000  00000000  0000263c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000d4f  00000000  00000000  00002cb3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000001d5  00000000  00000000  00003a02  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d36  00000000  00000000  00003bd7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000170  00000000  00000000  00004910  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005a4  00000000  00000000  00004a80  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000598  00000000  00000000  00005024  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000210  00000000  00000000  000055bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 b5 05 	jmp	0xb6a	; 0xb6a <__vector_3>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d4 e0       	ldi	r29, 0x04	; 4
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e2 e2       	ldi	r30, 0x22	; 34
      7c:	f5 e2       	ldi	r31, 0x25	; 37
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	aa 33       	cpi	r26, 0x3A	; 58
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
      8a:	11 e0       	ldi	r17, 0x01	; 1
      8c:	aa e3       	ldi	r26, 0x3A	; 58
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a6 3c       	cpi	r26, 0xC6	; 198
      96:	b1 07       	cpc	r27, r17
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 1e 0f 	call	0x1e3c	; 0x1e3c <main>
      9e:	0c 94 8f 12 	jmp	0x251e	; 0x251e <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <config_mode>:


}

void config_mode(void)
{
      a6:	af 92       	push	r10
      a8:	bf 92       	push	r11
      aa:	cf 92       	push	r12
      ac:	df 92       	push	r13
      ae:	ef 92       	push	r14
      b0:	ff 92       	push	r15
      b2:	0f 93       	push	r16
      b4:	1f 93       	push	r17
      b6:	cf 93       	push	r28
      b8:	df 93       	push	r29
	

	//basic tracking adjustment code (is under 50%)
	if (config_mode_throttle_percent < 50)
      ba:	a0 90 b2 01 	lds	r10, 0x01B2
      be:	b0 90 b3 01 	lds	r11, 0x01B3
      c2:	c0 90 b4 01 	lds	r12, 0x01B4
      c6:	d0 90 b5 01 	lds	r13, 0x01B5
      ca:	c6 01       	movw	r24, r12
      cc:	b5 01       	movw	r22, r10
      ce:	20 e0       	ldi	r18, 0x00	; 0
      d0:	30 e0       	ldi	r19, 0x00	; 0
      d2:	48 e4       	ldi	r20, 0x48	; 72
      d4:	52 e4       	ldi	r21, 0x42	; 66
      d6:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <__cmpsf2>
      da:	88 23       	and	r24, r24
      dc:	0c f0       	brlt	.+2      	; 0xe0 <config_mode+0x3a>
      de:	b7 c0       	rjmp	.+366    	; 0x24e <config_mode+0x1a8>
	{
	
		flashy_led = 0;			//flashy LED off unless something is changing
      e0:	10 92 a3 01 	sts	0x01A3, r1
      e4:	10 92 a2 01 	sts	0x01A2, r1
		//flashy LED gets turned off to indicate change
		if ( leftright > (heading_center + heading_leftthresh) ) {tracking_comp = tracking_comp + (tracking_comp * 0.003); flashy_led = 1;}
      e8:	20 91 8e 01 	lds	r18, 0x018E
      ec:	30 91 8f 01 	lds	r19, 0x018F
      f0:	40 91 90 01 	lds	r20, 0x0190
      f4:	50 91 91 01 	lds	r21, 0x0191
      f8:	c0 91 0a 01 	lds	r28, 0x010A
      fc:	d0 91 0b 01 	lds	r29, 0x010B
     100:	80 91 0c 01 	lds	r24, 0x010C
     104:	90 91 0d 01 	lds	r25, 0x010D
     108:	8c 0f       	add	r24, r28
     10a:	9d 1f       	adc	r25, r29
     10c:	aa 27       	eor	r26, r26
     10e:	97 fd       	sbrc	r25, 7
     110:	a0 95       	com	r26
     112:	ba 2f       	mov	r27, r26
     114:	82 17       	cp	r24, r18
     116:	93 07       	cpc	r25, r19
     118:	a4 07       	cpc	r26, r20
     11a:	b5 07       	cpc	r27, r21
     11c:	24 f5       	brge	.+72     	; 0x166 <config_mode+0xc0>
     11e:	e0 90 2c 01 	lds	r14, 0x012C
     122:	f0 90 2d 01 	lds	r15, 0x012D
     126:	00 91 2e 01 	lds	r16, 0x012E
     12a:	10 91 2f 01 	lds	r17, 0x012F
     12e:	c8 01       	movw	r24, r16
     130:	b7 01       	movw	r22, r14
     132:	26 ea       	ldi	r18, 0xA6	; 166
     134:	3b e9       	ldi	r19, 0x9B	; 155
     136:	44 e4       	ldi	r20, 0x44	; 68
     138:	5b e3       	ldi	r21, 0x3B	; 59
     13a:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
     13e:	9b 01       	movw	r18, r22
     140:	ac 01       	movw	r20, r24
     142:	c8 01       	movw	r24, r16
     144:	b7 01       	movw	r22, r14
     146:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <__addsf3>
     14a:	60 93 2c 01 	sts	0x012C, r22
     14e:	70 93 2d 01 	sts	0x012D, r23
     152:	80 93 2e 01 	sts	0x012E, r24
     156:	90 93 2f 01 	sts	0x012F, r25
     15a:	81 e0       	ldi	r24, 0x01	; 1
     15c:	90 e0       	ldi	r25, 0x00	; 0
     15e:	90 93 a3 01 	sts	0x01A3, r25
     162:	80 93 a2 01 	sts	0x01A2, r24
		if ( leftright < (heading_center + heading_rightthresh) ) {tracking_comp = tracking_comp - (tracking_comp * 0.003); flashy_led = 1;}	
     166:	20 91 8e 01 	lds	r18, 0x018E
     16a:	30 91 8f 01 	lds	r19, 0x018F
     16e:	40 91 90 01 	lds	r20, 0x0190
     172:	50 91 91 01 	lds	r21, 0x0191
     176:	80 91 0e 01 	lds	r24, 0x010E
     17a:	90 91 0f 01 	lds	r25, 0x010F
     17e:	c8 0f       	add	r28, r24
     180:	d9 1f       	adc	r29, r25
     182:	ce 01       	movw	r24, r28
     184:	aa 27       	eor	r26, r26
     186:	97 fd       	sbrc	r25, 7
     188:	a0 95       	com	r26
     18a:	ba 2f       	mov	r27, r26
     18c:	28 17       	cp	r18, r24
     18e:	39 07       	cpc	r19, r25
     190:	4a 07       	cpc	r20, r26
     192:	5b 07       	cpc	r21, r27
     194:	24 f5       	brge	.+72     	; 0x1de <config_mode+0x138>
     196:	e0 90 2c 01 	lds	r14, 0x012C
     19a:	f0 90 2d 01 	lds	r15, 0x012D
     19e:	00 91 2e 01 	lds	r16, 0x012E
     1a2:	10 91 2f 01 	lds	r17, 0x012F
     1a6:	c8 01       	movw	r24, r16
     1a8:	b7 01       	movw	r22, r14
     1aa:	26 ea       	ldi	r18, 0xA6	; 166
     1ac:	3b e9       	ldi	r19, 0x9B	; 155
     1ae:	44 e4       	ldi	r20, 0x44	; 68
     1b0:	5b eb       	ldi	r21, 0xBB	; 187
     1b2:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
     1b6:	9b 01       	movw	r18, r22
     1b8:	ac 01       	movw	r20, r24
     1ba:	c8 01       	movw	r24, r16
     1bc:	b7 01       	movw	r22, r14
     1be:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <__addsf3>
     1c2:	60 93 2c 01 	sts	0x012C, r22
     1c6:	70 93 2d 01 	sts	0x012D, r23
     1ca:	80 93 2e 01 	sts	0x012E, r24
     1ce:	90 93 2f 01 	sts	0x012F, r25
     1d2:	81 e0       	ldi	r24, 0x01	; 1
     1d4:	90 e0       	ldi	r25, 0x00	; 0
     1d6:	90 93 a3 01 	sts	0x01A3, r25
     1da:	80 93 a2 01 	sts	0x01A2, r24

		if (tracking_comp < 0.1) tracking_comp = 0.1;
     1de:	60 91 2c 01 	lds	r22, 0x012C
     1e2:	70 91 2d 01 	lds	r23, 0x012D
     1e6:	80 91 2e 01 	lds	r24, 0x012E
     1ea:	90 91 2f 01 	lds	r25, 0x012F
     1ee:	2d ec       	ldi	r18, 0xCD	; 205
     1f0:	3c ec       	ldi	r19, 0xCC	; 204
     1f2:	4c ec       	ldi	r20, 0xCC	; 204
     1f4:	5d e3       	ldi	r21, 0x3D	; 61
     1f6:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <__cmpsf2>
     1fa:	88 23       	and	r24, r24
     1fc:	64 f4       	brge	.+24     	; 0x216 <config_mode+0x170>
     1fe:	8d ec       	ldi	r24, 0xCD	; 205
     200:	9c ec       	ldi	r25, 0xCC	; 204
     202:	ac ec       	ldi	r26, 0xCC	; 204
     204:	bd e3       	ldi	r27, 0x3D	; 61
     206:	80 93 2c 01 	sts	0x012C, r24
     20a:	90 93 2d 01 	sts	0x012D, r25
     20e:	a0 93 2e 01 	sts	0x012E, r26
     212:	b0 93 2f 01 	sts	0x012F, r27
		if (tracking_comp > 10) tracking_comp = 10;
     216:	60 91 2c 01 	lds	r22, 0x012C
     21a:	70 91 2d 01 	lds	r23, 0x012D
     21e:	80 91 2e 01 	lds	r24, 0x012E
     222:	90 91 2f 01 	lds	r25, 0x012F
     226:	20 e0       	ldi	r18, 0x00	; 0
     228:	30 e0       	ldi	r19, 0x00	; 0
     22a:	40 e2       	ldi	r20, 0x20	; 32
     22c:	51 e4       	ldi	r21, 0x41	; 65
     22e:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
     232:	18 16       	cp	r1, r24
     234:	64 f4       	brge	.+24     	; 0x24e <config_mode+0x1a8>
     236:	80 e0       	ldi	r24, 0x00	; 0
     238:	90 e0       	ldi	r25, 0x00	; 0
     23a:	a0 e2       	ldi	r26, 0x20	; 32
     23c:	b1 e4       	ldi	r27, 0x41	; 65
     23e:	80 93 2c 01 	sts	0x012C, r24
     242:	90 93 2d 01 	sts	0x012D, r25
     246:	a0 93 2e 01 	sts	0x012E, r26
     24a:	b0 93 2f 01 	sts	0x012F, r27
	}	


	//heading adjustment code (when throttle is between 50% and 90%)
	if (config_mode_throttle_percent >= 50 && config_mode_throttle_percent < 90)
     24e:	c6 01       	movw	r24, r12
     250:	b5 01       	movw	r22, r10
     252:	20 e0       	ldi	r18, 0x00	; 0
     254:	30 e0       	ldi	r19, 0x00	; 0
     256:	48 e4       	ldi	r20, 0x48	; 72
     258:	52 e4       	ldi	r21, 0x42	; 66
     25a:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
     25e:	88 23       	and	r24, r24
     260:	0c f4       	brge	.+2      	; 0x264 <config_mode+0x1be>
     262:	b0 c0       	rjmp	.+352    	; 0x3c4 <config_mode+0x31e>
     264:	c6 01       	movw	r24, r12
     266:	b5 01       	movw	r22, r10
     268:	20 e0       	ldi	r18, 0x00	; 0
     26a:	30 e0       	ldi	r19, 0x00	; 0
     26c:	44 eb       	ldi	r20, 0xB4	; 180
     26e:	52 e4       	ldi	r21, 0x42	; 66
     270:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <__cmpsf2>
     274:	88 23       	and	r24, r24
     276:	0c f0       	brlt	.+2      	; 0x27a <config_mode+0x1d4>
     278:	a5 c0       	rjmp	.+330    	; 0x3c4 <config_mode+0x31e>
	{
		
		flashy_led = 1;				//pulse the LED to indicate we're in heading adjustment
     27a:	81 e0       	ldi	r24, 0x01	; 1
     27c:	90 e0       	ldi	r25, 0x00	; 0
     27e:	90 93 a3 01 	sts	0x01A3, r25
     282:	80 93 a2 01 	sts	0x01A2, r24
		if ( leftright > (heading_center + heading_leftthresh) ) {led_adjust = led_adjust + 1; flashy_led = 0;}   //flashing gets turned back off to indicate change
     286:	20 91 8e 01 	lds	r18, 0x018E
     28a:	30 91 8f 01 	lds	r19, 0x018F
     28e:	40 91 90 01 	lds	r20, 0x0190
     292:	50 91 91 01 	lds	r21, 0x0191
     296:	c0 91 0a 01 	lds	r28, 0x010A
     29a:	d0 91 0b 01 	lds	r29, 0x010B
     29e:	80 91 0c 01 	lds	r24, 0x010C
     2a2:	90 91 0d 01 	lds	r25, 0x010D
     2a6:	8c 0f       	add	r24, r28
     2a8:	9d 1f       	adc	r25, r29
     2aa:	aa 27       	eor	r26, r26
     2ac:	97 fd       	sbrc	r25, 7
     2ae:	a0 95       	com	r26
     2b0:	ba 2f       	mov	r27, r26
     2b2:	82 17       	cp	r24, r18
     2b4:	93 07       	cpc	r25, r19
     2b6:	a4 07       	cpc	r26, r20
     2b8:	b5 07       	cpc	r27, r21
     2ba:	d4 f4       	brge	.+52     	; 0x2f0 <config_mode+0x24a>
     2bc:	60 91 30 01 	lds	r22, 0x0130
     2c0:	70 91 31 01 	lds	r23, 0x0131
     2c4:	80 91 32 01 	lds	r24, 0x0132
     2c8:	90 91 33 01 	lds	r25, 0x0133
     2cc:	20 e0       	ldi	r18, 0x00	; 0
     2ce:	30 e0       	ldi	r19, 0x00	; 0
     2d0:	40 e8       	ldi	r20, 0x80	; 128
     2d2:	5f e3       	ldi	r21, 0x3F	; 63
     2d4:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <__addsf3>
     2d8:	60 93 30 01 	sts	0x0130, r22
     2dc:	70 93 31 01 	sts	0x0131, r23
     2e0:	80 93 32 01 	sts	0x0132, r24
     2e4:	90 93 33 01 	sts	0x0133, r25
     2e8:	10 92 a3 01 	sts	0x01A3, r1
     2ec:	10 92 a2 01 	sts	0x01A2, r1
		if ( leftright < (heading_center + heading_rightthresh) ) {led_adjust = led_adjust - 1; flashy_led = 0;}
     2f0:	20 91 8e 01 	lds	r18, 0x018E
     2f4:	30 91 8f 01 	lds	r19, 0x018F
     2f8:	40 91 90 01 	lds	r20, 0x0190
     2fc:	50 91 91 01 	lds	r21, 0x0191
     300:	80 91 0e 01 	lds	r24, 0x010E
     304:	90 91 0f 01 	lds	r25, 0x010F
     308:	c8 0f       	add	r28, r24
     30a:	d9 1f       	adc	r29, r25
     30c:	ce 01       	movw	r24, r28
     30e:	aa 27       	eor	r26, r26
     310:	97 fd       	sbrc	r25, 7
     312:	a0 95       	com	r26
     314:	ba 2f       	mov	r27, r26
     316:	28 17       	cp	r18, r24
     318:	39 07       	cpc	r19, r25
     31a:	4a 07       	cpc	r20, r26
     31c:	5b 07       	cpc	r21, r27
     31e:	d4 f4       	brge	.+52     	; 0x354 <config_mode+0x2ae>
     320:	60 91 30 01 	lds	r22, 0x0130
     324:	70 91 31 01 	lds	r23, 0x0131
     328:	80 91 32 01 	lds	r24, 0x0132
     32c:	90 91 33 01 	lds	r25, 0x0133
     330:	20 e0       	ldi	r18, 0x00	; 0
     332:	30 e0       	ldi	r19, 0x00	; 0
     334:	40 e8       	ldi	r20, 0x80	; 128
     336:	5f e3       	ldi	r21, 0x3F	; 63
     338:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <__subsf3>
     33c:	60 93 30 01 	sts	0x0130, r22
     340:	70 93 31 01 	sts	0x0131, r23
     344:	80 93 32 01 	sts	0x0132, r24
     348:	90 93 33 01 	sts	0x0133, r25
     34c:	10 92 a3 01 	sts	0x01A3, r1
     350:	10 92 a2 01 	sts	0x01A2, r1

		if (led_adjust < 0) led_adjust = 100;
     354:	60 91 30 01 	lds	r22, 0x0130
     358:	70 91 31 01 	lds	r23, 0x0131
     35c:	80 91 32 01 	lds	r24, 0x0132
     360:	90 91 33 01 	lds	r25, 0x0133
     364:	20 e0       	ldi	r18, 0x00	; 0
     366:	30 e0       	ldi	r19, 0x00	; 0
     368:	40 e0       	ldi	r20, 0x00	; 0
     36a:	50 e0       	ldi	r21, 0x00	; 0
     36c:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <__cmpsf2>
     370:	88 23       	and	r24, r24
     372:	64 f4       	brge	.+24     	; 0x38c <config_mode+0x2e6>
     374:	80 e0       	ldi	r24, 0x00	; 0
     376:	90 e0       	ldi	r25, 0x00	; 0
     378:	a8 ec       	ldi	r26, 0xC8	; 200
     37a:	b2 e4       	ldi	r27, 0x42	; 66
     37c:	80 93 30 01 	sts	0x0130, r24
     380:	90 93 31 01 	sts	0x0131, r25
     384:	a0 93 32 01 	sts	0x0132, r26
     388:	b0 93 33 01 	sts	0x0133, r27
		if (led_adjust > 100) led_adjust = 0;
     38c:	60 91 30 01 	lds	r22, 0x0130
     390:	70 91 31 01 	lds	r23, 0x0131
     394:	80 91 32 01 	lds	r24, 0x0132
     398:	90 91 33 01 	lds	r25, 0x0133
     39c:	20 e0       	ldi	r18, 0x00	; 0
     39e:	30 e0       	ldi	r19, 0x00	; 0
     3a0:	48 ec       	ldi	r20, 0xC8	; 200
     3a2:	52 e4       	ldi	r21, 0x42	; 66
     3a4:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
     3a8:	18 16       	cp	r1, r24
     3aa:	64 f4       	brge	.+24     	; 0x3c4 <config_mode+0x31e>
     3ac:	80 e0       	ldi	r24, 0x00	; 0
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	a0 e0       	ldi	r26, 0x00	; 0
     3b2:	b0 e0       	ldi	r27, 0x00	; 0
     3b4:	80 93 30 01 	sts	0x0130, r24
     3b8:	90 93 31 01 	sts	0x0131, r25
     3bc:	a0 93 32 01 	sts	0x0132, r26
     3c0:	b0 93 33 01 	sts	0x0133, r27
	}	
	
	//if we're above 90% throttle - the bot is effectively in normal drive mode - with throttle locked at 50%


}
     3c4:	df 91       	pop	r29
     3c6:	cf 91       	pop	r28
     3c8:	1f 91       	pop	r17
     3ca:	0f 91       	pop	r16
     3cc:	ff 90       	pop	r15
     3ce:	ef 90       	pop	r14
     3d0:	df 90       	pop	r13
     3d2:	cf 90       	pop	r12
     3d4:	bf 90       	pop	r11
     3d6:	af 90       	pop	r10
     3d8:	08 95       	ret

000003da <setup>:
void adc_init(void)

{
 
  	// Free running Mode
	ADCSRB = 0x00;
     3da:	10 92 7b 00 	sts	0x007B, r1

   // Set ADCSRA Register in ATMega168
   ADCSRA = (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1);
     3de:	86 e8       	ldi	r24, 0x86	; 134
     3e0:	80 93 7a 00 	sts	0x007A, r24

   // Set ADMUX Register in ATMega168
   ADMUX=ADC_PORT_FOR_ACCEL;	
     3e4:	84 e0       	ldi	r24, 0x04	; 4
     3e6:	80 93 7c 00 	sts	0x007C, r24

{

	adc_init();		//init the ADC...

	set_throttle_pin_as_input();
     3ea:	20 98       	cbi	0x04, 0	; 4
	set_leftright_pin_as_input();  
     3ec:	21 98       	cbi	0x04, 1	; 4
	set_forwardback_pin_as_input();
     3ee:	22 98       	cbi	0x04, 2	; 4
  
	set_accel_data_pin_as_input();
     3f0:	3c 98       	cbi	0x07, 4	; 7
	
	set_accelpower_pin_as_output();
     3f2:	50 9a       	sbi	0x0a, 0	; 10
	set_accelpower_pin_on();								//turn on power for accel (accel is connected to chip for power)
     3f4:	58 9a       	sbi	0x0b, 0	; 11

	
	TCNT2=0;  // added 7/20/2010 rjw for brushless  *********************************************************  
     3f6:	10 92 b2 00 	sts	0x00B2, r1
	
	//brushless...
	//stuff added to make work through motor controller
	DDRD |= 1<<DDD3;   //output
     3fa:	53 9a       	sbi	0x0a, 3	; 10
	PORTD &= ~_BV(PD3); //off
     3fc:	5b 98       	cbi	0x0b, 3	; 11
	OCR2B = 0;  //set low - just one motor
     3fe:	10 92 b4 00 	sts	0x00B4, r1
	
	
	set_led_pin_as_output();
     402:	55 9a       	sbi	0x0a, 5	; 10

	set_motor1_pin_as_output();
     404:	52 9a       	sbi	0x0a, 2	; 10
	set_motor2_pin_as_output();
     406:	54 9a       	sbi	0x0a, 4	; 10
	
	set_led_on();						                    //turn on signal LED before timers so it comes on immediately
     408:	5d 9a       	sbi	0x0b, 5	; 11
	

	//enable pin change interrupt - any changes on PORTB trigger interrupt
	PCMSK0 = 0xFF;
     40a:	8f ef       	ldi	r24, 0xFF	; 255
     40c:	80 93 6b 00 	sts	0x006B, r24
	PCICR = 1<<PCIE0; 
     410:	81 e0       	ldi	r24, 0x01	; 1
     412:	80 93 68 00 	sts	0x0068, r24


void SetupTimer1(void)
{

	TCCR1A = 0;                               //mode = 0
     416:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0<<CS12 | 1<<CS11 | 1<<CS10;    //prescaler = 64
     41a:	83 e0       	ldi	r24, 0x03	; 3
     41c:	80 93 81 00 	sts	0x0081, r24
{

// OCR2A - PB3                                                              
// OCR2B - PD3                                                               

DDRB |= 1 << DDB3; 
     420:	23 9a       	sbi	0x04, 3	; 4
//DDRD |= 1 << DDD3;
TCCR2A = _BV(COM2A1) | _BV(COM2B1) | _BV(WGM20);
     422:	81 ea       	ldi	r24, 0xA1	; 161
     424:	80 93 b0 00 	sts	0x00B0, r24
TCCR2B = _BV(CS22) | _BV(CS20);
     428:	85 e0       	ldi	r24, 0x05	; 5
     42a:	80 93 b1 00 	sts	0x00B1, r24
{
//	set_motor1_off();
//	set_motor2_off();

//brushless
        OCR2A = 78;
     42e:	8e e4       	ldi	r24, 0x4E	; 78
     430:	80 93 b3 00 	sts	0x00B3, r24
     434:	21 e0       	ldi	r18, 0x01	; 1
     436:	30 e0       	ldi	r19, 0x00	; 0
     438:	40 e0       	ldi	r20, 0x00	; 0
     43a:	50 e0       	ldi	r21, 0x00	; 0


	//flash LED on boot	(fast - so visible if spinning)
	for (x = 1; x <= 250; x++)
	{
		toggle_led();
     43c:	e0 e2       	ldi	r30, 0x20	; 32
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     43e:	68 e8       	ldi	r22, 0x88	; 136
     440:	73 e1       	ldi	r23, 0x13	; 19
     442:	0a c0       	rjmp	.+20     	; 0x458 <setup+0x7e>
     444:	8b b1       	in	r24, 0x0b	; 11
     446:	8e 27       	eor	r24, r30
     448:	8b b9       	out	0x0b, r24	; 11
     44a:	cb 01       	movw	r24, r22
     44c:	01 97       	sbiw	r24, 0x01	; 1
     44e:	f1 f7       	brne	.-4      	; 0x44c <setup+0x72>
     450:	2f 5f       	subi	r18, 0xFF	; 255
     452:	3f 4f       	sbci	r19, 0xFF	; 255
     454:	4f 4f       	sbci	r20, 0xFF	; 255
     456:	5f 4f       	sbci	r21, 0xFF	; 255

	motors_off();   //make sure those motors are off...


	//flash LED on boot	(fast - so visible if spinning)
	for (x = 1; x <= 250; x++)
     458:	2b 3f       	cpi	r18, 0xFB	; 251
     45a:	31 05       	cpc	r19, r1
     45c:	41 05       	cpc	r20, r1
     45e:	51 05       	cpc	r21, r1
     460:	8c f3       	brlt	.-30     	; 0x444 <setup+0x6a>
     462:	21 e0       	ldi	r18, 0x01	; 1
     464:	30 e0       	ldi	r19, 0x00	; 0
     466:	40 e0       	ldi	r20, 0x00	; 0
     468:	50 e0       	ldi	r21, 0x00	; 0


	//flash LED on boot (slower)
	for (x = 1; x <= 15; x++)
	{
		toggle_led();
     46a:	a0 e2       	ldi	r26, 0x20	; 32
     46c:	64 ef       	ldi	r22, 0xF4	; 244
     46e:	71 e0       	ldi	r23, 0x01	; 1
     470:	0e c0       	rjmp	.+28     	; 0x48e <setup+0xb4>
     472:	8b b1       	in	r24, 0x0b	; 11
     474:	8a 27       	eor	r24, r26
     476:	8b b9       	out	0x0b, r24	; 11
     478:	86 e9       	ldi	r24, 0x96	; 150
     47a:	90 e0       	ldi	r25, 0x00	; 0
     47c:	fb 01       	movw	r30, r22
     47e:	31 97       	sbiw	r30, 0x01	; 1
     480:	f1 f7       	brne	.-4      	; 0x47e <setup+0xa4>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     482:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     484:	d9 f7       	brne	.-10     	; 0x47c <setup+0xa2>
     486:	2f 5f       	subi	r18, 0xFF	; 255
     488:	3f 4f       	sbci	r19, 0xFF	; 255
     48a:	4f 4f       	sbci	r20, 0xFF	; 255
     48c:	5f 4f       	sbci	r21, 0xFF	; 255
		_delay_ms(1);
	}


	//flash LED on boot (slower)
	for (x = 1; x <= 15; x++)
     48e:	20 31       	cpi	r18, 0x10	; 16
     490:	31 05       	cpc	r19, r1
     492:	41 05       	cpc	r20, r1
     494:	51 05       	cpc	r21, r1
     496:	6c f3       	brlt	.-38     	; 0x472 <setup+0x98>
     498:	20 93 64 01 	sts	0x0164, r18
     49c:	30 93 65 01 	sts	0x0165, r19
     4a0:	40 93 66 01 	sts	0x0166, r20
     4a4:	50 93 67 01 	sts	0x0167, r21
	{
		toggle_led();
		_delay_ms(15);
	}

	throttle = 0;   //make sure throttle is off at boot
     4a8:	10 92 86 01 	sts	0x0186, r1
     4ac:	10 92 87 01 	sts	0x0187, r1
     4b0:	10 92 88 01 	sts	0x0188, r1
     4b4:	10 92 89 01 	sts	0x0189, r1


}
     4b8:	08 95       	ret

000004ba <do_spin_180>:
}


	
void do_spin_180(int spin_cycle)
{	
     4ba:	2f 92       	push	r2
     4bc:	3f 92       	push	r3
     4be:	4f 92       	push	r4
     4c0:	5f 92       	push	r5
     4c2:	6f 92       	push	r6
     4c4:	7f 92       	push	r7
     4c6:	8f 92       	push	r8
     4c8:	9f 92       	push	r9
     4ca:	af 92       	push	r10
     4cc:	bf 92       	push	r11
     4ce:	cf 92       	push	r12
     4d0:	df 92       	push	r13
     4d2:	ef 92       	push	r14
     4d4:	ff 92       	push	r15
     4d6:	0f 93       	push	r16
     4d8:	1f 93       	push	r17
     4da:	df 93       	push	r29
     4dc:	cf 93       	push	r28
     4de:	cd b7       	in	r28, 0x3d	; 61
     4e0:	de b7       	in	r29, 0x3e	; 62
     4e2:	a2 97       	sbiw	r28, 0x22	; 34
     4e4:	0f b6       	in	r0, 0x3f	; 63
     4e6:	f8 94       	cli
     4e8:	de bf       	out	0x3e, r29	; 62
     4ea:	0f be       	out	0x3f, r0	; 63
     4ec:	cd bf       	out	0x3d, r28	; 61
     4ee:	5c 01       	movw	r10, r24

	while (TCNT1 < half_spin_time)
     4f0:	20 91 8a 01 	lds	r18, 0x018A
     4f4:	30 91 8b 01 	lds	r19, 0x018B
     4f8:	40 91 8c 01 	lds	r20, 0x018C
     4fc:	50 91 8d 01 	lds	r21, 0x018D
     500:	29 83       	std	Y+1, r18	; 0x01
     502:	3a 83       	std	Y+2, r19	; 0x02
     504:	4b 83       	std	Y+3, r20	; 0x03
     506:	5c 83       	std	Y+4, r21	; 0x04
	{
	
		if (TCNT1 < begin_brake) motors_left();				//full power if we haven't entered braking yet
     508:	80 91 c2 01 	lds	r24, 0x01C2
     50c:	90 91 c3 01 	lds	r25, 0x01C3
     510:	a0 91 c4 01 	lds	r26, 0x01C4
     514:	b0 91 c5 01 	lds	r27, 0x01C5
     518:	8d 8f       	std	Y+29, r24	; 0x1d
     51a:	9e 8f       	std	Y+30, r25	; 0x1e
     51c:	af 8f       	std	Y+31, r26	; 0x1f
     51e:	b8 a3       	std	Y+32, r27	; 0x20
		if (TCNT1 > end_brake) motors_left();					//full power if we're after braking
     520:	20 91 92 01 	lds	r18, 0x0192
     524:	30 91 93 01 	lds	r19, 0x0193
     528:	40 91 94 01 	lds	r20, 0x0194
     52c:	50 91 95 01 	lds	r21, 0x0195
     530:	29 8f       	std	Y+25, r18	; 0x19
     532:	3a 8f       	std	Y+26, r19	; 0x1a
     534:	4b 8f       	std	Y+27, r20	; 0x1b
     536:	5c 8f       	std	Y+28, r21	; 0x1c

		led_ref = TCNT1 + led_hold_over;						//provides continuous LED tracking between the two do_spin loops
     538:	80 91 68 01 	lds	r24, 0x0168
     53c:	90 91 69 01 	lds	r25, 0x0169
     540:	a0 91 6a 01 	lds	r26, 0x016A
     544:	b0 91 6b 01 	lds	r27, 0x016B
     548:	8d 8b       	std	Y+21, r24	; 0x15
     54a:	9e 8b       	std	Y+22, r25	; 0x16
     54c:	af 8b       	std	Y+23, r26	; 0x17
     54e:	b8 8f       	std	Y+24, r27	; 0x18

		if ( TCNT1 > begin_brake && TCNT1 < end_brake )         //switch to single motor as soon as entering braking cycle
		{
			//if sitting still
			if ( forward == 0 && backward == 0 )
     550:	a0 91 a0 01 	lds	r26, 0x01A0
     554:	b0 91 a1 01 	lds	r27, 0x01A1
     558:	bc 8b       	std	Y+20, r27	; 0x14
     55a:	ab 8b       	std	Y+19, r26	; 0x13
     55c:	e0 91 b0 01 	lds	r30, 0x01B0
     560:	f0 91 b1 01 	lds	r31, 0x01B1
     564:	fa 8b       	std	Y+18, r31	; 0x12
     566:	e9 8b       	std	Y+17, r30	; 0x11
			{
				if ( alternate_motor_cycle == 0 )  //alternates which motor is used each cycle if sitting still
     568:	20 91 3e 01 	lds	r18, 0x013E
     56c:	30 91 3f 01 	lds	r19, 0x013F
     570:	38 8b       	std	Y+16, r19	; 0x10
     572:	2f 87       	std	Y+15, r18	; 0x0f
				
		}

		if ( TCNT1 > end_brake ) motors_left();                 //if we hit end of brake cycle - go to full power

		if ( TCNT1 < power_kill_part1 ) motors_off();            //if throttle is less that 100% - kill power at appropriate time
     574:	80 91 82 01 	lds	r24, 0x0182
     578:	90 91 83 01 	lds	r25, 0x0183
     57c:	a0 91 84 01 	lds	r26, 0x0184
     580:	b0 91 85 01 	lds	r27, 0x0185
     584:	8b 87       	std	Y+11, r24	; 0x0b
     586:	9c 87       	std	Y+12, r25	; 0x0c
     588:	ad 87       	std	Y+13, r26	; 0x0d
     58a:	be 87       	std	Y+14, r27	; 0x0e
		if ( TCNT1 > power_kill_part2 ) motors_off();            //if throttle is less that 100% - kill power at appropriate time
     58c:	20 91 7a 01 	lds	r18, 0x017A
     590:	30 91 7b 01 	lds	r19, 0x017B
     594:	40 91 7c 01 	lds	r20, 0x017C
     598:	50 91 7d 01 	lds	r21, 0x017D
     59c:	2f 83       	std	Y+7, r18	; 0x07
     59e:	38 87       	std	Y+8, r19	; 0x08
     5a0:	49 87       	std	Y+9, r20	; 0x09
     5a2:	5a 87       	std	Y+10, r21	; 0x0a

		
		//following code handles turning on and off LED (little confusing)
		
		if (led_on > led_off)
     5a4:	20 90 96 01 	lds	r2, 0x0196
     5a8:	30 90 97 01 	lds	r3, 0x0197
     5ac:	40 90 98 01 	lds	r4, 0x0198
     5b0:	50 90 99 01 	lds	r5, 0x0199
     5b4:	60 90 b8 01 	lds	r6, 0x01B8
     5b8:	70 90 b9 01 	lds	r7, 0x01B9
     5bc:	80 90 ba 01 	lds	r8, 0x01BA
     5c0:	90 90 bb 01 	lds	r9, 0x01BB
	
	
		if ( led_is_on_now == 1 )
		{
			//flash the LED if we're in flashy mode - otherwise it's just on
			if ( flashy_led == 1 )
     5c4:	40 91 a2 01 	lds	r20, 0x01A2
     5c8:	50 91 a3 01 	lds	r21, 0x01A3
     5cc:	5e 83       	std	Y+6, r21	; 0x06
     5ce:	4d 83       	std	Y+5, r20	; 0x05
     5d0:	c0 90 72 01 	lds	r12, 0x0172
     5d4:	d0 90 73 01 	lds	r13, 0x0173
     5d8:	e0 90 74 01 	lds	r14, 0x0174
     5dc:	f0 90 75 01 	lds	r15, 0x0175
     5e0:	80 91 70 01 	lds	r24, 0x0170
     5e4:	90 91 71 01 	lds	r25, 0x0171
     5e8:	9a a3       	std	Y+34, r25	; 0x22
     5ea:	89 a3       	std	Y+33, r24	; 0x21
{
//	set_motor1_on();
//	set_motor2_on();

//brushless
	    OCR2A = 148; //156?
     5ec:	04 e9       	ldi	r16, 0x94	; 148
     5ee:	3b c1       	rjmp	.+630    	; 0x866 <__stack+0x367>
{	

	while (TCNT1 < half_spin_time)
	{
	
		if (TCNT1 < begin_brake) motors_left();				//full power if we haven't entered braking yet
     5f0:	60 91 84 00 	lds	r22, 0x0084
     5f4:	70 91 85 00 	lds	r23, 0x0085
     5f8:	80 e0       	ldi	r24, 0x00	; 0
     5fa:	90 e0       	ldi	r25, 0x00	; 0
     5fc:	0e 94 73 10 	call	0x20e6	; 0x20e6 <__floatunsisf>
     600:	2d 8d       	ldd	r18, Y+29	; 0x1d
     602:	3e 8d       	ldd	r19, Y+30	; 0x1e
     604:	4f 8d       	ldd	r20, Y+31	; 0x1f
     606:	58 a1       	ldd	r21, Y+32	; 0x20
     608:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <__cmpsf2>
     60c:	88 23       	and	r24, r24
     60e:	14 f4       	brge	.+4      	; 0x614 <__stack+0x115>
{
//	set_motor1_on();
//	set_motor2_on();

//brushless
	    OCR2A = 148; //156?
     610:	00 93 b3 00 	sts	0x00B3, r16

	while (TCNT1 < half_spin_time)
	{
	
		if (TCNT1 < begin_brake) motors_left();				//full power if we haven't entered braking yet
		if (TCNT1 > end_brake) motors_left();					//full power if we're after braking
     614:	60 91 84 00 	lds	r22, 0x0084
     618:	70 91 85 00 	lds	r23, 0x0085
     61c:	80 e0       	ldi	r24, 0x00	; 0
     61e:	90 e0       	ldi	r25, 0x00	; 0
     620:	0e 94 73 10 	call	0x20e6	; 0x20e6 <__floatunsisf>
     624:	29 8d       	ldd	r18, Y+25	; 0x19
     626:	3a 8d       	ldd	r19, Y+26	; 0x1a
     628:	4b 8d       	ldd	r20, Y+27	; 0x1b
     62a:	5c 8d       	ldd	r21, Y+28	; 0x1c
     62c:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
     630:	18 16       	cp	r1, r24
     632:	14 f4       	brge	.+4      	; 0x638 <__stack+0x139>
{
//	set_motor1_on();
//	set_motor2_on();

//brushless
	    OCR2A = 148; //156?
     634:	00 93 b3 00 	sts	0x00B3, r16
	{
	
		if (TCNT1 < begin_brake) motors_left();				//full power if we haven't entered braking yet
		if (TCNT1 > end_brake) motors_left();					//full power if we're after braking

		led_ref = TCNT1 + led_hold_over;						//provides continuous LED tracking between the two do_spin loops
     638:	60 91 84 00 	lds	r22, 0x0084
     63c:	70 91 85 00 	lds	r23, 0x0085
     640:	80 e0       	ldi	r24, 0x00	; 0
     642:	90 e0       	ldi	r25, 0x00	; 0
     644:	2d 89       	ldd	r18, Y+21	; 0x15
     646:	3e 89       	ldd	r19, Y+22	; 0x16
     648:	4f 89       	ldd	r20, Y+23	; 0x17
     64a:	58 8d       	ldd	r21, Y+24	; 0x18
     64c:	62 0f       	add	r22, r18
     64e:	73 1f       	adc	r23, r19
     650:	84 1f       	adc	r24, r20
     652:	95 1f       	adc	r25, r21
     654:	0e 94 75 10 	call	0x20ea	; 0x20ea <__floatsisf>
     658:	6b 01       	movw	r12, r22
     65a:	7c 01       	movw	r14, r24

		if ( TCNT1 > begin_brake && TCNT1 < end_brake )         //switch to single motor as soon as entering braking cycle
     65c:	60 91 84 00 	lds	r22, 0x0084
     660:	70 91 85 00 	lds	r23, 0x0085
     664:	80 e0       	ldi	r24, 0x00	; 0
     666:	90 e0       	ldi	r25, 0x00	; 0
     668:	0e 94 73 10 	call	0x20e6	; 0x20e6 <__floatunsisf>
     66c:	2d 8d       	ldd	r18, Y+29	; 0x1d
     66e:	3e 8d       	ldd	r19, Y+30	; 0x1e
     670:	4f 8d       	ldd	r20, Y+31	; 0x1f
     672:	58 a1       	ldd	r21, Y+32	; 0x20
     674:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
     678:	18 16       	cp	r1, r24
     67a:	0c f0       	brlt	.+2      	; 0x67e <__stack+0x17f>
     67c:	5f c0       	rjmp	.+190    	; 0x73c <__stack+0x23d>
     67e:	60 91 84 00 	lds	r22, 0x0084
     682:	70 91 85 00 	lds	r23, 0x0085
     686:	80 e0       	ldi	r24, 0x00	; 0
     688:	90 e0       	ldi	r25, 0x00	; 0
     68a:	0e 94 73 10 	call	0x20e6	; 0x20e6 <__floatunsisf>
     68e:	29 8d       	ldd	r18, Y+25	; 0x19
     690:	3a 8d       	ldd	r19, Y+26	; 0x1a
     692:	4b 8d       	ldd	r20, Y+27	; 0x1b
     694:	5c 8d       	ldd	r21, Y+28	; 0x1c
     696:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <__cmpsf2>
     69a:	88 23       	and	r24, r24
     69c:	0c f0       	brlt	.+2      	; 0x6a0 <__stack+0x1a1>
     69e:	4e c0       	rjmp	.+156    	; 0x73c <__stack+0x23d>
		{
			//if sitting still
			if ( forward == 0 && backward == 0 )
     6a0:	4b 89       	ldd	r20, Y+19	; 0x13
     6a2:	5c 89       	ldd	r21, Y+20	; 0x14
     6a4:	45 2b       	or	r20, r21
     6a6:	31 f5       	brne	.+76     	; 0x6f4 <__stack+0x1f5>
     6a8:	89 89       	ldd	r24, Y+17	; 0x11
     6aa:	9a 89       	ldd	r25, Y+18	; 0x12
     6ac:	89 2b       	or	r24, r25
     6ae:	a1 f5       	brne	.+104    	; 0x718 <__stack+0x219>
			{
				if ( alternate_motor_cycle == 0 )  //alternates which motor is used each cycle if sitting still
     6b0:	af 85       	ldd	r26, Y+15	; 0x0f
     6b2:	b8 89       	ldd	r27, Y+16	; 0x10
     6b4:	ab 2b       	or	r26, r27
     6b6:	61 f4       	brne	.+24     	; 0x6d0 <__stack+0x1d1>
				{	
					if (spin_cycle == 1) motor1_on();
     6b8:	b1 e0       	ldi	r27, 0x01	; 1
     6ba:	ab 16       	cp	r10, r27
     6bc:	b1 04       	cpc	r11, r1
     6be:	11 f1       	breq	.+68     	; 0x704 <__stack+0x205>
					if (spin_cycle == 2) motor2_on();
     6c0:	e2 e0       	ldi	r30, 0x02	; 2
     6c2:	ae 16       	cp	r10, r30
     6c4:	b1 04       	cpc	r11, r1
     6c6:	41 f5       	brne	.+80     	; 0x718 <__stack+0x219>
{
//	set_motor1_off();
//	set_motor2_on();

//brushless
		OCR2A = 95;
     6c8:	ff e5       	ldi	r31, 0x5F	; 95
     6ca:	f0 93 b3 00 	sts	0x00B3, r31
     6ce:	24 c0       	rjmp	.+72     	; 0x718 <__stack+0x219>
				{	
					if (spin_cycle == 1) motor1_on();
					if (spin_cycle == 2) motor2_on();
				}

				if ( alternate_motor_cycle == 1 )
     6d0:	2f 85       	ldd	r18, Y+15	; 0x0f
     6d2:	38 89       	ldd	r19, Y+16	; 0x10
     6d4:	21 30       	cpi	r18, 0x01	; 1
     6d6:	31 05       	cpc	r19, r1
     6d8:	f9 f4       	brne	.+62     	; 0x718 <__stack+0x219>
				{	
					if (spin_cycle == 1) motor2_on();
     6da:	31 e0       	ldi	r19, 0x01	; 1
     6dc:	a3 16       	cp	r10, r19
     6de:	b1 04       	cpc	r11, r1
     6e0:	21 f4       	brne	.+8      	; 0x6ea <__stack+0x1eb>
{
//	set_motor1_off();
//	set_motor2_on();

//brushless
		OCR2A = 95;
     6e2:	4f e5       	ldi	r20, 0x5F	; 95
     6e4:	40 93 b3 00 	sts	0x00B3, r20
     6e8:	17 c0       	rjmp	.+46     	; 0x718 <__stack+0x219>
				}

				if ( alternate_motor_cycle == 1 )
				{	
					if (spin_cycle == 1) motor2_on();
					if (spin_cycle == 2) motor1_on();
     6ea:	52 e0       	ldi	r21, 0x02	; 2
     6ec:	a5 16       	cp	r10, r21
     6ee:	b1 04       	cpc	r11, r1
     6f0:	99 f4       	brne	.+38     	; 0x718 <__stack+0x219>
     6f2:	08 c0       	rjmp	.+16     	; 0x704 <__stack+0x205>
				}

			}

			//if ( going forward / back set motors appropriately (this is "where it happens")
			if ( forward == 1)
     6f4:	8b 89       	ldd	r24, Y+19	; 0x13
     6f6:	9c 89       	ldd	r25, Y+20	; 0x14
     6f8:	01 97       	sbiw	r24, 0x01	; 1
     6fa:	71 f4       	brne	.+28     	; 0x718 <__stack+0x219>
			{	
				if (spin_cycle == 1) motor1_on();
     6fc:	91 e0       	ldi	r25, 0x01	; 1
     6fe:	a9 16       	cp	r10, r25
     700:	b1 04       	cpc	r11, r1
     702:	19 f4       	brne	.+6      	; 0x70a <__stack+0x20b>
{
//	set_motor1_on();
//	set_motor2_off();
		
	//brushless
	OCR2A = 148; //141;
     704:	00 93 b3 00 	sts	0x00B3, r16
     708:	07 c0       	rjmp	.+14     	; 0x718 <__stack+0x219>

			//if ( going forward / back set motors appropriately (this is "where it happens")
			if ( forward == 1)
			{	
				if (spin_cycle == 1) motor1_on();
				if (spin_cycle == 2) motor2_on();
     70a:	a2 e0       	ldi	r26, 0x02	; 2
     70c:	aa 16       	cp	r10, r26
     70e:	b1 04       	cpc	r11, r1
     710:	19 f4       	brne	.+6      	; 0x718 <__stack+0x219>
{
//	set_motor1_off();
//	set_motor2_on();

//brushless
		OCR2A = 95;
     712:	bf e5       	ldi	r27, 0x5F	; 95
     714:	b0 93 b3 00 	sts	0x00B3, r27
			{	
				if (spin_cycle == 1) motor1_on();
				if (spin_cycle == 2) motor2_on();
			}

			if ( backward == 1)
     718:	e9 89       	ldd	r30, Y+17	; 0x11
     71a:	fa 89       	ldd	r31, Y+18	; 0x12
     71c:	31 97       	sbiw	r30, 0x01	; 1
     71e:	71 f4       	brne	.+28     	; 0x73c <__stack+0x23d>
			{	
				if (spin_cycle == 1) motor2_on();
     720:	f1 e0       	ldi	r31, 0x01	; 1
     722:	af 16       	cp	r10, r31
     724:	b1 04       	cpc	r11, r1
     726:	21 f4       	brne	.+8      	; 0x730 <__stack+0x231>
{
//	set_motor1_off();
//	set_motor2_on();

//brushless
		OCR2A = 95;
     728:	2f e5       	ldi	r18, 0x5F	; 95
     72a:	20 93 b3 00 	sts	0x00B3, r18
     72e:	06 c0       	rjmp	.+12     	; 0x73c <__stack+0x23d>
			}

			if ( backward == 1)
			{	
				if (spin_cycle == 1) motor2_on();
				if (spin_cycle == 2) motor1_on();
     730:	32 e0       	ldi	r19, 0x02	; 2
     732:	a3 16       	cp	r10, r19
     734:	b1 04       	cpc	r11, r1
     736:	11 f4       	brne	.+4      	; 0x73c <__stack+0x23d>
{
//	set_motor1_on();
//	set_motor2_off();
		
	//brushless
	OCR2A = 148; //141;
     738:	00 93 b3 00 	sts	0x00B3, r16
				if (spin_cycle == 2) motor1_on();
			}
				
		}

		if ( TCNT1 > end_brake ) motors_left();                 //if we hit end of brake cycle - go to full power
     73c:	60 91 84 00 	lds	r22, 0x0084
     740:	70 91 85 00 	lds	r23, 0x0085
     744:	80 e0       	ldi	r24, 0x00	; 0
     746:	90 e0       	ldi	r25, 0x00	; 0
     748:	0e 94 73 10 	call	0x20e6	; 0x20e6 <__floatunsisf>
     74c:	29 8d       	ldd	r18, Y+25	; 0x19
     74e:	3a 8d       	ldd	r19, Y+26	; 0x1a
     750:	4b 8d       	ldd	r20, Y+27	; 0x1b
     752:	5c 8d       	ldd	r21, Y+28	; 0x1c
     754:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
     758:	18 16       	cp	r1, r24
     75a:	14 f4       	brge	.+4      	; 0x760 <__stack+0x261>
{
//	set_motor1_on();
//	set_motor2_on();

//brushless
	    OCR2A = 148; //156?
     75c:	00 93 b3 00 	sts	0x00B3, r16
				
		}

		if ( TCNT1 > end_brake ) motors_left();                 //if we hit end of brake cycle - go to full power

		if ( TCNT1 < power_kill_part1 ) motors_off();            //if throttle is less that 100% - kill power at appropriate time
     760:	60 91 84 00 	lds	r22, 0x0084
     764:	70 91 85 00 	lds	r23, 0x0085
     768:	80 e0       	ldi	r24, 0x00	; 0
     76a:	90 e0       	ldi	r25, 0x00	; 0
     76c:	0e 94 73 10 	call	0x20e6	; 0x20e6 <__floatunsisf>
     770:	2b 85       	ldd	r18, Y+11	; 0x0b
     772:	3c 85       	ldd	r19, Y+12	; 0x0c
     774:	4d 85       	ldd	r20, Y+13	; 0x0d
     776:	5e 85       	ldd	r21, Y+14	; 0x0e
     778:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <__cmpsf2>
     77c:	88 23       	and	r24, r24
     77e:	1c f4       	brge	.+6      	; 0x786 <__stack+0x287>
{
//	set_motor1_off();
//	set_motor2_off();

//brushless
        OCR2A = 78;
     780:	4e e4       	ldi	r20, 0x4E	; 78
     782:	40 93 b3 00 	sts	0x00B3, r20
		}

		if ( TCNT1 > end_brake ) motors_left();                 //if we hit end of brake cycle - go to full power

		if ( TCNT1 < power_kill_part1 ) motors_off();            //if throttle is less that 100% - kill power at appropriate time
		if ( TCNT1 > power_kill_part2 ) motors_off();            //if throttle is less that 100% - kill power at appropriate time
     786:	60 91 84 00 	lds	r22, 0x0084
     78a:	70 91 85 00 	lds	r23, 0x0085
     78e:	80 e0       	ldi	r24, 0x00	; 0
     790:	90 e0       	ldi	r25, 0x00	; 0
     792:	0e 94 73 10 	call	0x20e6	; 0x20e6 <__floatunsisf>
     796:	2f 81       	ldd	r18, Y+7	; 0x07
     798:	38 85       	ldd	r19, Y+8	; 0x08
     79a:	49 85       	ldd	r20, Y+9	; 0x09
     79c:	5a 85       	ldd	r21, Y+10	; 0x0a
     79e:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
     7a2:	18 16       	cp	r1, r24
     7a4:	1c f4       	brge	.+6      	; 0x7ac <__stack+0x2ad>
{
//	set_motor1_off();
//	set_motor2_off();

//brushless
        OCR2A = 78;
     7a6:	5e e4       	ldi	r21, 0x4E	; 78
     7a8:	50 93 b3 00 	sts	0x00B3, r21
		if ( TCNT1 > power_kill_part2 ) motors_off();            //if throttle is less that 100% - kill power at appropriate time

		
		//following code handles turning on and off LED (little confusing)
		
		if (led_on > led_off)
     7ac:	c2 01       	movw	r24, r4
     7ae:	b1 01       	movw	r22, r2
     7b0:	a4 01       	movw	r20, r8
     7b2:	93 01       	movw	r18, r6
     7b4:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
     7b8:	18 16       	cp	r1, r24
     7ba:	e4 f4       	brge	.+56     	; 0x7f4 <__stack+0x2f5>
     7bc:	10 e0       	ldi	r17, 0x00	; 0
     7be:	c7 01       	movw	r24, r14
     7c0:	b6 01       	movw	r22, r12
     7c2:	a4 01       	movw	r20, r8
     7c4:	93 01       	movw	r18, r6
     7c6:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
     7ca:	18 16       	cp	r1, r24
     7cc:	0c f4       	brge	.+2      	; 0x7d0 <__stack+0x2d1>
     7ce:	11 e0       	ldi	r17, 0x01	; 1
     7d0:	81 e0       	ldi	r24, 0x01	; 1
     7d2:	18 27       	eor	r17, r24
     7d4:	a1 2f       	mov	r26, r17
     7d6:	b0 e0       	ldi	r27, 0x00	; 0
     7d8:	ba a3       	std	Y+34, r27	; 0x22
     7da:	a9 a3       	std	Y+33, r26	; 0x21
		{
			led_is_on_now = 1;
			if ( led_ref > led_off ) led_is_on_now = 0;
			if ( led_ref > led_on ) led_is_on_now = 1;
     7dc:	c7 01       	movw	r24, r14
     7de:	b6 01       	movw	r22, r12
     7e0:	a2 01       	movw	r20, r4
     7e2:	91 01       	movw	r18, r2
     7e4:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
     7e8:	18 16       	cp	r1, r24
     7ea:	24 f4       	brge	.+8      	; 0x7f4 <__stack+0x2f5>
     7ec:	e1 e0       	ldi	r30, 0x01	; 1
     7ee:	f0 e0       	ldi	r31, 0x00	; 0
     7f0:	fa a3       	std	Y+34, r31	; 0x22
     7f2:	e9 a3       	std	Y+33, r30	; 0x21
		}


		if (led_off > led_on)
     7f4:	c4 01       	movw	r24, r8
     7f6:	b3 01       	movw	r22, r6
     7f8:	a2 01       	movw	r20, r4
     7fa:	91 01       	movw	r18, r2
     7fc:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
     800:	18 16       	cp	r1, r24
     802:	c4 f4       	brge	.+48     	; 0x834 <__stack+0x335>
     804:	1a a2       	std	Y+34, r1	; 0x22
     806:	19 a2       	std	Y+33, r1	; 0x21
     808:	c7 01       	movw	r24, r14
     80a:	b6 01       	movw	r22, r12
     80c:	a2 01       	movw	r20, r4
     80e:	91 01       	movw	r18, r2
     810:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
     814:	18 16       	cp	r1, r24
     816:	24 f4       	brge	.+8      	; 0x820 <__stack+0x321>
     818:	21 e0       	ldi	r18, 0x01	; 1
     81a:	30 e0       	ldi	r19, 0x00	; 0
     81c:	3a a3       	std	Y+34, r19	; 0x22
     81e:	29 a3       	std	Y+33, r18	; 0x21
		{
		
			led_is_on_now = 0;
			if ( led_ref > led_on ) led_is_on_now = 1;
			if ( led_ref > led_off ) led_is_on_now = 0;
     820:	c7 01       	movw	r24, r14
     822:	b6 01       	movw	r22, r12
     824:	a4 01       	movw	r20, r8
     826:	93 01       	movw	r18, r6
     828:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
     82c:	18 16       	cp	r1, r24
     82e:	14 f4       	brge	.+4      	; 0x834 <__stack+0x335>
     830:	1a a2       	std	Y+34, r1	; 0x22
     832:	19 a2       	std	Y+33, r1	; 0x21
		
		}
	
	
		if ( led_is_on_now == 1 )
     834:	89 a1       	ldd	r24, Y+33	; 0x21
     836:	9a a1       	ldd	r25, Y+34	; 0x22
     838:	01 97       	sbiw	r24, 0x01	; 1
     83a:	81 f4       	brne	.+32     	; 0x85c <__stack+0x35d>
		{
			//flash the LED if we're in flashy mode - otherwise it's just on
			if ( flashy_led == 1 )
     83c:	ad 81       	ldd	r26, Y+5	; 0x05
     83e:	be 81       	ldd	r27, Y+6	; 0x06
     840:	11 97       	sbiw	r26, 0x01	; 1
     842:	51 f4       	brne	.+20     	; 0x858 <__stack+0x359>
			{
				
				if ((TCNT1 / 160) % 2 == 0) set_led_on(); else set_led_off();
     844:	80 91 84 00 	lds	r24, 0x0084
     848:	90 91 85 00 	lds	r25, 0x0085
     84c:	60 ea       	ldi	r22, 0xA0	; 160
     84e:	70 e0       	ldi	r23, 0x00	; 0
     850:	0e 94 02 12 	call	0x2404	; 0x2404 <__udivmodhi4>
     854:	60 fd       	sbrc	r22, 0
     856:	06 c0       	rjmp	.+12     	; 0x864 <__stack+0x365>
			}
			else
			{
				set_led_on();
     858:	5d 9a       	sbi	0x0b, 5	; 11
     85a:	05 c0       	rjmp	.+10     	; 0x866 <__stack+0x367>
			}
		}

		if ( led_is_on_now == 0 )
     85c:	e9 a1       	ldd	r30, Y+33	; 0x21
     85e:	fa a1       	ldd	r31, Y+34	; 0x22
     860:	ef 2b       	or	r30, r31
     862:	09 f4       	brne	.+2      	; 0x866 <__stack+0x367>
		{
			set_led_off();
     864:	5d 98       	cbi	0x0b, 5	; 11

	
void do_spin_180(int spin_cycle)
{	

	while (TCNT1 < half_spin_time)
     866:	60 91 84 00 	lds	r22, 0x0084
     86a:	70 91 85 00 	lds	r23, 0x0085
     86e:	80 e0       	ldi	r24, 0x00	; 0
     870:	90 e0       	ldi	r25, 0x00	; 0
     872:	0e 94 73 10 	call	0x20e6	; 0x20e6 <__floatunsisf>
     876:	29 81       	ldd	r18, Y+1	; 0x01
     878:	3a 81       	ldd	r19, Y+2	; 0x02
     87a:	4b 81       	ldd	r20, Y+3	; 0x03
     87c:	5c 81       	ldd	r21, Y+4	; 0x04
     87e:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <__cmpsf2>
     882:	87 fd       	sbrc	r24, 7
     884:	b5 ce       	rjmp	.-662    	; 0x5f0 <__stack+0xf1>
     886:	c0 92 72 01 	sts	0x0172, r12
     88a:	d0 92 73 01 	sts	0x0173, r13
     88e:	e0 92 74 01 	sts	0x0174, r14
     892:	f0 92 75 01 	sts	0x0175, r15
     896:	29 a1       	ldd	r18, Y+33	; 0x21
     898:	3a a1       	ldd	r19, Y+34	; 0x22
     89a:	30 93 71 01 	sts	0x0171, r19
     89e:	20 93 70 01 	sts	0x0170, r18
			set_led_off();
		}
		
	}

}
     8a2:	a2 96       	adiw	r28, 0x22	; 34
     8a4:	0f b6       	in	r0, 0x3f	; 63
     8a6:	f8 94       	cli
     8a8:	de bf       	out	0x3e, r29	; 62
     8aa:	0f be       	out	0x3f, r0	; 63
     8ac:	cd bf       	out	0x3d, r28	; 61
     8ae:	cf 91       	pop	r28
     8b0:	df 91       	pop	r29
     8b2:	1f 91       	pop	r17
     8b4:	0f 91       	pop	r16
     8b6:	ff 90       	pop	r15
     8b8:	ef 90       	pop	r14
     8ba:	df 90       	pop	r13
     8bc:	cf 90       	pop	r12
     8be:	bf 90       	pop	r11
     8c0:	af 90       	pop	r10
     8c2:	9f 90       	pop	r9
     8c4:	8f 90       	pop	r8
     8c6:	7f 90       	pop	r7
     8c8:	6f 90       	pop	r6
     8ca:	5f 90       	pop	r5
     8cc:	4f 90       	pop	r4
     8ce:	3f 90       	pop	r3
     8d0:	2f 90       	pop	r2
     8d2:	08 95       	ret

000008d4 <motors_off>:
{
//	set_motor1_off();
//	set_motor2_off();

//brushless
        OCR2A = 78;
     8d4:	8e e4       	ldi	r24, 0x4E	; 78
     8d6:	80 93 b3 00 	sts	0x00B3, r24
       // OCR2B = 78;

}
     8da:	08 95       	ret

000008dc <motors_left>:
{
//	set_motor1_on();
//	set_motor2_on();

//brushless
	    OCR2A = 148; //156?
     8dc:	84 e9       	ldi	r24, 0x94	; 148
     8de:	80 93 b3 00 	sts	0x00B3, r24
       // OCR2B = 148;

}
     8e2:	08 95       	ret

000008e4 <motor1_on>:
{
//	set_motor1_on();
//	set_motor2_off();
		
	//brushless
	OCR2A = 148; //141;
     8e4:	84 e9       	ldi	r24, 0x94	; 148
     8e6:	80 93 b3 00 	sts	0x00B3, r24
	//OCR2B = 95;  //101;//91 too slow?

}
     8ea:	08 95       	ret

000008ec <motor2_on>:
{
//	set_motor1_off();
//	set_motor2_on();

//brushless
		OCR2A = 95;
     8ec:	8f e5       	ldi	r24, 0x5F	; 95
     8ee:	80 93 b3 00 	sts	0x00B3, r24
		//OCR2B = 148;
}
     8f2:	08 95       	ret

000008f4 <reset_rc>:


void reset_rc(void)
{
	//this routine voids existing RC data - used if timer is going to get reset
	throttle_hightime = 0;
     8f4:	10 92 4a 01 	sts	0x014A, r1
     8f8:	10 92 4b 01 	sts	0x014B, r1
     8fc:	10 92 4c 01 	sts	0x014C, r1
     900:	10 92 4d 01 	sts	0x014D, r1
	leftright_hightime = 0;
     904:	10 92 52 01 	sts	0x0152, r1
     908:	10 92 53 01 	sts	0x0153, r1
     90c:	10 92 54 01 	sts	0x0154, r1
     910:	10 92 55 01 	sts	0x0155, r1
	forwardback_hightime = 0;
     914:	10 92 4e 01 	sts	0x014E, r1
     918:	10 92 4f 01 	sts	0x014F, r1
     91c:	10 92 50 01 	sts	0x0150, r1
     920:	10 92 51 01 	sts	0x0151, r1

}
     924:	08 95       	ret

00000926 <throttle_change>:

//updates RC channels any time specified pin goes high/low
//following 3 routines are all identical except for channels and some safety code in throttle_change (not easy to consolidate them)
void throttle_change(void)
{
     926:	ef 92       	push	r14
     928:	ff 92       	push	r15
     92a:	0f 93       	push	r16
     92c:	1f 93       	push	r17
	
	//did the pin go HIGH? - then note time
	if ( throttle_pin != 0 ) throttle_hightime = TCNT1;    
     92e:	18 9b       	sbis	0x03, 0	; 3
     930:	0e c0       	rjmp	.+28     	; 0x94e <throttle_change+0x28>
     932:	80 91 84 00 	lds	r24, 0x0084
     936:	90 91 85 00 	lds	r25, 0x0085
     93a:	a0 e0       	ldi	r26, 0x00	; 0
     93c:	b0 e0       	ldi	r27, 0x00	; 0
     93e:	80 93 4a 01 	sts	0x014A, r24
     942:	90 93 4b 01 	sts	0x014B, r25
     946:	a0 93 4c 01 	sts	0x014C, r26
     94a:	b0 93 4d 01 	sts	0x014D, r27

	//did the pin go low? - then set timer value as value for this channel / if timer has overflowed then ignore
	if ( throttle_pin == 0 && throttle_hightime != 0 && TCNT1 > throttle_hightime)
     94e:	18 99       	sbic	0x03, 0	; 3
     950:	59 c0       	rjmp	.+178    	; 0xa04 <throttle_change+0xde>
     952:	e0 90 4a 01 	lds	r14, 0x014A
     956:	f0 90 4b 01 	lds	r15, 0x014B
     95a:	00 91 4c 01 	lds	r16, 0x014C
     95e:	10 91 4d 01 	lds	r17, 0x014D
     962:	e1 14       	cp	r14, r1
     964:	f1 04       	cpc	r15, r1
     966:	01 05       	cpc	r16, r1
     968:	11 05       	cpc	r17, r1
     96a:	09 f4       	brne	.+2      	; 0x96e <throttle_change+0x48>
     96c:	4b c0       	rjmp	.+150    	; 0xa04 <throttle_change+0xde>
     96e:	80 91 84 00 	lds	r24, 0x0084
     972:	90 91 85 00 	lds	r25, 0x0085
     976:	a0 e0       	ldi	r26, 0x00	; 0
     978:	b0 e0       	ldi	r27, 0x00	; 0
     97a:	e8 16       	cp	r14, r24
     97c:	f9 06       	cpc	r15, r25
     97e:	0a 07       	cpc	r16, r26
     980:	1b 07       	cpc	r17, r27
     982:	0c f0       	brlt	.+2      	; 0x986 <throttle_change+0x60>
     984:	3f c0       	rjmp	.+126    	; 0xa04 <throttle_change+0xde>
	{		
		throttle = ((throttle * 85) + ((TCNT1 - throttle_hightime) * 15)) / 100;		//smoothed RC data
     986:	60 91 86 01 	lds	r22, 0x0186
     98a:	70 91 87 01 	lds	r23, 0x0187
     98e:	80 91 88 01 	lds	r24, 0x0188
     992:	90 91 89 01 	lds	r25, 0x0189
     996:	20 91 84 00 	lds	r18, 0x0084
     99a:	30 91 85 00 	lds	r19, 0x0085
     99e:	40 e0       	ldi	r20, 0x00	; 0
     9a0:	50 e0       	ldi	r21, 0x00	; 0
     9a2:	2e 19       	sub	r18, r14
     9a4:	3f 09       	sbc	r19, r15
     9a6:	40 0b       	sbc	r20, r16
     9a8:	51 0b       	sbc	r21, r17
     9aa:	79 01       	movw	r14, r18
     9ac:	8a 01       	movw	r16, r20
     9ae:	e4 e0       	ldi	r30, 0x04	; 4
     9b0:	ee 0c       	add	r14, r14
     9b2:	ff 1c       	adc	r15, r15
     9b4:	00 1f       	adc	r16, r16
     9b6:	11 1f       	adc	r17, r17
     9b8:	ea 95       	dec	r30
     9ba:	d1 f7       	brne	.-12     	; 0x9b0 <throttle_change+0x8a>
     9bc:	e2 1a       	sub	r14, r18
     9be:	f3 0a       	sbc	r15, r19
     9c0:	04 0b       	sbc	r16, r20
     9c2:	15 0b       	sbc	r17, r21
     9c4:	25 e5       	ldi	r18, 0x55	; 85
     9c6:	30 e0       	ldi	r19, 0x00	; 0
     9c8:	40 e0       	ldi	r20, 0x00	; 0
     9ca:	50 e0       	ldi	r21, 0x00	; 0
     9cc:	0e 94 e3 11 	call	0x23c6	; 0x23c6 <__mulsi3>
     9d0:	e6 0e       	add	r14, r22
     9d2:	f7 1e       	adc	r15, r23
     9d4:	08 1f       	adc	r16, r24
     9d6:	19 1f       	adc	r17, r25
     9d8:	c8 01       	movw	r24, r16
     9da:	b7 01       	movw	r22, r14
     9dc:	24 e6       	ldi	r18, 0x64	; 100
     9de:	30 e0       	ldi	r19, 0x00	; 0
     9e0:	40 e0       	ldi	r20, 0x00	; 0
     9e2:	50 e0       	ldi	r21, 0x00	; 0
     9e4:	0e 94 29 12 	call	0x2452	; 0x2452 <__divmodsi4>
     9e8:	c9 01       	movw	r24, r18
     9ea:	da 01       	movw	r26, r20
     9ec:	80 93 86 01 	sts	0x0186, r24
     9f0:	90 93 87 01 	sts	0x0187, r25
     9f4:	a0 93 88 01 	sts	0x0188, r26
     9f8:	b0 93 89 01 	sts	0x0189, r27
																						//throttle is highly smoothed to help prevent accidental spin-down
		rotations_since_throttle_was_set = 0;					 //note that throttle was successfully set (for safety)
     9fc:	10 92 43 01 	sts	0x0143, r1
     a00:	10 92 42 01 	sts	0x0142, r1
	}


	throttle_hilow = throttle_pin;                                  //make note of pin state for reference next time interrupt is triggered...	
     a04:	83 b1       	in	r24, 0x03	; 3
     a06:	90 e0       	ldi	r25, 0x00	; 0
     a08:	81 70       	andi	r24, 0x01	; 1
     a0a:	90 70       	andi	r25, 0x00	; 0
     a0c:	90 93 bf 01 	sts	0x01BF, r25
     a10:	80 93 be 01 	sts	0x01BE, r24
	
}
     a14:	1f 91       	pop	r17
     a16:	0f 91       	pop	r16
     a18:	ff 90       	pop	r15
     a1a:	ef 90       	pop	r14
     a1c:	08 95       	ret

00000a1e <leftright_change>:

void leftright_change(void)
{
     a1e:	ef 92       	push	r14
     a20:	ff 92       	push	r15
     a22:	0f 93       	push	r16
     a24:	1f 93       	push	r17
	//did the pin go HIGH? - then note time
	if (leftright_pin != 0 ) leftright_hightime = TCNT1;    
     a26:	19 9b       	sbis	0x03, 1	; 3
     a28:	0e c0       	rjmp	.+28     	; 0xa46 <leftright_change+0x28>
     a2a:	80 91 84 00 	lds	r24, 0x0084
     a2e:	90 91 85 00 	lds	r25, 0x0085
     a32:	a0 e0       	ldi	r26, 0x00	; 0
     a34:	b0 e0       	ldi	r27, 0x00	; 0
     a36:	80 93 52 01 	sts	0x0152, r24
     a3a:	90 93 53 01 	sts	0x0153, r25
     a3e:	a0 93 54 01 	sts	0x0154, r26
     a42:	b0 93 55 01 	sts	0x0155, r27

	//did the pin go low? - then set timer value as value for this channel / if timer has overflowed then ignore
	if (leftright_pin == 0 && leftright_hightime != 0 && TCNT1 > leftright_hightime)
     a46:	19 99       	sbic	0x03, 1	; 3
     a48:	3e c0       	rjmp	.+124    	; 0xac6 <leftright_change+0xa8>
     a4a:	e0 90 52 01 	lds	r14, 0x0152
     a4e:	f0 90 53 01 	lds	r15, 0x0153
     a52:	00 91 54 01 	lds	r16, 0x0154
     a56:	10 91 55 01 	lds	r17, 0x0155
     a5a:	e1 14       	cp	r14, r1
     a5c:	f1 04       	cpc	r15, r1
     a5e:	01 05       	cpc	r16, r1
     a60:	11 05       	cpc	r17, r1
     a62:	89 f1       	breq	.+98     	; 0xac6 <leftright_change+0xa8>
     a64:	80 91 84 00 	lds	r24, 0x0084
     a68:	90 91 85 00 	lds	r25, 0x0085
     a6c:	a0 e0       	ldi	r26, 0x00	; 0
     a6e:	b0 e0       	ldi	r27, 0x00	; 0
     a70:	e8 16       	cp	r14, r24
     a72:	f9 06       	cpc	r15, r25
     a74:	0a 07       	cpc	r16, r26
     a76:	1b 07       	cpc	r17, r27
     a78:	34 f5       	brge	.+76     	; 0xac6 <leftright_change+0xa8>
	{
			leftright = ((leftright * 50) + ((TCNT1 - leftright_hightime) * 50)) / 100;		//smoothed RC data
     a7a:	20 91 8e 01 	lds	r18, 0x018E
     a7e:	30 91 8f 01 	lds	r19, 0x018F
     a82:	40 91 90 01 	lds	r20, 0x0190
     a86:	50 91 91 01 	lds	r21, 0x0191
     a8a:	60 91 84 00 	lds	r22, 0x0084
     a8e:	70 91 85 00 	lds	r23, 0x0085
     a92:	80 e0       	ldi	r24, 0x00	; 0
     a94:	90 e0       	ldi	r25, 0x00	; 0
     a96:	6e 19       	sub	r22, r14
     a98:	7f 09       	sbc	r23, r15
     a9a:	80 0b       	sbc	r24, r16
     a9c:	91 0b       	sbc	r25, r17
     a9e:	62 0f       	add	r22, r18
     aa0:	73 1f       	adc	r23, r19
     aa2:	84 1f       	adc	r24, r20
     aa4:	95 1f       	adc	r25, r21
     aa6:	22 e0       	ldi	r18, 0x02	; 2
     aa8:	30 e0       	ldi	r19, 0x00	; 0
     aaa:	40 e0       	ldi	r20, 0x00	; 0
     aac:	50 e0       	ldi	r21, 0x00	; 0
     aae:	0e 94 29 12 	call	0x2452	; 0x2452 <__divmodsi4>
     ab2:	c9 01       	movw	r24, r18
     ab4:	da 01       	movw	r26, r20
     ab6:	80 93 8e 01 	sts	0x018E, r24
     aba:	90 93 8f 01 	sts	0x018F, r25
     abe:	a0 93 90 01 	sts	0x0190, r26
     ac2:	b0 93 91 01 	sts	0x0191, r27
	}
  
	leftright_hilow = leftright_pin;                                  //make note of pin state for reference next time interrupt is triggered...	
     ac6:	83 b1       	in	r24, 0x03	; 3
     ac8:	90 e0       	ldi	r25, 0x00	; 0
     aca:	82 70       	andi	r24, 0x02	; 2
     acc:	90 70       	andi	r25, 0x00	; 0
     ace:	90 93 5b 01 	sts	0x015B, r25
     ad2:	80 93 5a 01 	sts	0x015A, r24
		
}
     ad6:	1f 91       	pop	r17
     ad8:	0f 91       	pop	r16
     ada:	ff 90       	pop	r15
     adc:	ef 90       	pop	r14
     ade:	08 95       	ret

00000ae0 <forwardback_change>:

void forwardback_change(void)
{
	//did the pin go HIGH? - then note time
	if (forwardback_pin != 0 ) forwardback_hightime = TCNT1;    
     ae0:	1a 9b       	sbis	0x03, 2	; 3
     ae2:	0e c0       	rjmp	.+28     	; 0xb00 <forwardback_change+0x20>
     ae4:	80 91 84 00 	lds	r24, 0x0084
     ae8:	90 91 85 00 	lds	r25, 0x0085
     aec:	a0 e0       	ldi	r26, 0x00	; 0
     aee:	b0 e0       	ldi	r27, 0x00	; 0
     af0:	80 93 4e 01 	sts	0x014E, r24
     af4:	90 93 4f 01 	sts	0x014F, r25
     af8:	a0 93 50 01 	sts	0x0150, r26
     afc:	b0 93 51 01 	sts	0x0151, r27

	//did the pin go low? - then set timer value as value for this channel / if timer has overflowed then ignore
	if (forwardback_pin == 0 && forwardback_hightime != 0 && TCNT1 > forwardback_hightime) forwardback = TCNT1 - forwardback_hightime;      
     b00:	1a 99       	sbic	0x03, 2	; 3
     b02:	2a c0       	rjmp	.+84     	; 0xb58 <forwardback_change+0x78>
     b04:	20 91 4e 01 	lds	r18, 0x014E
     b08:	30 91 4f 01 	lds	r19, 0x014F
     b0c:	40 91 50 01 	lds	r20, 0x0150
     b10:	50 91 51 01 	lds	r21, 0x0151
     b14:	21 15       	cp	r18, r1
     b16:	31 05       	cpc	r19, r1
     b18:	41 05       	cpc	r20, r1
     b1a:	51 05       	cpc	r21, r1
     b1c:	e9 f0       	breq	.+58     	; 0xb58 <forwardback_change+0x78>
     b1e:	80 91 84 00 	lds	r24, 0x0084
     b22:	90 91 85 00 	lds	r25, 0x0085
     b26:	a0 e0       	ldi	r26, 0x00	; 0
     b28:	b0 e0       	ldi	r27, 0x00	; 0
     b2a:	28 17       	cp	r18, r24
     b2c:	39 07       	cpc	r19, r25
     b2e:	4a 07       	cpc	r20, r26
     b30:	5b 07       	cpc	r21, r27
     b32:	94 f4       	brge	.+36     	; 0xb58 <forwardback_change+0x78>
     b34:	80 91 84 00 	lds	r24, 0x0084
     b38:	90 91 85 00 	lds	r25, 0x0085
     b3c:	a0 e0       	ldi	r26, 0x00	; 0
     b3e:	b0 e0       	ldi	r27, 0x00	; 0
     b40:	82 1b       	sub	r24, r18
     b42:	93 0b       	sbc	r25, r19
     b44:	a4 0b       	sbc	r26, r20
     b46:	b5 0b       	sbc	r27, r21
     b48:	80 93 6c 01 	sts	0x016C, r24
     b4c:	90 93 6d 01 	sts	0x016D, r25
     b50:	a0 93 6e 01 	sts	0x016E, r26
     b54:	b0 93 6f 01 	sts	0x016F, r27
  
	forwardback_hilow = forwardback_pin;                               //make note of pin state for reference next time interrupt is triggered...
     b58:	83 b1       	in	r24, 0x03	; 3
     b5a:	90 e0       	ldi	r25, 0x00	; 0
     b5c:	84 70       	andi	r24, 0x04	; 4
     b5e:	90 70       	andi	r25, 0x00	; 0
     b60:	90 93 b7 01 	sts	0x01B7, r25
     b64:	80 93 b6 01 	sts	0x01B6, r24

}
     b68:	08 95       	ret

00000b6a <__vector_3>:


//main interrupt handler - is called any time any ports on PORTB change

ISR (PCINT0_vect)
{
     b6a:	1f 92       	push	r1
     b6c:	0f 92       	push	r0
     b6e:	0f b6       	in	r0, 0x3f	; 63
     b70:	0f 92       	push	r0
     b72:	11 24       	eor	r1, r1
     b74:	2f 93       	push	r18
     b76:	3f 93       	push	r19
     b78:	4f 93       	push	r20
     b7a:	5f 93       	push	r21
     b7c:	6f 93       	push	r22
     b7e:	7f 93       	push	r23
     b80:	8f 93       	push	r24
     b82:	9f 93       	push	r25
     b84:	af 93       	push	r26
     b86:	bf 93       	push	r27
     b88:	ef 93       	push	r30
     b8a:	ff 93       	push	r31
	
	//check all RC channels to see if they were updated
	if (throttle_hilow != throttle_pin) throttle_change();
     b8c:	83 b1       	in	r24, 0x03	; 3
     b8e:	90 e0       	ldi	r25, 0x00	; 0
     b90:	81 70       	andi	r24, 0x01	; 1
     b92:	90 70       	andi	r25, 0x00	; 0
     b94:	20 91 be 01 	lds	r18, 0x01BE
     b98:	30 91 bf 01 	lds	r19, 0x01BF
     b9c:	28 17       	cp	r18, r24
     b9e:	39 07       	cpc	r19, r25
     ba0:	11 f0       	breq	.+4      	; 0xba6 <__vector_3+0x3c>
     ba2:	0e 94 93 04 	call	0x926	; 0x926 <throttle_change>
	if (leftright_hilow != leftright_pin) leftright_change();
     ba6:	83 b1       	in	r24, 0x03	; 3
     ba8:	90 e0       	ldi	r25, 0x00	; 0
     baa:	82 70       	andi	r24, 0x02	; 2
     bac:	90 70       	andi	r25, 0x00	; 0
     bae:	20 91 5a 01 	lds	r18, 0x015A
     bb2:	30 91 5b 01 	lds	r19, 0x015B
     bb6:	28 17       	cp	r18, r24
     bb8:	39 07       	cpc	r19, r25
     bba:	11 f0       	breq	.+4      	; 0xbc0 <__vector_3+0x56>
     bbc:	0e 94 0f 05 	call	0xa1e	; 0xa1e <leftright_change>
	if (forwardback_hilow != forwardback_pin) forwardback_change();
     bc0:	83 b1       	in	r24, 0x03	; 3
     bc2:	90 e0       	ldi	r25, 0x00	; 0
     bc4:	84 70       	andi	r24, 0x04	; 4
     bc6:	90 70       	andi	r25, 0x00	; 0
     bc8:	20 91 b6 01 	lds	r18, 0x01B6
     bcc:	30 91 b7 01 	lds	r19, 0x01B7
     bd0:	28 17       	cp	r18, r24
     bd2:	39 07       	cpc	r19, r25
     bd4:	11 f0       	breq	.+4      	; 0xbda <__vector_3+0x70>
     bd6:	0e 94 70 05 	call	0xae0	; 0xae0 <forwardback_change>

}
     bda:	ff 91       	pop	r31
     bdc:	ef 91       	pop	r30
     bde:	bf 91       	pop	r27
     be0:	af 91       	pop	r26
     be2:	9f 91       	pop	r25
     be4:	8f 91       	pop	r24
     be6:	7f 91       	pop	r23
     be8:	6f 91       	pop	r22
     bea:	5f 91       	pop	r21
     bec:	4f 91       	pop	r20
     bee:	3f 91       	pop	r19
     bf0:	2f 91       	pop	r18
     bf2:	0f 90       	pop	r0
     bf4:	0f be       	out	0x3f, r0	; 63
     bf6:	0f 90       	pop	r0
     bf8:	1f 90       	pop	r1
     bfa:	18 95       	reti

00000bfc <SetupTimer1>:


void SetupTimer1(void)
{

	TCCR1A = 0;                               //mode = 0
     bfc:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0<<CS12 | 1<<CS11 | 1<<CS10;    //prescaler = 64
     c00:	83 e0       	ldi	r24, 0x03	; 3
     c02:	80 93 81 00 	sts	0x0081, r24

}
     c06:	08 95       	ret

00000c08 <SetupTimer2>:
{

// OCR2A - PB3                                                              
// OCR2B - PD3                                                               

DDRB |= 1 << DDB3; 
     c08:	23 9a       	sbi	0x04, 3	; 4
//DDRD |= 1 << DDD3;
TCCR2A = _BV(COM2A1) | _BV(COM2B1) | _BV(WGM20);
     c0a:	81 ea       	ldi	r24, 0xA1	; 161
     c0c:	80 93 b0 00 	sts	0x00B0, r24
TCCR2B = _BV(CS22) | _BV(CS20);
     c10:	85 e0       	ldi	r24, 0x05	; 5
     c12:	80 93 b1 00 	sts	0x00B1, r24
 
}
     c16:	08 95       	ret

00000c18 <adc_init>:
void adc_init(void)

{
 
  	// Free running Mode
	ADCSRB = 0x00;
     c18:	10 92 7b 00 	sts	0x007B, r1

   // Set ADCSRA Register in ATMega168
   ADCSRA = (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1);
     c1c:	86 e8       	ldi	r24, 0x86	; 134
     c1e:	80 93 7a 00 	sts	0x007A, r24

   // Set ADMUX Register in ATMega168
   ADMUX=ADC_PORT_FOR_ACCEL;	
     c22:	84 e0       	ldi	r24, 0x04	; 4
     c24:	80 93 7c 00 	sts	0x007C, r24

   
}
     c28:	08 95       	ret

00000c2a <read_adc>:
{

    unsigned int adc_data;
	
	// Start conversion by setting ADSC on ADCSRA Register
	  ADCSRA |= (1<<ADSC);
     c2a:	80 91 7a 00 	lds	r24, 0x007A
     c2e:	80 64       	ori	r24, 0x40	; 64
     c30:	80 93 7a 00 	sts	0x007A, r24

	// wait until convertion complete ADSC=0 -> Complete
    while (ADCSRA & (1<<ADSC));
     c34:	80 91 7a 00 	lds	r24, 0x007A
     c38:	86 fd       	sbrc	r24, 6
     c3a:	fc cf       	rjmp	.-8      	; 0xc34 <read_adc+0xa>
	    
	adc_data = ADCL;   
     c3c:	90 91 78 00 	lds	r25, 0x0078

	//shift from low level to high level ADC, from 8bit to 10bit

	adc_data += (ADCH<<8);	  
     c40:	80 91 79 00 	lds	r24, 0x0079
     c44:	38 2f       	mov	r19, r24
     c46:	20 e0       	ldi	r18, 0x00	; 0
     c48:	29 0f       	add	r18, r25
     c4a:	31 1d       	adc	r19, r1

	return (adc_data);

}
     c4c:	c9 01       	movw	r24, r18
     c4e:	08 95       	ret

00000c50 <get_config_constants>:


}

void get_config_constants(void)
{
     c50:	0f 93       	push	r16
     c52:	1f 93       	push	r17
     c54:	cf 93       	push	r28
     c56:	df 93       	push	r29

	// sample and set the accelerometer base value (average a bunch of samples)

	base_accel = 0;
     c58:	10 92 35 01 	sts	0x0135, r1
     c5c:	10 92 34 01 	sts	0x0134, r1
	for (x = 0; x < 20; x++)
     c60:	10 92 64 01 	sts	0x0164, r1
     c64:	10 92 65 01 	sts	0x0165, r1
     c68:	10 92 66 01 	sts	0x0166, r1
     c6c:	10 92 67 01 	sts	0x0167, r1
     c70:	00 e5       	ldi	r16, 0x50	; 80
     c72:	13 ec       	ldi	r17, 0xC3	; 195
     c74:	1e c0       	rjmp	.+60     	; 0xcb2 <get_config_constants+0x62>
	{
		base_accel = base_accel + read_adc();               				//get accel data
     c76:	0e 94 15 06 	call	0xc2a	; 0xc2a <read_adc>
     c7a:	c8 0f       	add	r28, r24
     c7c:	d9 1f       	adc	r29, r25
     c7e:	d0 93 35 01 	sts	0x0135, r29
     c82:	c0 93 34 01 	sts	0x0134, r28
     c86:	c8 01       	movw	r24, r16
     c88:	01 97       	sbiw	r24, 0x01	; 1
     c8a:	f1 f7       	brne	.-4      	; 0xc88 <get_config_constants+0x38>
{

	// sample and set the accelerometer base value (average a bunch of samples)

	base_accel = 0;
	for (x = 0; x < 20; x++)
     c8c:	80 91 64 01 	lds	r24, 0x0164
     c90:	90 91 65 01 	lds	r25, 0x0165
     c94:	a0 91 66 01 	lds	r26, 0x0166
     c98:	b0 91 67 01 	lds	r27, 0x0167
     c9c:	01 96       	adiw	r24, 0x01	; 1
     c9e:	a1 1d       	adc	r26, r1
     ca0:	b1 1d       	adc	r27, r1
     ca2:	80 93 64 01 	sts	0x0164, r24
     ca6:	90 93 65 01 	sts	0x0165, r25
     caa:	a0 93 66 01 	sts	0x0166, r26
     cae:	b0 93 67 01 	sts	0x0167, r27
     cb2:	80 91 64 01 	lds	r24, 0x0164
     cb6:	90 91 65 01 	lds	r25, 0x0165
     cba:	a0 91 66 01 	lds	r26, 0x0166
     cbe:	b0 91 67 01 	lds	r27, 0x0167
     cc2:	c0 91 34 01 	lds	r28, 0x0134
     cc6:	d0 91 35 01 	lds	r29, 0x0135
     cca:	44 97       	sbiw	r24, 0x14	; 20
     ccc:	a1 05       	cpc	r26, r1
     cce:	b1 05       	cpc	r27, r1
     cd0:	94 f2       	brlt	.-92     	; 0xc76 <get_config_constants+0x26>
	{
		base_accel = base_accel + read_adc();               				//get accel data
		_delay_ms(10);
	}
	base_accel = base_accel / 20;
     cd2:	ce 01       	movw	r24, r28
     cd4:	64 e1       	ldi	r22, 0x14	; 20
     cd6:	70 e0       	ldi	r23, 0x00	; 0
     cd8:	0e 94 16 12 	call	0x242c	; 0x242c <__divmodhi4>
     cdc:	70 93 35 01 	sts	0x0135, r23
     ce0:	60 93 34 01 	sts	0x0134, r22
     ce4:	60 e0       	ldi	r22, 0x00	; 0
     ce6:	70 e0       	ldi	r23, 0x00	; 0
     ce8:	20 e0       	ldi	r18, 0x00	; 0
     cea:	30 e0       	ldi	r19, 0x00	; 0
     cec:	40 e0       	ldi	r20, 0x00	; 0
     cee:	50 e0       	ldi	r21, 0x00	; 0
     cf0:	c4 ef       	ldi	r28, 0xF4	; 244
     cf2:	d1 e0       	ldi	r29, 0x01	; 1
     cf4:	15 c0       	rjmp	.+42     	; 0xd20 <get_config_constants+0xd0>
	// sample and set the left / right center value for the control stick (average a bunch of samples)

	heading_center = 0;
	for (x = 0; x < 20; x++)
	{
		heading_center = heading_center + leftright;               		
     cf6:	80 91 8e 01 	lds	r24, 0x018E
     cfa:	90 91 8f 01 	lds	r25, 0x018F
     cfe:	a0 91 90 01 	lds	r26, 0x0190
     d02:	b0 91 91 01 	lds	r27, 0x0191
     d06:	68 0f       	add	r22, r24
     d08:	79 1f       	adc	r23, r25
     d0a:	88 ec       	ldi	r24, 0xC8	; 200
     d0c:	90 e0       	ldi	r25, 0x00	; 0
     d0e:	fe 01       	movw	r30, r28
     d10:	31 97       	sbiw	r30, 0x01	; 1
     d12:	f1 f7       	brne	.-4      	; 0xd10 <get_config_constants+0xc0>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d14:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d16:	d9 f7       	brne	.-10     	; 0xd0e <get_config_constants+0xbe>
     d18:	2f 5f       	subi	r18, 0xFF	; 255
     d1a:	3f 4f       	sbci	r19, 0xFF	; 255
     d1c:	4f 4f       	sbci	r20, 0xFF	; 255
     d1e:	5f 4f       	sbci	r21, 0xFF	; 255


	// sample and set the left / right center value for the control stick (average a bunch of samples)

	heading_center = 0;
	for (x = 0; x < 20; x++)
     d20:	24 31       	cpi	r18, 0x14	; 20
     d22:	31 05       	cpc	r19, r1
     d24:	41 05       	cpc	r20, r1
     d26:	51 05       	cpc	r21, r1
     d28:	34 f3       	brlt	.-52     	; 0xcf6 <get_config_constants+0xa6>
     d2a:	20 93 64 01 	sts	0x0164, r18
     d2e:	30 93 65 01 	sts	0x0165, r19
     d32:	40 93 66 01 	sts	0x0166, r20
     d36:	50 93 67 01 	sts	0x0167, r21
	{
		heading_center = heading_center + leftright;               		
		_delay_ms(20);

	}
	heading_center = heading_center / 20;
     d3a:	cb 01       	movw	r24, r22
     d3c:	64 e1       	ldi	r22, 0x14	; 20
     d3e:	70 e0       	ldi	r23, 0x00	; 0
     d40:	0e 94 16 12 	call	0x242c	; 0x242c <__divmodhi4>
     d44:	70 93 0b 01 	sts	0x010B, r23
     d48:	60 93 0a 01 	sts	0x010A, r22


}
     d4c:	df 91       	pop	r29
     d4e:	cf 91       	pop	r28
     d50:	1f 91       	pop	r17
     d52:	0f 91       	pop	r16
     d54:	08 95       	ret

00000d56 <main_calculations>:



void main_calculations(void)

{
     d56:	2f 92       	push	r2
     d58:	3f 92       	push	r3
     d5a:	4f 92       	push	r4
     d5c:	5f 92       	push	r5
     d5e:	6f 92       	push	r6
     d60:	7f 92       	push	r7
     d62:	8f 92       	push	r8
     d64:	9f 92       	push	r9
     d66:	af 92       	push	r10
     d68:	bf 92       	push	r11
     d6a:	cf 92       	push	r12
     d6c:	df 92       	push	r13
     d6e:	ef 92       	push	r14
     d70:	ff 92       	push	r15
     d72:	0f 93       	push	r16
     d74:	1f 93       	push	r17
     d76:	df 93       	push	r29
     d78:	cf 93       	push	r28
     d7a:	00 d0       	rcall	.+0      	; 0xd7c <main_calculations+0x26>
     d7c:	00 d0       	rcall	.+0      	; 0xd7e <main_calculations+0x28>
     d7e:	00 d0       	rcall	.+0      	; 0xd80 <main_calculations+0x2a>
     d80:	cd b7       	in	r28, 0x3d	; 61
     d82:	de b7       	in	r29, 0x3e	; 62


void reset_rc(void)
{
	//this routine voids existing RC data - used if timer is going to get reset
	throttle_hightime = 0;
     d84:	10 92 4a 01 	sts	0x014A, r1
     d88:	10 92 4b 01 	sts	0x014B, r1
     d8c:	10 92 4c 01 	sts	0x014C, r1
     d90:	10 92 4d 01 	sts	0x014D, r1
	leftright_hightime = 0;
     d94:	10 92 52 01 	sts	0x0152, r1
     d98:	10 92 53 01 	sts	0x0153, r1
     d9c:	10 92 54 01 	sts	0x0154, r1
     da0:	10 92 55 01 	sts	0x0155, r1
	forwardback_hightime = 0;
     da4:	10 92 4e 01 	sts	0x014E, r1
     da8:	10 92 4f 01 	sts	0x014F, r1
     dac:	10 92 50 01 	sts	0x0150, r1
     db0:	10 92 51 01 	sts	0x0151, r1

{

	reset_rc();				//resets existing RC data - must get called before timer1 is reset to prevent errors
	
	TCNT1 = 0;				//resets timer (used to track for time spent outside motor drive loop)
     db4:	10 92 85 00 	sts	0x0085, r1
     db8:	10 92 84 00 	sts	0x0084, r1
							//by resetting timer at beginning over each call to main_calculations - the calc time effectively gets included in the do_spin loop


	cli();                	//disable interrupts - bad things seem to happen if the RC interrupts get triggered while doing math...
     dbc:	f8 94       	cli
							//RC data is not updated while in this code

	//Are we going forward or backwards?
	if ( forwardback > (forwardback_center + forwardback_forwardthresh)) forward = 1; else forward = 0;
     dbe:	20 91 6c 01 	lds	r18, 0x016C
     dc2:	30 91 6d 01 	lds	r19, 0x016D
     dc6:	40 91 6e 01 	lds	r20, 0x016E
     dca:	50 91 6f 01 	lds	r21, 0x016F
     dce:	60 91 04 01 	lds	r22, 0x0104
     dd2:	70 91 05 01 	lds	r23, 0x0105
     dd6:	80 91 06 01 	lds	r24, 0x0106
     dda:	90 91 07 01 	lds	r25, 0x0107
     dde:	86 0f       	add	r24, r22
     de0:	97 1f       	adc	r25, r23
     de2:	aa 27       	eor	r26, r26
     de4:	97 fd       	sbrc	r25, 7
     de6:	a0 95       	com	r26
     de8:	ba 2f       	mov	r27, r26
     dea:	82 17       	cp	r24, r18
     dec:	93 07       	cpc	r25, r19
     dee:	a4 07       	cpc	r26, r20
     df0:	b5 07       	cpc	r27, r21
     df2:	3c f4       	brge	.+14     	; 0xe02 <main_calculations+0xac>
     df4:	81 e0       	ldi	r24, 0x01	; 1
     df6:	90 e0       	ldi	r25, 0x00	; 0
     df8:	90 93 a1 01 	sts	0x01A1, r25
     dfc:	80 93 a0 01 	sts	0x01A0, r24
     e00:	04 c0       	rjmp	.+8      	; 0xe0a <main_calculations+0xb4>
     e02:	10 92 a1 01 	sts	0x01A1, r1
     e06:	10 92 a0 01 	sts	0x01A0, r1
	if ( forwardback < (forwardback_center + forwardback_backthresh)) backward = 1; else backward = 0;
     e0a:	20 91 6c 01 	lds	r18, 0x016C
     e0e:	30 91 6d 01 	lds	r19, 0x016D
     e12:	40 91 6e 01 	lds	r20, 0x016E
     e16:	50 91 6f 01 	lds	r21, 0x016F
     e1a:	80 91 08 01 	lds	r24, 0x0108
     e1e:	90 91 09 01 	lds	r25, 0x0109
     e22:	68 0f       	add	r22, r24
     e24:	79 1f       	adc	r23, r25
     e26:	cb 01       	movw	r24, r22
     e28:	aa 27       	eor	r26, r26
     e2a:	97 fd       	sbrc	r25, 7
     e2c:	a0 95       	com	r26
     e2e:	ba 2f       	mov	r27, r26
     e30:	28 17       	cp	r18, r24
     e32:	39 07       	cpc	r19, r25
     e34:	4a 07       	cpc	r20, r26
     e36:	5b 07       	cpc	r21, r27
     e38:	3c f4       	brge	.+14     	; 0xe48 <main_calculations+0xf2>
     e3a:	81 e0       	ldi	r24, 0x01	; 1
     e3c:	90 e0       	ldi	r25, 0x00	; 0
     e3e:	90 93 b1 01 	sts	0x01B1, r25
     e42:	80 93 b0 01 	sts	0x01B0, r24
     e46:	04 c0       	rjmp	.+8      	; 0xe50 <main_calculations+0xfa>
     e48:	10 92 b1 01 	sts	0x01B1, r1
     e4c:	10 92 b0 01 	sts	0x01B0, r1

	flashy_led = 0;											//by default LED isn't flashy
     e50:	10 92 a3 01 	sts	0x01A3, r1
     e54:	10 92 a2 01 	sts	0x01A2, r1

	accel_raw_data = read_adc();               				//get accel data
     e58:	0e 94 15 06 	call	0xc2a	; 0xc2a <read_adc>
     e5c:	9c 01       	movw	r18, r24
     e5e:	90 93 9f 01 	sts	0x019F, r25
     e62:	80 93 9e 01 	sts	0x019E, r24
	
	accel_read = accel_raw_data;                              //move it over to single in case we want to do floating point
	accel_read = accel_read - base_accel;                     //compensate for base (2.5v) level
     e66:	40 e0       	ldi	r20, 0x00	; 0
     e68:	50 e0       	ldi	r21, 0x00	; 0
     e6a:	ca 01       	movw	r24, r20
     e6c:	b9 01       	movw	r22, r18
     e6e:	0e 94 73 10 	call	0x20e6	; 0x20e6 <__floatunsisf>
     e72:	7b 01       	movw	r14, r22
     e74:	8c 01       	movw	r16, r24
     e76:	60 91 34 01 	lds	r22, 0x0134
     e7a:	70 91 35 01 	lds	r23, 0x0135
     e7e:	88 27       	eor	r24, r24
     e80:	77 fd       	sbrc	r23, 7
     e82:	80 95       	com	r24
     e84:	98 2f       	mov	r25, r24
     e86:	0e 94 75 10 	call	0x20ea	; 0x20ea <__floatsisf>
     e8a:	9b 01       	movw	r18, r22
     e8c:	ac 01       	movw	r20, r24
     e8e:	c8 01       	movw	r24, r16
     e90:	b7 01       	movw	r22, r14
     e92:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <__subsf3>
     e96:	60 93 9a 01 	sts	0x019A, r22
     e9a:	70 93 9b 01 	sts	0x019B, r23
     e9e:	80 93 9c 01 	sts	0x019C, r24
     ea2:	90 93 9d 01 	sts	0x019D, r25
	g = accel_read * g_per_adc_increment;                    //convert to g's
     ea6:	20 91 20 01 	lds	r18, 0x0120
     eaa:	30 91 21 01 	lds	r19, 0x0121
     eae:	40 91 22 01 	lds	r20, 0x0122
     eb2:	50 91 23 01 	lds	r21, 0x0123
     eb6:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
     eba:	3b 01       	movw	r6, r22
     ebc:	4c 01       	movw	r8, r24
     ebe:	60 93 76 01 	sts	0x0176, r22
     ec2:	70 93 77 01 	sts	0x0177, r23
     ec6:	80 93 78 01 	sts	0x0178, r24
     eca:	90 93 79 01 	sts	0x0179, r25

	rpm = g * 89445;                                //calculate RPM from g's - derived from "G = 0.00001118 * r * RPM^2"
	rpm = rpm / radius;
	rpm = pow(rpm, .5);								
     ece:	20 e8       	ldi	r18, 0x80	; 128
     ed0:	32 eb       	ldi	r19, 0xB2	; 178
     ed2:	4e ea       	ldi	r20, 0xAE	; 174
     ed4:	57 e4       	ldi	r21, 0x47	; 71
     ed6:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
     eda:	20 91 1c 01 	lds	r18, 0x011C
     ede:	30 91 1d 01 	lds	r19, 0x011D
     ee2:	40 91 1e 01 	lds	r20, 0x011E
     ee6:	50 91 1f 01 	lds	r21, 0x011F
     eea:	0e 94 da 0f 	call	0x1fb4	; 0x1fb4 <__divsf3>
     eee:	0e 94 90 11 	call	0x2320	; 0x2320 <sqrt>
     ef2:	7b 01       	movw	r14, r22
     ef4:	8c 01       	movw	r16, r24
     ef6:	17 01       	movw	r2, r14
     ef8:	28 01       	movw	r4, r16
     efa:	e0 92 a4 01 	sts	0x01A4, r14
     efe:	f0 92 a5 01 	sts	0x01A5, r15
     f02:	00 93 a6 01 	sts	0x01A6, r16
     f06:	10 93 a7 01 	sts	0x01A7, r17
	
	if (rpm > max_observed_rpm) max_observed_rpm = rpm;		//update max_observed_rpm if current rpm is higher
     f0a:	60 91 46 01 	lds	r22, 0x0146
     f0e:	70 91 47 01 	lds	r23, 0x0147
     f12:	80 91 48 01 	lds	r24, 0x0148
     f16:	90 91 49 01 	lds	r25, 0x0149
     f1a:	0e 94 75 10 	call	0x20ea	; 0x20ea <__floatsisf>
     f1e:	9b 01       	movw	r18, r22
     f20:	ac 01       	movw	r20, r24
     f22:	c8 01       	movw	r24, r16
     f24:	b7 01       	movw	r22, r14
     f26:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
     f2a:	18 16       	cp	r1, r24
     f2c:	64 f4       	brge	.+24     	; 0xf46 <main_calculations+0x1f0>
     f2e:	c8 01       	movw	r24, r16
     f30:	b7 01       	movw	r22, r14
     f32:	0e 94 42 10 	call	0x2084	; 0x2084 <__fixsfsi>
     f36:	60 93 46 01 	sts	0x0146, r22
     f3a:	70 93 47 01 	sts	0x0147, r23
     f3e:	80 93 48 01 	sts	0x0148, r24
     f42:	90 93 49 01 	sts	0x0149, r25
	
	full_spin_time_ms = rpm / 60;                                      //convert RPM to duration of each spin in milliseconds
     f46:	c2 01       	movw	r24, r4
     f48:	b1 01       	movw	r22, r2
     f4a:	20 e0       	ldi	r18, 0x00	; 0
     f4c:	30 e0       	ldi	r19, 0x00	; 0
     f4e:	40 e7       	ldi	r20, 0x70	; 112
     f50:	52 e4       	ldi	r21, 0x42	; 66
     f52:	0e 94 da 0f 	call	0x1fb4	; 0x1fb4 <__divsf3>
     f56:	60 93 5c 01 	sts	0x015C, r22
     f5a:	70 93 5d 01 	sts	0x015D, r23
     f5e:	80 93 5e 01 	sts	0x015E, r24
     f62:	90 93 5f 01 	sts	0x015F, r25
		
	if (full_spin_time_ms == 0) full_spin_time_ms = 1;                          //must prevent any possible division by zero!!!
     f66:	20 e0       	ldi	r18, 0x00	; 0
     f68:	30 e0       	ldi	r19, 0x00	; 0
     f6a:	40 e0       	ldi	r20, 0x00	; 0
     f6c:	50 e0       	ldi	r21, 0x00	; 0
     f6e:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <__cmpsf2>
     f72:	88 23       	and	r24, r24
     f74:	61 f4       	brne	.+24     	; 0xf8e <main_calculations+0x238>
     f76:	80 e0       	ldi	r24, 0x00	; 0
     f78:	90 e0       	ldi	r25, 0x00	; 0
     f7a:	a0 e8       	ldi	r26, 0x80	; 128
     f7c:	bf e3       	ldi	r27, 0x3F	; 63
     f7e:	80 93 5c 01 	sts	0x015C, r24
     f82:	90 93 5d 01 	sts	0x015D, r25
     f86:	a0 93 5e 01 	sts	0x015E, r26
     f8a:	b0 93 5f 01 	sts	0x015F, r27
	full_spin_time_ms = 1 / full_spin_time_ms;
	full_spin_time_ms = full_spin_time_ms * 1000;									//seconds to milliseconds

	full_spin_time_ms = full_spin_time_ms * tracking_comp;                      //compensate with user-set tracking adjustment
     f8e:	60 e0       	ldi	r22, 0x00	; 0
     f90:	70 e0       	ldi	r23, 0x00	; 0
     f92:	80 e8       	ldi	r24, 0x80	; 128
     f94:	9f e3       	ldi	r25, 0x3F	; 63
     f96:	20 91 5c 01 	lds	r18, 0x015C
     f9a:	30 91 5d 01 	lds	r19, 0x015D
     f9e:	40 91 5e 01 	lds	r20, 0x015E
     fa2:	50 91 5f 01 	lds	r21, 0x015F
     fa6:	0e 94 da 0f 	call	0x1fb4	; 0x1fb4 <__divsf3>
     faa:	20 e0       	ldi	r18, 0x00	; 0
     fac:	30 e0       	ldi	r19, 0x00	; 0
     fae:	4a e7       	ldi	r20, 0x7A	; 122
     fb0:	54 e4       	ldi	r21, 0x44	; 68
     fb2:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
     fb6:	20 91 2c 01 	lds	r18, 0x012C
     fba:	30 91 2d 01 	lds	r19, 0x012D
     fbe:	40 91 2e 01 	lds	r20, 0x012E
     fc2:	50 91 2f 01 	lds	r21, 0x012F
     fc6:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
     fca:	9b 01       	movw	r18, r22
     fcc:	ac 01       	movw	r20, r24
     fce:	60 93 5c 01 	sts	0x015C, r22
     fd2:	70 93 5d 01 	sts	0x015D, r23
     fd6:	80 93 5e 01 	sts	0x015E, r24
     fda:	90 93 5f 01 	sts	0x015F, r25

  
	if ( forward == 1 ) full_spin_time_ms = full_spin_time_ms * forward_comp;   //extra compensation if going forward
     fde:	80 91 a0 01 	lds	r24, 0x01A0
     fe2:	90 91 a1 01 	lds	r25, 0x01A1
     fe6:	01 97       	sbiw	r24, 0x01	; 1
     fe8:	a1 f4       	brne	.+40     	; 0x1012 <main_calculations+0x2bc>
     fea:	ca 01       	movw	r24, r20
     fec:	b9 01       	movw	r22, r18
     fee:	20 91 24 01 	lds	r18, 0x0124
     ff2:	30 91 25 01 	lds	r19, 0x0125
     ff6:	40 91 26 01 	lds	r20, 0x0126
     ffa:	50 91 27 01 	lds	r21, 0x0127
     ffe:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    1002:	60 93 5c 01 	sts	0x015C, r22
    1006:	70 93 5d 01 	sts	0x015D, r23
    100a:	80 93 5e 01 	sts	0x015E, r24
    100e:	90 93 5f 01 	sts	0x015F, r25
	if ( backward == 1 ) full_spin_time_ms = full_spin_time_ms * backward_comp; //extra compensation if going backward
    1012:	80 91 b0 01 	lds	r24, 0x01B0
    1016:	90 91 b1 01 	lds	r25, 0x01B1
    101a:	01 97       	sbiw	r24, 0x01	; 1
    101c:	d1 f4       	brne	.+52     	; 0x1052 <main_calculations+0x2fc>
    101e:	60 91 5c 01 	lds	r22, 0x015C
    1022:	70 91 5d 01 	lds	r23, 0x015D
    1026:	80 91 5e 01 	lds	r24, 0x015E
    102a:	90 91 5f 01 	lds	r25, 0x015F
    102e:	20 91 28 01 	lds	r18, 0x0128
    1032:	30 91 29 01 	lds	r19, 0x0129
    1036:	40 91 2a 01 	lds	r20, 0x012A
    103a:	50 91 2b 01 	lds	r21, 0x012B
    103e:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    1042:	60 93 5c 01 	sts	0x015C, r22
    1046:	70 93 5d 01 	sts	0x015D, r23
    104a:	80 93 5e 01 	sts	0x015E, r24
    104e:	90 93 5f 01 	sts	0x015F, r25



	//converts throttle reading from remote into percentage
	throttle_percent = ((throttle - throttle_low) * 100) / (throttle_high - throttle_low);
    1052:	60 91 86 01 	lds	r22, 0x0186
    1056:	70 91 87 01 	lds	r23, 0x0187
    105a:	80 91 88 01 	lds	r24, 0x0188
    105e:	90 91 89 01 	lds	r25, 0x0189
    1062:	00 91 00 01 	lds	r16, 0x0100
    1066:	10 91 01 01 	lds	r17, 0x0101
    106a:	98 01       	movw	r18, r16
    106c:	44 27       	eor	r20, r20
    106e:	37 fd       	sbrc	r19, 7
    1070:	40 95       	com	r20
    1072:	54 2f       	mov	r21, r20
    1074:	62 1b       	sub	r22, r18
    1076:	73 0b       	sbc	r23, r19
    1078:	84 0b       	sbc	r24, r20
    107a:	95 0b       	sbc	r25, r21
    107c:	24 e6       	ldi	r18, 0x64	; 100
    107e:	30 e0       	ldi	r19, 0x00	; 0
    1080:	40 e0       	ldi	r20, 0x00	; 0
    1082:	50 e0       	ldi	r21, 0x00	; 0
    1084:	0e 94 e3 11 	call	0x23c6	; 0x23c6 <__mulsi3>
    1088:	20 91 02 01 	lds	r18, 0x0102
    108c:	30 91 03 01 	lds	r19, 0x0103
    1090:	20 1b       	sub	r18, r16
    1092:	31 0b       	sbc	r19, r17
    1094:	44 27       	eor	r20, r20
    1096:	37 fd       	sbrc	r19, 7
    1098:	40 95       	com	r20
    109a:	54 2f       	mov	r21, r20
    109c:	0e 94 29 12 	call	0x2452	; 0x2452 <__divmodsi4>
    10a0:	ca 01       	movw	r24, r20
    10a2:	b9 01       	movw	r22, r18
    10a4:	0e 94 75 10 	call	0x20ea	; 0x20ea <__floatsisf>
    10a8:	60 93 ac 01 	sts	0x01AC, r22
    10ac:	70 93 ad 01 	sts	0x01AD, r23
    10b0:	80 93 ae 01 	sts	0x01AE, r24
    10b4:	90 93 af 01 	sts	0x01AF, r25
	if ( throttle_percent < 12 ) throttle_percent = 12;    //don't got under X%	 (throttle percent is only set if we exit safety - so lack of "0" throttle isn't a problem)
    10b8:	20 e0       	ldi	r18, 0x00	; 0
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	40 e4       	ldi	r20, 0x40	; 64
    10be:	51 e4       	ldi	r21, 0x41	; 65
    10c0:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <__cmpsf2>
    10c4:	88 23       	and	r24, r24
    10c6:	64 f4       	brge	.+24     	; 0x10e0 <main_calculations+0x38a>
    10c8:	80 e0       	ldi	r24, 0x00	; 0
    10ca:	90 e0       	ldi	r25, 0x00	; 0
    10cc:	a0 e4       	ldi	r26, 0x40	; 64
    10ce:	b1 e4       	ldi	r27, 0x41	; 65
    10d0:	80 93 ac 01 	sts	0x01AC, r24
    10d4:	90 93 ad 01 	sts	0x01AD, r25
    10d8:	a0 93 ae 01 	sts	0x01AE, r26
    10dc:	b0 93 af 01 	sts	0x01AF, r27
	if ( throttle_percent > 100 ) throttle_percent = 100;    //don't got over 100%
    10e0:	60 91 ac 01 	lds	r22, 0x01AC
    10e4:	70 91 ad 01 	lds	r23, 0x01AD
    10e8:	80 91 ae 01 	lds	r24, 0x01AE
    10ec:	90 91 af 01 	lds	r25, 0x01AF
    10f0:	20 e0       	ldi	r18, 0x00	; 0
    10f2:	30 e0       	ldi	r19, 0x00	; 0
    10f4:	48 ec       	ldi	r20, 0xC8	; 200
    10f6:	52 e4       	ldi	r21, 0x42	; 66
    10f8:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
    10fc:	18 16       	cp	r1, r24
    10fe:	64 f4       	brge	.+24     	; 0x1118 <main_calculations+0x3c2>
    1100:	80 e0       	ldi	r24, 0x00	; 0
    1102:	90 e0       	ldi	r25, 0x00	; 0
    1104:	a8 ec       	ldi	r26, 0xC8	; 200
    1106:	b2 e4       	ldi	r27, 0x42	; 66
    1108:	80 93 ac 01 	sts	0x01AC, r24
    110c:	90 93 ad 01 	sts	0x01AD, r25
    1110:	a0 93 ae 01 	sts	0x01AE, r26
    1114:	b0 93 af 01 	sts	0x01AF, r27
	

	config_mode_throttle_percent = throttle_percent;				//second copy of variable used in config mode (since we're otherwise locking it at 50%)
    1118:	20 91 ac 01 	lds	r18, 0x01AC
    111c:	30 91 ad 01 	lds	r19, 0x01AD
    1120:	40 91 ae 01 	lds	r20, 0x01AE
    1124:	50 91 af 01 	lds	r21, 0x01AF
    1128:	20 93 b2 01 	sts	0x01B2, r18
    112c:	30 93 b3 01 	sts	0x01B3, r19
    1130:	40 93 b4 01 	sts	0x01B4, r20
    1134:	50 93 b5 01 	sts	0x01B5, r21
	if (in_config_mode == 1) throttle_percent = 50;			//throttle is locked at 50 percent in config mode
    1138:	80 91 c0 01 	lds	r24, 0x01C0
    113c:	90 91 c1 01 	lds	r25, 0x01C1
    1140:	9e 83       	std	Y+6, r25	; 0x06
    1142:	8d 83       	std	Y+5, r24	; 0x05
    1144:	01 97       	sbiw	r24, 0x01	; 1
    1146:	69 f4       	brne	.+26     	; 0x1162 <main_calculations+0x40c>
    1148:	80 e0       	ldi	r24, 0x00	; 0
    114a:	90 e0       	ldi	r25, 0x00	; 0
    114c:	a8 e4       	ldi	r26, 0x48	; 72
    114e:	b2 e4       	ldi	r27, 0x42	; 66
    1150:	80 93 ac 01 	sts	0x01AC, r24
    1154:	90 93 ad 01 	sts	0x01AD, r25
    1158:	a0 93 ae 01 	sts	0x01AE, r26
    115c:	b0 93 af 01 	sts	0x01AF, r27
    1160:	04 c0       	rjmp	.+8      	; 0x116a <main_calculations+0x414>


	//calculates + modifies changes to heading based on input from transmitter - not done if in config mode (and not in the 90+% normal drive mode)
	
	if (in_config_mode == 0 || config_mode_throttle_percent > 90)
    1162:	ad 81       	ldd	r26, Y+5	; 0x05
    1164:	be 81       	ldd	r27, Y+6	; 0x06
    1166:	ab 2b       	or	r26, r27
    1168:	59 f0       	breq	.+22     	; 0x1180 <main_calculations+0x42a>
    116a:	ca 01       	movw	r24, r20
    116c:	b9 01       	movw	r22, r18
    116e:	20 e0       	ldi	r18, 0x00	; 0
    1170:	30 e0       	ldi	r19, 0x00	; 0
    1172:	44 eb       	ldi	r20, 0xB4	; 180
    1174:	52 e4       	ldi	r21, 0x42	; 66
    1176:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
    117a:	18 16       	cp	r1, r24
    117c:	0c f0       	brlt	.+2      	; 0x1180 <main_calculations+0x42a>
    117e:	44 c0       	rjmp	.+136    	; 0x1208 <main_calculations+0x4b2>
	{
		steering_multiplier = heading_center - leftright;
    1180:	20 91 8e 01 	lds	r18, 0x018E
    1184:	30 91 8f 01 	lds	r19, 0x018F
    1188:	40 91 90 01 	lds	r20, 0x0190
    118c:	50 91 91 01 	lds	r21, 0x0191
		steering_multiplier = steering_multiplier * turn_speed;
    1190:	60 91 0a 01 	lds	r22, 0x010A
    1194:	70 91 0b 01 	lds	r23, 0x010B
    1198:	88 27       	eor	r24, r24
    119a:	77 fd       	sbrc	r23, 7
    119c:	80 95       	com	r24
    119e:	98 2f       	mov	r25, r24
    11a0:	62 1b       	sub	r22, r18
    11a2:	73 0b       	sbc	r23, r19
    11a4:	84 0b       	sbc	r24, r20
    11a6:	95 0b       	sbc	r25, r21
    11a8:	0e 94 75 10 	call	0x20ea	; 0x20ea <__floatsisf>
    11ac:	20 91 36 01 	lds	r18, 0x0136
    11b0:	30 91 37 01 	lds	r19, 0x0137
    11b4:	40 91 38 01 	lds	r20, 0x0138
    11b8:	50 91 39 01 	lds	r21, 0x0139
    11bc:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    11c0:	9b 01       	movw	r18, r22
    11c2:	ac 01       	movw	r20, r24
		steering_multiplier = 1 - steering_multiplier;		//starts with 1 as a base value (ie - if it was 0.0 it becomes 1.0 - so there's no change in heading)
    11c4:	60 e0       	ldi	r22, 0x00	; 0
    11c6:	70 e0       	ldi	r23, 0x00	; 0
    11c8:	80 e8       	ldi	r24, 0x80	; 128
    11ca:	9f e3       	ldi	r25, 0x3F	; 63
    11cc:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <__subsf3>
    11d0:	9b 01       	movw	r18, r22
    11d2:	ac 01       	movw	r20, r24
    11d4:	60 93 56 01 	sts	0x0156, r22
    11d8:	70 93 57 01 	sts	0x0157, r23
    11dc:	80 93 58 01 	sts	0x0158, r24
    11e0:	90 93 59 01 	sts	0x0159, r25
		full_spin_time_ms = full_spin_time_ms * steering_multiplier;
    11e4:	60 91 5c 01 	lds	r22, 0x015C
    11e8:	70 91 5d 01 	lds	r23, 0x015D
    11ec:	80 91 5e 01 	lds	r24, 0x015E
    11f0:	90 91 5f 01 	lds	r25, 0x015F
    11f4:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    11f8:	60 93 5c 01 	sts	0x015C, r22
    11fc:	70 93 5d 01 	sts	0x015D, r23
    1200:	80 93 5e 01 	sts	0x015E, r24
    1204:	90 93 5f 01 	sts	0x015F, r25
	}
	

	half_spin_time = full_spin_time_ms / 2;                          //sets period in MS for each half of spin
    1208:	a0 90 5c 01 	lds	r10, 0x015C
    120c:	b0 90 5d 01 	lds	r11, 0x015D
    1210:	c0 90 5e 01 	lds	r12, 0x015E
    1214:	d0 90 5f 01 	lds	r13, 0x015F
    1218:	c6 01       	movw	r24, r12
    121a:	b5 01       	movw	r22, r10
    121c:	20 e0       	ldi	r18, 0x00	; 0
    121e:	30 e0       	ldi	r19, 0x00	; 0
    1220:	40 e0       	ldi	r20, 0x00	; 0
    1222:	5f e3       	ldi	r21, 0x3F	; 63
    1224:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    1228:	60 93 8a 01 	sts	0x018A, r22
    122c:	70 93 8b 01 	sts	0x018B, r23
    1230:	80 93 8c 01 	sts	0x018C, r24
    1234:	90 93 8d 01 	sts	0x018D, r25

	//caps on timing if going too slow or fast
	if ( half_spin_time > 200) half_spin_time = 200;			//slowest allowed - 200ms per half-cycle = 150rpm
    1238:	20 e0       	ldi	r18, 0x00	; 0
    123a:	30 e0       	ldi	r19, 0x00	; 0
    123c:	48 e4       	ldi	r20, 0x48	; 72
    123e:	53 e4       	ldi	r21, 0x43	; 67
    1240:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
    1244:	18 16       	cp	r1, r24
    1246:	64 f4       	brge	.+24     	; 0x1260 <main_calculations+0x50a>
    1248:	80 e0       	ldi	r24, 0x00	; 0
    124a:	90 e0       	ldi	r25, 0x00	; 0
    124c:	a8 e4       	ldi	r26, 0x48	; 72
    124e:	b3 e4       	ldi	r27, 0x43	; 67
    1250:	80 93 8a 01 	sts	0x018A, r24
    1254:	90 93 8b 01 	sts	0x018B, r25
    1258:	a0 93 8c 01 	sts	0x018C, r26
    125c:	b0 93 8d 01 	sts	0x018D, r27
	if ( half_spin_time < 5) half_spin_time = 5;				//fastest - 5ms per half-cycle = 6000rpm
    1260:	60 91 8a 01 	lds	r22, 0x018A
    1264:	70 91 8b 01 	lds	r23, 0x018B
    1268:	80 91 8c 01 	lds	r24, 0x018C
    126c:	90 91 8d 01 	lds	r25, 0x018D
    1270:	20 e0       	ldi	r18, 0x00	; 0
    1272:	30 e0       	ldi	r19, 0x00	; 0
    1274:	40 ea       	ldi	r20, 0xA0	; 160
    1276:	50 e4       	ldi	r21, 0x40	; 64
    1278:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <__cmpsf2>
    127c:	88 23       	and	r24, r24
    127e:	64 f4       	brge	.+24     	; 0x1298 <main_calculations+0x542>
    1280:	80 e0       	ldi	r24, 0x00	; 0
    1282:	90 e0       	ldi	r25, 0x00	; 0
    1284:	a0 ea       	ldi	r26, 0xA0	; 160
    1286:	b0 e4       	ldi	r27, 0x40	; 64
    1288:	80 93 8a 01 	sts	0x018A, r24
    128c:	90 93 8b 01 	sts	0x018B, r25
    1290:	a0 93 8c 01 	sts	0x018C, r26
    1294:	b0 93 8d 01 	sts	0x018D, r27


	//set heading beacon size and location

	led_on = full_spin_time_ms * led_adjust;
	led_on = led_on / 100;
    1298:	c6 01       	movw	r24, r12
    129a:	b5 01       	movw	r22, r10
    129c:	20 91 30 01 	lds	r18, 0x0130
    12a0:	30 91 31 01 	lds	r19, 0x0131
    12a4:	40 91 32 01 	lds	r20, 0x0132
    12a8:	50 91 33 01 	lds	r21, 0x0133
    12ac:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    12b0:	20 e0       	ldi	r18, 0x00	; 0
    12b2:	30 e0       	ldi	r19, 0x00	; 0
    12b4:	48 ec       	ldi	r20, 0xC8	; 200
    12b6:	52 e4       	ldi	r21, 0x42	; 66
    12b8:	0e 94 da 0f 	call	0x1fb4	; 0x1fb4 <__divsf3>
    12bc:	7b 01       	movw	r14, r22
    12be:	8c 01       	movw	r16, r24
    12c0:	60 93 96 01 	sts	0x0196, r22
    12c4:	70 93 97 01 	sts	0x0197, r23
    12c8:	80 93 98 01 	sts	0x0198, r24
    12cc:	90 93 99 01 	sts	0x0199, r25
	led_off = full_spin_time_ms / 3;                                  //led signal is 33% of circle
	led_off = led_off + led_on;
    12d0:	c6 01       	movw	r24, r12
    12d2:	b5 01       	movw	r22, r10
    12d4:	20 e0       	ldi	r18, 0x00	; 0
    12d6:	30 e0       	ldi	r19, 0x00	; 0
    12d8:	40 e4       	ldi	r20, 0x40	; 64
    12da:	50 e4       	ldi	r21, 0x40	; 64
    12dc:	0e 94 da 0f 	call	0x1fb4	; 0x1fb4 <__divsf3>
    12e0:	a8 01       	movw	r20, r16
    12e2:	97 01       	movw	r18, r14
    12e4:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <__addsf3>
    12e8:	7b 01       	movw	r14, r22
    12ea:	8c 01       	movw	r16, r24
    12ec:	60 93 b8 01 	sts	0x01B8, r22
    12f0:	70 93 b9 01 	sts	0x01B9, r23
    12f4:	80 93 ba 01 	sts	0x01BA, r24
    12f8:	90 93 bb 01 	sts	0x01BB, r25


	if (led_off >= full_spin_time_ms ) //if led_off is "later" or at end of cycle - shift led_off behind by one cycle
    12fc:	a6 01       	movw	r20, r12
    12fe:	95 01       	movw	r18, r10
    1300:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
    1304:	88 23       	and	r24, r24
    1306:	74 f0       	brlt	.+28     	; 0x1324 <main_calculations+0x5ce>
	{                        
		led_off = led_off - full_spin_time_ms;
    1308:	c8 01       	movw	r24, r16
    130a:	b7 01       	movw	r22, r14
    130c:	a6 01       	movw	r20, r12
    130e:	95 01       	movw	r18, r10
    1310:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <__subsf3>
    1314:	60 93 b8 01 	sts	0x01B8, r22
    1318:	70 93 b9 01 	sts	0x01B9, r23
    131c:	80 93 ba 01 	sts	0x01BA, r24
    1320:	90 93 bb 01 	sts	0x01BB, r25
	}

	if ( led_off < 1 ) led_off = led_off + full_spin_time_ms;
    1324:	e0 90 b8 01 	lds	r14, 0x01B8
    1328:	f0 90 b9 01 	lds	r15, 0x01B9
    132c:	00 91 ba 01 	lds	r16, 0x01BA
    1330:	10 91 bb 01 	lds	r17, 0x01BB
    1334:	c8 01       	movw	r24, r16
    1336:	b7 01       	movw	r22, r14
    1338:	20 e0       	ldi	r18, 0x00	; 0
    133a:	30 e0       	ldi	r19, 0x00	; 0
    133c:	40 e8       	ldi	r20, 0x80	; 128
    133e:	5f e3       	ldi	r21, 0x3F	; 63
    1340:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <__cmpsf2>
    1344:	88 23       	and	r24, r24
    1346:	74 f4       	brge	.+28     	; 0x1364 <main_calculations+0x60e>
    1348:	c8 01       	movw	r24, r16
    134a:	b7 01       	movw	r22, r14
    134c:	a6 01       	movw	r20, r12
    134e:	95 01       	movw	r18, r10
    1350:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <__addsf3>
    1354:	60 93 b8 01 	sts	0x01B8, r22
    1358:	70 93 b9 01 	sts	0x01B9, r23
    135c:	80 93 ba 01 	sts	0x01BA, r24
    1360:	90 93 bb 01 	sts	0x01BB, r25

	//throttling

	full_power_spin = 0;
    1364:	10 92 bd 01 	sts	0x01BD, r1
    1368:	10 92 bc 01 	sts	0x01BC, r1
	if ( rpm < min_rpm ) full_power_spin = 1;                //if we're under the minimum RPM for translation - do the full power spin!
    136c:	c2 01       	movw	r24, r4
    136e:	b1 01       	movw	r22, r2
    1370:	20 91 10 01 	lds	r18, 0x0110
    1374:	30 91 11 01 	lds	r19, 0x0111
    1378:	40 91 12 01 	lds	r20, 0x0112
    137c:	50 91 13 01 	lds	r21, 0x0113
    1380:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <__cmpsf2>
    1384:	88 23       	and	r24, r24
    1386:	34 f4       	brge	.+12     	; 0x1394 <main_calculations+0x63e>
    1388:	81 e0       	ldi	r24, 0x01	; 1
    138a:	90 e0       	ldi	r25, 0x00	; 0
    138c:	90 93 bd 01 	sts	0x01BD, r25
    1390:	80 93 bc 01 	sts	0x01BC, r24
	if ( g > max_g || rpm > max_allowed_rpm ) throttle_percent = 10;  				     //if we're over max alowed G's or RPM - reduce throttle
    1394:	c4 01       	movw	r24, r8
    1396:	b3 01       	movw	r22, r6
    1398:	20 91 18 01 	lds	r18, 0x0118
    139c:	30 91 19 01 	lds	r19, 0x0119
    13a0:	40 91 1a 01 	lds	r20, 0x011A
    13a4:	50 91 1b 01 	lds	r21, 0x011B
    13a8:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
    13ac:	18 16       	cp	r1, r24
    13ae:	74 f0       	brlt	.+28     	; 0x13cc <main_calculations+0x676>
    13b0:	c2 01       	movw	r24, r4
    13b2:	b1 01       	movw	r22, r2
    13b4:	20 91 14 01 	lds	r18, 0x0114
    13b8:	30 91 15 01 	lds	r19, 0x0115
    13bc:	40 91 16 01 	lds	r20, 0x0116
    13c0:	50 91 17 01 	lds	r21, 0x0117
    13c4:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
    13c8:	18 16       	cp	r1, r24
    13ca:	64 f4       	brge	.+24     	; 0x13e4 <main_calculations+0x68e>
    13cc:	80 e0       	ldi	r24, 0x00	; 0
    13ce:	90 e0       	ldi	r25, 0x00	; 0
    13d0:	a0 e2       	ldi	r26, 0x20	; 32
    13d2:	b1 e4       	ldi	r27, 0x41	; 65
    13d4:	80 93 ac 01 	sts	0x01AC, r24
    13d8:	90 93 ad 01 	sts	0x01AD, r25
    13dc:	a0 93 ae 01 	sts	0x01AE, r26
    13e0:	b0 93 af 01 	sts	0x01AF, r27
	
	
	//if throttle is at or over 50% throttle - adjust time spent in braking
	if ( throttle_percent > 50 )
    13e4:	80 91 ac 01 	lds	r24, 0x01AC
    13e8:	90 91 ad 01 	lds	r25, 0x01AD
    13ec:	a0 91 ae 01 	lds	r26, 0x01AE
    13f0:	b0 91 af 01 	lds	r27, 0x01AF
    13f4:	89 83       	std	Y+1, r24	; 0x01
    13f6:	9a 83       	std	Y+2, r25	; 0x02
    13f8:	ab 83       	std	Y+3, r26	; 0x03
    13fa:	bc 83       	std	Y+4, r27	; 0x04
    13fc:	bc 01       	movw	r22, r24
    13fe:	cd 01       	movw	r24, r26
    1400:	20 e0       	ldi	r18, 0x00	; 0
    1402:	30 e0       	ldi	r19, 0x00	; 0
    1404:	48 e4       	ldi	r20, 0x48	; 72
    1406:	52 e4       	ldi	r21, 0x42	; 66
    1408:	0e 94 25 11 	call	0x224a	; 0x224a <__gesf2>
    140c:	18 16       	cp	r1, r24
    140e:	0c f0       	brlt	.+2      	; 0x1412 <main_calculations+0x6bc>
    1410:	76 c0       	rjmp	.+236    	; 0x14fe <main_calculations+0x7a8>
	{                          

		flashy_led = 1;                                        //flash the LED to indicate we're in fast mode
    1412:	81 e0       	ldi	r24, 0x01	; 1
    1414:	90 e0       	ldi	r25, 0x00	; 0
    1416:	90 93 a3 01 	sts	0x01A3, r25
    141a:	80 93 a2 01 	sts	0x01A2, r24

		braking_length = half_spin_time * 25;                  
    141e:	20 90 8a 01 	lds	r2, 0x018A
    1422:	30 90 8b 01 	lds	r3, 0x018B
    1426:	40 90 8c 01 	lds	r4, 0x018C
    142a:	50 90 8d 01 	lds	r5, 0x018D
    142e:	c2 01       	movw	r24, r4
    1430:	b1 01       	movw	r22, r2
    1432:	20 e0       	ldi	r18, 0x00	; 0
    1434:	30 e0       	ldi	r19, 0x00	; 0
    1436:	48 ec       	ldi	r20, 0xC8	; 200
    1438:	51 e4       	ldi	r21, 0x41	; 65
    143a:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
		braking_length = braking_length / throttle_percent;    
    143e:	29 81       	ldd	r18, Y+1	; 0x01
    1440:	3a 81       	ldd	r19, Y+2	; 0x02
    1442:	4b 81       	ldd	r20, Y+3	; 0x03
    1444:	5c 81       	ldd	r21, Y+4	; 0x04
    1446:	0e 94 da 0f 	call	0x1fb4	; 0x1fb4 <__divsf3>
    144a:	7b 01       	movw	r14, r22
    144c:	8c 01       	movw	r16, r24
    144e:	60 93 60 01 	sts	0x0160, r22
    1452:	70 93 61 01 	sts	0x0161, r23
    1456:	80 93 62 01 	sts	0x0162, r24
    145a:	90 93 63 01 	sts	0x0163, r25

		begin_brake = half_spin_time / 2;
    145e:	c2 01       	movw	r24, r4
    1460:	b1 01       	movw	r22, r2
    1462:	20 e0       	ldi	r18, 0x00	; 0
    1464:	30 e0       	ldi	r19, 0x00	; 0
    1466:	40 e0       	ldi	r20, 0x00	; 0
    1468:	5f e3       	ldi	r21, 0x3F	; 63
    146a:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    146e:	5b 01       	movw	r10, r22
    1470:	6c 01       	movw	r12, r24
		begin_brake = begin_brake - braking_length;
    1472:	a8 01       	movw	r20, r16
    1474:	97 01       	movw	r18, r14
    1476:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <__subsf3>
    147a:	3b 01       	movw	r6, r22
    147c:	4c 01       	movw	r8, r24
    147e:	60 93 c2 01 	sts	0x01C2, r22
    1482:	70 93 c3 01 	sts	0x01C3, r23
    1486:	80 93 c4 01 	sts	0x01C4, r24
    148a:	90 93 c5 01 	sts	0x01C5, r25

		end_brake = half_spin_time / 2;
		end_brake = end_brake + braking_length;
    148e:	c6 01       	movw	r24, r12
    1490:	b5 01       	movw	r22, r10
    1492:	a8 01       	movw	r20, r16
    1494:	97 01       	movw	r18, r14
    1496:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <__addsf3>
    149a:	60 93 92 01 	sts	0x0192, r22
    149e:	70 93 93 01 	sts	0x0193, r23
    14a2:	80 93 94 01 	sts	0x0194, r24
    14a6:	90 93 95 01 	sts	0x0195, r25
	
		if ( begin_brake < 1 )	begin_brake = 1;               //make sure begin_brake isn't getting set to 0
    14aa:	c4 01       	movw	r24, r8
    14ac:	b3 01       	movw	r22, r6
    14ae:	20 e0       	ldi	r18, 0x00	; 0
    14b0:	30 e0       	ldi	r19, 0x00	; 0
    14b2:	40 e8       	ldi	r20, 0x80	; 128
    14b4:	5f e3       	ldi	r21, 0x3F	; 63
    14b6:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <__cmpsf2>
    14ba:	88 23       	and	r24, r24
    14bc:	64 f4       	brge	.+24     	; 0x14d6 <main_calculations+0x780>
    14be:	80 e0       	ldi	r24, 0x00	; 0
    14c0:	90 e0       	ldi	r25, 0x00	; 0
    14c2:	a0 e8       	ldi	r26, 0x80	; 128
    14c4:	bf e3       	ldi	r27, 0x3F	; 63
    14c6:	80 93 c2 01 	sts	0x01C2, r24
    14ca:	90 93 c3 01 	sts	0x01C3, r25
    14ce:	a0 93 c4 01 	sts	0x01C4, r26
    14d2:	b0 93 c5 01 	sts	0x01C5, r27
			
		power_kill_part1 = 0;                                  //power_kill not used if throttle over 50%
    14d6:	80 e0       	ldi	r24, 0x00	; 0
    14d8:	90 e0       	ldi	r25, 0x00	; 0
    14da:	a0 e0       	ldi	r26, 0x00	; 0
    14dc:	b0 e0       	ldi	r27, 0x00	; 0
    14de:	80 93 82 01 	sts	0x0182, r24
    14e2:	90 93 83 01 	sts	0x0183, r25
    14e6:	a0 93 84 01 	sts	0x0184, r26
    14ea:	b0 93 85 01 	sts	0x0185, r27
		power_kill_part2 = half_spin_time;
    14ee:	20 92 7a 01 	sts	0x017A, r2
    14f2:	30 92 7b 01 	sts	0x017B, r3
    14f6:	40 92 7c 01 	sts	0x017C, r4
    14fa:	50 92 7d 01 	sts	0x017D, r5

	}


	if ( throttle_percent <= 50 )                           //if throttle under 50% - kill the motors for a portion of each spin
    14fe:	69 81       	ldd	r22, Y+1	; 0x01
    1500:	7a 81       	ldd	r23, Y+2	; 0x02
    1502:	8b 81       	ldd	r24, Y+3	; 0x03
    1504:	9c 81       	ldd	r25, Y+4	; 0x04
    1506:	20 e0       	ldi	r18, 0x00	; 0
    1508:	30 e0       	ldi	r19, 0x00	; 0
    150a:	48 e4       	ldi	r20, 0x48	; 72
    150c:	52 e4       	ldi	r21, 0x42	; 66
    150e:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <__cmpsf2>
    1512:	18 16       	cp	r1, r24
    1514:	0c f4       	brge	.+2      	; 0x1518 <main_calculations+0x7c2>
    1516:	4e c0       	rjmp	.+156    	; 0x15b4 <main_calculations+0x85e>
	{
		begin_brake = 1;
    1518:	80 e0       	ldi	r24, 0x00	; 0
    151a:	90 e0       	ldi	r25, 0x00	; 0
    151c:	a0 e8       	ldi	r26, 0x80	; 128
    151e:	bf e3       	ldi	r27, 0x3F	; 63
    1520:	80 93 c2 01 	sts	0x01C2, r24
    1524:	90 93 c3 01 	sts	0x01C3, r25
    1528:	a0 93 c4 01 	sts	0x01C4, r26
    152c:	b0 93 c5 01 	sts	0x01C5, r27
		end_brake = half_spin_time;
    1530:	e0 90 8a 01 	lds	r14, 0x018A
    1534:	f0 90 8b 01 	lds	r15, 0x018B
    1538:	00 91 8c 01 	lds	r16, 0x018C
    153c:	10 91 8d 01 	lds	r17, 0x018D
    1540:	e0 92 92 01 	sts	0x0192, r14
    1544:	f0 92 93 01 	sts	0x0193, r15
    1548:	00 93 94 01 	sts	0x0194, r16
    154c:	10 93 95 01 	sts	0x0195, r17

		power_kill_length = 50 - throttle_percent;           //set time in each cycle to cut power (throttling)
		power_kill_length = power_kill_length * half_spin_time;
    1550:	60 e0       	ldi	r22, 0x00	; 0
    1552:	70 e0       	ldi	r23, 0x00	; 0
    1554:	88 e4       	ldi	r24, 0x48	; 72
    1556:	92 e4       	ldi	r25, 0x42	; 66
    1558:	29 81       	ldd	r18, Y+1	; 0x01
    155a:	3a 81       	ldd	r19, Y+2	; 0x02
    155c:	4b 81       	ldd	r20, Y+3	; 0x03
    155e:	5c 81       	ldd	r21, Y+4	; 0x04
    1560:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <__subsf3>
    1564:	a8 01       	movw	r20, r16
    1566:	97 01       	movw	r18, r14
    1568:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
		power_kill_length = power_kill_length / 150;
    156c:	20 e0       	ldi	r18, 0x00	; 0
    156e:	30 e0       	ldi	r19, 0x00	; 0
    1570:	46 e1       	ldi	r20, 0x16	; 22
    1572:	53 e4       	ldi	r21, 0x43	; 67
    1574:	0e 94 da 0f 	call	0x1fb4	; 0x1fb4 <__divsf3>
    1578:	9b 01       	movw	r18, r22
    157a:	ac 01       	movw	r20, r24
    157c:	60 93 a8 01 	sts	0x01A8, r22
    1580:	70 93 a9 01 	sts	0x01A9, r23
    1584:	80 93 aa 01 	sts	0x01AA, r24
    1588:	90 93 ab 01 	sts	0x01AB, r25

		power_kill_part1 = power_kill_length;
    158c:	60 93 82 01 	sts	0x0182, r22
    1590:	70 93 83 01 	sts	0x0183, r23
    1594:	80 93 84 01 	sts	0x0184, r24
    1598:	90 93 85 01 	sts	0x0185, r25
		power_kill_part2 = half_spin_time - power_kill_length;
    159c:	c8 01       	movw	r24, r16
    159e:	b7 01       	movw	r22, r14
    15a0:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <__subsf3>
    15a4:	60 93 7a 01 	sts	0x017A, r22
    15a8:	70 93 7b 01 	sts	0x017B, r23
    15ac:	80 93 7c 01 	sts	0x017C, r24
    15b0:	90 93 7d 01 	sts	0x017D, r25

	}

	if ( full_power_spin == 1 )      //if we're actually doing full power this spin (no translation) - ignore any calculations / reset variables
    15b4:	80 91 bc 01 	lds	r24, 0x01BC
    15b8:	90 91 bd 01 	lds	r25, 0x01BD
    15bc:	01 97       	sbiw	r24, 0x01	; 1
    15be:	81 f5       	brne	.+96     	; 0x1620 <main_calculations+0x8ca>
	{
		end_brake = 1;
    15c0:	80 e0       	ldi	r24, 0x00	; 0
    15c2:	90 e0       	ldi	r25, 0x00	; 0
    15c4:	a0 e8       	ldi	r26, 0x80	; 128
    15c6:	bf e3       	ldi	r27, 0x3F	; 63
    15c8:	80 93 92 01 	sts	0x0192, r24
    15cc:	90 93 93 01 	sts	0x0193, r25
    15d0:	a0 93 94 01 	sts	0x0194, r26
    15d4:	b0 93 95 01 	sts	0x0195, r27
		begin_brake = 0;
    15d8:	80 e0       	ldi	r24, 0x00	; 0
    15da:	90 e0       	ldi	r25, 0x00	; 0
    15dc:	a0 e0       	ldi	r26, 0x00	; 0
    15de:	b0 e0       	ldi	r27, 0x00	; 0
    15e0:	80 93 c2 01 	sts	0x01C2, r24
    15e4:	90 93 c3 01 	sts	0x01C3, r25
    15e8:	a0 93 c4 01 	sts	0x01C4, r26
    15ec:	b0 93 c5 01 	sts	0x01C5, r27

		power_kill_part1 = 0;
    15f0:	80 93 82 01 	sts	0x0182, r24
    15f4:	90 93 83 01 	sts	0x0183, r25
    15f8:	a0 93 84 01 	sts	0x0184, r26
    15fc:	b0 93 85 01 	sts	0x0185, r27
		power_kill_part2 = half_spin_time;
    1600:	80 91 8a 01 	lds	r24, 0x018A
    1604:	90 91 8b 01 	lds	r25, 0x018B
    1608:	a0 91 8c 01 	lds	r26, 0x018C
    160c:	b0 91 8d 01 	lds	r27, 0x018D
    1610:	80 93 7a 01 	sts	0x017A, r24
    1614:	90 93 7b 01 	sts	0x017B, r25
    1618:	a0 93 7c 01 	sts	0x017C, r26
    161c:	b0 93 7d 01 	sts	0x017D, r27
	}
	
	if (in_config_mode == 1) config_mode();	//do config_mode stuff if we're in configuration mode
    1620:	ad 81       	ldd	r26, Y+5	; 0x05
    1622:	be 81       	ldd	r27, Y+6	; 0x06
    1624:	11 97       	sbiw	r26, 0x01	; 1
    1626:	11 f4       	brne	.+4      	; 0x162c <main_calculations+0x8d6>
    1628:	0e 94 53 00 	call	0xa6	; 0xa6 <config_mode>
		
	//adjustments - convert times from milliseconds to timer ticks
	led_on = led_on * 312.5;
    162c:	60 91 96 01 	lds	r22, 0x0196
    1630:	70 91 97 01 	lds	r23, 0x0197
    1634:	80 91 98 01 	lds	r24, 0x0198
    1638:	90 91 99 01 	lds	r25, 0x0199
    163c:	20 e0       	ldi	r18, 0x00	; 0
    163e:	30 e4       	ldi	r19, 0x40	; 64
    1640:	4c e9       	ldi	r20, 0x9C	; 156
    1642:	53 e4       	ldi	r21, 0x43	; 67
    1644:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    1648:	60 93 96 01 	sts	0x0196, r22
    164c:	70 93 97 01 	sts	0x0197, r23
    1650:	80 93 98 01 	sts	0x0198, r24
    1654:	90 93 99 01 	sts	0x0199, r25
	led_off = led_off * 312.5;
    1658:	60 91 b8 01 	lds	r22, 0x01B8
    165c:	70 91 b9 01 	lds	r23, 0x01B9
    1660:	80 91 ba 01 	lds	r24, 0x01BA
    1664:	90 91 bb 01 	lds	r25, 0x01BB
    1668:	20 e0       	ldi	r18, 0x00	; 0
    166a:	30 e4       	ldi	r19, 0x40	; 64
    166c:	4c e9       	ldi	r20, 0x9C	; 156
    166e:	53 e4       	ldi	r21, 0x43	; 67
    1670:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    1674:	60 93 b8 01 	sts	0x01B8, r22
    1678:	70 93 b9 01 	sts	0x01B9, r23
    167c:	80 93 ba 01 	sts	0x01BA, r24
    1680:	90 93 bb 01 	sts	0x01BB, r25
	half_spin_time = half_spin_time * 312.5;
    1684:	60 91 8a 01 	lds	r22, 0x018A
    1688:	70 91 8b 01 	lds	r23, 0x018B
    168c:	80 91 8c 01 	lds	r24, 0x018C
    1690:	90 91 8d 01 	lds	r25, 0x018D
    1694:	20 e0       	ldi	r18, 0x00	; 0
    1696:	30 e4       	ldi	r19, 0x40	; 64
    1698:	4c e9       	ldi	r20, 0x9C	; 156
    169a:	53 e4       	ldi	r21, 0x43	; 67
    169c:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    16a0:	60 93 8a 01 	sts	0x018A, r22
    16a4:	70 93 8b 01 	sts	0x018B, r23
    16a8:	80 93 8c 01 	sts	0x018C, r24
    16ac:	90 93 8d 01 	sts	0x018D, r25
	power_kill_part1 = power_kill_part1 * 312.5;
    16b0:	60 91 82 01 	lds	r22, 0x0182
    16b4:	70 91 83 01 	lds	r23, 0x0183
    16b8:	80 91 84 01 	lds	r24, 0x0184
    16bc:	90 91 85 01 	lds	r25, 0x0185
    16c0:	20 e0       	ldi	r18, 0x00	; 0
    16c2:	30 e4       	ldi	r19, 0x40	; 64
    16c4:	4c e9       	ldi	r20, 0x9C	; 156
    16c6:	53 e4       	ldi	r21, 0x43	; 67
    16c8:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    16cc:	60 93 82 01 	sts	0x0182, r22
    16d0:	70 93 83 01 	sts	0x0183, r23
    16d4:	80 93 84 01 	sts	0x0184, r24
    16d8:	90 93 85 01 	sts	0x0185, r25
	power_kill_part2 = power_kill_part2 * 312.5;
    16dc:	60 91 7a 01 	lds	r22, 0x017A
    16e0:	70 91 7b 01 	lds	r23, 0x017B
    16e4:	80 91 7c 01 	lds	r24, 0x017C
    16e8:	90 91 7d 01 	lds	r25, 0x017D
    16ec:	20 e0       	ldi	r18, 0x00	; 0
    16ee:	30 e4       	ldi	r19, 0x40	; 64
    16f0:	4c e9       	ldi	r20, 0x9C	; 156
    16f2:	53 e4       	ldi	r21, 0x43	; 67
    16f4:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    16f8:	60 93 7a 01 	sts	0x017A, r22
    16fc:	70 93 7b 01 	sts	0x017B, r23
    1700:	80 93 7c 01 	sts	0x017C, r24
    1704:	90 93 7d 01 	sts	0x017D, r25
	begin_brake = begin_brake * 312.5;
    1708:	60 91 c2 01 	lds	r22, 0x01C2
    170c:	70 91 c3 01 	lds	r23, 0x01C3
    1710:	80 91 c4 01 	lds	r24, 0x01C4
    1714:	90 91 c5 01 	lds	r25, 0x01C5
    1718:	20 e0       	ldi	r18, 0x00	; 0
    171a:	30 e4       	ldi	r19, 0x40	; 64
    171c:	4c e9       	ldi	r20, 0x9C	; 156
    171e:	53 e4       	ldi	r21, 0x43	; 67
    1720:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    1724:	60 93 c2 01 	sts	0x01C2, r22
    1728:	70 93 c3 01 	sts	0x01C3, r23
    172c:	80 93 c4 01 	sts	0x01C4, r24
    1730:	90 93 c5 01 	sts	0x01C5, r25
	end_brake = end_brake * 312.5;
    1734:	60 91 92 01 	lds	r22, 0x0192
    1738:	70 91 93 01 	lds	r23, 0x0193
    173c:	80 91 94 01 	lds	r24, 0x0194
    1740:	90 91 95 01 	lds	r25, 0x0195
    1744:	20 e0       	ldi	r18, 0x00	; 0
    1746:	30 e4       	ldi	r19, 0x40	; 64
    1748:	4c e9       	ldi	r20, 0x9C	; 156
    174a:	53 e4       	ldi	r21, 0x43	; 67
    174c:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    1750:	60 93 92 01 	sts	0x0192, r22
    1754:	70 93 93 01 	sts	0x0193, r23
    1758:	80 93 94 01 	sts	0x0194, r24
    175c:	90 93 95 01 	sts	0x0195, r25

	sei();  //enable interrupts to allow updating of transmitter data - out of all the critical stuff
    1760:	78 94       	sei
	

}
    1762:	26 96       	adiw	r28, 0x06	; 6
    1764:	0f b6       	in	r0, 0x3f	; 63
    1766:	f8 94       	cli
    1768:	de bf       	out	0x3e, r29	; 62
    176a:	0f be       	out	0x3f, r0	; 63
    176c:	cd bf       	out	0x3d, r28	; 61
    176e:	cf 91       	pop	r28
    1770:	df 91       	pop	r29
    1772:	1f 91       	pop	r17
    1774:	0f 91       	pop	r16
    1776:	ff 90       	pop	r15
    1778:	ef 90       	pop	r14
    177a:	df 90       	pop	r13
    177c:	cf 90       	pop	r12
    177e:	bf 90       	pop	r11
    1780:	af 90       	pop	r10
    1782:	9f 90       	pop	r9
    1784:	8f 90       	pop	r8
    1786:	7f 90       	pop	r7
    1788:	6f 90       	pop	r6
    178a:	5f 90       	pop	r5
    178c:	4f 90       	pop	r4
    178e:	3f 90       	pop	r3
    1790:	2f 90       	pop	r2
    1792:	08 95       	ret

00001794 <save_config>:
	}

}

void save_config(void)
{
    1794:	af 92       	push	r10
    1796:	bf 92       	push	r11
    1798:	cf 92       	push	r12
    179a:	df 92       	push	r13
    179c:	ef 92       	push	r14
    179e:	ff 92       	push	r15
    17a0:	0f 93       	push	r16
    17a2:	1f 93       	push	r17
	long tracking_word1;	//first word of tracking_comp
	float tracking_word2;	//second word of tracking_comp
	
	//this code busts up tracking_comp (float) into two words for storage to ROM (there are probably cleaner ways to do this)
	
	tracking_word1 = tracking_comp * 1000;							//mulitply tracking_comp by 1000 to get 1st word
    17a4:	60 91 2c 01 	lds	r22, 0x012C
    17a8:	70 91 2d 01 	lds	r23, 0x012D
    17ac:	80 91 2e 01 	lds	r24, 0x012E
    17b0:	90 91 2f 01 	lds	r25, 0x012F
    17b4:	20 e0       	ldi	r18, 0x00	; 0
    17b6:	30 e0       	ldi	r19, 0x00	; 0
    17b8:	4a e7       	ldi	r20, 0x7A	; 122
    17ba:	54 e4       	ldi	r21, 0x44	; 68
    17bc:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    17c0:	7b 01       	movw	r14, r22
    17c2:	8c 01       	movw	r16, r24
    17c4:	0e 94 42 10 	call	0x2084	; 0x2084 <__fixsfsi>
    17c8:	5b 01       	movw	r10, r22
    17ca:	6c 01       	movw	r12, r24
	tracking_word2 = ((tracking_comp * 1000) - tracking_word1);	//amount that didn't make it into word1 goes into word2
    17cc:	0e 94 75 10 	call	0x20ea	; 0x20ea <__floatsisf>
    17d0:	9b 01       	movw	r18, r22
    17d2:	ac 01       	movw	r20, r24
    17d4:	c8 01       	movw	r24, r16
    17d6:	b7 01       	movw	r22, r14
    17d8:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <__subsf3>
    17dc:	7b 01       	movw	r14, r22
    17de:	8c 01       	movw	r16, r24
	tracking_word2 = tracking_word2 * 10000;						//multiply that by 10,000
		
	//EPROM variables - for saved configuration data
	eeprom_write_word(&saved_data_valid, 128);	//used as an indicator that saved data is good
    17e0:	80 e0       	ldi	r24, 0x00	; 0
    17e2:	90 e0       	ldi	r25, 0x00	; 0
    17e4:	60 e8       	ldi	r22, 0x80	; 128
    17e6:	70 e0       	ldi	r23, 0x00	; 0
    17e8:	0e 94 6c 12 	call	0x24d8	; 0x24d8 <__eewr_word_m168>
	eeprom_write_word(&led_adjust_save, led_adjust);	//saves out led offset
    17ec:	60 91 30 01 	lds	r22, 0x0130
    17f0:	70 91 31 01 	lds	r23, 0x0131
    17f4:	80 91 32 01 	lds	r24, 0x0132
    17f8:	90 91 33 01 	lds	r25, 0x0133
    17fc:	0e 94 47 10 	call	0x208e	; 0x208e <__fixunssfsi>
    1800:	9b 01       	movw	r18, r22
    1802:	ac 01       	movw	r20, r24
    1804:	82 e0       	ldi	r24, 0x02	; 2
    1806:	90 e0       	ldi	r25, 0x00	; 0
    1808:	b9 01       	movw	r22, r18
    180a:	0e 94 6c 12 	call	0x24d8	; 0x24d8 <__eewr_word_m168>
	eeprom_write_word(&tracking_comp_save_word1, tracking_word1);	//saves out tracking calibration word1 (converted to integer)
    180e:	84 e0       	ldi	r24, 0x04	; 4
    1810:	90 e0       	ldi	r25, 0x00	; 0
    1812:	b5 01       	movw	r22, r10
    1814:	0e 94 6c 12 	call	0x24d8	; 0x24d8 <__eewr_word_m168>
	eeprom_write_word(&tracking_comp_save_word2, tracking_word2);	//saves out tracking calibration word2 (converted to integer)
    1818:	c8 01       	movw	r24, r16
    181a:	b7 01       	movw	r22, r14
    181c:	20 e0       	ldi	r18, 0x00	; 0
    181e:	30 e4       	ldi	r19, 0x40	; 64
    1820:	4c e1       	ldi	r20, 0x1C	; 28
    1822:	56 e4       	ldi	r21, 0x46	; 70
    1824:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsf3>
    1828:	0e 94 47 10 	call	0x208e	; 0x208e <__fixunssfsi>
    182c:	9b 01       	movw	r18, r22
    182e:	ac 01       	movw	r20, r24
    1830:	86 e0       	ldi	r24, 0x06	; 6
    1832:	90 e0       	ldi	r25, 0x00	; 0
    1834:	b9 01       	movw	r22, r18
    1836:	0e 94 6c 12 	call	0x24d8	; 0x24d8 <__eewr_word_m168>
	eeprom_write_word(&heading_center_save, heading_center);	//saves out RC center value for left/right 
    183a:	60 91 0a 01 	lds	r22, 0x010A
    183e:	70 91 0b 01 	lds	r23, 0x010B
    1842:	88 e0       	ldi	r24, 0x08	; 8
    1844:	90 e0       	ldi	r25, 0x00	; 0
    1846:	0e 94 6c 12 	call	0x24d8	; 0x24d8 <__eewr_word_m168>
	eeprom_write_word(&base_accel_save, base_accel);	//saves out accelerometer 0G value
    184a:	60 91 34 01 	lds	r22, 0x0134
    184e:	70 91 35 01 	lds	r23, 0x0135
    1852:	8a e0       	ldi	r24, 0x0A	; 10
    1854:	90 e0       	ldi	r25, 0x00	; 0
    1856:	0e 94 6c 12 	call	0x24d8	; 0x24d8 <__eewr_word_m168>


}
    185a:	1f 91       	pop	r17
    185c:	0f 91       	pop	r16
    185e:	ff 90       	pop	r15
    1860:	ef 90       	pop	r14
    1862:	df 90       	pop	r13
    1864:	cf 90       	pop	r12
    1866:	bf 90       	pop	r11
    1868:	af 90       	pop	r10
    186a:	08 95       	ret

0000186c <safety_and_idle>:
}



void safety_and_idle(void)
{
    186c:	2f 92       	push	r2
    186e:	3f 92       	push	r3
    1870:	4f 92       	push	r4
    1872:	5f 92       	push	r5
    1874:	6f 92       	push	r6
    1876:	7f 92       	push	r7
    1878:	8f 92       	push	r8
    187a:	9f 92       	push	r9
    187c:	af 92       	push	r10
    187e:	bf 92       	push	r11
    1880:	cf 92       	push	r12
    1882:	df 92       	push	r13
    1884:	ef 92       	push	r14
    1886:	ff 92       	push	r15
    1888:	0f 93       	push	r16
    188a:	1f 93       	push	r17
    188c:	cf 93       	push	r28
    188e:	df 93       	push	r29
	
	sei();  //enable interrupts (needed to get transmitter data)
    1890:	78 94       	sei
    1892:	c4 ef       	ldi	r28, 0xF4	; 244
    1894:	d1 e0       	ldi	r29, 0x01	; 1
{
//	set_motor1_off();
//	set_motor2_off();

//brushless
        OCR2A = 78;
    1896:	a0 e5       	ldi	r26, 0x50	; 80
    1898:	2a 2e       	mov	r2, r26
    189a:	a3 ec       	ldi	r26, 0xC3	; 195
    189c:	3a 2e       	mov	r3, r26
    189e:	f8 ea       	ldi	r31, 0xA8	; 168
    18a0:	4f 2e       	mov	r4, r31
    18a2:	f1 e6       	ldi	r31, 0x61	; 97
    18a4:	5f 2e       	mov	r5, r31
    18a6:	fd c1       	rjmp	.+1018   	; 0x1ca2 <safety_and_idle+0x436>
    18a8:	8e e4       	ldi	r24, 0x4E	; 78
    18aa:	80 93 b3 00 	sts	0x00B3, r24
	{


		motors_off();			//motors are off while sitting idle

		if (throttle < throttle_low || throttle > (throttle_high + 100)) throttle_up_count = 0;		//single low / bad throttle resets the counter to 0
    18ae:	80 91 86 01 	lds	r24, 0x0186
    18b2:	90 91 87 01 	lds	r25, 0x0187
    18b6:	a0 91 88 01 	lds	r26, 0x0188
    18ba:	b0 91 89 01 	lds	r27, 0x0189
    18be:	8e 15       	cp	r24, r14
    18c0:	9f 05       	cpc	r25, r15
    18c2:	a0 07       	cpc	r26, r16
    18c4:	b1 07       	cpc	r27, r17
    18c6:	bc f0       	brlt	.+46     	; 0x18f6 <safety_and_idle+0x8a>
    18c8:	20 91 86 01 	lds	r18, 0x0186
    18cc:	30 91 87 01 	lds	r19, 0x0187
    18d0:	40 91 88 01 	lds	r20, 0x0188
    18d4:	50 91 89 01 	lds	r21, 0x0189
    18d8:	80 91 02 01 	lds	r24, 0x0102
    18dc:	90 91 03 01 	lds	r25, 0x0103
    18e0:	8c 59       	subi	r24, 0x9C	; 156
    18e2:	9f 4f       	sbci	r25, 0xFF	; 255
    18e4:	aa 27       	eor	r26, r26
    18e6:	97 fd       	sbrc	r25, 7
    18e8:	a0 95       	com	r26
    18ea:	ba 2f       	mov	r27, r26
    18ec:	82 17       	cp	r24, r18
    18ee:	93 07       	cpc	r25, r19
    18f0:	a4 07       	cpc	r26, r20
    18f2:	b5 07       	cpc	r27, r21
    18f4:	24 f4       	brge	.+8      	; 0x18fe <safety_and_idle+0x92>
    18f6:	10 92 45 01 	sts	0x0145, r1
    18fa:	10 92 44 01 	sts	0x0144, r1
		if (throttle > throttle_low && throttle < (throttle_high + 100)) throttle_up_count ++;		//if the throttle has been moved high - increment the counter
    18fe:	80 91 86 01 	lds	r24, 0x0186
    1902:	90 91 87 01 	lds	r25, 0x0187
    1906:	a0 91 88 01 	lds	r26, 0x0188
    190a:	b0 91 89 01 	lds	r27, 0x0189
    190e:	e8 16       	cp	r14, r24
    1910:	f9 06       	cpc	r15, r25
    1912:	0a 07       	cpc	r16, r26
    1914:	1b 07       	cpc	r17, r27
    1916:	04 f5       	brge	.+64     	; 0x1958 <safety_and_idle+0xec>
    1918:	20 91 86 01 	lds	r18, 0x0186
    191c:	30 91 87 01 	lds	r19, 0x0187
    1920:	40 91 88 01 	lds	r20, 0x0188
    1924:	50 91 89 01 	lds	r21, 0x0189
    1928:	80 91 02 01 	lds	r24, 0x0102
    192c:	90 91 03 01 	lds	r25, 0x0103
    1930:	8c 59       	subi	r24, 0x9C	; 156
    1932:	9f 4f       	sbci	r25, 0xFF	; 255
    1934:	aa 27       	eor	r26, r26
    1936:	97 fd       	sbrc	r25, 7
    1938:	a0 95       	com	r26
    193a:	ba 2f       	mov	r27, r26
    193c:	28 17       	cp	r18, r24
    193e:	39 07       	cpc	r19, r25
    1940:	4a 07       	cpc	r20, r26
    1942:	5b 07       	cpc	r21, r27
    1944:	4c f4       	brge	.+18     	; 0x1958 <safety_and_idle+0xec>
    1946:	80 91 44 01 	lds	r24, 0x0144
    194a:	90 91 45 01 	lds	r25, 0x0145
    194e:	01 96       	adiw	r24, 0x01	; 1
    1950:	90 93 45 01 	sts	0x0145, r25
    1954:	80 93 44 01 	sts	0x0144, r24

		//interrupt blinking if stick isn't centered (helps to verify TX is working)
		if ( leftright > (heading_center + heading_leftthresh) ) {set_led_on(); _delay_ms(200);}
    1958:	20 91 8e 01 	lds	r18, 0x018E
    195c:	30 91 8f 01 	lds	r19, 0x018F
    1960:	40 91 90 01 	lds	r20, 0x0190
    1964:	50 91 91 01 	lds	r21, 0x0191
    1968:	60 91 0a 01 	lds	r22, 0x010A
    196c:	70 91 0b 01 	lds	r23, 0x010B
    1970:	80 91 0c 01 	lds	r24, 0x010C
    1974:	90 91 0d 01 	lds	r25, 0x010D
    1978:	86 0f       	add	r24, r22
    197a:	97 1f       	adc	r25, r23
    197c:	aa 27       	eor	r26, r26
    197e:	97 fd       	sbrc	r25, 7
    1980:	a0 95       	com	r26
    1982:	ba 2f       	mov	r27, r26
    1984:	82 17       	cp	r24, r18
    1986:	93 07       	cpc	r25, r19
    1988:	a4 07       	cpc	r26, r20
    198a:	b5 07       	cpc	r27, r21
    198c:	44 f4       	brge	.+16     	; 0x199e <safety_and_idle+0x132>
    198e:	5d 9a       	sbi	0x0b, 5	; 11
    1990:	80 ed       	ldi	r24, 0xD0	; 208
    1992:	97 e0       	ldi	r25, 0x07	; 7
    1994:	fe 01       	movw	r30, r28
    1996:	31 97       	sbiw	r30, 0x01	; 1
    1998:	f1 f7       	brne	.-4      	; 0x1996 <safety_and_idle+0x12a>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    199a:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    199c:	d9 f7       	brne	.-10     	; 0x1994 <safety_and_idle+0x128>
		if ( leftright < (heading_center + heading_rightthresh) ) {set_led_on(); _delay_ms(200);}
    199e:	20 91 8e 01 	lds	r18, 0x018E
    19a2:	30 91 8f 01 	lds	r19, 0x018F
    19a6:	40 91 90 01 	lds	r20, 0x0190
    19aa:	50 91 91 01 	lds	r21, 0x0191
    19ae:	80 91 0e 01 	lds	r24, 0x010E
    19b2:	90 91 0f 01 	lds	r25, 0x010F
    19b6:	68 0f       	add	r22, r24
    19b8:	79 1f       	adc	r23, r25
    19ba:	cb 01       	movw	r24, r22
    19bc:	aa 27       	eor	r26, r26
    19be:	97 fd       	sbrc	r25, 7
    19c0:	a0 95       	com	r26
    19c2:	ba 2f       	mov	r27, r26
    19c4:	28 17       	cp	r18, r24
    19c6:	39 07       	cpc	r19, r25
    19c8:	4a 07       	cpc	r20, r26
    19ca:	5b 07       	cpc	r21, r27
    19cc:	44 f4       	brge	.+16     	; 0x19de <safety_and_idle+0x172>
    19ce:	5d 9a       	sbi	0x0b, 5	; 11
    19d0:	80 ed       	ldi	r24, 0xD0	; 208
    19d2:	97 e0       	ldi	r25, 0x07	; 7
    19d4:	fe 01       	movw	r30, r28
    19d6:	31 97       	sbiw	r30, 0x01	; 1
    19d8:	f1 f7       	brne	.-4      	; 0x19d6 <safety_and_idle+0x16a>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19da:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19dc:	d9 f7       	brne	.-10     	; 0x19d4 <safety_and_idle+0x168>

		//sit there and flash LED
		
		toggle_led();
    19de:	8b b1       	in	r24, 0x0b	; 11
    19e0:	90 e2       	ldi	r25, 0x20	; 32
    19e2:	89 27       	eor	r24, r25
    19e4:	8b b9       	out	0x0b, r24	; 11
    19e6:	8c e2       	ldi	r24, 0x2C	; 44
    19e8:	91 e0       	ldi	r25, 0x01	; 1
    19ea:	fe 01       	movw	r30, r28
    19ec:	31 97       	sbiw	r30, 0x01	; 1
    19ee:	f1 f7       	brne	.-4      	; 0x19ec <safety_and_idle+0x180>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19f0:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19f2:	d9 f7       	brne	.-10     	; 0x19ea <safety_and_idle+0x17e>
		_delay_ms(30);		
		

		//slower LED flash if in config mode
		if (in_config_mode == 1) {set_led_off(); _delay_ms(200);}		
    19f4:	80 90 c0 01 	lds	r8, 0x01C0
    19f8:	90 90 c1 01 	lds	r9, 0x01C1
    19fc:	81 e0       	ldi	r24, 0x01	; 1
    19fe:	88 16       	cp	r8, r24
    1a00:	91 04       	cpc	r9, r1
    1a02:	41 f4       	brne	.+16     	; 0x1a14 <safety_and_idle+0x1a8>
    1a04:	5d 98       	cbi	0x0b, 5	; 11
    1a06:	80 ed       	ldi	r24, 0xD0	; 208
    1a08:	97 e0       	ldi	r25, 0x07	; 7
    1a0a:	fe 01       	movw	r30, r28
    1a0c:	31 97       	sbiw	r30, 0x01	; 1
    1a0e:	f1 f7       	brne	.-4      	; 0x1a0c <safety_and_idle+0x1a0>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a10:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a12:	d9 f7       	brne	.-10     	; 0x1a0a <safety_and_idle+0x19e>
		
		
		//verifies we got a centered forwardback stick at least once before allowing config mode (prevents boot directly into config mode if fail-safe is below center)
		if (forwardback > (forwardback_center + forwardback_backthresh) && forwardback < (forwardback_center + forwardback_forwardthresh))
    1a14:	20 91 6c 01 	lds	r18, 0x016C
    1a18:	30 91 6d 01 	lds	r19, 0x016D
    1a1c:	40 91 6e 01 	lds	r20, 0x016E
    1a20:	50 91 6f 01 	lds	r21, 0x016F
    1a24:	60 91 04 01 	lds	r22, 0x0104
    1a28:	70 91 05 01 	lds	r23, 0x0105
    1a2c:	80 91 08 01 	lds	r24, 0x0108
    1a30:	90 91 09 01 	lds	r25, 0x0109
    1a34:	86 0f       	add	r24, r22
    1a36:	97 1f       	adc	r25, r23
    1a38:	7c 01       	movw	r14, r24
    1a3a:	00 27       	eor	r16, r16
    1a3c:	f7 fc       	sbrc	r15, 7
    1a3e:	00 95       	com	r16
    1a40:	10 2f       	mov	r17, r16
    1a42:	e2 16       	cp	r14, r18
    1a44:	f3 06       	cpc	r15, r19
    1a46:	04 07       	cpc	r16, r20
    1a48:	15 07       	cpc	r17, r21
    1a4a:	dc f5       	brge	.+118    	; 0x1ac2 <safety_and_idle+0x256>
    1a4c:	20 91 6c 01 	lds	r18, 0x016C
    1a50:	30 91 6d 01 	lds	r19, 0x016D
    1a54:	40 91 6e 01 	lds	r20, 0x016E
    1a58:	50 91 6f 01 	lds	r21, 0x016F
    1a5c:	80 91 06 01 	lds	r24, 0x0106
    1a60:	90 91 07 01 	lds	r25, 0x0107
    1a64:	68 0f       	add	r22, r24
    1a66:	79 1f       	adc	r23, r25
    1a68:	5b 01       	movw	r10, r22
    1a6a:	cc 24       	eor	r12, r12
    1a6c:	b7 fc       	sbrc	r11, 7
    1a6e:	c0 94       	com	r12
    1a70:	dc 2c       	mov	r13, r12
    1a72:	2a 15       	cp	r18, r10
    1a74:	3b 05       	cpc	r19, r11
    1a76:	4c 05       	cpc	r20, r12
    1a78:	5d 05       	cpc	r21, r13
    1a7a:	1c f5       	brge	.+70     	; 0x1ac2 <safety_and_idle+0x256>
    1a7c:	c1 01       	movw	r24, r2
    1a7e:	01 97       	sbiw	r24, 0x01	; 1
    1a80:	f1 f7       	brne	.-4      	; 0x1a7e <safety_and_idle+0x212>
		{

			_delay_ms(10);
			if (forwardback > (forwardback_center + forwardback_backthresh) && forwardback < (forwardback_center + forwardback_forwardthresh))	//check it again to be sure
    1a82:	80 91 6c 01 	lds	r24, 0x016C
    1a86:	90 91 6d 01 	lds	r25, 0x016D
    1a8a:	a0 91 6e 01 	lds	r26, 0x016E
    1a8e:	b0 91 6f 01 	lds	r27, 0x016F
    1a92:	e8 16       	cp	r14, r24
    1a94:	f9 06       	cpc	r15, r25
    1a96:	0a 07       	cpc	r16, r26
    1a98:	1b 07       	cpc	r17, r27
    1a9a:	9c f4       	brge	.+38     	; 0x1ac2 <safety_and_idle+0x256>
    1a9c:	80 91 6c 01 	lds	r24, 0x016C
    1aa0:	90 91 6d 01 	lds	r25, 0x016D
    1aa4:	a0 91 6e 01 	lds	r26, 0x016E
    1aa8:	b0 91 6f 01 	lds	r27, 0x016F
    1aac:	8a 15       	cp	r24, r10
    1aae:	9b 05       	cpc	r25, r11
    1ab0:	ac 05       	cpc	r26, r12
    1ab2:	bd 05       	cpc	r27, r13
    1ab4:	34 f4       	brge	.+12     	; 0x1ac2 <safety_and_idle+0x256>
			{
				got_centered_forwardback = 1;
    1ab6:	81 e0       	ldi	r24, 0x01	; 1
    1ab8:	90 e0       	ldi	r25, 0x00	; 0
    1aba:	90 93 41 01 	sts	0x0141, r25
    1abe:	80 93 40 01 	sts	0x0140, r24
			}
		}
 

		//check for enter / leave config mode
		if (forwardback < (forwardback_center + forwardback_backthresh) && got_centered_forwardback == 1)		//is the stick being held back?
    1ac2:	80 91 6c 01 	lds	r24, 0x016C
    1ac6:	90 91 6d 01 	lds	r25, 0x016D
    1aca:	a0 91 6e 01 	lds	r26, 0x016E
    1ace:	b0 91 6f 01 	lds	r27, 0x016F
    1ad2:	8e 15       	cp	r24, r14
    1ad4:	9f 05       	cpc	r25, r15
    1ad6:	a0 07       	cpc	r26, r16
    1ad8:	b1 07       	cpc	r27, r17
    1ada:	0c f0       	brlt	.+2      	; 0x1ade <safety_and_idle+0x272>
    1adc:	97 c0       	rjmp	.+302    	; 0x1c0c <safety_and_idle+0x3a0>
    1ade:	80 91 40 01 	lds	r24, 0x0140
    1ae2:	90 91 41 01 	lds	r25, 0x0141
    1ae6:	01 97       	sbiw	r24, 0x01	; 1
    1ae8:	09 f0       	breq	.+2      	; 0x1aec <safety_and_idle+0x280>
    1aea:	90 c0       	rjmp	.+288    	; 0x1c0c <safety_and_idle+0x3a0>
    1aec:	80 e1       	ldi	r24, 0x10	; 16
    1aee:	97 e2       	ldi	r25, 0x27	; 39
    1af0:	fe 01       	movw	r30, r28
    1af2:	31 97       	sbiw	r30, 0x01	; 1
    1af4:	f1 f7       	brne	.-4      	; 0x1af2 <safety_and_idle+0x286>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1af6:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1af8:	d9 f7       	brne	.-10     	; 0x1af0 <safety_and_idle+0x284>
		{

			//wait a bit to make sure stick is being held...
			_delay_ms(1000);
			//still being held back - then enter / leave config mode
			if (forwardback < (forwardback_center + forwardback_backthresh))
    1afa:	80 91 6c 01 	lds	r24, 0x016C
    1afe:	90 91 6d 01 	lds	r25, 0x016D
    1b02:	a0 91 6e 01 	lds	r26, 0x016E
    1b06:	b0 91 6f 01 	lds	r27, 0x016F
    1b0a:	8e 15       	cp	r24, r14
    1b0c:	9f 05       	cpc	r25, r15
    1b0e:	a0 07       	cpc	r26, r16
    1b10:	b1 07       	cpc	r27, r17
    1b12:	0c f0       	brlt	.+2      	; 0x1b16 <safety_and_idle+0x2aa>
    1b14:	7b c0       	rjmp	.+246    	; 0x1c0c <safety_and_idle+0x3a0>
			{
				in_config_mode = !in_config_mode;
    1b16:	20 e0       	ldi	r18, 0x00	; 0
    1b18:	30 e0       	ldi	r19, 0x00	; 0
    1b1a:	89 28       	or	r8, r9
    1b1c:	11 f4       	brne	.+4      	; 0x1b22 <safety_and_idle+0x2b6>
    1b1e:	21 e0       	ldi	r18, 0x01	; 1
    1b20:	30 e0       	ldi	r19, 0x00	; 0
    1b22:	30 93 c1 01 	sts	0x01C1, r19
    1b26:	20 93 c0 01 	sts	0x01C0, r18
    1b2a:	88 e9       	ldi	r24, 0x98	; 152
    1b2c:	9a e3       	ldi	r25, 0x3A	; 58
    1b2e:	fe 01       	movw	r30, r28
    1b30:	31 97       	sbiw	r30, 0x01	; 1
    1b32:	f1 f7       	brne	.-4      	; 0x1b30 <safety_and_idle+0x2c4>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b34:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b36:	d9 f7       	brne	.-10     	; 0x1b2e <safety_and_idle+0x2c2>
				_delay_ms(1500);				//delay a bit longer to help assure config_mode isn't toggled again

				cli();                	//disable interrupts - seems like a good idea before saving stuff to ROM
    1b38:	f8 94       	cli
				if (in_config_mode == 1) get_config_constants();		//read + set a few constants prior to actually going into config mode
    1b3a:	21 30       	cpi	r18, 0x01	; 1
    1b3c:	31 05       	cpc	r19, r1
    1b3e:	11 f4       	brne	.+4      	; 0x1b44 <safety_and_idle+0x2d8>
    1b40:	0e 94 28 06 	call	0xc50	; 0xc50 <get_config_constants>
				if (in_config_mode == 0) save_config();				//if we're exiting config mode - save the configuration
    1b44:	80 91 c0 01 	lds	r24, 0x01C0
    1b48:	90 91 c1 01 	lds	r25, 0x01C1
    1b4c:	89 2b       	or	r24, r25
    1b4e:	11 f4       	brne	.+4      	; 0x1b54 <safety_and_idle+0x2e8>
    1b50:	0e 94 ca 0b 	call	0x1794	; 0x1794 <save_config>
				sei();  //re-enable interrupts
    1b54:	78 94       	sei
    1b56:	5a c0       	rjmp	.+180    	; 0x1c0c <safety_and_idle+0x3a0>
	  
		// if stick is forward - flash out highest rpm this boot
		while (forwardback > (forwardback_center + forwardback_forwardthresh) && throttle < throttle_low)
		{
		   
			set_led_off();
    1b58:	5d 98       	cbi	0x0b, 5	; 11
			
			//if we haven't recorded an RPM - show a little status flash to show we have signal
			if (max_observed_rpm == 0)
    1b5a:	e1 14       	cp	r14, r1
    1b5c:	f1 04       	cpc	r15, r1
    1b5e:	01 05       	cpc	r16, r1
    1b60:	11 05       	cpc	r17, r1
    1b62:	99 f4       	brne	.+38     	; 0x1b8a <safety_and_idle+0x31e>
    1b64:	20 e0       	ldi	r18, 0x00	; 0
    1b66:	30 e0       	ldi	r19, 0x00	; 0
			{
				for (x = 0; x < 15; x++)
				{
					set_led_on();
    1b68:	5d 9a       	sbi	0x0b, 5	; 11
    1b6a:	c2 01       	movw	r24, r4
    1b6c:	01 97       	sbiw	r24, 0x01	; 1
    1b6e:	f1 f7       	brne	.-4      	; 0x1b6c <safety_and_idle+0x300>
					_delay_ms (5);
					set_led_off();
    1b70:	5d 98       	cbi	0x0b, 5	; 11
    1b72:	8c e2       	ldi	r24, 0x2C	; 44
    1b74:	91 e0       	ldi	r25, 0x01	; 1
    1b76:	fe 01       	movw	r30, r28
    1b78:	31 97       	sbiw	r30, 0x01	; 1
    1b7a:	f1 f7       	brne	.-4      	; 0x1b78 <safety_and_idle+0x30c>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b7c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b7e:	d9 f7       	brne	.-10     	; 0x1b76 <safety_and_idle+0x30a>
    1b80:	2f 5f       	subi	r18, 0xFF	; 255
    1b82:	3f 4f       	sbci	r19, 0xFF	; 255
			set_led_off();
			
			//if we haven't recorded an RPM - show a little status flash to show we have signal
			if (max_observed_rpm == 0)
			{
				for (x = 0; x < 15; x++)
    1b84:	2f 30       	cpi	r18, 0x0F	; 15
    1b86:	31 05       	cpc	r19, r1
    1b88:	79 f7       	brne	.-34     	; 0x1b68 <safety_and_idle+0x2fc>
    1b8a:	80 e4       	ldi	r24, 0x40	; 64
    1b8c:	9f e1       	ldi	r25, 0x1F	; 31
    1b8e:	fe 01       	movw	r30, r28
    1b90:	31 97       	sbiw	r30, 0x01	; 1
    1b92:	f1 f7       	brne	.-4      	; 0x1b90 <safety_and_idle+0x324>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b94:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b96:	d9 f7       	brne	.-10     	; 0x1b8e <safety_and_idle+0x322>
    1b98:	21 e3       	ldi	r18, 0x31	; 49
    1b9a:	30 e0       	ldi	r19, 0x00	; 0
    1b9c:	40 e0       	ldi	r20, 0x00	; 0
    1b9e:	50 e0       	ldi	r21, 0x00	; 0
    1ba0:	14 c0       	rjmp	.+40     	; 0x1bca <safety_and_idle+0x35e>
}



void safety_and_idle(void)
{
    1ba2:	2c 59       	subi	r18, 0x9C	; 156
    1ba4:	3f 4f       	sbci	r19, 0xFF	; 255
    1ba6:	4f 4f       	sbci	r20, 0xFF	; 255
    1ba8:	5f 4f       	sbci	r21, 0xFF	; 255
			
			x = 49;					//little confusing - but this effectively rounds up (600 rpm = 6 flashes, 650 rpm = 7 flashes)
			while ((x < (max_observed_rpm)) && (forwardback > (forwardback_center + forwardback_forwardthresh)) && throttle < throttle_low)
			{
				x = x + 100;		
				set_led_on();
    1baa:	5d 9a       	sbi	0x0b, 5	; 11
    1bac:	84 ef       	ldi	r24, 0xF4	; 244
    1bae:	91 e0       	ldi	r25, 0x01	; 1
    1bb0:	fe 01       	movw	r30, r28
    1bb2:	31 97       	sbiw	r30, 0x01	; 1
    1bb4:	f1 f7       	brne	.-4      	; 0x1bb2 <safety_and_idle+0x346>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1bb6:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1bb8:	d9 f7       	brne	.-10     	; 0x1bb0 <safety_and_idle+0x344>
				_delay_ms (50);
				set_led_off();
    1bba:	5d 98       	cbi	0x0b, 5	; 11
    1bbc:	80 ea       	ldi	r24, 0xA0	; 160
    1bbe:	9f e0       	ldi	r25, 0x0F	; 15
    1bc0:	fe 01       	movw	r30, r28
    1bc2:	31 97       	sbiw	r30, 0x01	; 1
    1bc4:	f1 f7       	brne	.-4      	; 0x1bc2 <safety_and_idle+0x356>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1bc6:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1bc8:	d9 f7       	brne	.-10     	; 0x1bc0 <safety_and_idle+0x354>
			}
			
			_delay_ms (800);
			
			x = 49;					//little confusing - but this effectively rounds up (600 rpm = 6 flashes, 650 rpm = 7 flashes)
			while ((x < (max_observed_rpm)) && (forwardback > (forwardback_center + forwardback_forwardthresh)) && throttle < throttle_low)
    1bca:	2e 15       	cp	r18, r14
    1bcc:	3f 05       	cpc	r19, r15
    1bce:	40 07       	cpc	r20, r16
    1bd0:	51 07       	cpc	r21, r17
    1bd2:	0c f0       	brlt	.+2      	; 0x1bd6 <safety_and_idle+0x36a>
    1bd4:	43 c0       	rjmp	.+134    	; 0x1c5c <safety_and_idle+0x3f0>
    1bd6:	80 91 6c 01 	lds	r24, 0x016C
    1bda:	90 91 6d 01 	lds	r25, 0x016D
    1bde:	a0 91 6e 01 	lds	r26, 0x016E
    1be2:	b0 91 6f 01 	lds	r27, 0x016F
    1be6:	68 16       	cp	r6, r24
    1be8:	79 06       	cpc	r7, r25
    1bea:	8a 06       	cpc	r8, r26
    1bec:	9b 06       	cpc	r9, r27
    1bee:	b4 f5       	brge	.+108    	; 0x1c5c <safety_and_idle+0x3f0>
    1bf0:	80 91 86 01 	lds	r24, 0x0186
    1bf4:	90 91 87 01 	lds	r25, 0x0187
    1bf8:	a0 91 88 01 	lds	r26, 0x0188
    1bfc:	b0 91 89 01 	lds	r27, 0x0189
    1c00:	8a 15       	cp	r24, r10
    1c02:	9b 05       	cpc	r25, r11
    1c04:	ac 05       	cpc	r26, r12
    1c06:	bd 05       	cpc	r27, r13
    1c08:	4c f5       	brge	.+82     	; 0x1c5c <safety_and_idle+0x3f0>
    1c0a:	cb cf       	rjmp	.-106    	; 0x1ba2 <safety_and_idle+0x336>
		}
		      

	  
		// if stick is forward - flash out highest rpm this boot
		while (forwardback > (forwardback_center + forwardback_forwardthresh) && throttle < throttle_low)
    1c0c:	80 91 06 01 	lds	r24, 0x0106
    1c10:	90 91 07 01 	lds	r25, 0x0107
    1c14:	20 91 04 01 	lds	r18, 0x0104
    1c18:	30 91 05 01 	lds	r19, 0x0105
    1c1c:	82 0f       	add	r24, r18
    1c1e:	93 1f       	adc	r25, r19
    1c20:	3c 01       	movw	r6, r24
    1c22:	88 24       	eor	r8, r8
    1c24:	77 fc       	sbrc	r7, 7
    1c26:	80 94       	com	r8
    1c28:	98 2c       	mov	r9, r8
    1c2a:	80 91 00 01 	lds	r24, 0x0100
    1c2e:	90 91 01 01 	lds	r25, 0x0101
    1c32:	5c 01       	movw	r10, r24
    1c34:	cc 24       	eor	r12, r12
    1c36:	b7 fc       	sbrc	r11, 7
    1c38:	c0 94       	com	r12
    1c3a:	dc 2c       	mov	r13, r12
		{
		   
			set_led_off();
			
			//if we haven't recorded an RPM - show a little status flash to show we have signal
			if (max_observed_rpm == 0)
    1c3c:	e0 90 46 01 	lds	r14, 0x0146
    1c40:	f0 90 47 01 	lds	r15, 0x0147
    1c44:	00 91 48 01 	lds	r16, 0x0148
    1c48:	10 91 49 01 	lds	r17, 0x0149
    1c4c:	20 91 64 01 	lds	r18, 0x0164
    1c50:	30 91 65 01 	lds	r19, 0x0165
    1c54:	40 91 66 01 	lds	r20, 0x0166
    1c58:	50 91 67 01 	lds	r21, 0x0167
		}
		      

	  
		// if stick is forward - flash out highest rpm this boot
		while (forwardback > (forwardback_center + forwardback_forwardthresh) && throttle < throttle_low)
    1c5c:	80 91 6c 01 	lds	r24, 0x016C
    1c60:	90 91 6d 01 	lds	r25, 0x016D
    1c64:	a0 91 6e 01 	lds	r26, 0x016E
    1c68:	b0 91 6f 01 	lds	r27, 0x016F
    1c6c:	68 16       	cp	r6, r24
    1c6e:	79 06       	cpc	r7, r25
    1c70:	8a 06       	cpc	r8, r26
    1c72:	9b 06       	cpc	r9, r27
    1c74:	74 f4       	brge	.+28     	; 0x1c92 <safety_and_idle+0x426>
    1c76:	80 91 86 01 	lds	r24, 0x0186
    1c7a:	90 91 87 01 	lds	r25, 0x0187
    1c7e:	a0 91 88 01 	lds	r26, 0x0188
    1c82:	b0 91 89 01 	lds	r27, 0x0189
    1c86:	8a 15       	cp	r24, r10
    1c88:	9b 05       	cpc	r25, r11
    1c8a:	ac 05       	cpc	r26, r12
    1c8c:	bd 05       	cpc	r27, r13
    1c8e:	0c f4       	brge	.+2      	; 0x1c92 <safety_and_idle+0x426>
    1c90:	63 cf       	rjmp	.-314    	; 0x1b58 <safety_and_idle+0x2ec>
    1c92:	20 93 64 01 	sts	0x0164, r18
    1c96:	30 93 65 01 	sts	0x0165, r19
    1c9a:	40 93 66 01 	sts	0x0166, r20
    1c9e:	50 93 67 01 	sts	0x0167, r21
	//also - if we've gone more than 11 rotations without getting fresh throttle data - assume something has gone wrong / shutdown
	//since max allowed rotation time is 400ms - should always fail-safe in under 5 seconds
	//in addition - requires 4 good "throttle up" reads in a row before allowing the loop to be left (hopefully prevents stray RC data from causing spin-up)
		

	while (throttle < throttle_low || throttle > (throttle_high + 100) || rotations_since_throttle_was_set > 11 || throttle_up_count < 4)
    1ca2:	20 91 86 01 	lds	r18, 0x0186
    1ca6:	30 91 87 01 	lds	r19, 0x0187
    1caa:	40 91 88 01 	lds	r20, 0x0188
    1cae:	50 91 89 01 	lds	r21, 0x0189
    1cb2:	80 91 00 01 	lds	r24, 0x0100
    1cb6:	90 91 01 01 	lds	r25, 0x0101
    1cba:	7c 01       	movw	r14, r24
    1cbc:	00 27       	eor	r16, r16
    1cbe:	f7 fc       	sbrc	r15, 7
    1cc0:	00 95       	com	r16
    1cc2:	10 2f       	mov	r17, r16
    1cc4:	2e 15       	cp	r18, r14
    1cc6:	3f 05       	cpc	r19, r15
    1cc8:	40 07       	cpc	r20, r16
    1cca:	51 07       	cpc	r21, r17
    1ccc:	0c f4       	brge	.+2      	; 0x1cd0 <safety_and_idle+0x464>
    1cce:	ec cd       	rjmp	.-1064   	; 0x18a8 <safety_and_idle+0x3c>
    1cd0:	20 91 86 01 	lds	r18, 0x0186
    1cd4:	30 91 87 01 	lds	r19, 0x0187
    1cd8:	40 91 88 01 	lds	r20, 0x0188
    1cdc:	50 91 89 01 	lds	r21, 0x0189
    1ce0:	80 91 02 01 	lds	r24, 0x0102
    1ce4:	90 91 03 01 	lds	r25, 0x0103
    1ce8:	8c 59       	subi	r24, 0x9C	; 156
    1cea:	9f 4f       	sbci	r25, 0xFF	; 255
    1cec:	aa 27       	eor	r26, r26
    1cee:	97 fd       	sbrc	r25, 7
    1cf0:	a0 95       	com	r26
    1cf2:	ba 2f       	mov	r27, r26
    1cf4:	82 17       	cp	r24, r18
    1cf6:	93 07       	cpc	r25, r19
    1cf8:	a4 07       	cpc	r26, r20
    1cfa:	b5 07       	cpc	r27, r21
    1cfc:	0c f4       	brge	.+2      	; 0x1d00 <safety_and_idle+0x494>
    1cfe:	d4 cd       	rjmp	.-1112   	; 0x18a8 <safety_and_idle+0x3c>
    1d00:	80 91 42 01 	lds	r24, 0x0142
    1d04:	90 91 43 01 	lds	r25, 0x0143
    1d08:	0c 97       	sbiw	r24, 0x0c	; 12
    1d0a:	0c f0       	brlt	.+2      	; 0x1d0e <safety_and_idle+0x4a2>
    1d0c:	cd cd       	rjmp	.-1126   	; 0x18a8 <safety_and_idle+0x3c>
    1d0e:	80 91 44 01 	lds	r24, 0x0144
    1d12:	90 91 45 01 	lds	r25, 0x0145
    1d16:	04 97       	sbiw	r24, 0x04	; 4
    1d18:	0c f4       	brge	.+2      	; 0x1d1c <safety_and_idle+0x4b0>
    1d1a:	c6 cd       	rjmp	.-1140   	; 0x18a8 <safety_and_idle+0x3c>
		}


	}

}
    1d1c:	df 91       	pop	r29
    1d1e:	cf 91       	pop	r28
    1d20:	1f 91       	pop	r17
    1d22:	0f 91       	pop	r16
    1d24:	ff 90       	pop	r15
    1d26:	ef 90       	pop	r14
    1d28:	df 90       	pop	r13
    1d2a:	cf 90       	pop	r12
    1d2c:	bf 90       	pop	r11
    1d2e:	af 90       	pop	r10
    1d30:	9f 90       	pop	r9
    1d32:	8f 90       	pop	r8
    1d34:	7f 90       	pop	r7
    1d36:	6f 90       	pop	r6
    1d38:	5f 90       	pop	r5
    1d3a:	4f 90       	pop	r4
    1d3c:	3f 90       	pop	r3
    1d3e:	2f 90       	pop	r2
    1d40:	08 95       	ret

00001d42 <load_config>:

void load_config(void)
{
    1d42:	af 92       	push	r10
    1d44:	bf 92       	push	r11
    1d46:	cf 92       	push	r12
    1d48:	df 92       	push	r13
    1d4a:	ef 92       	push	r14
    1d4c:	ff 92       	push	r15
    1d4e:	0f 93       	push	r16
    1d50:	1f 93       	push	r17

	float tracking_word1;		//first word of tracking_comp
	float tracking_word2;		//second word of tracking_comp

	//only load config data if "saved_data_valid" indicates it was saved previously
	if (eeprom_read_word(&saved_data_valid) == 128)
    1d52:	80 e0       	ldi	r24, 0x00	; 0
    1d54:	90 e0       	ldi	r25, 0x00	; 0
    1d56:	0e 94 66 12 	call	0x24cc	; 0x24cc <__eerd_word_m168>
    1d5a:	80 38       	cpi	r24, 0x80	; 128
    1d5c:	91 05       	cpc	r25, r1
    1d5e:	09 f0       	breq	.+2      	; 0x1d62 <load_config+0x20>
    1d60:	64 c0       	rjmp	.+200    	; 0x1e2a <load_config+0xe8>
	{

		led_adjust = eeprom_read_word(&led_adjust_save);	//loads led offset
    1d62:	82 e0       	ldi	r24, 0x02	; 2
    1d64:	90 e0       	ldi	r25, 0x00	; 0
    1d66:	0e 94 66 12 	call	0x24cc	; 0x24cc <__eerd_word_m168>
    1d6a:	a0 e0       	ldi	r26, 0x00	; 0
    1d6c:	b0 e0       	ldi	r27, 0x00	; 0
    1d6e:	bc 01       	movw	r22, r24
    1d70:	cd 01       	movw	r24, r26
    1d72:	0e 94 73 10 	call	0x20e6	; 0x20e6 <__floatunsisf>
    1d76:	60 93 30 01 	sts	0x0130, r22
    1d7a:	70 93 31 01 	sts	0x0131, r23
    1d7e:	80 93 32 01 	sts	0x0132, r24
    1d82:	90 93 33 01 	sts	0x0133, r25
		tracking_word1 = (eeprom_read_word(&tracking_comp_save_word1));		//loads tracking comp
    1d86:	84 e0       	ldi	r24, 0x04	; 4
    1d88:	90 e0       	ldi	r25, 0x00	; 0
    1d8a:	0e 94 66 12 	call	0x24cc	; 0x24cc <__eerd_word_m168>
    1d8e:	a0 e0       	ldi	r26, 0x00	; 0
    1d90:	b0 e0       	ldi	r27, 0x00	; 0
    1d92:	bc 01       	movw	r22, r24
    1d94:	cd 01       	movw	r24, r26
    1d96:	0e 94 73 10 	call	0x20e6	; 0x20e6 <__floatunsisf>
    1d9a:	5b 01       	movw	r10, r22
    1d9c:	6c 01       	movw	r12, r24
		tracking_word2 = (eeprom_read_word(&tracking_comp_save_word2));		//loads tracking comp
    1d9e:	86 e0       	ldi	r24, 0x06	; 6
    1da0:	90 e0       	ldi	r25, 0x00	; 0
    1da2:	0e 94 66 12 	call	0x24cc	; 0x24cc <__eerd_word_m168>
    1da6:	a0 e0       	ldi	r26, 0x00	; 0
    1da8:	b0 e0       	ldi	r27, 0x00	; 0
    1daa:	bc 01       	movw	r22, r24
    1dac:	cd 01       	movw	r24, r26
    1dae:	0e 94 73 10 	call	0x20e6	; 0x20e6 <__floatunsisf>
    1db2:	7b 01       	movw	r14, r22
    1db4:	8c 01       	movw	r16, r24
		heading_center = eeprom_read_word(&heading_center_save);	//loads heading_center
    1db6:	88 e0       	ldi	r24, 0x08	; 8
    1db8:	90 e0       	ldi	r25, 0x00	; 0
    1dba:	0e 94 66 12 	call	0x24cc	; 0x24cc <__eerd_word_m168>
    1dbe:	90 93 0b 01 	sts	0x010B, r25
    1dc2:	80 93 0a 01 	sts	0x010A, r24
		base_accel = eeprom_read_word(&base_accel_save);		//loads base accelerometer value
    1dc6:	8a e0       	ldi	r24, 0x0A	; 10
    1dc8:	90 e0       	ldi	r25, 0x00	; 0
    1dca:	0e 94 66 12 	call	0x24cc	; 0x24cc <__eerd_word_m168>
    1dce:	90 93 35 01 	sts	0x0135, r25
    1dd2:	80 93 34 01 	sts	0x0134, r24
	
		tracking_word1 = tracking_word1 / 1000;	//converts 1st tracking comp word back to float
		
		tracking_word2 = tracking_word2 / 1000;		//converts 2nd tracking comp word back to float
    1dd6:	c8 01       	movw	r24, r16
    1dd8:	b7 01       	movw	r22, r14
    1dda:	20 e0       	ldi	r18, 0x00	; 0
    1ddc:	30 e0       	ldi	r19, 0x00	; 0
    1dde:	4a e7       	ldi	r20, 0x7A	; 122
    1de0:	54 e4       	ldi	r21, 0x44	; 68
    1de2:	0e 94 da 0f 	call	0x1fb4	; 0x1fb4 <__divsf3>
    1de6:	7b 01       	movw	r14, r22
    1de8:	8c 01       	movw	r16, r24
		tracking_word2 = tracking_word2 / 10000;	//put it in the correct decimal place
		
		tracking_comp = tracking_word1 + tracking_word2;	//puts the two floats together
    1dea:	c6 01       	movw	r24, r12
    1dec:	b5 01       	movw	r22, r10
    1dee:	20 e0       	ldi	r18, 0x00	; 0
    1df0:	30 e0       	ldi	r19, 0x00	; 0
    1df2:	4a e7       	ldi	r20, 0x7A	; 122
    1df4:	54 e4       	ldi	r21, 0x44	; 68
    1df6:	0e 94 da 0f 	call	0x1fb4	; 0x1fb4 <__divsf3>
    1dfa:	5b 01       	movw	r10, r22
    1dfc:	6c 01       	movw	r12, r24
    1dfe:	c8 01       	movw	r24, r16
    1e00:	b7 01       	movw	r22, r14
    1e02:	20 e0       	ldi	r18, 0x00	; 0
    1e04:	30 e4       	ldi	r19, 0x40	; 64
    1e06:	4c e1       	ldi	r20, 0x1C	; 28
    1e08:	56 e4       	ldi	r21, 0x46	; 70
    1e0a:	0e 94 da 0f 	call	0x1fb4	; 0x1fb4 <__divsf3>
    1e0e:	9b 01       	movw	r18, r22
    1e10:	ac 01       	movw	r20, r24
    1e12:	c6 01       	movw	r24, r12
    1e14:	b5 01       	movw	r22, r10
    1e16:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <__addsf3>
    1e1a:	60 93 2c 01 	sts	0x012C, r22
    1e1e:	70 93 2d 01 	sts	0x012D, r23
    1e22:	80 93 2e 01 	sts	0x012E, r24
    1e26:	90 93 2f 01 	sts	0x012F, r25
	}

}
    1e2a:	1f 91       	pop	r17
    1e2c:	0f 91       	pop	r16
    1e2e:	ff 90       	pop	r15
    1e30:	ef 90       	pop	r14
    1e32:	df 90       	pop	r13
    1e34:	cf 90       	pop	r12
    1e36:	bf 90       	pop	r11
    1e38:	af 90       	pop	r10
    1e3a:	08 95       	ret

00001e3c <main>:

int main(void)
{
	
		
	setup();			//do initial setup stuff - set pins / interrupts / etc.
    1e3c:	0e 94 ed 01 	call	0x3da	; 0x3da <setup>
			
	load_config();		//try to load configuration data from ROM
    1e40:	0e 94 a1 0e 	call	0x1d42	; 0x1d42 <load_config>
	{		
		
												//the lines before main_calculations don't have their execution time accounted for in the code 
												//but only take approximately 2us to execute (measured) - (0.006% of a rotation at 2000 rpm)
												
		rotations_since_throttle_was_set ++;	//used as a safety counter - if no good throttle data is received for certain number of rotations - the bot shuts down
    1e44:	80 91 42 01 	lds	r24, 0x0142
    1e48:	90 91 43 01 	lds	r25, 0x0143
    1e4c:	01 96       	adiw	r24, 0x01	; 1
    1e4e:	90 93 43 01 	sts	0x0143, r25
    1e52:	80 93 42 01 	sts	0x0142, r24
		rotation_count ++;
    1e56:	80 91 3a 01 	lds	r24, 0x013A
    1e5a:	90 91 3b 01 	lds	r25, 0x013B
    1e5e:	a0 91 3c 01 	lds	r26, 0x013C
    1e62:	b0 91 3d 01 	lds	r27, 0x013D
    1e66:	01 96       	adiw	r24, 0x01	; 1
    1e68:	a1 1d       	adc	r26, r1
    1e6a:	b1 1d       	adc	r27, r1
    1e6c:	80 93 3a 01 	sts	0x013A, r24
    1e70:	90 93 3b 01 	sts	0x013B, r25
    1e74:	a0 93 3c 01 	sts	0x013C, r26
    1e78:	b0 93 3d 01 	sts	0x013D, r27
				
		safety_and_idle();						//does safety check / sees if we're just sitting idle - also checks if config mode is requested
    1e7c:	0e 94 36 0c 	call	0x186c	; 0x186c <safety_and_idle>
		
		alternate_motor_cycle = !alternate_motor_cycle;     //alternates alternate_motor_cycle - used to balance spin / avoid favoring one motor
    1e80:	20 e0       	ldi	r18, 0x00	; 0
    1e82:	30 e0       	ldi	r19, 0x00	; 0
    1e84:	80 91 3e 01 	lds	r24, 0x013E
    1e88:	90 91 3f 01 	lds	r25, 0x013F
    1e8c:	89 2b       	or	r24, r25
    1e8e:	11 f4       	brne	.+4      	; 0x1e94 <main+0x58>
    1e90:	21 e0       	ldi	r18, 0x01	; 1
    1e92:	30 e0       	ldi	r19, 0x00	; 0
    1e94:	30 93 3f 01 	sts	0x013F, r19
    1e98:	20 93 3e 01 	sts	0x013E, r18

		led_hold_over = 0;						//reset the LED counter
    1e9c:	10 92 68 01 	sts	0x0168, r1
    1ea0:	10 92 69 01 	sts	0x0169, r1
    1ea4:	10 92 6a 01 	sts	0x016A, r1
    1ea8:	10 92 6b 01 	sts	0x016B, r1
		
		main_calculations();					//reads accel data and does all the math
    1eac:	0e 94 ab 06 	call	0xd56	; 0xd56 <main_calculations>
												//takes about 400us - but is measured real-time / compensated for

		do_spin_180(1);							//1st 180 degrees of spin
    1eb0:	81 e0       	ldi	r24, 0x01	; 1
    1eb2:	90 e0       	ldi	r25, 0x00	; 0
    1eb4:	0e 94 5d 02 	call	0x4ba	; 0x4ba <do_spin_180>

		led_hold_over = TCNT1;					//carry over led_counter from last spin
    1eb8:	80 91 84 00 	lds	r24, 0x0084
    1ebc:	90 91 85 00 	lds	r25, 0x0085
    1ec0:	a0 e0       	ldi	r26, 0x00	; 0
    1ec2:	b0 e0       	ldi	r27, 0x00	; 0
    1ec4:	80 93 68 01 	sts	0x0168, r24
    1ec8:	90 93 69 01 	sts	0x0169, r25
    1ecc:	a0 93 6a 01 	sts	0x016A, r26
    1ed0:	b0 93 6b 01 	sts	0x016B, r27
				
		main_calculations();					//read accel / do the main calculations again
    1ed4:	0e 94 ab 06 	call	0xd56	; 0xd56 <main_calculations>
												//time doing math is tracked - but since time doing calculations is outside the motor loop - if it all falls in one cycle or the other...
												//..it may still be enough to cause a slight bias when translating
												//should really present a very small amount of time (less than 1% at 2000rpm) 
												//since we're resampling the accel - this may also provide a little better accuracy

		do_spin_180(2);							//2nd 180 degrees of spin
    1ed8:	82 e0       	ldi	r24, 0x02	; 2
    1eda:	90 e0       	ldi	r25, 0x00	; 0
    1edc:	0e 94 5d 02 	call	0x4ba	; 0x4ba <do_spin_180>
    1ee0:	b1 cf       	rjmp	.-158    	; 0x1e44 <main+0x8>

00001ee2 <__subsf3>:
    1ee2:	50 58       	subi	r21, 0x80	; 128

00001ee4 <__addsf3>:
    1ee4:	bb 27       	eor	r27, r27
    1ee6:	aa 27       	eor	r26, r26
    1ee8:	0e d0       	rcall	.+28     	; 0x1f06 <__addsf3x>
    1eea:	75 c1       	rjmp	.+746    	; 0x21d6 <__fp_round>
    1eec:	66 d1       	rcall	.+716    	; 0x21ba <__fp_pscA>
    1eee:	30 f0       	brcs	.+12     	; 0x1efc <__addsf3+0x18>
    1ef0:	6b d1       	rcall	.+726    	; 0x21c8 <__fp_pscB>
    1ef2:	20 f0       	brcs	.+8      	; 0x1efc <__addsf3+0x18>
    1ef4:	31 f4       	brne	.+12     	; 0x1f02 <__addsf3+0x1e>
    1ef6:	9f 3f       	cpi	r25, 0xFF	; 255
    1ef8:	11 f4       	brne	.+4      	; 0x1efe <__addsf3+0x1a>
    1efa:	1e f4       	brtc	.+6      	; 0x1f02 <__addsf3+0x1e>
    1efc:	5b c1       	rjmp	.+694    	; 0x21b4 <__fp_nan>
    1efe:	0e f4       	brtc	.+2      	; 0x1f02 <__addsf3+0x1e>
    1f00:	e0 95       	com	r30
    1f02:	e7 fb       	bst	r30, 7
    1f04:	51 c1       	rjmp	.+674    	; 0x21a8 <__fp_inf>

00001f06 <__addsf3x>:
    1f06:	e9 2f       	mov	r30, r25
    1f08:	77 d1       	rcall	.+750    	; 0x21f8 <__fp_split3>
    1f0a:	80 f3       	brcs	.-32     	; 0x1eec <__addsf3+0x8>
    1f0c:	ba 17       	cp	r27, r26
    1f0e:	62 07       	cpc	r22, r18
    1f10:	73 07       	cpc	r23, r19
    1f12:	84 07       	cpc	r24, r20
    1f14:	95 07       	cpc	r25, r21
    1f16:	18 f0       	brcs	.+6      	; 0x1f1e <__addsf3x+0x18>
    1f18:	71 f4       	brne	.+28     	; 0x1f36 <__addsf3x+0x30>
    1f1a:	9e f5       	brtc	.+102    	; 0x1f82 <__addsf3x+0x7c>
    1f1c:	8f c1       	rjmp	.+798    	; 0x223c <__fp_zero>
    1f1e:	0e f4       	brtc	.+2      	; 0x1f22 <__addsf3x+0x1c>
    1f20:	e0 95       	com	r30
    1f22:	0b 2e       	mov	r0, r27
    1f24:	ba 2f       	mov	r27, r26
    1f26:	a0 2d       	mov	r26, r0
    1f28:	0b 01       	movw	r0, r22
    1f2a:	b9 01       	movw	r22, r18
    1f2c:	90 01       	movw	r18, r0
    1f2e:	0c 01       	movw	r0, r24
    1f30:	ca 01       	movw	r24, r20
    1f32:	a0 01       	movw	r20, r0
    1f34:	11 24       	eor	r1, r1
    1f36:	ff 27       	eor	r31, r31
    1f38:	59 1b       	sub	r21, r25
    1f3a:	99 f0       	breq	.+38     	; 0x1f62 <__addsf3x+0x5c>
    1f3c:	59 3f       	cpi	r21, 0xF9	; 249
    1f3e:	50 f4       	brcc	.+20     	; 0x1f54 <__addsf3x+0x4e>
    1f40:	50 3e       	cpi	r21, 0xE0	; 224
    1f42:	68 f1       	brcs	.+90     	; 0x1f9e <__addsf3x+0x98>
    1f44:	1a 16       	cp	r1, r26
    1f46:	f0 40       	sbci	r31, 0x00	; 0
    1f48:	a2 2f       	mov	r26, r18
    1f4a:	23 2f       	mov	r18, r19
    1f4c:	34 2f       	mov	r19, r20
    1f4e:	44 27       	eor	r20, r20
    1f50:	58 5f       	subi	r21, 0xF8	; 248
    1f52:	f3 cf       	rjmp	.-26     	; 0x1f3a <__addsf3x+0x34>
    1f54:	46 95       	lsr	r20
    1f56:	37 95       	ror	r19
    1f58:	27 95       	ror	r18
    1f5a:	a7 95       	ror	r26
    1f5c:	f0 40       	sbci	r31, 0x00	; 0
    1f5e:	53 95       	inc	r21
    1f60:	c9 f7       	brne	.-14     	; 0x1f54 <__addsf3x+0x4e>
    1f62:	7e f4       	brtc	.+30     	; 0x1f82 <__addsf3x+0x7c>
    1f64:	1f 16       	cp	r1, r31
    1f66:	ba 0b       	sbc	r27, r26
    1f68:	62 0b       	sbc	r22, r18
    1f6a:	73 0b       	sbc	r23, r19
    1f6c:	84 0b       	sbc	r24, r20
    1f6e:	ba f0       	brmi	.+46     	; 0x1f9e <__addsf3x+0x98>
    1f70:	91 50       	subi	r25, 0x01	; 1
    1f72:	a1 f0       	breq	.+40     	; 0x1f9c <__addsf3x+0x96>
    1f74:	ff 0f       	add	r31, r31
    1f76:	bb 1f       	adc	r27, r27
    1f78:	66 1f       	adc	r22, r22
    1f7a:	77 1f       	adc	r23, r23
    1f7c:	88 1f       	adc	r24, r24
    1f7e:	c2 f7       	brpl	.-16     	; 0x1f70 <__addsf3x+0x6a>
    1f80:	0e c0       	rjmp	.+28     	; 0x1f9e <__addsf3x+0x98>
    1f82:	ba 0f       	add	r27, r26
    1f84:	62 1f       	adc	r22, r18
    1f86:	73 1f       	adc	r23, r19
    1f88:	84 1f       	adc	r24, r20
    1f8a:	48 f4       	brcc	.+18     	; 0x1f9e <__addsf3x+0x98>
    1f8c:	87 95       	ror	r24
    1f8e:	77 95       	ror	r23
    1f90:	67 95       	ror	r22
    1f92:	b7 95       	ror	r27
    1f94:	f7 95       	ror	r31
    1f96:	9e 3f       	cpi	r25, 0xFE	; 254
    1f98:	08 f0       	brcs	.+2      	; 0x1f9c <__addsf3x+0x96>
    1f9a:	b3 cf       	rjmp	.-154    	; 0x1f02 <__addsf3+0x1e>
    1f9c:	93 95       	inc	r25
    1f9e:	88 0f       	add	r24, r24
    1fa0:	08 f0       	brcs	.+2      	; 0x1fa4 <__addsf3x+0x9e>
    1fa2:	99 27       	eor	r25, r25
    1fa4:	ee 0f       	add	r30, r30
    1fa6:	97 95       	ror	r25
    1fa8:	87 95       	ror	r24
    1faa:	08 95       	ret

00001fac <__cmpsf2>:
    1fac:	d9 d0       	rcall	.+434    	; 0x2160 <__fp_cmp>
    1fae:	08 f4       	brcc	.+2      	; 0x1fb2 <__cmpsf2+0x6>
    1fb0:	81 e0       	ldi	r24, 0x01	; 1
    1fb2:	08 95       	ret

00001fb4 <__divsf3>:
    1fb4:	0c d0       	rcall	.+24     	; 0x1fce <__divsf3x>
    1fb6:	0f c1       	rjmp	.+542    	; 0x21d6 <__fp_round>
    1fb8:	07 d1       	rcall	.+526    	; 0x21c8 <__fp_pscB>
    1fba:	40 f0       	brcs	.+16     	; 0x1fcc <__divsf3+0x18>
    1fbc:	fe d0       	rcall	.+508    	; 0x21ba <__fp_pscA>
    1fbe:	30 f0       	brcs	.+12     	; 0x1fcc <__divsf3+0x18>
    1fc0:	21 f4       	brne	.+8      	; 0x1fca <__divsf3+0x16>
    1fc2:	5f 3f       	cpi	r21, 0xFF	; 255
    1fc4:	19 f0       	breq	.+6      	; 0x1fcc <__divsf3+0x18>
    1fc6:	f0 c0       	rjmp	.+480    	; 0x21a8 <__fp_inf>
    1fc8:	51 11       	cpse	r21, r1
    1fca:	39 c1       	rjmp	.+626    	; 0x223e <__fp_szero>
    1fcc:	f3 c0       	rjmp	.+486    	; 0x21b4 <__fp_nan>

00001fce <__divsf3x>:
    1fce:	14 d1       	rcall	.+552    	; 0x21f8 <__fp_split3>
    1fd0:	98 f3       	brcs	.-26     	; 0x1fb8 <__divsf3+0x4>

00001fd2 <__divsf3_pse>:
    1fd2:	99 23       	and	r25, r25
    1fd4:	c9 f3       	breq	.-14     	; 0x1fc8 <__divsf3+0x14>
    1fd6:	55 23       	and	r21, r21
    1fd8:	b1 f3       	breq	.-20     	; 0x1fc6 <__divsf3+0x12>
    1fda:	95 1b       	sub	r25, r21
    1fdc:	55 0b       	sbc	r21, r21
    1fde:	bb 27       	eor	r27, r27
    1fe0:	aa 27       	eor	r26, r26
    1fe2:	62 17       	cp	r22, r18
    1fe4:	73 07       	cpc	r23, r19
    1fe6:	84 07       	cpc	r24, r20
    1fe8:	38 f0       	brcs	.+14     	; 0x1ff8 <__divsf3_pse+0x26>
    1fea:	9f 5f       	subi	r25, 0xFF	; 255
    1fec:	5f 4f       	sbci	r21, 0xFF	; 255
    1fee:	22 0f       	add	r18, r18
    1ff0:	33 1f       	adc	r19, r19
    1ff2:	44 1f       	adc	r20, r20
    1ff4:	aa 1f       	adc	r26, r26
    1ff6:	a9 f3       	breq	.-22     	; 0x1fe2 <__divsf3_pse+0x10>
    1ff8:	33 d0       	rcall	.+102    	; 0x2060 <__divsf3_pse+0x8e>
    1ffa:	0e 2e       	mov	r0, r30
    1ffc:	3a f0       	brmi	.+14     	; 0x200c <__divsf3_pse+0x3a>
    1ffe:	e0 e8       	ldi	r30, 0x80	; 128
    2000:	30 d0       	rcall	.+96     	; 0x2062 <__divsf3_pse+0x90>
    2002:	91 50       	subi	r25, 0x01	; 1
    2004:	50 40       	sbci	r21, 0x00	; 0
    2006:	e6 95       	lsr	r30
    2008:	00 1c       	adc	r0, r0
    200a:	ca f7       	brpl	.-14     	; 0x1ffe <__divsf3_pse+0x2c>
    200c:	29 d0       	rcall	.+82     	; 0x2060 <__divsf3_pse+0x8e>
    200e:	fe 2f       	mov	r31, r30
    2010:	27 d0       	rcall	.+78     	; 0x2060 <__divsf3_pse+0x8e>
    2012:	66 0f       	add	r22, r22
    2014:	77 1f       	adc	r23, r23
    2016:	88 1f       	adc	r24, r24
    2018:	bb 1f       	adc	r27, r27
    201a:	26 17       	cp	r18, r22
    201c:	37 07       	cpc	r19, r23
    201e:	48 07       	cpc	r20, r24
    2020:	ab 07       	cpc	r26, r27
    2022:	b0 e8       	ldi	r27, 0x80	; 128
    2024:	09 f0       	breq	.+2      	; 0x2028 <__divsf3_pse+0x56>
    2026:	bb 0b       	sbc	r27, r27
    2028:	80 2d       	mov	r24, r0
    202a:	bf 01       	movw	r22, r30
    202c:	ff 27       	eor	r31, r31
    202e:	93 58       	subi	r25, 0x83	; 131
    2030:	5f 4f       	sbci	r21, 0xFF	; 255
    2032:	2a f0       	brmi	.+10     	; 0x203e <__divsf3_pse+0x6c>
    2034:	9e 3f       	cpi	r25, 0xFE	; 254
    2036:	51 05       	cpc	r21, r1
    2038:	68 f0       	brcs	.+26     	; 0x2054 <__divsf3_pse+0x82>
    203a:	b6 c0       	rjmp	.+364    	; 0x21a8 <__fp_inf>
    203c:	00 c1       	rjmp	.+512    	; 0x223e <__fp_szero>
    203e:	5f 3f       	cpi	r21, 0xFF	; 255
    2040:	ec f3       	brlt	.-6      	; 0x203c <__divsf3_pse+0x6a>
    2042:	98 3e       	cpi	r25, 0xE8	; 232
    2044:	dc f3       	brlt	.-10     	; 0x203c <__divsf3_pse+0x6a>
    2046:	86 95       	lsr	r24
    2048:	77 95       	ror	r23
    204a:	67 95       	ror	r22
    204c:	b7 95       	ror	r27
    204e:	f7 95       	ror	r31
    2050:	9f 5f       	subi	r25, 0xFF	; 255
    2052:	c9 f7       	brne	.-14     	; 0x2046 <__divsf3_pse+0x74>
    2054:	88 0f       	add	r24, r24
    2056:	91 1d       	adc	r25, r1
    2058:	96 95       	lsr	r25
    205a:	87 95       	ror	r24
    205c:	97 f9       	bld	r25, 7
    205e:	08 95       	ret
    2060:	e1 e0       	ldi	r30, 0x01	; 1
    2062:	66 0f       	add	r22, r22
    2064:	77 1f       	adc	r23, r23
    2066:	88 1f       	adc	r24, r24
    2068:	bb 1f       	adc	r27, r27
    206a:	62 17       	cp	r22, r18
    206c:	73 07       	cpc	r23, r19
    206e:	84 07       	cpc	r24, r20
    2070:	ba 07       	cpc	r27, r26
    2072:	20 f0       	brcs	.+8      	; 0x207c <__divsf3_pse+0xaa>
    2074:	62 1b       	sub	r22, r18
    2076:	73 0b       	sbc	r23, r19
    2078:	84 0b       	sbc	r24, r20
    207a:	ba 0b       	sbc	r27, r26
    207c:	ee 1f       	adc	r30, r30
    207e:	88 f7       	brcc	.-30     	; 0x2062 <__divsf3_pse+0x90>
    2080:	e0 95       	com	r30
    2082:	08 95       	ret

00002084 <__fixsfsi>:
    2084:	04 d0       	rcall	.+8      	; 0x208e <__fixunssfsi>
    2086:	68 94       	set
    2088:	b1 11       	cpse	r27, r1
    208a:	d9 c0       	rjmp	.+434    	; 0x223e <__fp_szero>
    208c:	08 95       	ret

0000208e <__fixunssfsi>:
    208e:	bc d0       	rcall	.+376    	; 0x2208 <__fp_splitA>
    2090:	88 f0       	brcs	.+34     	; 0x20b4 <__fixunssfsi+0x26>
    2092:	9f 57       	subi	r25, 0x7F	; 127
    2094:	90 f0       	brcs	.+36     	; 0x20ba <__fixunssfsi+0x2c>
    2096:	b9 2f       	mov	r27, r25
    2098:	99 27       	eor	r25, r25
    209a:	b7 51       	subi	r27, 0x17	; 23
    209c:	a0 f0       	brcs	.+40     	; 0x20c6 <__fixunssfsi+0x38>
    209e:	d1 f0       	breq	.+52     	; 0x20d4 <__fixunssfsi+0x46>
    20a0:	66 0f       	add	r22, r22
    20a2:	77 1f       	adc	r23, r23
    20a4:	88 1f       	adc	r24, r24
    20a6:	99 1f       	adc	r25, r25
    20a8:	1a f0       	brmi	.+6      	; 0x20b0 <__fixunssfsi+0x22>
    20aa:	ba 95       	dec	r27
    20ac:	c9 f7       	brne	.-14     	; 0x20a0 <__fixunssfsi+0x12>
    20ae:	12 c0       	rjmp	.+36     	; 0x20d4 <__fixunssfsi+0x46>
    20b0:	b1 30       	cpi	r27, 0x01	; 1
    20b2:	81 f0       	breq	.+32     	; 0x20d4 <__fixunssfsi+0x46>
    20b4:	c3 d0       	rcall	.+390    	; 0x223c <__fp_zero>
    20b6:	b1 e0       	ldi	r27, 0x01	; 1
    20b8:	08 95       	ret
    20ba:	c0 c0       	rjmp	.+384    	; 0x223c <__fp_zero>
    20bc:	67 2f       	mov	r22, r23
    20be:	78 2f       	mov	r23, r24
    20c0:	88 27       	eor	r24, r24
    20c2:	b8 5f       	subi	r27, 0xF8	; 248
    20c4:	39 f0       	breq	.+14     	; 0x20d4 <__fixunssfsi+0x46>
    20c6:	b9 3f       	cpi	r27, 0xF9	; 249
    20c8:	cc f3       	brlt	.-14     	; 0x20bc <__fixunssfsi+0x2e>
    20ca:	86 95       	lsr	r24
    20cc:	77 95       	ror	r23
    20ce:	67 95       	ror	r22
    20d0:	b3 95       	inc	r27
    20d2:	d9 f7       	brne	.-10     	; 0x20ca <__fixunssfsi+0x3c>
    20d4:	3e f4       	brtc	.+14     	; 0x20e4 <__fixunssfsi+0x56>
    20d6:	90 95       	com	r25
    20d8:	80 95       	com	r24
    20da:	70 95       	com	r23
    20dc:	61 95       	neg	r22
    20de:	7f 4f       	sbci	r23, 0xFF	; 255
    20e0:	8f 4f       	sbci	r24, 0xFF	; 255
    20e2:	9f 4f       	sbci	r25, 0xFF	; 255
    20e4:	08 95       	ret

000020e6 <__floatunsisf>:
    20e6:	e8 94       	clt
    20e8:	09 c0       	rjmp	.+18     	; 0x20fc <__floatsisf+0x12>

000020ea <__floatsisf>:
    20ea:	97 fb       	bst	r25, 7
    20ec:	3e f4       	brtc	.+14     	; 0x20fc <__floatsisf+0x12>
    20ee:	90 95       	com	r25
    20f0:	80 95       	com	r24
    20f2:	70 95       	com	r23
    20f4:	61 95       	neg	r22
    20f6:	7f 4f       	sbci	r23, 0xFF	; 255
    20f8:	8f 4f       	sbci	r24, 0xFF	; 255
    20fa:	9f 4f       	sbci	r25, 0xFF	; 255
    20fc:	99 23       	and	r25, r25
    20fe:	a9 f0       	breq	.+42     	; 0x212a <__floatsisf+0x40>
    2100:	f9 2f       	mov	r31, r25
    2102:	96 e9       	ldi	r25, 0x96	; 150
    2104:	bb 27       	eor	r27, r27
    2106:	93 95       	inc	r25
    2108:	f6 95       	lsr	r31
    210a:	87 95       	ror	r24
    210c:	77 95       	ror	r23
    210e:	67 95       	ror	r22
    2110:	b7 95       	ror	r27
    2112:	f1 11       	cpse	r31, r1
    2114:	f8 cf       	rjmp	.-16     	; 0x2106 <__floatsisf+0x1c>
    2116:	fa f4       	brpl	.+62     	; 0x2156 <__floatsisf+0x6c>
    2118:	bb 0f       	add	r27, r27
    211a:	11 f4       	brne	.+4      	; 0x2120 <__floatsisf+0x36>
    211c:	60 ff       	sbrs	r22, 0
    211e:	1b c0       	rjmp	.+54     	; 0x2156 <__floatsisf+0x6c>
    2120:	6f 5f       	subi	r22, 0xFF	; 255
    2122:	7f 4f       	sbci	r23, 0xFF	; 255
    2124:	8f 4f       	sbci	r24, 0xFF	; 255
    2126:	9f 4f       	sbci	r25, 0xFF	; 255
    2128:	16 c0       	rjmp	.+44     	; 0x2156 <__floatsisf+0x6c>
    212a:	88 23       	and	r24, r24
    212c:	11 f0       	breq	.+4      	; 0x2132 <__floatsisf+0x48>
    212e:	96 e9       	ldi	r25, 0x96	; 150
    2130:	11 c0       	rjmp	.+34     	; 0x2154 <__floatsisf+0x6a>
    2132:	77 23       	and	r23, r23
    2134:	21 f0       	breq	.+8      	; 0x213e <__floatsisf+0x54>
    2136:	9e e8       	ldi	r25, 0x8E	; 142
    2138:	87 2f       	mov	r24, r23
    213a:	76 2f       	mov	r23, r22
    213c:	05 c0       	rjmp	.+10     	; 0x2148 <__floatsisf+0x5e>
    213e:	66 23       	and	r22, r22
    2140:	71 f0       	breq	.+28     	; 0x215e <__floatsisf+0x74>
    2142:	96 e8       	ldi	r25, 0x86	; 134
    2144:	86 2f       	mov	r24, r22
    2146:	70 e0       	ldi	r23, 0x00	; 0
    2148:	60 e0       	ldi	r22, 0x00	; 0
    214a:	2a f0       	brmi	.+10     	; 0x2156 <__floatsisf+0x6c>
    214c:	9a 95       	dec	r25
    214e:	66 0f       	add	r22, r22
    2150:	77 1f       	adc	r23, r23
    2152:	88 1f       	adc	r24, r24
    2154:	da f7       	brpl	.-10     	; 0x214c <__floatsisf+0x62>
    2156:	88 0f       	add	r24, r24
    2158:	96 95       	lsr	r25
    215a:	87 95       	ror	r24
    215c:	97 f9       	bld	r25, 7
    215e:	08 95       	ret

00002160 <__fp_cmp>:
    2160:	99 0f       	add	r25, r25
    2162:	00 08       	sbc	r0, r0
    2164:	55 0f       	add	r21, r21
    2166:	aa 0b       	sbc	r26, r26
    2168:	e0 e8       	ldi	r30, 0x80	; 128
    216a:	fe ef       	ldi	r31, 0xFE	; 254
    216c:	16 16       	cp	r1, r22
    216e:	17 06       	cpc	r1, r23
    2170:	e8 07       	cpc	r30, r24
    2172:	f9 07       	cpc	r31, r25
    2174:	c0 f0       	brcs	.+48     	; 0x21a6 <__fp_cmp+0x46>
    2176:	12 16       	cp	r1, r18
    2178:	13 06       	cpc	r1, r19
    217a:	e4 07       	cpc	r30, r20
    217c:	f5 07       	cpc	r31, r21
    217e:	98 f0       	brcs	.+38     	; 0x21a6 <__fp_cmp+0x46>
    2180:	62 1b       	sub	r22, r18
    2182:	73 0b       	sbc	r23, r19
    2184:	84 0b       	sbc	r24, r20
    2186:	95 0b       	sbc	r25, r21
    2188:	39 f4       	brne	.+14     	; 0x2198 <__fp_cmp+0x38>
    218a:	0a 26       	eor	r0, r26
    218c:	61 f0       	breq	.+24     	; 0x21a6 <__fp_cmp+0x46>
    218e:	23 2b       	or	r18, r19
    2190:	24 2b       	or	r18, r20
    2192:	25 2b       	or	r18, r21
    2194:	21 f4       	brne	.+8      	; 0x219e <__fp_cmp+0x3e>
    2196:	08 95       	ret
    2198:	0a 26       	eor	r0, r26
    219a:	09 f4       	brne	.+2      	; 0x219e <__fp_cmp+0x3e>
    219c:	a1 40       	sbci	r26, 0x01	; 1
    219e:	a6 95       	lsr	r26
    21a0:	8f ef       	ldi	r24, 0xFF	; 255
    21a2:	81 1d       	adc	r24, r1
    21a4:	81 1d       	adc	r24, r1
    21a6:	08 95       	ret

000021a8 <__fp_inf>:
    21a8:	97 f9       	bld	r25, 7
    21aa:	9f 67       	ori	r25, 0x7F	; 127
    21ac:	80 e8       	ldi	r24, 0x80	; 128
    21ae:	70 e0       	ldi	r23, 0x00	; 0
    21b0:	60 e0       	ldi	r22, 0x00	; 0
    21b2:	08 95       	ret

000021b4 <__fp_nan>:
    21b4:	9f ef       	ldi	r25, 0xFF	; 255
    21b6:	80 ec       	ldi	r24, 0xC0	; 192
    21b8:	08 95       	ret

000021ba <__fp_pscA>:
    21ba:	00 24       	eor	r0, r0
    21bc:	0a 94       	dec	r0
    21be:	16 16       	cp	r1, r22
    21c0:	17 06       	cpc	r1, r23
    21c2:	18 06       	cpc	r1, r24
    21c4:	09 06       	cpc	r0, r25
    21c6:	08 95       	ret

000021c8 <__fp_pscB>:
    21c8:	00 24       	eor	r0, r0
    21ca:	0a 94       	dec	r0
    21cc:	12 16       	cp	r1, r18
    21ce:	13 06       	cpc	r1, r19
    21d0:	14 06       	cpc	r1, r20
    21d2:	05 06       	cpc	r0, r21
    21d4:	08 95       	ret

000021d6 <__fp_round>:
    21d6:	09 2e       	mov	r0, r25
    21d8:	03 94       	inc	r0
    21da:	00 0c       	add	r0, r0
    21dc:	11 f4       	brne	.+4      	; 0x21e2 <__fp_round+0xc>
    21de:	88 23       	and	r24, r24
    21e0:	52 f0       	brmi	.+20     	; 0x21f6 <__fp_round+0x20>
    21e2:	bb 0f       	add	r27, r27
    21e4:	40 f4       	brcc	.+16     	; 0x21f6 <__fp_round+0x20>
    21e6:	bf 2b       	or	r27, r31
    21e8:	11 f4       	brne	.+4      	; 0x21ee <__fp_round+0x18>
    21ea:	60 ff       	sbrs	r22, 0
    21ec:	04 c0       	rjmp	.+8      	; 0x21f6 <__fp_round+0x20>
    21ee:	6f 5f       	subi	r22, 0xFF	; 255
    21f0:	7f 4f       	sbci	r23, 0xFF	; 255
    21f2:	8f 4f       	sbci	r24, 0xFF	; 255
    21f4:	9f 4f       	sbci	r25, 0xFF	; 255
    21f6:	08 95       	ret

000021f8 <__fp_split3>:
    21f8:	57 fd       	sbrc	r21, 7
    21fa:	90 58       	subi	r25, 0x80	; 128
    21fc:	44 0f       	add	r20, r20
    21fe:	55 1f       	adc	r21, r21
    2200:	59 f0       	breq	.+22     	; 0x2218 <__fp_splitA+0x10>
    2202:	5f 3f       	cpi	r21, 0xFF	; 255
    2204:	71 f0       	breq	.+28     	; 0x2222 <__fp_splitA+0x1a>
    2206:	47 95       	ror	r20

00002208 <__fp_splitA>:
    2208:	88 0f       	add	r24, r24
    220a:	97 fb       	bst	r25, 7
    220c:	99 1f       	adc	r25, r25
    220e:	61 f0       	breq	.+24     	; 0x2228 <__fp_splitA+0x20>
    2210:	9f 3f       	cpi	r25, 0xFF	; 255
    2212:	79 f0       	breq	.+30     	; 0x2232 <__fp_splitA+0x2a>
    2214:	87 95       	ror	r24
    2216:	08 95       	ret
    2218:	12 16       	cp	r1, r18
    221a:	13 06       	cpc	r1, r19
    221c:	14 06       	cpc	r1, r20
    221e:	55 1f       	adc	r21, r21
    2220:	f2 cf       	rjmp	.-28     	; 0x2206 <__fp_split3+0xe>
    2222:	46 95       	lsr	r20
    2224:	f1 df       	rcall	.-30     	; 0x2208 <__fp_splitA>
    2226:	08 c0       	rjmp	.+16     	; 0x2238 <__fp_splitA+0x30>
    2228:	16 16       	cp	r1, r22
    222a:	17 06       	cpc	r1, r23
    222c:	18 06       	cpc	r1, r24
    222e:	99 1f       	adc	r25, r25
    2230:	f1 cf       	rjmp	.-30     	; 0x2214 <__fp_splitA+0xc>
    2232:	86 95       	lsr	r24
    2234:	71 05       	cpc	r23, r1
    2236:	61 05       	cpc	r22, r1
    2238:	08 94       	sec
    223a:	08 95       	ret

0000223c <__fp_zero>:
    223c:	e8 94       	clt

0000223e <__fp_szero>:
    223e:	bb 27       	eor	r27, r27
    2240:	66 27       	eor	r22, r22
    2242:	77 27       	eor	r23, r23
    2244:	cb 01       	movw	r24, r22
    2246:	97 f9       	bld	r25, 7
    2248:	08 95       	ret

0000224a <__gesf2>:
    224a:	8a df       	rcall	.-236    	; 0x2160 <__fp_cmp>
    224c:	08 f4       	brcc	.+2      	; 0x2250 <__gesf2+0x6>
    224e:	8f ef       	ldi	r24, 0xFF	; 255
    2250:	08 95       	ret

00002252 <__mulsf3>:
    2252:	0b d0       	rcall	.+22     	; 0x226a <__mulsf3x>
    2254:	c0 cf       	rjmp	.-128    	; 0x21d6 <__fp_round>
    2256:	b1 df       	rcall	.-158    	; 0x21ba <__fp_pscA>
    2258:	28 f0       	brcs	.+10     	; 0x2264 <__mulsf3+0x12>
    225a:	b6 df       	rcall	.-148    	; 0x21c8 <__fp_pscB>
    225c:	18 f0       	brcs	.+6      	; 0x2264 <__mulsf3+0x12>
    225e:	95 23       	and	r25, r21
    2260:	09 f0       	breq	.+2      	; 0x2264 <__mulsf3+0x12>
    2262:	a2 cf       	rjmp	.-188    	; 0x21a8 <__fp_inf>
    2264:	a7 cf       	rjmp	.-178    	; 0x21b4 <__fp_nan>
    2266:	11 24       	eor	r1, r1
    2268:	ea cf       	rjmp	.-44     	; 0x223e <__fp_szero>

0000226a <__mulsf3x>:
    226a:	c6 df       	rcall	.-116    	; 0x21f8 <__fp_split3>
    226c:	a0 f3       	brcs	.-24     	; 0x2256 <__mulsf3+0x4>

0000226e <__mulsf3_pse>:
    226e:	95 9f       	mul	r25, r21
    2270:	d1 f3       	breq	.-12     	; 0x2266 <__mulsf3+0x14>
    2272:	95 0f       	add	r25, r21
    2274:	50 e0       	ldi	r21, 0x00	; 0
    2276:	55 1f       	adc	r21, r21
    2278:	62 9f       	mul	r22, r18
    227a:	f0 01       	movw	r30, r0
    227c:	72 9f       	mul	r23, r18
    227e:	bb 27       	eor	r27, r27
    2280:	f0 0d       	add	r31, r0
    2282:	b1 1d       	adc	r27, r1
    2284:	63 9f       	mul	r22, r19
    2286:	aa 27       	eor	r26, r26
    2288:	f0 0d       	add	r31, r0
    228a:	b1 1d       	adc	r27, r1
    228c:	aa 1f       	adc	r26, r26
    228e:	64 9f       	mul	r22, r20
    2290:	66 27       	eor	r22, r22
    2292:	b0 0d       	add	r27, r0
    2294:	a1 1d       	adc	r26, r1
    2296:	66 1f       	adc	r22, r22
    2298:	82 9f       	mul	r24, r18
    229a:	22 27       	eor	r18, r18
    229c:	b0 0d       	add	r27, r0
    229e:	a1 1d       	adc	r26, r1
    22a0:	62 1f       	adc	r22, r18
    22a2:	73 9f       	mul	r23, r19
    22a4:	b0 0d       	add	r27, r0
    22a6:	a1 1d       	adc	r26, r1
    22a8:	62 1f       	adc	r22, r18
    22aa:	83 9f       	mul	r24, r19
    22ac:	a0 0d       	add	r26, r0
    22ae:	61 1d       	adc	r22, r1
    22b0:	22 1f       	adc	r18, r18
    22b2:	74 9f       	mul	r23, r20
    22b4:	33 27       	eor	r19, r19
    22b6:	a0 0d       	add	r26, r0
    22b8:	61 1d       	adc	r22, r1
    22ba:	23 1f       	adc	r18, r19
    22bc:	84 9f       	mul	r24, r20
    22be:	60 0d       	add	r22, r0
    22c0:	21 1d       	adc	r18, r1
    22c2:	82 2f       	mov	r24, r18
    22c4:	76 2f       	mov	r23, r22
    22c6:	6a 2f       	mov	r22, r26
    22c8:	11 24       	eor	r1, r1
    22ca:	9f 57       	subi	r25, 0x7F	; 127
    22cc:	50 40       	sbci	r21, 0x00	; 0
    22ce:	8a f0       	brmi	.+34     	; 0x22f2 <__mulsf3_pse+0x84>
    22d0:	e1 f0       	breq	.+56     	; 0x230a <__mulsf3_pse+0x9c>
    22d2:	88 23       	and	r24, r24
    22d4:	4a f0       	brmi	.+18     	; 0x22e8 <__mulsf3_pse+0x7a>
    22d6:	ee 0f       	add	r30, r30
    22d8:	ff 1f       	adc	r31, r31
    22da:	bb 1f       	adc	r27, r27
    22dc:	66 1f       	adc	r22, r22
    22de:	77 1f       	adc	r23, r23
    22e0:	88 1f       	adc	r24, r24
    22e2:	91 50       	subi	r25, 0x01	; 1
    22e4:	50 40       	sbci	r21, 0x00	; 0
    22e6:	a9 f7       	brne	.-22     	; 0x22d2 <__mulsf3_pse+0x64>
    22e8:	9e 3f       	cpi	r25, 0xFE	; 254
    22ea:	51 05       	cpc	r21, r1
    22ec:	70 f0       	brcs	.+28     	; 0x230a <__mulsf3_pse+0x9c>
    22ee:	5c cf       	rjmp	.-328    	; 0x21a8 <__fp_inf>
    22f0:	a6 cf       	rjmp	.-180    	; 0x223e <__fp_szero>
    22f2:	5f 3f       	cpi	r21, 0xFF	; 255
    22f4:	ec f3       	brlt	.-6      	; 0x22f0 <__mulsf3_pse+0x82>
    22f6:	98 3e       	cpi	r25, 0xE8	; 232
    22f8:	dc f3       	brlt	.-10     	; 0x22f0 <__mulsf3_pse+0x82>
    22fa:	86 95       	lsr	r24
    22fc:	77 95       	ror	r23
    22fe:	67 95       	ror	r22
    2300:	b7 95       	ror	r27
    2302:	f7 95       	ror	r31
    2304:	e7 95       	ror	r30
    2306:	9f 5f       	subi	r25, 0xFF	; 255
    2308:	c1 f7       	brne	.-16     	; 0x22fa <__mulsf3_pse+0x8c>
    230a:	fe 2b       	or	r31, r30
    230c:	88 0f       	add	r24, r24
    230e:	91 1d       	adc	r25, r1
    2310:	96 95       	lsr	r25
    2312:	87 95       	ror	r24
    2314:	97 f9       	bld	r25, 7
    2316:	08 95       	ret
    2318:	11 f4       	brne	.+4      	; 0x231e <__mulsf3_pse+0xb0>
    231a:	0e f4       	brtc	.+2      	; 0x231e <__mulsf3_pse+0xb0>
    231c:	4b cf       	rjmp	.-362    	; 0x21b4 <__fp_nan>
    231e:	3e c0       	rjmp	.+124    	; 0x239c <__fp_mpack>

00002320 <sqrt>:
    2320:	73 df       	rcall	.-282    	; 0x2208 <__fp_splitA>
    2322:	d0 f3       	brcs	.-12     	; 0x2318 <__mulsf3_pse+0xaa>
    2324:	99 23       	and	r25, r25
    2326:	d9 f3       	breq	.-10     	; 0x231e <__mulsf3_pse+0xb0>
    2328:	ce f3       	brts	.-14     	; 0x231c <__mulsf3_pse+0xae>
    232a:	9f 57       	subi	r25, 0x7F	; 127
    232c:	55 0b       	sbc	r21, r21
    232e:	87 ff       	sbrs	r24, 7
    2330:	43 d0       	rcall	.+134    	; 0x23b8 <__fp_norm2>
    2332:	00 24       	eor	r0, r0
    2334:	a0 e6       	ldi	r26, 0x60	; 96
    2336:	40 ea       	ldi	r20, 0xA0	; 160
    2338:	90 01       	movw	r18, r0
    233a:	80 58       	subi	r24, 0x80	; 128
    233c:	56 95       	lsr	r21
    233e:	97 95       	ror	r25
    2340:	28 f4       	brcc	.+10     	; 0x234c <sqrt+0x2c>
    2342:	80 5c       	subi	r24, 0xC0	; 192
    2344:	66 0f       	add	r22, r22
    2346:	77 1f       	adc	r23, r23
    2348:	88 1f       	adc	r24, r24
    234a:	20 f0       	brcs	.+8      	; 0x2354 <sqrt+0x34>
    234c:	26 17       	cp	r18, r22
    234e:	37 07       	cpc	r19, r23
    2350:	48 07       	cpc	r20, r24
    2352:	30 f4       	brcc	.+12     	; 0x2360 <sqrt+0x40>
    2354:	62 1b       	sub	r22, r18
    2356:	73 0b       	sbc	r23, r19
    2358:	84 0b       	sbc	r24, r20
    235a:	20 29       	or	r18, r0
    235c:	31 29       	or	r19, r1
    235e:	4a 2b       	or	r20, r26
    2360:	a6 95       	lsr	r26
    2362:	17 94       	ror	r1
    2364:	07 94       	ror	r0
    2366:	20 25       	eor	r18, r0
    2368:	31 25       	eor	r19, r1
    236a:	4a 27       	eor	r20, r26
    236c:	58 f7       	brcc	.-42     	; 0x2344 <sqrt+0x24>
    236e:	66 0f       	add	r22, r22
    2370:	77 1f       	adc	r23, r23
    2372:	88 1f       	adc	r24, r24
    2374:	20 f0       	brcs	.+8      	; 0x237e <sqrt+0x5e>
    2376:	26 17       	cp	r18, r22
    2378:	37 07       	cpc	r19, r23
    237a:	48 07       	cpc	r20, r24
    237c:	30 f4       	brcc	.+12     	; 0x238a <sqrt+0x6a>
    237e:	62 0b       	sbc	r22, r18
    2380:	73 0b       	sbc	r23, r19
    2382:	84 0b       	sbc	r24, r20
    2384:	20 0d       	add	r18, r0
    2386:	31 1d       	adc	r19, r1
    2388:	41 1d       	adc	r20, r1
    238a:	a0 95       	com	r26
    238c:	81 f7       	brne	.-32     	; 0x236e <sqrt+0x4e>
    238e:	b9 01       	movw	r22, r18
    2390:	84 2f       	mov	r24, r20
    2392:	91 58       	subi	r25, 0x81	; 129
    2394:	88 0f       	add	r24, r24
    2396:	96 95       	lsr	r25
    2398:	87 95       	ror	r24
    239a:	08 95       	ret

0000239c <__fp_mpack>:
    239c:	9f 3f       	cpi	r25, 0xFF	; 255
    239e:	31 f0       	breq	.+12     	; 0x23ac <__fp_mpack_finite+0xc>

000023a0 <__fp_mpack_finite>:
    23a0:	91 50       	subi	r25, 0x01	; 1
    23a2:	20 f4       	brcc	.+8      	; 0x23ac <__fp_mpack_finite+0xc>
    23a4:	87 95       	ror	r24
    23a6:	77 95       	ror	r23
    23a8:	67 95       	ror	r22
    23aa:	b7 95       	ror	r27
    23ac:	88 0f       	add	r24, r24
    23ae:	91 1d       	adc	r25, r1
    23b0:	96 95       	lsr	r25
    23b2:	87 95       	ror	r24
    23b4:	97 f9       	bld	r25, 7
    23b6:	08 95       	ret

000023b8 <__fp_norm2>:
    23b8:	91 50       	subi	r25, 0x01	; 1
    23ba:	50 40       	sbci	r21, 0x00	; 0
    23bc:	66 0f       	add	r22, r22
    23be:	77 1f       	adc	r23, r23
    23c0:	88 1f       	adc	r24, r24
    23c2:	d2 f7       	brpl	.-12     	; 0x23b8 <__fp_norm2>
    23c4:	08 95       	ret

000023c6 <__mulsi3>:
    23c6:	62 9f       	mul	r22, r18
    23c8:	d0 01       	movw	r26, r0
    23ca:	73 9f       	mul	r23, r19
    23cc:	f0 01       	movw	r30, r0
    23ce:	82 9f       	mul	r24, r18
    23d0:	e0 0d       	add	r30, r0
    23d2:	f1 1d       	adc	r31, r1
    23d4:	64 9f       	mul	r22, r20
    23d6:	e0 0d       	add	r30, r0
    23d8:	f1 1d       	adc	r31, r1
    23da:	92 9f       	mul	r25, r18
    23dc:	f0 0d       	add	r31, r0
    23de:	83 9f       	mul	r24, r19
    23e0:	f0 0d       	add	r31, r0
    23e2:	74 9f       	mul	r23, r20
    23e4:	f0 0d       	add	r31, r0
    23e6:	65 9f       	mul	r22, r21
    23e8:	f0 0d       	add	r31, r0
    23ea:	99 27       	eor	r25, r25
    23ec:	72 9f       	mul	r23, r18
    23ee:	b0 0d       	add	r27, r0
    23f0:	e1 1d       	adc	r30, r1
    23f2:	f9 1f       	adc	r31, r25
    23f4:	63 9f       	mul	r22, r19
    23f6:	b0 0d       	add	r27, r0
    23f8:	e1 1d       	adc	r30, r1
    23fa:	f9 1f       	adc	r31, r25
    23fc:	bd 01       	movw	r22, r26
    23fe:	cf 01       	movw	r24, r30
    2400:	11 24       	eor	r1, r1
    2402:	08 95       	ret

00002404 <__udivmodhi4>:
    2404:	aa 1b       	sub	r26, r26
    2406:	bb 1b       	sub	r27, r27
    2408:	51 e1       	ldi	r21, 0x11	; 17
    240a:	07 c0       	rjmp	.+14     	; 0x241a <__udivmodhi4_ep>

0000240c <__udivmodhi4_loop>:
    240c:	aa 1f       	adc	r26, r26
    240e:	bb 1f       	adc	r27, r27
    2410:	a6 17       	cp	r26, r22
    2412:	b7 07       	cpc	r27, r23
    2414:	10 f0       	brcs	.+4      	; 0x241a <__udivmodhi4_ep>
    2416:	a6 1b       	sub	r26, r22
    2418:	b7 0b       	sbc	r27, r23

0000241a <__udivmodhi4_ep>:
    241a:	88 1f       	adc	r24, r24
    241c:	99 1f       	adc	r25, r25
    241e:	5a 95       	dec	r21
    2420:	a9 f7       	brne	.-22     	; 0x240c <__udivmodhi4_loop>
    2422:	80 95       	com	r24
    2424:	90 95       	com	r25
    2426:	bc 01       	movw	r22, r24
    2428:	cd 01       	movw	r24, r26
    242a:	08 95       	ret

0000242c <__divmodhi4>:
    242c:	97 fb       	bst	r25, 7
    242e:	09 2e       	mov	r0, r25
    2430:	07 26       	eor	r0, r23
    2432:	0a d0       	rcall	.+20     	; 0x2448 <__divmodhi4_neg1>
    2434:	77 fd       	sbrc	r23, 7
    2436:	04 d0       	rcall	.+8      	; 0x2440 <__divmodhi4_neg2>
    2438:	e5 df       	rcall	.-54     	; 0x2404 <__udivmodhi4>
    243a:	06 d0       	rcall	.+12     	; 0x2448 <__divmodhi4_neg1>
    243c:	00 20       	and	r0, r0
    243e:	1a f4       	brpl	.+6      	; 0x2446 <__divmodhi4_exit>

00002440 <__divmodhi4_neg2>:
    2440:	70 95       	com	r23
    2442:	61 95       	neg	r22
    2444:	7f 4f       	sbci	r23, 0xFF	; 255

00002446 <__divmodhi4_exit>:
    2446:	08 95       	ret

00002448 <__divmodhi4_neg1>:
    2448:	f6 f7       	brtc	.-4      	; 0x2446 <__divmodhi4_exit>
    244a:	90 95       	com	r25
    244c:	81 95       	neg	r24
    244e:	9f 4f       	sbci	r25, 0xFF	; 255
    2450:	08 95       	ret

00002452 <__divmodsi4>:
    2452:	97 fb       	bst	r25, 7
    2454:	09 2e       	mov	r0, r25
    2456:	05 26       	eor	r0, r21
    2458:	0e d0       	rcall	.+28     	; 0x2476 <__divmodsi4_neg1>
    245a:	57 fd       	sbrc	r21, 7
    245c:	04 d0       	rcall	.+8      	; 0x2466 <__divmodsi4_neg2>
    245e:	14 d0       	rcall	.+40     	; 0x2488 <__udivmodsi4>
    2460:	0a d0       	rcall	.+20     	; 0x2476 <__divmodsi4_neg1>
    2462:	00 1c       	adc	r0, r0
    2464:	38 f4       	brcc	.+14     	; 0x2474 <__divmodsi4_exit>

00002466 <__divmodsi4_neg2>:
    2466:	50 95       	com	r21
    2468:	40 95       	com	r20
    246a:	30 95       	com	r19
    246c:	21 95       	neg	r18
    246e:	3f 4f       	sbci	r19, 0xFF	; 255
    2470:	4f 4f       	sbci	r20, 0xFF	; 255
    2472:	5f 4f       	sbci	r21, 0xFF	; 255

00002474 <__divmodsi4_exit>:
    2474:	08 95       	ret

00002476 <__divmodsi4_neg1>:
    2476:	f6 f7       	brtc	.-4      	; 0x2474 <__divmodsi4_exit>
    2478:	90 95       	com	r25
    247a:	80 95       	com	r24
    247c:	70 95       	com	r23
    247e:	61 95       	neg	r22
    2480:	7f 4f       	sbci	r23, 0xFF	; 255
    2482:	8f 4f       	sbci	r24, 0xFF	; 255
    2484:	9f 4f       	sbci	r25, 0xFF	; 255
    2486:	08 95       	ret

00002488 <__udivmodsi4>:
    2488:	a1 e2       	ldi	r26, 0x21	; 33
    248a:	1a 2e       	mov	r1, r26
    248c:	aa 1b       	sub	r26, r26
    248e:	bb 1b       	sub	r27, r27
    2490:	fd 01       	movw	r30, r26
    2492:	0d c0       	rjmp	.+26     	; 0x24ae <__udivmodsi4_ep>

00002494 <__udivmodsi4_loop>:
    2494:	aa 1f       	adc	r26, r26
    2496:	bb 1f       	adc	r27, r27
    2498:	ee 1f       	adc	r30, r30
    249a:	ff 1f       	adc	r31, r31
    249c:	a2 17       	cp	r26, r18
    249e:	b3 07       	cpc	r27, r19
    24a0:	e4 07       	cpc	r30, r20
    24a2:	f5 07       	cpc	r31, r21
    24a4:	20 f0       	brcs	.+8      	; 0x24ae <__udivmodsi4_ep>
    24a6:	a2 1b       	sub	r26, r18
    24a8:	b3 0b       	sbc	r27, r19
    24aa:	e4 0b       	sbc	r30, r20
    24ac:	f5 0b       	sbc	r31, r21

000024ae <__udivmodsi4_ep>:
    24ae:	66 1f       	adc	r22, r22
    24b0:	77 1f       	adc	r23, r23
    24b2:	88 1f       	adc	r24, r24
    24b4:	99 1f       	adc	r25, r25
    24b6:	1a 94       	dec	r1
    24b8:	69 f7       	brne	.-38     	; 0x2494 <__udivmodsi4_loop>
    24ba:	60 95       	com	r22
    24bc:	70 95       	com	r23
    24be:	80 95       	com	r24
    24c0:	90 95       	com	r25
    24c2:	9b 01       	movw	r18, r22
    24c4:	ac 01       	movw	r20, r24
    24c6:	bd 01       	movw	r22, r26
    24c8:	cf 01       	movw	r24, r30
    24ca:	08 95       	ret

000024cc <__eerd_word_m168>:
    24cc:	a8 e1       	ldi	r26, 0x18	; 24
    24ce:	b0 e0       	ldi	r27, 0x00	; 0
    24d0:	42 e0       	ldi	r20, 0x02	; 2
    24d2:	50 e0       	ldi	r21, 0x00	; 0
    24d4:	0c 94 73 12 	jmp	0x24e6	; 0x24e6 <__eerd_blraw_m168>

000024d8 <__eewr_word_m168>:
    24d8:	0e 94 81 12 	call	0x2502	; 0x2502 <__eewr_byte_m168>
    24dc:	27 2f       	mov	r18, r23
    24de:	0c 94 82 12 	jmp	0x2504	; 0x2504 <__eewr_r18_m168>

000024e2 <__eerd_block_m168>:
    24e2:	dc 01       	movw	r26, r24
    24e4:	cb 01       	movw	r24, r22

000024e6 <__eerd_blraw_m168>:
    24e6:	fc 01       	movw	r30, r24
    24e8:	f9 99       	sbic	0x1f, 1	; 31
    24ea:	fe cf       	rjmp	.-4      	; 0x24e8 <__eerd_blraw_m168+0x2>
    24ec:	06 c0       	rjmp	.+12     	; 0x24fa <__eerd_blraw_m168+0x14>
    24ee:	f2 bd       	out	0x22, r31	; 34
    24f0:	e1 bd       	out	0x21, r30	; 33
    24f2:	f8 9a       	sbi	0x1f, 0	; 31
    24f4:	31 96       	adiw	r30, 0x01	; 1
    24f6:	00 b4       	in	r0, 0x20	; 32
    24f8:	0d 92       	st	X+, r0
    24fa:	41 50       	subi	r20, 0x01	; 1
    24fc:	50 40       	sbci	r21, 0x00	; 0
    24fe:	b8 f7       	brcc	.-18     	; 0x24ee <__eerd_blraw_m168+0x8>
    2500:	08 95       	ret

00002502 <__eewr_byte_m168>:
    2502:	26 2f       	mov	r18, r22

00002504 <__eewr_r18_m168>:
    2504:	f9 99       	sbic	0x1f, 1	; 31
    2506:	fe cf       	rjmp	.-4      	; 0x2504 <__eewr_r18_m168>
    2508:	1f ba       	out	0x1f, r1	; 31
    250a:	92 bd       	out	0x22, r25	; 34
    250c:	81 bd       	out	0x21, r24	; 33
    250e:	20 bd       	out	0x20, r18	; 32
    2510:	0f b6       	in	r0, 0x3f	; 63
    2512:	f8 94       	cli
    2514:	fa 9a       	sbi	0x1f, 2	; 31
    2516:	f9 9a       	sbi	0x1f, 1	; 31
    2518:	0f be       	out	0x3f, r0	; 63
    251a:	01 96       	adiw	r24, 0x01	; 1
    251c:	08 95       	ret

0000251e <_exit>:
    251e:	f8 94       	cli

00002520 <__stop_program>:
    2520:	ff cf       	rjmp	.-2      	; 0x2520 <__stop_program>
