

================================================================
== Vivado HLS Report for 'Conv'
================================================================
* Date:           Mon May 11 19:55:56 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        conv
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.880 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       78|       78| 0.780 us | 0.780 us |   78|   78|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv_label0  |       76|       76|        17|         12|          1|     6|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|     36|      -|      -|    -|
|Expression       |        -|      0|      0|    655|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    454|    -|
|Register         |        -|      -|    568|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|     36|    568|   1109|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|     40|      1|      5|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |Conv_mac_muladd_8bkb_U1   |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U2   |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U3   |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U4   |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U5   |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U7   |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U8   |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U9   |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U11  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U13  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U14  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U15  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U17  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U19  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U20  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U22  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U23  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U24  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U26  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U29  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U31  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U32  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U34  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8bkb_U36  |Conv_mac_muladd_8bkb  | i0 + i1 * i2 |
    |Conv_mac_muladd_8cud_U6   |Conv_mac_muladd_8cud  | i0 + i1 * i2 |
    |Conv_mac_muladd_8cud_U10  |Conv_mac_muladd_8cud  | i0 + i1 * i2 |
    |Conv_mac_muladd_8cud_U12  |Conv_mac_muladd_8cud  | i0 + i1 * i2 |
    |Conv_mac_muladd_8cud_U16  |Conv_mac_muladd_8cud  | i0 + i1 * i2 |
    |Conv_mac_muladd_8cud_U18  |Conv_mac_muladd_8cud  | i0 + i1 * i2 |
    |Conv_mac_muladd_8cud_U21  |Conv_mac_muladd_8cud  | i0 + i1 * i2 |
    |Conv_mac_muladd_8cud_U25  |Conv_mac_muladd_8cud  | i0 + i1 * i2 |
    |Conv_mac_muladd_8cud_U27  |Conv_mac_muladd_8cud  | i0 + i1 * i2 |
    |Conv_mac_muladd_8cud_U28  |Conv_mac_muladd_8cud  | i0 + i1 * i2 |
    |Conv_mac_muladd_8cud_U30  |Conv_mac_muladd_8cud  | i0 + i1 * i2 |
    |Conv_mac_muladd_8cud_U33  |Conv_mac_muladd_8cud  | i0 + i1 * i2 |
    |Conv_mac_muladd_8cud_U35  |Conv_mac_muladd_8cud  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_438_p2            |     *    |      0|  0|  41|           8|           8|
    |grp_fu_444_p2            |     *    |      0|  0|  41|           8|           8|
    |grp_fu_450_p2            |     *    |      0|  0|  41|           8|           8|
    |grp_fu_455_p2            |     *    |      0|  0|  41|           8|           8|
    |grp_fu_460_p2            |     *    |      0|  0|  41|           8|           8|
    |grp_fu_465_p2            |     *    |      0|  0|  41|           8|           8|
    |add_ln1353_1_fu_618_p2   |     +    |      0|  0|  12|           2|           3|
    |add_ln214_1_fu_686_p2    |     +    |      0|  0|  15|           2|           7|
    |add_ln214_2_fu_700_p2    |     +    |      0|  0|  15|           3|           7|
    |add_ln214_3_fu_714_p2    |     +    |      0|  0|  15|           3|           7|
    |add_ln214_fu_672_p2      |     +    |      0|  0|  15|           2|           7|
    |add_ln700_12_fu_967_p2   |     +    |      0|  0|   8|           8|           8|
    |add_ln700_16_fu_837_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln700_17_fu_971_p2   |     +    |      0|  0|   8|           8|           8|
    |add_ln700_21_fu_881_p2   |     +    |      0|  0|   8|           8|           8|
    |add_ln700_25_fu_885_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln700_26_fu_889_p2   |     +    |      0|  0|   8|           8|           8|
    |add_ln700_30_fu_942_p2   |     +    |      0|  0|   8|           8|           8|
    |add_ln700_34_fu_946_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln700_35_fu_950_p2   |     +    |      0|  0|   8|           8|           8|
    |add_ln700_39_fu_990_p2   |     +    |      0|  0|   8|           8|           8|
    |add_ln700_3_fu_976_p2    |     +    |      0|  0|   8|           8|           8|
    |add_ln700_43_fu_994_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln700_44_fu_998_p2   |     +    |      0|  0|   8|           8|           8|
    |add_ln700_48_fu_1004_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln700_52_fu_1008_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln700_53_fu_1012_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln700_7_fu_980_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln700_8_fu_984_p2    |     +    |      0|  0|   8|           8|           8|
    |r_V_fu_537_p2            |     +    |      0|  0|  12|           3|           1|
    |sub_ln214_fu_567_p2      |     -    |      0|  0|  15|           7|           7|
    |icmp_ln887_fu_531_p2     |   icmp   |      0|  0|   9|           3|           3|
    |or_ln214_fu_628_p2       |    or    |      0|  0|   8|           8|           1|
    |or_ln22_10_fu_797_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln22_11_fu_807_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln22_12_fu_817_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln22_13_fu_827_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln22_14_fu_841_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln22_15_fu_851_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln22_16_fu_861_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln22_17_fu_871_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln22_18_fu_896_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln22_19_fu_957_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln22_1_fu_594_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln22_20_fu_906_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln22_2_fu_650_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln22_3_fu_661_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln22_4_fu_735_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln22_5_fu_746_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln22_6_fu_757_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln22_7_fu_767_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln22_8_fu_777_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln22_9_fu_787_p2      |    or    |      0|  0|   5|           5|           3|
    |or_ln22_fu_920_p2        |    or    |      0|  0|   5|           5|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 655|         331|         288|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  62|         15|    1|         15|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_phi_mux_p_0191_0_phi_fu_431_p4  |   9|          2|    3|          6|
    |feature_V_address0                 |  38|          7|    3|         21|
    |feature_V_address1                 |  38|          7|    3|         21|
    |feature_V_d0                       |  21|          4|    8|         32|
    |feature_V_d1                       |  21|          4|    8|         32|
    |grp_fu_438_p0                      |  15|          3|    8|         24|
    |grp_fu_444_p0                      |  15|          3|    8|         24|
    |img_V_address0                     |  56|         13|    3|         39|
    |img_V_address1                     |  56|         13|    3|         39|
    |p_0191_0_reg_427                   |   9|          2|    3|          6|
    |reg_478                            |   9|          2|    8|         16|
    |reg_483                            |   9|          2|    8|         16|
    |reg_496                            |   9|          2|    8|         16|
    |reg_505                            |   9|          2|    8|         16|
    |reg_514                            |   9|          2|    8|         16|
    |weight_V_address0                  |  33|          6|    2|         12|
    |weight_V_address1                  |  27|          5|    2|         10|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 454|         96|   96|        363|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln1353_1_reg_1353                    |   3|   0|    3|          0|
    |add_ln700_11_reg_1572                    |   8|   0|    8|          0|
    |add_ln700_13_reg_1592                    |   8|   0|    8|          0|
    |add_ln700_15_reg_1597                    |   8|   0|    8|          0|
    |add_ln700_16_reg_1618                    |   8|   0|    8|          0|
    |add_ln700_17_reg_1743                    |   8|   0|    8|          0|
    |add_ln700_18_reg_1503                    |   8|   0|    8|          0|
    |add_ln700_1_reg_1464                     |   8|   0|    8|          0|
    |add_ln700_20_reg_1623                    |   8|   0|    8|          0|
    |add_ln700_22_reg_1643                    |   8|   0|    8|          0|
    |add_ln700_24_reg_1648                    |   8|   0|    8|          0|
    |add_ln700_27_reg_1557                    |   8|   0|    8|          0|
    |add_ln700_29_reg_1668                    |   8|   0|    8|          0|
    |add_ln700_2_reg_1723                     |   8|   0|    8|          0|
    |add_ln700_31_reg_1673                    |   8|   0|    8|          0|
    |add_ln700_33_reg_1703                    |   8|   0|    8|          0|
    |add_ln700_36_reg_1587                    |   8|   0|    8|          0|
    |add_ln700_37_reg_1708                    |   8|   0|    8|          0|
    |add_ln700_38_reg_1748                    |   8|   0|    8|          0|
    |add_ln700_40_reg_1753                    |   8|   0|    8|          0|
    |add_ln700_42_reg_1763                    |   8|   0|    8|          0|
    |add_ln700_44_reg_1773                    |   8|   0|    8|          0|
    |add_ln700_45_reg_1638                    |   8|   0|    8|          0|
    |add_ln700_46_reg_1768                    |   8|   0|    8|          0|
    |add_ln700_47_reg_1778                    |   8|   0|    8|          0|
    |add_ln700_49_reg_1783                    |   8|   0|    8|          0|
    |add_ln700_4_reg_1532                     |   8|   0|    8|          0|
    |add_ln700_51_reg_1788                    |   8|   0|    8|          0|
    |add_ln700_5_reg_1537                     |   8|   0|    8|          0|
    |add_ln700_6_reg_1738                     |   8|   0|    8|          0|
    |add_ln700_8_reg_1758                     |   8|   0|    8|          0|
    |add_ln700_9_reg_1728                     |   8|   0|    8|          0|
    |add_ln700_reg_1718                       |   8|   0|    8|          0|
    |ap_CS_fsm                                |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |feature_V_addr_1_reg_1363                |   2|   0|    3|          1|
    |feature_V_addr_1_reg_1363_pp0_iter1_reg  |   2|   0|    3|          1|
    |feature_V_addr_2_reg_1413                |   2|   0|    3|          1|
    |feature_V_addr_3_reg_1418                |   2|   0|    3|          1|
    |feature_V_addr_4_reg_1423                |   2|   0|    3|          1|
    |feature_V_addr_4_reg_1423_pp0_iter1_reg  |   2|   0|    3|          1|
    |feature_V_addr_5_reg_1428                |   2|   0|    3|          1|
    |feature_V_addr_5_reg_1428_pp0_iter1_reg  |   2|   0|    3|          1|
    |feature_V_addr_reg_1328                  |   2|   0|    3|          1|
    |feature_V_addr_reg_1328_pp0_iter1_reg    |   2|   0|    3|          1|
    |feature_V_load_1_reg_1408                |   8|   0|    8|          0|
    |feature_V_load_3_reg_1469                |   8|   0|    8|          0|
    |feature_V_load_5_reg_1508                |   8|   0|    8|          0|
    |feature_V_load_reg_1368                  |   8|   0|    8|          0|
    |icmp_ln887_reg_1305                      |   1|   0|    1|          0|
    |icmp_ln887_reg_1305_pp0_iter1_reg        |   1|   0|    1|          0|
    |img_V_load_14_reg_1602                   |   8|   0|    8|          0|
    |img_V_load_18_reg_1653                   |   8|   0|    8|          0|
    |mul_ln700_22_reg_1552                    |   8|   0|    8|          0|
    |mul_ln700_52_reg_1683                    |   8|   0|    8|          0|
    |p_0191_0_reg_427                         |   3|   0|    3|          0|
    |r_V_reg_1309                             |   3|   0|    3|          0|
    |reg_470                                  |   8|   0|    8|          0|
    |reg_474                                  |   8|   0|    8|          0|
    |reg_478                                  |   8|   0|    8|          0|
    |reg_483                                  |   8|   0|    8|          0|
    |reg_488                                  |   8|   0|    8|          0|
    |reg_492                                  |   8|   0|    8|          0|
    |reg_496                                  |   8|   0|    8|          0|
    |reg_501                                  |   8|   0|    8|          0|
    |reg_505                                  |   8|   0|    8|          0|
    |reg_510                                  |   8|   0|    8|          0|
    |reg_514                                  |   8|   0|    8|          0|
    |reg_519                                  |   8|   0|    8|          0|
    |reg_523                                  |   8|   0|    8|          0|
    |reg_527                                  |   8|   0|    8|          0|
    |shl_ln_reg_1315                          |   3|   0|    6|          3|
    |sub_ln214_reg_1320                       |   6|   0|    7|          1|
    |trunc_ln21_1_reg_1379                    |   2|   0|    5|          3|
    |trunc_ln21_2_reg_1439                    |   2|   0|    5|          3|
    |trunc_ln21_4_reg_1358                    |   2|   0|    2|          0|
    |trunc_ln_reg_1333                        |   2|   0|    5|          3|
    |weight_V_load_1_reg_1513                 |   8|   0|    8|          0|
    |weight_V_load_2_reg_1373                 |   8|   0|    8|          0|
    |weight_V_load_3_reg_1388                 |   8|   0|    8|          0|
    |weight_V_load_4_reg_1433                 |   8|   0|    8|          0|
    |weight_V_load_5_reg_1523                 |   8|   0|    8|          0|
    |weight_V_load_6_reg_1562                 |   8|   0|    8|          0|
    |weight_V_load_7_reg_1453                 |   8|   0|    8|          0|
    |weight_V_load_8_reg_1483                 |   8|   0|    8|          0|
    |weight_V_load_reg_1474                   |   8|   0|    8|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 568|   0|  591|         23|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     Conv     | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     Conv     | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     Conv     | return value |
|ap_done             | out |    1| ap_ctrl_hs |     Conv     | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     Conv     | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     Conv     | return value |
|img_V_address0      | out |    3|  ap_memory |     img_V    |     array    |
|img_V_ce0           | out |    1|  ap_memory |     img_V    |     array    |
|img_V_q0            |  in |    8|  ap_memory |     img_V    |     array    |
|img_V_address1      | out |    3|  ap_memory |     img_V    |     array    |
|img_V_ce1           | out |    1|  ap_memory |     img_V    |     array    |
|img_V_q1            |  in |    8|  ap_memory |     img_V    |     array    |
|weight_V_address0   | out |    2|  ap_memory |   weight_V   |     array    |
|weight_V_ce0        | out |    1|  ap_memory |   weight_V   |     array    |
|weight_V_q0         |  in |    8|  ap_memory |   weight_V   |     array    |
|weight_V_address1   | out |    2|  ap_memory |   weight_V   |     array    |
|weight_V_ce1        | out |    1|  ap_memory |   weight_V   |     array    |
|weight_V_q1         |  in |    8|  ap_memory |   weight_V   |     array    |
|feature_V_address0  | out |    3|  ap_memory |   feature_V  |     array    |
|feature_V_ce0       | out |    1|  ap_memory |   feature_V  |     array    |
|feature_V_we0       | out |    1|  ap_memory |   feature_V  |     array    |
|feature_V_d0        | out |    8|  ap_memory |   feature_V  |     array    |
|feature_V_q0        |  in |    8|  ap_memory |   feature_V  |     array    |
|feature_V_address1  | out |    3|  ap_memory |   feature_V  |     array    |
|feature_V_ce1       | out |    1|  ap_memory |   feature_V  |     array    |
|feature_V_we1       | out |    1|  ap_memory |   feature_V  |     array    |
|feature_V_d1        | out |    8|  ap_memory |   feature_V  |     array    |
|feature_V_q1        |  in |    8|  ap_memory |   feature_V  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

