read -sv run_verilog_mid/adder_32b_9_96_1d0f12ad2de50314d449e731858ee466.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_96_1d0f12ad2de50314d449e731858ee466_yosys.v
