

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_38_1'
================================================================
* Date:           Wed Dec 20 21:42:19 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  5.150 us|  5.150 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1  |      513|      513|        73|          7|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 73


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 7, D = 73, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.65>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 76 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln41_25_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_25"   --->   Operation 78 'read' 'bitcast_ln41_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln41_24_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_24"   --->   Operation 79 'read' 'bitcast_ln41_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln41_23_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_23"   --->   Operation 80 'read' 'bitcast_ln41_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln41_22_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_22"   --->   Operation 81 'read' 'bitcast_ln41_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln41_21_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_21"   --->   Operation 82 'read' 'bitcast_ln41_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln41_20_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_20"   --->   Operation 83 'read' 'bitcast_ln41_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln41_19_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_19"   --->   Operation 84 'read' 'bitcast_ln41_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln41_18_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_18"   --->   Operation 85 'read' 'bitcast_ln41_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln41_17_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_17"   --->   Operation 86 'read' 'bitcast_ln41_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln41_16_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_16"   --->   Operation 87 'read' 'bitcast_ln41_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln41_15_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_15"   --->   Operation 88 'read' 'bitcast_ln41_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln41_14_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_14"   --->   Operation 89 'read' 'bitcast_ln41_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln41_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_1"   --->   Operation 90 'read' 'bitcast_ln41_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_40_2.i"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j"   --->   Operation 93 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.86ns)   --->   "%icmp_ln38 = icmp_eq  i7 %j_2, i7 64" [backprop.c:38]   --->   Operation 94 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %VITIS_LOOP_40_2.i.split, void %for.inc.i.i.preheader.exitStub" [backprop.c:38]   --->   Operation 95 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%empty_39 = trunc i7 %j_2"   --->   Operation 96 'trunc' 'empty_39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i6 %empty_39" [backprop.c:41]   --->   Operation 97 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (2.04ns)   --->   "%mul_ln41 = mul i10 %zext_ln41_1, i10 13" [backprop.c:41]   --->   Operation 98 'mul' 'mul_ln41' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i10 %mul_ln41" [backprop.c:41]   --->   Operation 99 'zext' 'zext_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln41" [backprop.c:41]   --->   Operation 100 'getelementptr' 'weights1_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (2.26ns)   --->   "%weights1_load = load i10 %weights1_addr" [backprop.c:41]   --->   Operation 101 'load' 'weights1_load' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1 : Operation 102 [1/1] (1.34ns)   --->   "%add_ln41 = add i10 %mul_ln41, i10 1" [backprop.c:41]   --->   Operation 102 'add' 'add_ln41' <Predicate = (!icmp_ln38)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i10 %add_ln41" [backprop.c:41]   --->   Operation 103 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%weights1_addr_1 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_2" [backprop.c:41]   --->   Operation 104 'getelementptr' 'weights1_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (2.26ns)   --->   "%weights1_load_1 = load i10 %weights1_addr_1" [backprop.c:41]   --->   Operation 105 'load' 'weights1_load_1' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 106 [1/2] (2.26ns)   --->   "%weights1_load = load i10 %weights1_addr" [backprop.c:41]   --->   Operation 106 'load' 'weights1_load' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_2 : Operation 107 [1/2] (2.26ns)   --->   "%weights1_load_1 = load i10 %weights1_addr_1" [backprop.c:41]   --->   Operation 107 'load' 'weights1_load_1' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_2 : Operation 108 [1/1] (1.34ns)   --->   "%add_ln41_1 = add i10 %mul_ln41, i10 2" [backprop.c:41]   --->   Operation 108 'add' 'add_ln41_1' <Predicate = (!icmp_ln38)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i10 %add_ln41_1" [backprop.c:41]   --->   Operation 109 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%weights1_addr_2 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_3" [backprop.c:41]   --->   Operation 110 'getelementptr' 'weights1_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (2.26ns)   --->   "%weights1_load_2 = load i10 %weights1_addr_2" [backprop.c:41]   --->   Operation 111 'load' 'weights1_load_2' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_2 : Operation 112 [1/1] (1.34ns)   --->   "%add_ln41_2 = add i10 %mul_ln41, i10 3" [backprop.c:41]   --->   Operation 112 'add' 'add_ln41_2' <Predicate = (!icmp_ln38)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i10 %add_ln41_2" [backprop.c:41]   --->   Operation 113 'zext' 'zext_ln41_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%weights1_addr_3 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_4" [backprop.c:41]   --->   Operation 114 'getelementptr' 'weights1_addr_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (2.26ns)   --->   "%weights1_load_3 = load i10 %weights1_addr_3" [backprop.c:41]   --->   Operation 115 'load' 'weights1_load_3' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i64 %weights1_load" [backprop.c:41]   --->   Operation 116 'bitcast' 'bitcast_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 117 [5/5] (7.14ns)   --->   "%mul8_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1_read" [backprop.c:41]   --->   Operation 117 'dmul' 'mul8_i' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln41_13 = bitcast i64 %weights1_load_1" [backprop.c:41]   --->   Operation 118 'bitcast' 'bitcast_ln41_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 119 [5/5] (7.14ns)   --->   "%mul8_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14_read" [backprop.c:41]   --->   Operation 119 'dmul' 'mul8_i_1' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/2] (2.26ns)   --->   "%weights1_load_2 = load i10 %weights1_addr_2" [backprop.c:41]   --->   Operation 120 'load' 'weights1_load_2' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_3 : Operation 121 [1/2] (2.26ns)   --->   "%weights1_load_3 = load i10 %weights1_addr_3" [backprop.c:41]   --->   Operation 121 'load' 'weights1_load_3' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_3 : Operation 122 [1/1] (1.34ns)   --->   "%add_ln41_3 = add i10 %mul_ln41, i10 4" [backprop.c:41]   --->   Operation 122 'add' 'add_ln41_3' <Predicate = (!icmp_ln38)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i10 %add_ln41_3" [backprop.c:41]   --->   Operation 123 'zext' 'zext_ln41_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%weights1_addr_4 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_5" [backprop.c:41]   --->   Operation 124 'getelementptr' 'weights1_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (2.26ns)   --->   "%weights1_load_4 = load i10 %weights1_addr_4" [backprop.c:41]   --->   Operation 125 'load' 'weights1_load_4' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_3 : Operation 126 [1/1] (1.34ns)   --->   "%add_ln41_4 = add i10 %mul_ln41, i10 5" [backprop.c:41]   --->   Operation 126 'add' 'add_ln41_4' <Predicate = (!icmp_ln38)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i10 %add_ln41_4" [backprop.c:41]   --->   Operation 127 'zext' 'zext_ln41_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%weights1_addr_5 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_6" [backprop.c:41]   --->   Operation 128 'getelementptr' 'weights1_addr_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (2.26ns)   --->   "%weights1_load_5 = load i10 %weights1_addr_5" [backprop.c:41]   --->   Operation 129 'load' 'weights1_load_5' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 130 [4/5] (7.14ns)   --->   "%mul8_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1_read" [backprop.c:41]   --->   Operation 130 'dmul' 'mul8_i' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [4/5] (7.14ns)   --->   "%mul8_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14_read" [backprop.c:41]   --->   Operation 131 'dmul' 'mul8_i_1' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln41_2 = bitcast i64 %weights1_load_2" [backprop.c:41]   --->   Operation 132 'bitcast' 'bitcast_ln41_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 133 [5/5] (7.14ns)   --->   "%mul8_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15_read" [backprop.c:41]   --->   Operation 133 'dmul' 'mul8_i_2' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln41_3 = bitcast i64 %weights1_load_3" [backprop.c:41]   --->   Operation 134 'bitcast' 'bitcast_ln41_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 135 [5/5] (7.14ns)   --->   "%mul8_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16_read" [backprop.c:41]   --->   Operation 135 'dmul' 'mul8_i_3' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/2] (2.26ns)   --->   "%weights1_load_4 = load i10 %weights1_addr_4" [backprop.c:41]   --->   Operation 136 'load' 'weights1_load_4' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_4 : Operation 137 [1/2] (2.26ns)   --->   "%weights1_load_5 = load i10 %weights1_addr_5" [backprop.c:41]   --->   Operation 137 'load' 'weights1_load_5' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_4 : Operation 138 [1/1] (1.34ns)   --->   "%add_ln41_5 = add i10 %mul_ln41, i10 6" [backprop.c:41]   --->   Operation 138 'add' 'add_ln41_5' <Predicate = (!icmp_ln38)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i10 %add_ln41_5" [backprop.c:41]   --->   Operation 139 'zext' 'zext_ln41_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%weights1_addr_6 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_7" [backprop.c:41]   --->   Operation 140 'getelementptr' 'weights1_addr_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 141 [2/2] (2.26ns)   --->   "%weights1_load_6 = load i10 %weights1_addr_6" [backprop.c:41]   --->   Operation 141 'load' 'weights1_load_6' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_4 : Operation 142 [1/1] (1.34ns)   --->   "%add_ln41_6 = add i10 %mul_ln41, i10 7" [backprop.c:41]   --->   Operation 142 'add' 'add_ln41_6' <Predicate = (!icmp_ln38)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln41_8 = zext i10 %add_ln41_6" [backprop.c:41]   --->   Operation 143 'zext' 'zext_ln41_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%weights1_addr_7 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_8" [backprop.c:41]   --->   Operation 144 'getelementptr' 'weights1_addr_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 145 [2/2] (2.26ns)   --->   "%weights1_load_7 = load i10 %weights1_addr_7" [backprop.c:41]   --->   Operation 145 'load' 'weights1_load_7' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 146 [3/5] (7.14ns)   --->   "%mul8_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1_read" [backprop.c:41]   --->   Operation 146 'dmul' 'mul8_i' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [3/5] (7.14ns)   --->   "%mul8_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14_read" [backprop.c:41]   --->   Operation 147 'dmul' 'mul8_i_1' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [4/5] (7.14ns)   --->   "%mul8_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15_read" [backprop.c:41]   --->   Operation 148 'dmul' 'mul8_i_2' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [4/5] (7.14ns)   --->   "%mul8_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16_read" [backprop.c:41]   --->   Operation 149 'dmul' 'mul8_i_3' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln41_4 = bitcast i64 %weights1_load_4" [backprop.c:41]   --->   Operation 150 'bitcast' 'bitcast_ln41_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 151 [5/5] (7.14ns)   --->   "%mul8_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17_read" [backprop.c:41]   --->   Operation 151 'dmul' 'mul8_i_4' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln41_5 = bitcast i64 %weights1_load_5" [backprop.c:41]   --->   Operation 152 'bitcast' 'bitcast_ln41_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 153 [5/5] (7.14ns)   --->   "%mul8_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18_read" [backprop.c:41]   --->   Operation 153 'dmul' 'mul8_i_5' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/2] (2.26ns)   --->   "%weights1_load_6 = load i10 %weights1_addr_6" [backprop.c:41]   --->   Operation 154 'load' 'weights1_load_6' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_5 : Operation 155 [1/2] (2.26ns)   --->   "%weights1_load_7 = load i10 %weights1_addr_7" [backprop.c:41]   --->   Operation 155 'load' 'weights1_load_7' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_5 : Operation 156 [1/1] (1.34ns)   --->   "%add_ln41_7 = add i10 %mul_ln41, i10 8" [backprop.c:41]   --->   Operation 156 'add' 'add_ln41_7' <Predicate = (!icmp_ln38)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln41_9 = zext i10 %add_ln41_7" [backprop.c:41]   --->   Operation 157 'zext' 'zext_ln41_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%weights1_addr_8 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_9" [backprop.c:41]   --->   Operation 158 'getelementptr' 'weights1_addr_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 159 [2/2] (2.26ns)   --->   "%weights1_load_8 = load i10 %weights1_addr_8" [backprop.c:41]   --->   Operation 159 'load' 'weights1_load_8' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_5 : Operation 160 [1/1] (1.34ns)   --->   "%add_ln41_8 = add i10 %mul_ln41, i10 9" [backprop.c:41]   --->   Operation 160 'add' 'add_ln41_8' <Predicate = (!icmp_ln38)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln41_10 = zext i10 %add_ln41_8" [backprop.c:41]   --->   Operation 161 'zext' 'zext_ln41_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%weights1_addr_9 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_10" [backprop.c:41]   --->   Operation 162 'getelementptr' 'weights1_addr_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 163 [2/2] (2.26ns)   --->   "%weights1_load_9 = load i10 %weights1_addr_9" [backprop.c:41]   --->   Operation 163 'load' 'weights1_load_9' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 164 [2/5] (7.14ns)   --->   "%mul8_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1_read" [backprop.c:41]   --->   Operation 164 'dmul' 'mul8_i' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [2/5] (7.14ns)   --->   "%mul8_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14_read" [backprop.c:41]   --->   Operation 165 'dmul' 'mul8_i_1' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [3/5] (7.14ns)   --->   "%mul8_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15_read" [backprop.c:41]   --->   Operation 166 'dmul' 'mul8_i_2' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [3/5] (7.14ns)   --->   "%mul8_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16_read" [backprop.c:41]   --->   Operation 167 'dmul' 'mul8_i_3' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [4/5] (7.14ns)   --->   "%mul8_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17_read" [backprop.c:41]   --->   Operation 168 'dmul' 'mul8_i_4' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [4/5] (7.14ns)   --->   "%mul8_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18_read" [backprop.c:41]   --->   Operation 169 'dmul' 'mul8_i_5' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln41_6 = bitcast i64 %weights1_load_6" [backprop.c:41]   --->   Operation 170 'bitcast' 'bitcast_ln41_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 171 [5/5] (7.14ns)   --->   "%mul8_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19_read" [backprop.c:41]   --->   Operation 171 'dmul' 'mul8_i_6' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%bitcast_ln41_7 = bitcast i64 %weights1_load_7" [backprop.c:41]   --->   Operation 172 'bitcast' 'bitcast_ln41_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 173 [5/5] (7.14ns)   --->   "%mul8_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20_read" [backprop.c:41]   --->   Operation 173 'dmul' 'mul8_i_7' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/2] (2.26ns)   --->   "%weights1_load_8 = load i10 %weights1_addr_8" [backprop.c:41]   --->   Operation 174 'load' 'weights1_load_8' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_6 : Operation 175 [1/2] (2.26ns)   --->   "%weights1_load_9 = load i10 %weights1_addr_9" [backprop.c:41]   --->   Operation 175 'load' 'weights1_load_9' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_6 : Operation 176 [1/1] (1.34ns)   --->   "%add_ln41_9 = add i10 %mul_ln41, i10 10" [backprop.c:41]   --->   Operation 176 'add' 'add_ln41_9' <Predicate = (!icmp_ln38)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln41_11 = zext i10 %add_ln41_9" [backprop.c:41]   --->   Operation 177 'zext' 'zext_ln41_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%weights1_addr_10 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_11" [backprop.c:41]   --->   Operation 178 'getelementptr' 'weights1_addr_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 179 [2/2] (2.26ns)   --->   "%weights1_load_10 = load i10 %weights1_addr_10" [backprop.c:41]   --->   Operation 179 'load' 'weights1_load_10' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_6 : Operation 180 [1/1] (1.34ns)   --->   "%add_ln41_10 = add i10 %mul_ln41, i10 11" [backprop.c:41]   --->   Operation 180 'add' 'add_ln41_10' <Predicate = (!icmp_ln38)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln41_12 = zext i10 %add_ln41_10" [backprop.c:41]   --->   Operation 181 'zext' 'zext_ln41_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%weights1_addr_11 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_12" [backprop.c:41]   --->   Operation 182 'getelementptr' 'weights1_addr_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 183 [2/2] (2.26ns)   --->   "%weights1_load_11 = load i10 %weights1_addr_11" [backprop.c:41]   --->   Operation 183 'load' 'weights1_load_11' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 184 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 185 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (1.27ns)   --->   "%add_ln38 = add i7 %j_2, i7 1" [backprop.c:38]   --->   Operation 186 'add' 'add_ln38' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/5] (7.14ns)   --->   "%mul8_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1_read" [backprop.c:41]   --->   Operation 187 'dmul' 'mul8_i' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/5] (7.14ns)   --->   "%mul8_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14_read" [backprop.c:41]   --->   Operation 188 'dmul' 'mul8_i_1' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [2/5] (7.14ns)   --->   "%mul8_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15_read" [backprop.c:41]   --->   Operation 189 'dmul' 'mul8_i_2' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [2/5] (7.14ns)   --->   "%mul8_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16_read" [backprop.c:41]   --->   Operation 190 'dmul' 'mul8_i_3' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [3/5] (7.14ns)   --->   "%mul8_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17_read" [backprop.c:41]   --->   Operation 191 'dmul' 'mul8_i_4' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [3/5] (7.14ns)   --->   "%mul8_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18_read" [backprop.c:41]   --->   Operation 192 'dmul' 'mul8_i_5' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [4/5] (7.14ns)   --->   "%mul8_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19_read" [backprop.c:41]   --->   Operation 193 'dmul' 'mul8_i_6' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [4/5] (7.14ns)   --->   "%mul8_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20_read" [backprop.c:41]   --->   Operation 194 'dmul' 'mul8_i_7' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln41_8 = bitcast i64 %weights1_load_8" [backprop.c:41]   --->   Operation 195 'bitcast' 'bitcast_ln41_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 196 [5/5] (7.14ns)   --->   "%mul8_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21_read" [backprop.c:41]   --->   Operation 196 'dmul' 'mul8_i_8' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln41_9 = bitcast i64 %weights1_load_9" [backprop.c:41]   --->   Operation 197 'bitcast' 'bitcast_ln41_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 198 [5/5] (7.14ns)   --->   "%mul8_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22_read" [backprop.c:41]   --->   Operation 198 'dmul' 'mul8_i_9' <Predicate = (!icmp_ln38)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/2] (2.26ns)   --->   "%weights1_load_10 = load i10 %weights1_addr_10" [backprop.c:41]   --->   Operation 199 'load' 'weights1_load_10' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_7 : Operation 200 [1/2] (2.26ns)   --->   "%weights1_load_11 = load i10 %weights1_addr_11" [backprop.c:41]   --->   Operation 200 'load' 'weights1_load_11' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_7 : Operation 201 [1/1] (1.34ns)   --->   "%add_ln41_11 = add i10 %mul_ln41, i10 12" [backprop.c:41]   --->   Operation 201 'add' 'add_ln41_11' <Predicate = (!icmp_ln38)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln41_13 = zext i10 %add_ln41_11" [backprop.c:41]   --->   Operation 202 'zext' 'zext_ln41_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%weights1_addr_12 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_13" [backprop.c:41]   --->   Operation 203 'getelementptr' 'weights1_addr_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 204 [2/2] (2.26ns)   --->   "%weights1_load_12 = load i10 %weights1_addr_12" [backprop.c:41]   --->   Operation 204 'load' 'weights1_load_12' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_7 : Operation 205 [1/1] (0.84ns)   --->   "%store_ln38 = store i7 %add_ln38, i7 %j" [backprop.c:38]   --->   Operation 205 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.84>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 206 [5/5] (5.86ns)   --->   "%add11_i = dadd i64 %mul8_i, i64 0" [backprop.c:41]   --->   Operation 206 'dadd' 'add11_i' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/5] (7.14ns)   --->   "%mul8_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15_read" [backprop.c:41]   --->   Operation 207 'dmul' 'mul8_i_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/5] (7.14ns)   --->   "%mul8_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16_read" [backprop.c:41]   --->   Operation 208 'dmul' 'mul8_i_3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [2/5] (7.14ns)   --->   "%mul8_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17_read" [backprop.c:41]   --->   Operation 209 'dmul' 'mul8_i_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [2/5] (7.14ns)   --->   "%mul8_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18_read" [backprop.c:41]   --->   Operation 210 'dmul' 'mul8_i_5' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [3/5] (7.14ns)   --->   "%mul8_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19_read" [backprop.c:41]   --->   Operation 211 'dmul' 'mul8_i_6' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [3/5] (7.14ns)   --->   "%mul8_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20_read" [backprop.c:41]   --->   Operation 212 'dmul' 'mul8_i_7' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [4/5] (7.14ns)   --->   "%mul8_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21_read" [backprop.c:41]   --->   Operation 213 'dmul' 'mul8_i_8' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [4/5] (7.14ns)   --->   "%mul8_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22_read" [backprop.c:41]   --->   Operation 214 'dmul' 'mul8_i_9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln41_10 = bitcast i64 %weights1_load_10" [backprop.c:41]   --->   Operation 215 'bitcast' 'bitcast_ln41_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [5/5] (7.14ns)   --->   "%mul8_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23_read" [backprop.c:41]   --->   Operation 216 'dmul' 'mul8_i_s' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln41_11 = bitcast i64 %weights1_load_11" [backprop.c:41]   --->   Operation 217 'bitcast' 'bitcast_ln41_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [5/5] (7.14ns)   --->   "%mul8_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24_read" [backprop.c:41]   --->   Operation 218 'dmul' 'mul8_i_10' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/2] (2.26ns)   --->   "%weights1_load_12 = load i10 %weights1_addr_12" [backprop.c:41]   --->   Operation 219 'load' 'weights1_load_12' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 220 [4/5] (5.86ns)   --->   "%add11_i = dadd i64 %mul8_i, i64 0" [backprop.c:41]   --->   Operation 220 'dadd' 'add11_i' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/5] (7.14ns)   --->   "%mul8_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17_read" [backprop.c:41]   --->   Operation 221 'dmul' 'mul8_i_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/5] (7.14ns)   --->   "%mul8_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18_read" [backprop.c:41]   --->   Operation 222 'dmul' 'mul8_i_5' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 223 [2/5] (7.14ns)   --->   "%mul8_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19_read" [backprop.c:41]   --->   Operation 223 'dmul' 'mul8_i_6' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [2/5] (7.14ns)   --->   "%mul8_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20_read" [backprop.c:41]   --->   Operation 224 'dmul' 'mul8_i_7' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [3/5] (7.14ns)   --->   "%mul8_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21_read" [backprop.c:41]   --->   Operation 225 'dmul' 'mul8_i_8' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [3/5] (7.14ns)   --->   "%mul8_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22_read" [backprop.c:41]   --->   Operation 226 'dmul' 'mul8_i_9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [4/5] (7.14ns)   --->   "%mul8_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23_read" [backprop.c:41]   --->   Operation 227 'dmul' 'mul8_i_s' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [4/5] (7.14ns)   --->   "%mul8_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24_read" [backprop.c:41]   --->   Operation 228 'dmul' 'mul8_i_10' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%bitcast_ln41_12 = bitcast i64 %weights1_load_12" [backprop.c:41]   --->   Operation 229 'bitcast' 'bitcast_ln41_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [5/5] (7.14ns)   --->   "%mul8_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25_read" [backprop.c:41]   --->   Operation 230 'dmul' 'mul8_i_11' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 231 [3/5] (5.86ns)   --->   "%add11_i = dadd i64 %mul8_i, i64 0" [backprop.c:41]   --->   Operation 231 'dadd' 'add11_i' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/5] (7.14ns)   --->   "%mul8_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19_read" [backprop.c:41]   --->   Operation 232 'dmul' 'mul8_i_6' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [1/5] (7.14ns)   --->   "%mul8_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20_read" [backprop.c:41]   --->   Operation 233 'dmul' 'mul8_i_7' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [2/5] (7.14ns)   --->   "%mul8_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21_read" [backprop.c:41]   --->   Operation 234 'dmul' 'mul8_i_8' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [2/5] (7.14ns)   --->   "%mul8_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22_read" [backprop.c:41]   --->   Operation 235 'dmul' 'mul8_i_9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 236 [3/5] (7.14ns)   --->   "%mul8_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23_read" [backprop.c:41]   --->   Operation 236 'dmul' 'mul8_i_s' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [3/5] (7.14ns)   --->   "%mul8_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24_read" [backprop.c:41]   --->   Operation 237 'dmul' 'mul8_i_10' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [4/5] (7.14ns)   --->   "%mul8_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25_read" [backprop.c:41]   --->   Operation 238 'dmul' 'mul8_i_11' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.14>
ST_11 : Operation 239 [2/5] (5.86ns)   --->   "%add11_i = dadd i64 %mul8_i, i64 0" [backprop.c:41]   --->   Operation 239 'dadd' 'add11_i' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/5] (7.14ns)   --->   "%mul8_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21_read" [backprop.c:41]   --->   Operation 240 'dmul' 'mul8_i_8' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [1/5] (7.14ns)   --->   "%mul8_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22_read" [backprop.c:41]   --->   Operation 241 'dmul' 'mul8_i_9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [2/5] (7.14ns)   --->   "%mul8_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23_read" [backprop.c:41]   --->   Operation 242 'dmul' 'mul8_i_s' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [2/5] (7.14ns)   --->   "%mul8_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24_read" [backprop.c:41]   --->   Operation 243 'dmul' 'mul8_i_10' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [3/5] (7.14ns)   --->   "%mul8_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25_read" [backprop.c:41]   --->   Operation 244 'dmul' 'mul8_i_11' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 245 [1/5] (5.86ns)   --->   "%add11_i = dadd i64 %mul8_i, i64 0" [backprop.c:41]   --->   Operation 245 'dadd' 'add11_i' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [1/5] (7.14ns)   --->   "%mul8_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23_read" [backprop.c:41]   --->   Operation 246 'dmul' 'mul8_i_s' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/5] (7.14ns)   --->   "%mul8_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24_read" [backprop.c:41]   --->   Operation 247 'dmul' 'mul8_i_10' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 248 [2/5] (7.14ns)   --->   "%mul8_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25_read" [backprop.c:41]   --->   Operation 248 'dmul' 'mul8_i_11' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.14>
ST_13 : Operation 249 [5/5] (5.86ns)   --->   "%add11_i_1 = dadd i64 %add11_i, i64 %mul8_i_1" [backprop.c:41]   --->   Operation 249 'dadd' 'add11_i_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 250 [1/5] (7.14ns)   --->   "%mul8_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25_read" [backprop.c:41]   --->   Operation 250 'dmul' 'mul8_i_11' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.86>
ST_14 : Operation 251 [4/5] (5.86ns)   --->   "%add11_i_1 = dadd i64 %add11_i, i64 %mul8_i_1" [backprop.c:41]   --->   Operation 251 'dadd' 'add11_i_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.86>
ST_15 : Operation 252 [3/5] (5.86ns)   --->   "%add11_i_1 = dadd i64 %add11_i, i64 %mul8_i_1" [backprop.c:41]   --->   Operation 252 'dadd' 'add11_i_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.86>
ST_16 : Operation 253 [2/5] (5.86ns)   --->   "%add11_i_1 = dadd i64 %add11_i, i64 %mul8_i_1" [backprop.c:41]   --->   Operation 253 'dadd' 'add11_i_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.86>
ST_17 : Operation 254 [1/5] (5.86ns)   --->   "%add11_i_1 = dadd i64 %add11_i, i64 %mul8_i_1" [backprop.c:41]   --->   Operation 254 'dadd' 'add11_i_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.86>
ST_18 : Operation 255 [5/5] (5.86ns)   --->   "%add11_i_2 = dadd i64 %add11_i_1, i64 %mul8_i_2" [backprop.c:41]   --->   Operation 255 'dadd' 'add11_i_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.86>
ST_19 : Operation 256 [4/5] (5.86ns)   --->   "%add11_i_2 = dadd i64 %add11_i_1, i64 %mul8_i_2" [backprop.c:41]   --->   Operation 256 'dadd' 'add11_i_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.86>
ST_20 : Operation 257 [3/5] (5.86ns)   --->   "%add11_i_2 = dadd i64 %add11_i_1, i64 %mul8_i_2" [backprop.c:41]   --->   Operation 257 'dadd' 'add11_i_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.86>
ST_21 : Operation 258 [2/5] (5.86ns)   --->   "%add11_i_2 = dadd i64 %add11_i_1, i64 %mul8_i_2" [backprop.c:41]   --->   Operation 258 'dadd' 'add11_i_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.86>
ST_22 : Operation 259 [1/5] (5.86ns)   --->   "%add11_i_2 = dadd i64 %add11_i_1, i64 %mul8_i_2" [backprop.c:41]   --->   Operation 259 'dadd' 'add11_i_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.86>
ST_23 : Operation 260 [5/5] (5.86ns)   --->   "%add11_i_3 = dadd i64 %add11_i_2, i64 %mul8_i_3" [backprop.c:41]   --->   Operation 260 'dadd' 'add11_i_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.86>
ST_24 : Operation 261 [4/5] (5.86ns)   --->   "%add11_i_3 = dadd i64 %add11_i_2, i64 %mul8_i_3" [backprop.c:41]   --->   Operation 261 'dadd' 'add11_i_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.86>
ST_25 : Operation 262 [3/5] (5.86ns)   --->   "%add11_i_3 = dadd i64 %add11_i_2, i64 %mul8_i_3" [backprop.c:41]   --->   Operation 262 'dadd' 'add11_i_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.86>
ST_26 : Operation 263 [2/5] (5.86ns)   --->   "%add11_i_3 = dadd i64 %add11_i_2, i64 %mul8_i_3" [backprop.c:41]   --->   Operation 263 'dadd' 'add11_i_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.86>
ST_27 : Operation 264 [1/5] (5.86ns)   --->   "%add11_i_3 = dadd i64 %add11_i_2, i64 %mul8_i_3" [backprop.c:41]   --->   Operation 264 'dadd' 'add11_i_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.86>
ST_28 : Operation 265 [5/5] (5.86ns)   --->   "%add11_i_4 = dadd i64 %add11_i_3, i64 %mul8_i_4" [backprop.c:41]   --->   Operation 265 'dadd' 'add11_i_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.86>
ST_29 : Operation 266 [4/5] (5.86ns)   --->   "%add11_i_4 = dadd i64 %add11_i_3, i64 %mul8_i_4" [backprop.c:41]   --->   Operation 266 'dadd' 'add11_i_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.86>
ST_30 : Operation 267 [3/5] (5.86ns)   --->   "%add11_i_4 = dadd i64 %add11_i_3, i64 %mul8_i_4" [backprop.c:41]   --->   Operation 267 'dadd' 'add11_i_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.86>
ST_31 : Operation 268 [2/5] (5.86ns)   --->   "%add11_i_4 = dadd i64 %add11_i_3, i64 %mul8_i_4" [backprop.c:41]   --->   Operation 268 'dadd' 'add11_i_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.86>
ST_32 : Operation 269 [1/5] (5.86ns)   --->   "%add11_i_4 = dadd i64 %add11_i_3, i64 %mul8_i_4" [backprop.c:41]   --->   Operation 269 'dadd' 'add11_i_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.86>
ST_33 : Operation 270 [5/5] (5.86ns)   --->   "%add11_i_5 = dadd i64 %add11_i_4, i64 %mul8_i_5" [backprop.c:41]   --->   Operation 270 'dadd' 'add11_i_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.86>
ST_34 : Operation 271 [4/5] (5.86ns)   --->   "%add11_i_5 = dadd i64 %add11_i_4, i64 %mul8_i_5" [backprop.c:41]   --->   Operation 271 'dadd' 'add11_i_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.86>
ST_35 : Operation 272 [3/5] (5.86ns)   --->   "%add11_i_5 = dadd i64 %add11_i_4, i64 %mul8_i_5" [backprop.c:41]   --->   Operation 272 'dadd' 'add11_i_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.86>
ST_36 : Operation 273 [2/5] (5.86ns)   --->   "%add11_i_5 = dadd i64 %add11_i_4, i64 %mul8_i_5" [backprop.c:41]   --->   Operation 273 'dadd' 'add11_i_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.86>
ST_37 : Operation 274 [1/5] (5.86ns)   --->   "%add11_i_5 = dadd i64 %add11_i_4, i64 %mul8_i_5" [backprop.c:41]   --->   Operation 274 'dadd' 'add11_i_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.86>
ST_38 : Operation 275 [5/5] (5.86ns)   --->   "%add11_i_6 = dadd i64 %add11_i_5, i64 %mul8_i_6" [backprop.c:41]   --->   Operation 275 'dadd' 'add11_i_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.86>
ST_39 : Operation 276 [4/5] (5.86ns)   --->   "%add11_i_6 = dadd i64 %add11_i_5, i64 %mul8_i_6" [backprop.c:41]   --->   Operation 276 'dadd' 'add11_i_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.86>
ST_40 : Operation 277 [3/5] (5.86ns)   --->   "%add11_i_6 = dadd i64 %add11_i_5, i64 %mul8_i_6" [backprop.c:41]   --->   Operation 277 'dadd' 'add11_i_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.86>
ST_41 : Operation 278 [2/5] (5.86ns)   --->   "%add11_i_6 = dadd i64 %add11_i_5, i64 %mul8_i_6" [backprop.c:41]   --->   Operation 278 'dadd' 'add11_i_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.86>
ST_42 : Operation 279 [1/5] (5.86ns)   --->   "%add11_i_6 = dadd i64 %add11_i_5, i64 %mul8_i_6" [backprop.c:41]   --->   Operation 279 'dadd' 'add11_i_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.86>
ST_43 : Operation 280 [5/5] (5.86ns)   --->   "%add11_i_7 = dadd i64 %add11_i_6, i64 %mul8_i_7" [backprop.c:41]   --->   Operation 280 'dadd' 'add11_i_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.86>
ST_44 : Operation 281 [4/5] (5.86ns)   --->   "%add11_i_7 = dadd i64 %add11_i_6, i64 %mul8_i_7" [backprop.c:41]   --->   Operation 281 'dadd' 'add11_i_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.86>
ST_45 : Operation 282 [3/5] (5.86ns)   --->   "%add11_i_7 = dadd i64 %add11_i_6, i64 %mul8_i_7" [backprop.c:41]   --->   Operation 282 'dadd' 'add11_i_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.86>
ST_46 : Operation 283 [2/5] (5.86ns)   --->   "%add11_i_7 = dadd i64 %add11_i_6, i64 %mul8_i_7" [backprop.c:41]   --->   Operation 283 'dadd' 'add11_i_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.86>
ST_47 : Operation 284 [1/5] (5.86ns)   --->   "%add11_i_7 = dadd i64 %add11_i_6, i64 %mul8_i_7" [backprop.c:41]   --->   Operation 284 'dadd' 'add11_i_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.86>
ST_48 : Operation 285 [5/5] (5.86ns)   --->   "%add11_i_8 = dadd i64 %add11_i_7, i64 %mul8_i_8" [backprop.c:41]   --->   Operation 285 'dadd' 'add11_i_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.86>
ST_49 : Operation 286 [4/5] (5.86ns)   --->   "%add11_i_8 = dadd i64 %add11_i_7, i64 %mul8_i_8" [backprop.c:41]   --->   Operation 286 'dadd' 'add11_i_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.86>
ST_50 : Operation 287 [3/5] (5.86ns)   --->   "%add11_i_8 = dadd i64 %add11_i_7, i64 %mul8_i_8" [backprop.c:41]   --->   Operation 287 'dadd' 'add11_i_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.86>
ST_51 : Operation 288 [2/5] (5.86ns)   --->   "%add11_i_8 = dadd i64 %add11_i_7, i64 %mul8_i_8" [backprop.c:41]   --->   Operation 288 'dadd' 'add11_i_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.86>
ST_52 : Operation 289 [1/5] (5.86ns)   --->   "%add11_i_8 = dadd i64 %add11_i_7, i64 %mul8_i_8" [backprop.c:41]   --->   Operation 289 'dadd' 'add11_i_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.86>
ST_53 : Operation 290 [5/5] (5.86ns)   --->   "%add11_i_9 = dadd i64 %add11_i_8, i64 %mul8_i_9" [backprop.c:41]   --->   Operation 290 'dadd' 'add11_i_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.86>
ST_54 : Operation 291 [4/5] (5.86ns)   --->   "%add11_i_9 = dadd i64 %add11_i_8, i64 %mul8_i_9" [backprop.c:41]   --->   Operation 291 'dadd' 'add11_i_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.86>
ST_55 : Operation 292 [3/5] (5.86ns)   --->   "%add11_i_9 = dadd i64 %add11_i_8, i64 %mul8_i_9" [backprop.c:41]   --->   Operation 292 'dadd' 'add11_i_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.86>
ST_56 : Operation 293 [2/5] (5.86ns)   --->   "%add11_i_9 = dadd i64 %add11_i_8, i64 %mul8_i_9" [backprop.c:41]   --->   Operation 293 'dadd' 'add11_i_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.86>
ST_57 : Operation 294 [1/5] (5.86ns)   --->   "%add11_i_9 = dadd i64 %add11_i_8, i64 %mul8_i_9" [backprop.c:41]   --->   Operation 294 'dadd' 'add11_i_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.86>
ST_58 : Operation 295 [5/5] (5.86ns)   --->   "%add11_i_s = dadd i64 %add11_i_9, i64 %mul8_i_s" [backprop.c:41]   --->   Operation 295 'dadd' 'add11_i_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.86>
ST_59 : Operation 296 [4/5] (5.86ns)   --->   "%add11_i_s = dadd i64 %add11_i_9, i64 %mul8_i_s" [backprop.c:41]   --->   Operation 296 'dadd' 'add11_i_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.86>
ST_60 : Operation 297 [3/5] (5.86ns)   --->   "%add11_i_s = dadd i64 %add11_i_9, i64 %mul8_i_s" [backprop.c:41]   --->   Operation 297 'dadd' 'add11_i_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.86>
ST_61 : Operation 298 [2/5] (5.86ns)   --->   "%add11_i_s = dadd i64 %add11_i_9, i64 %mul8_i_s" [backprop.c:41]   --->   Operation 298 'dadd' 'add11_i_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.86>
ST_62 : Operation 299 [1/5] (5.86ns)   --->   "%add11_i_s = dadd i64 %add11_i_9, i64 %mul8_i_s" [backprop.c:41]   --->   Operation 299 'dadd' 'add11_i_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.86>
ST_63 : Operation 300 [5/5] (5.86ns)   --->   "%add11_i_10 = dadd i64 %add11_i_s, i64 %mul8_i_10" [backprop.c:41]   --->   Operation 300 'dadd' 'add11_i_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.86>
ST_64 : Operation 301 [4/5] (5.86ns)   --->   "%add11_i_10 = dadd i64 %add11_i_s, i64 %mul8_i_10" [backprop.c:41]   --->   Operation 301 'dadd' 'add11_i_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.86>
ST_65 : Operation 302 [3/5] (5.86ns)   --->   "%add11_i_10 = dadd i64 %add11_i_s, i64 %mul8_i_10" [backprop.c:41]   --->   Operation 302 'dadd' 'add11_i_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.86>
ST_66 : Operation 303 [2/5] (5.86ns)   --->   "%add11_i_10 = dadd i64 %add11_i_s, i64 %mul8_i_10" [backprop.c:41]   --->   Operation 303 'dadd' 'add11_i_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 315 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 315 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 67 <SV = 66> <Delay = 5.86>
ST_67 : Operation 304 [1/5] (5.86ns)   --->   "%add11_i_10 = dadd i64 %add11_i_s, i64 %mul8_i_10" [backprop.c:41]   --->   Operation 304 'dadd' 'add11_i_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.86>
ST_68 : Operation 305 [5/5] (5.86ns)   --->   "%add11_i_11 = dadd i64 %add11_i_10, i64 %mul8_i_11" [backprop.c:41]   --->   Operation 305 'dadd' 'add11_i_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.86>
ST_69 : Operation 306 [4/5] (5.86ns)   --->   "%add11_i_11 = dadd i64 %add11_i_10, i64 %mul8_i_11" [backprop.c:41]   --->   Operation 306 'dadd' 'add11_i_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.86>
ST_70 : Operation 307 [3/5] (5.86ns)   --->   "%add11_i_11 = dadd i64 %add11_i_10, i64 %mul8_i_11" [backprop.c:41]   --->   Operation 307 'dadd' 'add11_i_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.86>
ST_71 : Operation 308 [2/5] (5.86ns)   --->   "%add11_i_11 = dadd i64 %add11_i_10, i64 %mul8_i_11" [backprop.c:41]   --->   Operation 308 'dadd' 'add11_i_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.86>
ST_72 : Operation 309 [1/5] (5.86ns)   --->   "%add11_i_11 = dadd i64 %add11_i_10, i64 %mul8_i_11" [backprop.c:41]   --->   Operation 309 'dadd' 'add11_i_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.26>
ST_73 : Operation 310 [1/1] (0.00ns)   --->   "%j_6_cast30 = zext i7 %j_2"   --->   Operation 310 'zext' 'j_6_cast30' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 311 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [backprop.c:37]   --->   Operation 311 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 312 [1/1] (0.00ns)   --->   "%activations1_addr = getelementptr i64 %activations1, i64 0, i64 %j_6_cast30" [backprop.c:39]   --->   Operation 312 'getelementptr' 'activations1_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 313 [1/1] (2.26ns)   --->   "%store_ln41 = store i64 %add11_i_11, i6 %activations1_addr" [backprop.c:41]   --->   Operation 313 'store' 'store_ln41' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_73 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_40_2.i" [backprop.c:38]   --->   Operation 314 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.65ns
The critical path consists of the following:
	'alloca' operation ('j') [16]  (0 ns)
	'load' operation ('j') on local variable 'j' [34]  (0 ns)
	'mul' operation ('mul_ln41', backprop.c:41) [46]  (2.04 ns)
	'add' operation ('add_ln41', backprop.c:41) [53]  (1.35 ns)
	'getelementptr' operation ('weights1_addr_1', backprop.c:41) [55]  (0 ns)
	'load' operation ('weights1_load_1', backprop.c:41) on array 'weights1' [56]  (2.27 ns)

 <State 2>: 3.61ns
The critical path consists of the following:
	'add' operation ('add_ln41_1', backprop.c:41) [60]  (1.35 ns)
	'getelementptr' operation ('weights1_addr_2', backprop.c:41) [62]  (0 ns)
	'load' operation ('weights1_load_2', backprop.c:41) on array 'weights1' [63]  (2.27 ns)

 <State 3>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i', backprop.c:41) [51]  (7.15 ns)

 <State 4>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i', backprop.c:41) [51]  (7.15 ns)

 <State 5>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i', backprop.c:41) [51]  (7.15 ns)

 <State 6>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i', backprop.c:41) [51]  (7.15 ns)

 <State 7>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i', backprop.c:41) [51]  (7.15 ns)

 <State 8>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i_2', backprop.c:41) [65]  (7.15 ns)

 <State 9>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i_4', backprop.c:41) [79]  (7.15 ns)

 <State 10>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i_6', backprop.c:41) [93]  (7.15 ns)

 <State 11>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i_8', backprop.c:41) [107]  (7.15 ns)

 <State 12>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i_s', backprop.c:41) [121]  (7.15 ns)

 <State 13>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i_11', backprop.c:41) [135]  (7.15 ns)

 <State 14>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_1', backprop.c:41) [59]  (5.87 ns)

 <State 15>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_1', backprop.c:41) [59]  (5.87 ns)

 <State 16>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_1', backprop.c:41) [59]  (5.87 ns)

 <State 17>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_1', backprop.c:41) [59]  (5.87 ns)

 <State 18>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_2', backprop.c:41) [66]  (5.87 ns)

 <State 19>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_2', backprop.c:41) [66]  (5.87 ns)

 <State 20>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_2', backprop.c:41) [66]  (5.87 ns)

 <State 21>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_2', backprop.c:41) [66]  (5.87 ns)

 <State 22>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_2', backprop.c:41) [66]  (5.87 ns)

 <State 23>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_3', backprop.c:41) [73]  (5.87 ns)

 <State 24>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_3', backprop.c:41) [73]  (5.87 ns)

 <State 25>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_3', backprop.c:41) [73]  (5.87 ns)

 <State 26>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_3', backprop.c:41) [73]  (5.87 ns)

 <State 27>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_3', backprop.c:41) [73]  (5.87 ns)

 <State 28>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_4', backprop.c:41) [80]  (5.87 ns)

 <State 29>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_4', backprop.c:41) [80]  (5.87 ns)

 <State 30>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_4', backprop.c:41) [80]  (5.87 ns)

 <State 31>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_4', backprop.c:41) [80]  (5.87 ns)

 <State 32>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_4', backprop.c:41) [80]  (5.87 ns)

 <State 33>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_5', backprop.c:41) [87]  (5.87 ns)

 <State 34>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_5', backprop.c:41) [87]  (5.87 ns)

 <State 35>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_5', backprop.c:41) [87]  (5.87 ns)

 <State 36>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_5', backprop.c:41) [87]  (5.87 ns)

 <State 37>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_5', backprop.c:41) [87]  (5.87 ns)

 <State 38>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_6', backprop.c:41) [94]  (5.87 ns)

 <State 39>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_6', backprop.c:41) [94]  (5.87 ns)

 <State 40>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_6', backprop.c:41) [94]  (5.87 ns)

 <State 41>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_6', backprop.c:41) [94]  (5.87 ns)

 <State 42>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_6', backprop.c:41) [94]  (5.87 ns)

 <State 43>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_7', backprop.c:41) [101]  (5.87 ns)

 <State 44>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_7', backprop.c:41) [101]  (5.87 ns)

 <State 45>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_7', backprop.c:41) [101]  (5.87 ns)

 <State 46>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_7', backprop.c:41) [101]  (5.87 ns)

 <State 47>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_7', backprop.c:41) [101]  (5.87 ns)

 <State 48>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_8', backprop.c:41) [108]  (5.87 ns)

 <State 49>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_8', backprop.c:41) [108]  (5.87 ns)

 <State 50>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_8', backprop.c:41) [108]  (5.87 ns)

 <State 51>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_8', backprop.c:41) [108]  (5.87 ns)

 <State 52>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_8', backprop.c:41) [108]  (5.87 ns)

 <State 53>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_9', backprop.c:41) [115]  (5.87 ns)

 <State 54>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_9', backprop.c:41) [115]  (5.87 ns)

 <State 55>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_9', backprop.c:41) [115]  (5.87 ns)

 <State 56>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_9', backprop.c:41) [115]  (5.87 ns)

 <State 57>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_9', backprop.c:41) [115]  (5.87 ns)

 <State 58>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_s', backprop.c:41) [122]  (5.87 ns)

 <State 59>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_s', backprop.c:41) [122]  (5.87 ns)

 <State 60>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_s', backprop.c:41) [122]  (5.87 ns)

 <State 61>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_s', backprop.c:41) [122]  (5.87 ns)

 <State 62>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_s', backprop.c:41) [122]  (5.87 ns)

 <State 63>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_10', backprop.c:41) [129]  (5.87 ns)

 <State 64>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_10', backprop.c:41) [129]  (5.87 ns)

 <State 65>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_10', backprop.c:41) [129]  (5.87 ns)

 <State 66>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_10', backprop.c:41) [129]  (5.87 ns)

 <State 67>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_10', backprop.c:41) [129]  (5.87 ns)

 <State 68>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_11', backprop.c:41) [136]  (5.87 ns)

 <State 69>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_11', backprop.c:41) [136]  (5.87 ns)

 <State 70>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_11', backprop.c:41) [136]  (5.87 ns)

 <State 71>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_11', backprop.c:41) [136]  (5.87 ns)

 <State 72>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i_11', backprop.c:41) [136]  (5.87 ns)

 <State 73>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('activations1_addr', backprop.c:39) [43]  (0 ns)
	'store' operation ('store_ln41', backprop.c:41) of variable 'add11_i_11', backprop.c:41 on array 'activations1' [137]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
