

================================================================
== Vitis HLS Report for 'compute_vec_mat'
================================================================
* Date:           Thu Oct  2 22:23:53 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.861 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   590603|   590603|  2.362 ms|  2.362 ms|  590603|  590603|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                                     |                                                          |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                               Instance                              |                          Module                          |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96                   |compute_vec_mat_Pipeline_VITIS_LOOP_48_1                  |      770|      770|  3.080 us|  3.080 us|     769|     769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134  |compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4  |   589830|   589830|  2.359 ms|  2.359 ms|  589829|  589829|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      2|     1307|     1784|     -|
|Memory               |       16|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        0|       53|     -|
|Register             |        -|      -|        8|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       16|      2|     1315|     1839|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |                               Instance                              |                          Module                          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96                   |compute_vec_mat_Pipeline_VITIS_LOOP_48_1                  |        0|   0|    23|    53|    0|
    |grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134  |compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4  |        0|   2|  1284|  1731|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                |                                                          |        0|   2|  1307|  1784|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                    Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |vec_local_U     |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_1_U   |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_2_U   |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_3_U   |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_4_U   |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_5_U   |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_6_U   |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_7_U   |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_8_U   |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_9_U   |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_10_U  |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_11_U  |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_12_U  |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_13_U  |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_14_U  |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_15_U  |compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                              |       16|  0|   0|    0|  4096|  512|    16|       131072|
    +----------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |   3|          5|    1|          5|
    |ap_done           |   1|          2|    1|          2|
    |real_start        |   1|          2|    1|          2|
    |vec_local_10_ce0  |   1|          2|    1|          2|
    |vec_local_10_ce1  |   1|          2|    1|          2|
    |vec_local_10_we1  |   1|          2|    1|          2|
    |vec_local_11_ce0  |   1|          2|    1|          2|
    |vec_local_11_ce1  |   1|          2|    1|          2|
    |vec_local_11_we1  |   1|          2|    1|          2|
    |vec_local_12_ce0  |   1|          2|    1|          2|
    |vec_local_12_ce1  |   1|          2|    1|          2|
    |vec_local_12_we1  |   1|          2|    1|          2|
    |vec_local_13_ce0  |   1|          2|    1|          2|
    |vec_local_13_ce1  |   1|          2|    1|          2|
    |vec_local_13_we1  |   1|          2|    1|          2|
    |vec_local_14_ce0  |   1|          2|    1|          2|
    |vec_local_14_ce1  |   1|          2|    1|          2|
    |vec_local_14_we1  |   1|          2|    1|          2|
    |vec_local_15_ce0  |   1|          2|    1|          2|
    |vec_local_15_ce1  |   1|          2|    1|          2|
    |vec_local_15_we1  |   1|          2|    1|          2|
    |vec_local_1_ce0   |   1|          2|    1|          2|
    |vec_local_1_ce1   |   1|          2|    1|          2|
    |vec_local_1_we1   |   1|          2|    1|          2|
    |vec_local_2_ce0   |   1|          2|    1|          2|
    |vec_local_2_ce1   |   1|          2|    1|          2|
    |vec_local_2_we1   |   1|          2|    1|          2|
    |vec_local_3_ce0   |   1|          2|    1|          2|
    |vec_local_3_ce1   |   1|          2|    1|          2|
    |vec_local_3_we1   |   1|          2|    1|          2|
    |vec_local_4_ce0   |   1|          2|    1|          2|
    |vec_local_4_ce1   |   1|          2|    1|          2|
    |vec_local_4_we1   |   1|          2|    1|          2|
    |vec_local_5_ce0   |   1|          2|    1|          2|
    |vec_local_5_ce1   |   1|          2|    1|          2|
    |vec_local_5_we1   |   1|          2|    1|          2|
    |vec_local_6_ce0   |   1|          2|    1|          2|
    |vec_local_6_ce1   |   1|          2|    1|          2|
    |vec_local_6_we1   |   1|          2|    1|          2|
    |vec_local_7_ce0   |   1|          2|    1|          2|
    |vec_local_7_ce1   |   1|          2|    1|          2|
    |vec_local_7_we1   |   1|          2|    1|          2|
    |vec_local_8_ce0   |   1|          2|    1|          2|
    |vec_local_8_ce1   |   1|          2|    1|          2|
    |vec_local_8_we1   |   1|          2|    1|          2|
    |vec_local_9_ce0   |   1|          2|    1|          2|
    |vec_local_9_ce1   |   1|          2|    1|          2|
    |vec_local_9_we1   |   1|          2|    1|          2|
    |vec_local_ce0     |   1|          2|    1|          2|
    |vec_local_ce1     |   1|          2|    1|          2|
    |vec_local_we1     |   1|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  53|        105|   51|        105|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                       Name                                       | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                         |  4|   0|    4|          0|
    |ap_done_reg                                                                       |  1|   0|    1|          0|
    |grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96_ap_start_reg                   |  1|   0|    1|          0|
    |grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                                    |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                             |  8|   0|    8|          0|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_vec_mat|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_vec_mat|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_vec_mat|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  compute_vec_mat|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_vec_mat|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  compute_vec_mat|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_vec_mat|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_vec_mat|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  compute_vec_mat|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  compute_vec_mat|  return value|
|vec_stream_dout            |   in|   32|     ap_fifo|       vec_stream|       pointer|
|vec_stream_empty_n         |   in|    1|     ap_fifo|       vec_stream|       pointer|
|vec_stream_read            |  out|    1|     ap_fifo|       vec_stream|       pointer|
|vec_stream_num_data_valid  |   in|    8|     ap_fifo|       vec_stream|       pointer|
|vec_stream_fifo_cap        |   in|    8|     ap_fifo|       vec_stream|       pointer|
|mat_stream_dout            |   in|   32|     ap_fifo|       mat_stream|       pointer|
|mat_stream_empty_n         |   in|    1|     ap_fifo|       mat_stream|       pointer|
|mat_stream_read            |  out|    1|     ap_fifo|       mat_stream|       pointer|
|mat_stream_num_data_valid  |   in|    9|     ap_fifo|       mat_stream|       pointer|
|mat_stream_fifo_cap        |   in|    9|     ap_fifo|       mat_stream|       pointer|
|res_stream_din             |  out|   32|     ap_fifo|       res_stream|       pointer|
|res_stream_full_n          |   in|    1|     ap_fifo|       res_stream|       pointer|
|res_stream_write           |  out|    1|     ap_fifo|       res_stream|       pointer|
|res_stream_num_data_valid  |   in|   32|     ap_fifo|       res_stream|       pointer|
|res_stream_fifo_cap        |   in|   32|     ap_fifo|       res_stream|       pointer|
+---------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.62>
ST_1 : Operation 5 [1/1] (0.62ns)   --->   "%vec_local = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 5 'alloca' 'vec_local' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 6 [1/1] (0.62ns)   --->   "%vec_local_1 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 6 'alloca' 'vec_local_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 7 [1/1] (0.62ns)   --->   "%vec_local_2 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 7 'alloca' 'vec_local_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 8 [1/1] (0.62ns)   --->   "%vec_local_3 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 8 'alloca' 'vec_local_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 9 [1/1] (0.62ns)   --->   "%vec_local_4 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 9 'alloca' 'vec_local_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 10 [1/1] (0.62ns)   --->   "%vec_local_5 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 10 'alloca' 'vec_local_5' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 11 [1/1] (0.62ns)   --->   "%vec_local_6 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 11 'alloca' 'vec_local_6' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 12 [1/1] (0.62ns)   --->   "%vec_local_7 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 12 'alloca' 'vec_local_7' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 13 [1/1] (0.62ns)   --->   "%vec_local_8 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 13 'alloca' 'vec_local_8' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 14 [1/1] (0.62ns)   --->   "%vec_local_9 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 14 'alloca' 'vec_local_9' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 15 [1/1] (0.62ns)   --->   "%vec_local_10 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 15 'alloca' 'vec_local_10' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 16 [1/1] (0.62ns)   --->   "%vec_local_11 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 16 'alloca' 'vec_local_11' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 17 [1/1] (0.62ns)   --->   "%vec_local_12 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 17 'alloca' 'vec_local_12' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (0.62ns)   --->   "%vec_local_13 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 18 'alloca' 'vec_local_13' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (0.62ns)   --->   "%vec_local_14 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 19 'alloca' 'vec_local_14' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 20 [1/1] (0.62ns)   --->   "%vec_local_15 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 20 'alloca' 'vec_local_15' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_vec_mat_Pipeline_VITIS_LOOP_48_1, i32 %vec_local_15, i32 %vec_local_14, i32 %vec_local_13, i32 %vec_local_12, i32 %vec_local_11, i32 %vec_local_10, i32 %vec_local_9, i32 %vec_local_8, i32 %vec_local_7, i32 %vec_local_6, i32 %vec_local_5, i32 %vec_local_4, i32 %vec_local_3, i32 %vec_local_2, i32 %vec_local_1, i32 %vec_local, i32 %vec_stream"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 22 [1/2] (1.28ns)   --->   "%call_ln0 = call void @compute_vec_mat_Pipeline_VITIS_LOOP_48_1, i32 %vec_local_15, i32 %vec_local_14, i32 %vec_local_13, i32 %vec_local_12, i32 %vec_local_11, i32 %vec_local_10, i32 %vec_local_9, i32 %vec_local_8, i32 %vec_local_7, i32 %vec_local_6, i32 %vec_local_5, i32 %vec_local_4, i32 %vec_local_3, i32 %vec_local_2, i32 %vec_local_1, i32 %vec_local, i32 %vec_stream"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%fence_ln62 = fence void @_ssdm_op_Fence, i32 %vec_stream, i32 4294967295, i32 %res_stream, i32 %mat_stream, i32 0" [kernel_MatMul.cpp:62]   --->   Operation 23 'fence' 'fence_ln62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%fence_ln62 = fence void @_ssdm_op_Fence, i32 %vec_stream, i32 4294967295, i32 %res_stream, i32 %mat_stream, i32 0" [kernel_MatMul.cpp:62]   --->   Operation 24 'fence' 'fence_ln62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4, i32 %res_stream, i32 %mat_stream, i32 %vec_local, i32 %vec_local_1, i32 %vec_local_2, i32 %vec_local_3, i32 %vec_local_4, i32 %vec_local_5, i32 %vec_local_6, i32 %vec_local_7, i32 %vec_local_8, i32 %vec_local_9, i32 %vec_local_10, i32 %vec_local_11, i32 %vec_local_12, i32 %vec_local_13, i32 %vec_local_14, i32 %vec_local_15"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 29 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 30 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 31 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 32 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 33 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 34 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 35 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 36 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 37 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 38 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 39 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 40 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 41 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 42 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 43 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 44 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4, i32 %res_stream, i32 %mat_stream, i32 %vec_local, i32 %vec_local_1, i32 %vec_local_2, i32 %vec_local_3, i32 %vec_local_4, i32 %vec_local_5, i32 %vec_local_6, i32 %vec_local_7, i32 %vec_local_8, i32 %vec_local_9, i32 %vec_local_10, i32 %vec_local_11, i32 %vec_local_12, i32 %vec_local_13, i32 %vec_local_14, i32 %vec_local_15"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [kernel_MatMul.cpp:81]   --->   Operation 46 'ret' 'ret_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vec_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
vec_local         (alloca       ) [ 00111]
vec_local_1       (alloca       ) [ 00111]
vec_local_2       (alloca       ) [ 00111]
vec_local_3       (alloca       ) [ 00111]
vec_local_4       (alloca       ) [ 00111]
vec_local_5       (alloca       ) [ 00111]
vec_local_6       (alloca       ) [ 00111]
vec_local_7       (alloca       ) [ 00111]
vec_local_8       (alloca       ) [ 00111]
vec_local_9       (alloca       ) [ 00111]
vec_local_10      (alloca       ) [ 00111]
vec_local_11      (alloca       ) [ 00111]
vec_local_12      (alloca       ) [ 00111]
vec_local_13      (alloca       ) [ 00111]
vec_local_14      (alloca       ) [ 00111]
vec_local_15      (alloca       ) [ 00111]
call_ln0          (call         ) [ 00000]
fence_ln62        (fence        ) [ 00000]
fence_ln62        (fence        ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
specmemcore_ln45  (specmemcore  ) [ 00000]
call_ln0          (call         ) [ 00000]
ret_ln81          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vec_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mat_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_vec_mat_Pipeline_VITIS_LOOP_48_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="vec_local_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="vec_local_1_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="vec_local_2_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local_2/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="vec_local_3_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local_3/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="vec_local_4_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local_4/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="vec_local_5_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local_5/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="vec_local_6_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local_6/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="vec_local_7_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local_7/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="vec_local_8_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local_8/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="vec_local_9_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local_9/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="vec_local_10_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local_10/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="vec_local_11_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local_11/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="vec_local_12_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local_12/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="vec_local_13_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local_13/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="vec_local_14_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local_14/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="vec_local_15_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local_15/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="0" index="3" bw="32" slack="0"/>
<pin id="101" dir="0" index="4" bw="32" slack="0"/>
<pin id="102" dir="0" index="5" bw="32" slack="0"/>
<pin id="103" dir="0" index="6" bw="32" slack="0"/>
<pin id="104" dir="0" index="7" bw="32" slack="0"/>
<pin id="105" dir="0" index="8" bw="32" slack="0"/>
<pin id="106" dir="0" index="9" bw="32" slack="0"/>
<pin id="107" dir="0" index="10" bw="32" slack="0"/>
<pin id="108" dir="0" index="11" bw="32" slack="0"/>
<pin id="109" dir="0" index="12" bw="32" slack="0"/>
<pin id="110" dir="0" index="13" bw="32" slack="0"/>
<pin id="111" dir="0" index="14" bw="32" slack="0"/>
<pin id="112" dir="0" index="15" bw="32" slack="0"/>
<pin id="113" dir="0" index="16" bw="32" slack="0"/>
<pin id="114" dir="0" index="17" bw="32" slack="0"/>
<pin id="115" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="154" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="fence_ln62_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="32" slack="0"/>
<pin id="163" dir="0" index="4" bw="32" slack="0"/>
<pin id="164" dir="0" index="5" bw="1" slack="0"/>
<pin id="165" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln62/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="fence_ln62_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="0" index="3" bw="32" slack="0"/>
<pin id="177" dir="0" index="4" bw="32" slack="0"/>
<pin id="178" dir="0" index="5" bw="1" slack="0"/>
<pin id="179" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln62/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="117"><net_src comp="92" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="118"><net_src comp="88" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="119"><net_src comp="84" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="120"><net_src comp="80" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="121"><net_src comp="76" pin="1"/><net_sink comp="96" pin=5"/></net>

<net id="122"><net_src comp="72" pin="1"/><net_sink comp="96" pin=6"/></net>

<net id="123"><net_src comp="68" pin="1"/><net_sink comp="96" pin=7"/></net>

<net id="124"><net_src comp="64" pin="1"/><net_sink comp="96" pin=8"/></net>

<net id="125"><net_src comp="60" pin="1"/><net_sink comp="96" pin=9"/></net>

<net id="126"><net_src comp="56" pin="1"/><net_sink comp="96" pin=10"/></net>

<net id="127"><net_src comp="52" pin="1"/><net_sink comp="96" pin=11"/></net>

<net id="128"><net_src comp="48" pin="1"/><net_sink comp="96" pin=12"/></net>

<net id="129"><net_src comp="44" pin="1"/><net_sink comp="96" pin=13"/></net>

<net id="130"><net_src comp="40" pin="1"/><net_sink comp="96" pin=14"/></net>

<net id="131"><net_src comp="36" pin="1"/><net_sink comp="96" pin=15"/></net>

<net id="132"><net_src comp="32" pin="1"/><net_sink comp="96" pin=16"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="96" pin=17"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="172" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream | {3 4 }
 - Input state : 
	Port: compute_vec_mat : vec_stream | {1 2 }
	Port: compute_vec_mat : mat_stream | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |          grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96         |    0    |    0    |    20   |    14   |
|          | grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 |    2    |  8.972  |   2302  |   1192  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   fence  |                          fence_ln62_fu_158                          |    0    |    0    |    0    |    0    |
|          |                          fence_ln62_fu_172                          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                     |    2    |  8.972  |   2322  |   1206  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|  vec_local |    1   |    0   |    0   |
| vec_local_1|    1   |    0   |    0   |
|vec_local_10|    1   |    0   |    0   |
|vec_local_11|    1   |    0   |    0   |
|vec_local_12|    1   |    0   |    0   |
|vec_local_13|    1   |    0   |    0   |
|vec_local_14|    1   |    0   |    0   |
|vec_local_15|    1   |    0   |    0   |
| vec_local_2|    1   |    0   |    0   |
| vec_local_3|    1   |    0   |    0   |
| vec_local_4|    1   |    0   |    0   |
| vec_local_5|    1   |    0   |    0   |
| vec_local_6|    1   |    0   |    0   |
| vec_local_7|    1   |    0   |    0   |
| vec_local_8|    1   |    0   |    0   |
| vec_local_9|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |   16   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    8   |  2322  |  1206  |
|   Memory  |   16   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |    2   |    8   |  2322  |  1206  |
+-----------+--------+--------+--------+--------+--------+
