
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.101510                       # Number of seconds simulated
sim_ticks                                1101510154000                       # Number of ticks simulated
final_tick                               1101510154000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 628887                       # Simulator instruction rate (inst/s)
host_op_rate                                  1019822                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1374212438                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664960                       # Number of bytes of host memory used
host_seconds                                   801.56                       # Real time elapsed on the host
sim_insts                                   504088751                       # Number of instructions simulated
sim_ops                                     817446081                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        17226048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17248640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     15793920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15793920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           269157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              269510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        246780                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             246780                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           15638574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              15659084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14338424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14338424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14338424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          15638574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29997508                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245977                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374646                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335181                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1101510154000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2203020308                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088751                       # Number of instructions committed
system.cpu.committedOps                     817446081                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629962                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565887                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629962                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855533                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741295                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557760                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904580                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620620                       # number of memory refs
system.cpu.num_load_insts                   238245974                       # Number of load instructions
system.cpu.num_store_insts                   64374646                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2203020308                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772143                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014342     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446081                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.823411                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620623                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682606                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.331326                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.823411                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923852                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923852                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237629881                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237629881                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64077850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64077850                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301707731                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301707731                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301707731                       # number of overall hits
system.cpu.dcache.overall_hits::total       301707731                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       616096                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        616096                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       296796                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       296796                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       912892                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         912892                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       912892                       # number of overall misses
system.cpu.dcache.overall_misses::total        912892                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  99840224500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  99840224500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22565722500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22565722500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 122405947000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 122405947000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 122405947000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 122405947000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620623                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620623                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620623                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004610                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004610                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003017                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 162053.031508                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 162053.031508                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76031.087009                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76031.087009                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 134085.901728                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 134085.901728                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 134085.901728                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 134085.901728                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657658                       # number of writebacks
system.cpu.dcache.writebacks::total            657658                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       616096                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       616096                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       296796                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       296796                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       912892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       912892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       912892                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       912892                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  99224128500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  99224128500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22268926500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22268926500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 121493055000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 121493055000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 121493055000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 121493055000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003017                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003017                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003017                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003017                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 161053.031508                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 161053.031508                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75031.087009                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75031.087009                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 133085.901728                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 133085.901728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 133085.901728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 133085.901728                       # average overall mshr miss latency
system.cpu.dcache.replacements                 682094                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.474709                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335181                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1918796.546742                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.474709                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670715                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670715                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334828                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334828                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334828                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334828                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334828                       # number of overall hits
system.cpu.icache.overall_hits::total       677334828                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     61651000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61651000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     61651000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61651000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     61651000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61651000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335181                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335181                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335181                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335181                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 174648.725212                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 174648.725212                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 174648.725212                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 174648.725212                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 174648.725212                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 174648.725212                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     61298000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61298000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     61298000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61298000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     61298000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61298000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 173648.725212                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 173648.725212                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 173648.725212                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 173648.725212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 173648.725212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 173648.725212                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.601033                       # Cycle average of tags in use
system.l2.tags.total_refs                     1595384                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518836                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.074929                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.021492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.929303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.650238                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998829                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13281908                       # Number of tag accesses
system.l2.tags.data_accesses                 13281908                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657658                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657658                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            230286                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               230286                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3075                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3075                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161152                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161152                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164227                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164227                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164227                       # number of overall hits
system.l2.overall_hits::total                  164227                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63435                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              353                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454944                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454944                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518379                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518732                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                353                       # number of overall misses
system.l2.overall_misses::cpu.data             518379                       # number of overall misses
system.l2.overall_misses::total                518732                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19373442000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19373442000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     60767000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60767000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  96607888000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  96607888000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      60767000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  115981330000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     116042097000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     60767000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 115981330000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    116042097000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657658                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657658                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        230286                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           230286                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       616096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682606                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682959                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682606                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682959                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.953766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953766                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738430                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738430                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759412                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759536                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759412                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759536                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 305406.195318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 305406.195318                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 172144.475921                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 172144.475921                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 212351.164099                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 212351.164099                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 172144.475921                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 223738.480918                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 223703.370912                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 172144.475921                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 223738.480918                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 223703.370912                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508455                       # number of writebacks
system.l2.writebacks::total                    508455                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63435                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454944                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518732                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518732                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18739092000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18739092000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     57237000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57237000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  92058448000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  92058448000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     57237000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 110797540000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 110854777000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     57237000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 110797540000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 110854777000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.953766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738430                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738430                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759536                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759536                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 295406.195318                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 295406.195318                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 162144.475921                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 162144.475921                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 202351.164099                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 202351.164099                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 162144.475921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 213738.480918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213703.370912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 162144.475921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 213738.480918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213703.370912                       # average overall mshr miss latency
system.l2.replacements                         516788                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16148.859289                       # Cycle average of tags in use
system.l3.tags.total_refs                     1034969                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    285125                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.629878                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      496.535502                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          4.463418                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15647.860368                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.030306                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000272                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.955070                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985648                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16319                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1320271                       # Number of tag accesses
system.l3.tags.data_accesses                  1320271                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508455                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508455                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                635                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   635                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         248587                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            248587                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                249222                       # number of demand (read+write) hits
system.l3.demand_hits::total                   249222                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               249222                       # number of overall hits
system.l3.overall_hits::total                  249222                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62800                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62800                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       206357                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          206710                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              269157                       # number of demand (read+write) misses
system.l3.demand_misses::total                 269510                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data             269157                       # number of overall misses
system.l3.overall_misses::total                269510                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18034639500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18034639500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     53354000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  84441520500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  84494874500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      53354000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  102476160000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     102529514000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     53354000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 102476160000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    102529514000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508455                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508455                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454944                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455297                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518379                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518732                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518379                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518732                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989990                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989990                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.453588                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.454011                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.519228                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.519555                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.519228                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.519555                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 287175.788217                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 287175.788217                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 151144.475921                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 409201.144134                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 408760.459097                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 151144.475921                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 380730.057179                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 380429.349560                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 151144.475921                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 380730.057179                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 380429.349560                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               246780                       # number of writebacks
system.l3.writebacks::total                    246780                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          177                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           177                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62800                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62800                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       206357                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       206710                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         269157                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            269510                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        269157                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           269510                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17406639500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17406639500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     49824000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  82377950500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  82427774500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     49824000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  99784590000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  99834414000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     49824000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  99784590000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  99834414000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989990                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989990                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.453588                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.454011                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.519228                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.519555                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.519228                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.519555                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 277175.788217                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 277175.788217                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 141144.475921                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 399201.144134                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 398760.459097                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 141144.475921                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 370730.057179                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 370429.349560                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 141144.475921                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 370730.057179                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 370429.349560                       # average overall mshr miss latency
system.l3.replacements                         268741                       # number of replacements
system.membus.snoop_filter.tot_requests        531244                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       261734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             206710                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       246780                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6062                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62800                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62800                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        206710                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       791862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       791862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 791862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     33042560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     33042560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33042560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            269510                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  269510    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              269510                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1518379000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1347553000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1595384                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       912425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5367                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5367                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616449                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1412893                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           54730                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          230286                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         230286                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66510                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66510                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616096                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2507878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2508629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85776896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85802368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          785529                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48335040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1698774                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003159                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056119                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1693407     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5367      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1698774                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1455395000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1139052000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1101510154000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455297                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       755235                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           29920                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455297                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553878                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65739968                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          268741                       # Total snoops (count)
system.tol3bus.snoopTraffic                  15793920                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1303889                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.206107                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.404509                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035148     79.39%     79.39% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 268741     20.61%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1303889                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1026029998                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778098002                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
