// Seed: 3069843936
module module_0 (
    input  wor   id_0,
    output tri0  id_1,
    output wor   id_2,
    input  uwire id_3
    , id_6,
    input  tri1  id_4
);
  always @(negedge id_3) $signed(99);
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wire id_3,
    input tri id_4,
    output logic id_5,
    input wire id_6,
    input wire id_7,
    output wire id_8,
    input wor id_9,
    output tri1 id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri1 id_13,
    input tri id_14
);
  always
    repeat (1) begin : LABEL_0
      id_5 = id_13;
      {id_9, id_3} <= 1'd0;
    end
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_4,
      id_9
  );
endmodule
