#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Feb 15 10:41:40 2025
# Process ID: 44446
# Current directory: /home/rahul24/ICDesign/scripting-and-automation1/Automation/Project_1.runs/synth_1
# Command line: vivado -log top_Wallace_Multiplier.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Wallace_Multiplier.tcl
# Log file: /home/rahul24/ICDesign/scripting-and-automation1/Automation/Project_1.runs/synth_1/top_Wallace_Multiplier.vds
# Journal file: /home/rahul24/ICDesign/scripting-and-automation1/Automation/Project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_Wallace_Multiplier.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1384.523 ; gain = 118.020 ; free physical = 267633 ; free virtual = 496720
Command: synth_design -top top_Wallace_Multiplier -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45026 
WARNING: [Synth 8-2490] overwriting previous definition of module XOR3 [/home/rahul24/ICDesign/scripting-and-automation1/Modules/top_Brent_Kung.v:34]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1493.348 ; gain = 97.250 ; free physical = 267457 ; free virtual = 496544
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Wallace_Multiplier' [/home/rahul24/ICDesign/scripting-and-automation1/Modules/top_Wallace_Multiplier.v:115]
INFO: [Synth 8-6157] synthesizing module 'HA' [/home/rahul24/ICDesign/scripting-and-automation1/Modules/top_Wallace_Multiplier.v:26]
INFO: [Synth 8-6155] done synthesizing module 'HA' (1#1) [/home/rahul24/ICDesign/scripting-and-automation1/Modules/top_Wallace_Multiplier.v:26]
INFO: [Synth 8-6157] synthesizing module 'FA' [/home/rahul24/ICDesign/scripting-and-automation1/Modules/top_Wallace_Multiplier.v:37]
INFO: [Synth 8-6155] done synthesizing module 'FA' (2#1) [/home/rahul24/ICDesign/scripting-and-automation1/Modules/top_Wallace_Multiplier.v:37]
INFO: [Synth 8-6157] synthesizing module 'CLA_Adder' [/home/rahul24/ICDesign/scripting-and-automation1/Modules/top_Wallace_Multiplier.v:82]
INFO: [Synth 8-6157] synthesizing module 'Carry_generator' [/home/rahul24/ICDesign/scripting-and-automation1/Modules/top_Wallace_Multiplier.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Carry_generator' (3#1) [/home/rahul24/ICDesign/scripting-and-automation1/Modules/top_Wallace_Multiplier.v:49]
INFO: [Synth 8-6155] done synthesizing module 'CLA_Adder' (4#1) [/home/rahul24/ICDesign/scripting-and-automation1/Modules/top_Wallace_Multiplier.v:82]
INFO: [Synth 8-6155] done synthesizing module 'top_Wallace_Multiplier' (5#1) [/home/rahul24/ICDesign/scripting-and-automation1/Modules/top_Wallace_Multiplier.v:115]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1522.605 ; gain = 126.508 ; free physical = 267505 ; free virtual = 496591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1522.605 ; gain = 126.508 ; free physical = 267470 ; free virtual = 496557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1530.609 ; gain = 134.512 ; free physical = 267418 ; free virtual = 496504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1538.613 ; gain = 142.516 ; free physical = 267521 ; free virtual = 496608
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FA 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Carry_generator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module CLA_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:01:55 . Memory (MB): peak = 1710.031 ; gain = 313.934 ; free physical = 267095 ; free virtual = 496183
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:01:56 . Memory (MB): peak = 1710.031 ; gain = 313.934 ; free physical = 267138 ; free virtual = 496226
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:01:56 . Memory (MB): peak = 1710.031 ; gain = 313.934 ; free physical = 267107 ; free virtual = 496195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:01:59 . Memory (MB): peak = 1710.031 ; gain = 313.934 ; free physical = 267059 ; free virtual = 496147
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:01:59 . Memory (MB): peak = 1710.031 ; gain = 313.934 ; free physical = 267059 ; free virtual = 496147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:01:59 . Memory (MB): peak = 1710.031 ; gain = 313.934 ; free physical = 267081 ; free virtual = 496169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:01:59 . Memory (MB): peak = 1710.031 ; gain = 313.934 ; free physical = 267116 ; free virtual = 496204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:01:59 . Memory (MB): peak = 1710.031 ; gain = 313.934 ; free physical = 267116 ; free virtual = 496204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:01:59 . Memory (MB): peak = 1710.031 ; gain = 313.934 ; free physical = 267148 ; free virtual = 496236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     1|
|2     |LUT4  |     2|
|3     |LUT5  |     1|
|4     |LUT6  |    18|
|5     |MUXF7 |     6|
|6     |MUXF8 |     3|
|7     |IBUF  |     8|
|8     |OBUF  |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    47|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:01:59 . Memory (MB): peak = 1710.031 ; gain = 313.934 ; free physical = 267147 ; free virtual = 496235
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:01:59 . Memory (MB): peak = 1710.031 ; gain = 313.934 ; free physical = 267125 ; free virtual = 496213
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:01:59 . Memory (MB): peak = 1710.031 ; gain = 313.934 ; free physical = 267125 ; free virtual = 496213
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:02:09 . Memory (MB): peak = 1845.051 ; gain = 460.527 ; free physical = 267084 ; free virtual = 496172
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/rahul24/ICDesign/scripting-and-automation1/Automation/Project_1.runs/synth_1/top_Wallace_Multiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_Wallace_Multiplier_utilization_synth.rpt -pb top_Wallace_Multiplier_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1869.070 ; gain = 0.000 ; free physical = 267047 ; free virtual = 496135
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 10:44:51 2025...
