# ğŸŒŸ Template IcarusVerilog

Acesta este un **template gata de folosit**, care include **Makefile-ul** È™i setÄƒrile / task-urile necesare pentru a putea rula cod **Verilog** pe orice calculator care foloseÈ™te **Windows**.

> https://github.com/arhitectura-calculatoarelor-resources/IcarusVerilog_Template.git

## PaÈ™ii de instalare

### CerinÈ›e

- `Windows 10/11` x64
- `~ 2 GB` spatiu liber
- `Drepturi de instalare

## 1. InstaleazÄƒ MSYS2

### 1.1. DescarcÄƒ È™i instaleazÄƒ

DescarcÄƒ È™i instaleazÄƒ [MSYS2](https://www.msys2.org/) (locaÈ›ie implicitÄƒ recomandatÄƒ: `C:\msys64`).

### 1.2. Deschide terminalul corect

Din Start, deschide **MSYS2 MinGW 64-bit**
â— NU folosi **MSYS** sau **UCRT64**.

### 1.3. ActualizeazÄƒ pachetele

```bash
 pacman  -Syu
```

Daca È›i se cere, Ã®nchide fereastra, apoi redeschide **MSYS2 MinGW 64-bit** È™i ruleazÄƒ din nou:

```bash
 pacman  -Syu
```

### 1.4. InstaleazÄƒ uneltele necesare

```bash
 pacman -S --needed make mingw-w64-x86_64-iverilog mingw-w64-x86_64-gtkwave
```

### 1.5. VerificÄƒ instalarea

```bash
 which  make
 which  iverilog
 which  vvp
 which  gtkwave
```

**Rezultat aÈ™teptat:**

- `/usr/bin/make`
- `/mingw64/bin/{iverilog, vvp, gtkwave}`

## 2. InstaleazÄƒ VS Code + extensii

### 2.1. Instaleaza Visual Studio Code

Descarca si instaleaza [Visual Studio Code](https://code.visualstudio.com/).

### 2.2. Extensii recomandate

Ãn VS Code â†’ **View â†’ Extensions**, cautÄƒ È™i instaleazÄƒ:

- `mshr-h.veriloghdl` (Verilog/SystemVerilog)
- `ms-vscode.makefile-tools` _(opÈ›ional, dar util)_
- `streetsidesoftware.code-spell-checker` _(opÈ›ional)_

#### Instalare prin CLI (daca `code` este Ã®n PATH):

```bash
 code  --install-extension  mshr-h.veriloghdl
 code  --install-extension  ms-vscode.makefile-tools
 code  --install-extension  streetsidesoftware.code-spell-checker
```

## 3. CloneazÄƒ repository-ul â€starterâ€

ÃnlocuieÈ™te `<REPO_URL>` cu adresa repository-ului.

### Varianta PowerShell / CMD:

```powershell
 cd %USERPROFILE%\Desktop
 git clone <REPO_URL>
 code verilog-starter
```

### Varianta MSYS2 (opÈ›ional):

```bash
 cd  /c/Users/%USERNAME%/Desktop
 git  clone <REPO_URL>
```

> ğŸ’¡ La prima deschidere, VS Code va propune â€Install recommended extensionsâ€. ApasÄƒ **Accept**.

## 4. Ce conÈ›ine repository-ul

- `.vscode/tasks.json` â€“ Task â€one-clickâ€ care ruleazÄƒ: **compileazÄƒ (iverilog) â†’ ruleazÄƒ (vvp) â†’ deschide GTKWave**
- `.vscode/settings.json` â€“ Configurare linter, calea cÄƒtre iverilog È™i setÄƒri cSpell
- **Makefile** â€“ alternativÄƒ la task pentru compilare, rulare È™i deschidere GTKWave

## 5. RuleazÄƒ primul exemplu

1. In VS Code: **File â†’ Open Folder...** È™i deschide folderul repository-ului.
2. Deschide `examples/tb_counter.v`.
3. ApasÄƒ **Ctrl + Shift + B** â†’ alege sau ruleazÄƒ direct **Verilog: Build + Run + GTKWave**.

**Ce se Ã®ntamplÄƒ:**

- Se compileazÄƒ (`sim.vvp`)
- Se ruleazÄƒ simularea
- Se genereazÄƒ `waves.vcd`
- Se deschide GTKWave

> Daca apare â€Select default build taskâ€, alege **Verilog: Build + Run + GTKWave**.

## 6. Reguli standard pentru testbench

Pentru a vizualiza semnalele Ã®n GTKWave, adaugÄƒ Ã®n testbench urmatorul bloc:

```verilog
 initial begin
	 $dumpfile("waves.vcd");
	 $dumpvars(0, tb_dut); // inlocuieste "tb_dut" cu numele modulului TB
 end
```

De asemenea, adauga o conditie de terminare a simularii:

```verilog
 #100 $finish; // opreste simularea dupa 100 unitati de timp
```

## 7. Rulare manualÄƒ din MSYS2 (opÈ›ional)

```bash
 iverilog -g2012  -Wall  -o  sim.vvp $(find  .  -name  '*.v'  -o  -name  '*.sv')
 vvp sim.vvp
 gtkwave waves.vcd &
```

DacÄƒ foloseÈ™ti Makefile:

```bash
 make wave
```

## 8. Probleme frecvente

| Problema                                   | SoluÈ›ia                                                                                                                                       |
| ------------------------------------------ | --------------------------------------------------------------------------------------------------------------------------------------------- |
| **Se deschide alt terminal MSYS2**         | Deschide **MSYS2 MinGW 64-bit**, apoi ruleazÄƒ: <br /> `which iverilog` <br /> Trebuie sÄƒ afiÈ™eze: <br /> `/mingw64/bin/iverilog`              |
| **make: command not found**                | InstaleazÄƒ make: <br /> `pacman -S make`                                                                                                      |
| **GTKWave nu se deschide**                 | VerificÄƒ dacÄƒ fiÈ™ierul `waves.vcd` existÄƒ. <br /> AsigurÄƒ-te cÄƒ ai Ã®n testbench instrucÈ›iunile `$dumpfile` È™i `$dumpvars`.                    |
| **No top level modules, and no -s option** | Deschide testbench-ul È™i ruleazÄƒ din nou. <br /> Makefile-ul detecteazÄƒ automat top-ul curent.                                                |
| **VS Code porneÈ™te msbuild**               | Ãn VS Code mergi la: <br /> **Terminal â†’ Configure Default Build Task** <br /> Alege **Verilog: Build + Run + GTKWave**.                      |
| **Linter nu gÄƒseÈ™te iverilog**             | Ãn fiÈ™ierul `.vscode/settings.json`, confirmÄƒ cÄƒ ai calea corectÄƒ: <br /> `"verilog.iverilog.path": "C:\\msys64\\mingw64\\bin\\iverilog.exe"` |
| **MSYS2 nu este Ã®n `C:\msys64`**           | Ãn fiÈ™ierul `.vscode/tasks.json`, editeazÄƒ: <br /> `"command": "C:\\msys64\\usr\\bin\\bash.exe"` <br /> È™i pune calea realÄƒ.                  |

## 9. Acum eÈ™ti pregÄƒtit Ã®È›i simulezi propriile proiecte ğŸš€

1. Pune fisierele `.v` / `.sv` in folderul repo-ului (`examples/` sau alt subfolder).
2. Deschide testbench-ul.
3. Apasa **Ctrl + Shift + B**.
4. GTKWave iti va afisa semnalele din `waves.vcd`.

> ğŸ’¡ PoÈ›i salva o vizualizare GTKWave ca `view.gtkw` pentru a fi Ã®ncarcatÄƒ automat la urmatoarea rulare.

## Concluzie

Ai obÈ›inut un mediu complet configurat pentru:

- Simulare **Verilog**
- Vizualizare semnale cu **GTKWave**
- Flux rapid È™i portabil
