$comment
	File created using the following command:
		vcd file Aula8.msim.vcd -direction
$end
$date
	Wed Sep 29 17:06:54 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula8_vhd_vec_tst $end
$var wire 1 ! Address [8] $end
$var wire 1 " Address [7] $end
$var wire 1 # Address [6] $end
$var wire 1 $ Address [5] $end
$var wire 1 % Address [4] $end
$var wire 1 & Address [3] $end
$var wire 1 ' Address [2] $end
$var wire 1 ( Address [1] $end
$var wire 1 ) Address [0] $end
$var wire 1 * CLOCK_50 $end
$var wire 1 + KEY [3] $end
$var wire 1 , KEY [2] $end
$var wire 1 - KEY [1] $end
$var wire 1 . KEY [0] $end
$var wire 1 / LEDR [9] $end
$var wire 1 0 LEDR [8] $end
$var wire 1 1 LEDR [7] $end
$var wire 1 2 LEDR [6] $end
$var wire 1 3 LEDR [5] $end
$var wire 1 4 LEDR [4] $end
$var wire 1 5 LEDR [3] $end
$var wire 1 6 LEDR [2] $end
$var wire 1 7 LEDR [1] $end
$var wire 1 8 LEDR [0] $end
$var wire 1 9 RAM_Saida [7] $end
$var wire 1 : RAM_Saida [6] $end
$var wire 1 ; RAM_Saida [5] $end
$var wire 1 < RAM_Saida [4] $end
$var wire 1 = RAM_Saida [3] $end
$var wire 1 > RAM_Saida [2] $end
$var wire 1 ? RAM_Saida [1] $end
$var wire 1 @ RAM_Saida [0] $end
$var wire 1 A ROM_Saida [12] $end
$var wire 1 B ROM_Saida [11] $end
$var wire 1 C ROM_Saida [10] $end
$var wire 1 D ROM_Saida [9] $end
$var wire 1 E ROM_Saida [8] $end
$var wire 1 F ROM_Saida [7] $end
$var wire 1 G ROM_Saida [6] $end
$var wire 1 H ROM_Saida [5] $end
$var wire 1 I ROM_Saida [4] $end
$var wire 1 J ROM_Saida [3] $end
$var wire 1 K ROM_Saida [2] $end
$var wire 1 L ROM_Saida [1] $end
$var wire 1 M ROM_Saida [0] $end

$scope module i1 $end
$var wire 1 N gnd $end
$var wire 1 O vcc $end
$var wire 1 P unknown $end
$var wire 1 Q devoe $end
$var wire 1 R devclrn $end
$var wire 1 S devpor $end
$var wire 1 T ww_devoe $end
$var wire 1 U ww_devclrn $end
$var wire 1 V ww_devpor $end
$var wire 1 W ww_CLOCK_50 $end
$var wire 1 X ww_KEY [3] $end
$var wire 1 Y ww_KEY [2] $end
$var wire 1 Z ww_KEY [1] $end
$var wire 1 [ ww_KEY [0] $end
$var wire 1 \ ww_LEDR [9] $end
$var wire 1 ] ww_LEDR [8] $end
$var wire 1 ^ ww_LEDR [7] $end
$var wire 1 _ ww_LEDR [6] $end
$var wire 1 ` ww_LEDR [5] $end
$var wire 1 a ww_LEDR [4] $end
$var wire 1 b ww_LEDR [3] $end
$var wire 1 c ww_LEDR [2] $end
$var wire 1 d ww_LEDR [1] $end
$var wire 1 e ww_LEDR [0] $end
$var wire 1 f ww_ROM_Saida [12] $end
$var wire 1 g ww_ROM_Saida [11] $end
$var wire 1 h ww_ROM_Saida [10] $end
$var wire 1 i ww_ROM_Saida [9] $end
$var wire 1 j ww_ROM_Saida [8] $end
$var wire 1 k ww_ROM_Saida [7] $end
$var wire 1 l ww_ROM_Saida [6] $end
$var wire 1 m ww_ROM_Saida [5] $end
$var wire 1 n ww_ROM_Saida [4] $end
$var wire 1 o ww_ROM_Saida [3] $end
$var wire 1 p ww_ROM_Saida [2] $end
$var wire 1 q ww_ROM_Saida [1] $end
$var wire 1 r ww_ROM_Saida [0] $end
$var wire 1 s ww_RAM_Saida [7] $end
$var wire 1 t ww_RAM_Saida [6] $end
$var wire 1 u ww_RAM_Saida [5] $end
$var wire 1 v ww_RAM_Saida [4] $end
$var wire 1 w ww_RAM_Saida [3] $end
$var wire 1 x ww_RAM_Saida [2] $end
$var wire 1 y ww_RAM_Saida [1] $end
$var wire 1 z ww_RAM_Saida [0] $end
$var wire 1 { ww_Address [8] $end
$var wire 1 | ww_Address [7] $end
$var wire 1 } ww_Address [6] $end
$var wire 1 ~ ww_Address [5] $end
$var wire 1 !! ww_Address [4] $end
$var wire 1 "! ww_Address [3] $end
$var wire 1 #! ww_Address [2] $end
$var wire 1 $! ww_Address [1] $end
$var wire 1 %! ww_Address [0] $end
$var wire 1 &! \CLOCK_50~input_o\ $end
$var wire 1 '! \KEY[1]~input_o\ $end
$var wire 1 (! \KEY[2]~input_o\ $end
$var wire 1 )! \KEY[3]~input_o\ $end
$var wire 1 *! \RAM_Saida[0]~output_o\ $end
$var wire 1 +! \RAM_Saida[1]~output_o\ $end
$var wire 1 ,! \RAM_Saida[2]~output_o\ $end
$var wire 1 -! \RAM_Saida[3]~output_o\ $end
$var wire 1 .! \RAM_Saida[4]~output_o\ $end
$var wire 1 /! \RAM_Saida[5]~output_o\ $end
$var wire 1 0! \RAM_Saida[6]~output_o\ $end
$var wire 1 1! \RAM_Saida[7]~output_o\ $end
$var wire 1 2! \LEDR[0]~output_o\ $end
$var wire 1 3! \LEDR[1]~output_o\ $end
$var wire 1 4! \LEDR[2]~output_o\ $end
$var wire 1 5! \LEDR[3]~output_o\ $end
$var wire 1 6! \LEDR[4]~output_o\ $end
$var wire 1 7! \LEDR[5]~output_o\ $end
$var wire 1 8! \LEDR[6]~output_o\ $end
$var wire 1 9! \LEDR[7]~output_o\ $end
$var wire 1 :! \LEDR[8]~output_o\ $end
$var wire 1 ;! \LEDR[9]~output_o\ $end
$var wire 1 <! \ROM_Saida[0]~output_o\ $end
$var wire 1 =! \ROM_Saida[1]~output_o\ $end
$var wire 1 >! \ROM_Saida[2]~output_o\ $end
$var wire 1 ?! \ROM_Saida[3]~output_o\ $end
$var wire 1 @! \ROM_Saida[4]~output_o\ $end
$var wire 1 A! \ROM_Saida[5]~output_o\ $end
$var wire 1 B! \ROM_Saida[6]~output_o\ $end
$var wire 1 C! \ROM_Saida[7]~output_o\ $end
$var wire 1 D! \ROM_Saida[8]~output_o\ $end
$var wire 1 E! \ROM_Saida[9]~output_o\ $end
$var wire 1 F! \ROM_Saida[10]~output_o\ $end
$var wire 1 G! \ROM_Saida[11]~output_o\ $end
$var wire 1 H! \ROM_Saida[12]~output_o\ $end
$var wire 1 I! \Address[0]~output_o\ $end
$var wire 1 J! \Address[1]~output_o\ $end
$var wire 1 K! \Address[2]~output_o\ $end
$var wire 1 L! \Address[3]~output_o\ $end
$var wire 1 M! \Address[4]~output_o\ $end
$var wire 1 N! \Address[5]~output_o\ $end
$var wire 1 O! \Address[6]~output_o\ $end
$var wire 1 P! \Address[7]~output_o\ $end
$var wire 1 Q! \Address[8]~output_o\ $end
$var wire 1 R! \KEY[0]~input_o\ $end
$var wire 1 S! \CPU|somaUm|Add0~5_sumout\ $end
$var wire 1 T! \ROM|memROM~0_combout\ $end
$var wire 1 U! \ROM|memROM~1_combout\ $end
$var wire 1 V! \ROM|memROM~2_combout\ $end
$var wire 1 W! \ROM|memROM~13_combout\ $end
$var wire 1 X! \ROM|memROM~14_combout\ $end
$var wire 1 Y! \ROM|memROM~11_combout\ $end
$var wire 1 Z! \CPU|Decoder|output[5]~3_combout\ $end
$var wire 1 [! \ROM|memROM~5_combout\ $end
$var wire 1 \! \ROM|memROM~6_combout\ $end
$var wire 1 ]! \ROM|memROM~12_combout\ $end
$var wire 1 ^! \ROM|memROM~15_combout\ $end
$var wire 1 _! \CPU|Decoder|output[1]~0_combout\ $end
$var wire 1 `! \RAM|dado_out~8_combout\ $end
$var wire 1 a! \CPU|Decoder|output[5]~2_combout\ $end
$var wire 1 b! \CPU|MUX2x1|saida_MUX[4]~4_combout\ $end
$var wire 1 c! \CPU|Decoder|Equal7~0_combout\ $end
$var wire 1 d! \CPU|Decoder|output[4]~1_combout\ $end
$var wire 1 e! \RAM|ram~548_combout\ $end
$var wire 1 f! \RAM|ram~27_q\ $end
$var wire 1 g! \CPU|Decoder|Equal7~1_combout\ $end
$var wire 1 h! \RAM|ram~535_combout\ $end
$var wire 1 i! \RAM|ram~536_combout\ $end
$var wire 1 j! \RAM|dado_out[4]~9_combout\ $end
$var wire 1 k! \ROM|memROM~7_combout\ $end
$var wire 1 l! \CPU|MUX2x1|saida_MUX[3]~3_combout\ $end
$var wire 1 m! \RAM|ram~543_combout\ $end
$var wire 1 n! \RAM|ram~544_combout\ $end
$var wire 1 o! \CPU|MUX2x1|saida_MUX[2]~2_combout\ $end
$var wire 1 p! \ROM|memROM~18_combout\ $end
$var wire 1 q! \ROM|memROM~3_combout\ $end
$var wire 1 r! \ROM|memROM~4_combout\ $end
$var wire 1 s! \CPU|MUX2x1|saida_MUX[1]~1_combout\ $end
$var wire 1 t! \ROM|memROM~20_combout\ $end
$var wire 1 u! \CPU|MUX2x1|saida_MUX[0]~0_combout\ $end
$var wire 1 v! \ROM|memROM~19_combout\ $end
$var wire 1 w! \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 x! \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 y! \RAM|ram~23_q\ $end
$var wire 1 z! \RAM|ram~529_combout\ $end
$var wire 1 {! \RAM|dado_out[0]~13_combout\ $end
$var wire 1 |! \CPU|ULA1|Add1~18\ $end
$var wire 1 }! \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 ~! \RAM|ram~24_q\ $end
$var wire 1 !" \RAM|ram~545_combout\ $end
$var wire 1 "" \RAM|ram~546_combout\ $end
$var wire 1 #" \RAM|ram~531_combout\ $end
$var wire 1 $" \RAM|dado_out[1]~14_combout\ $end
$var wire 1 %" \CPU|ULA1|Add1~22\ $end
$var wire 1 &" \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 '" \RAM|ram~25_q\ $end
$var wire 1 (" \RAM|ram~547_combout\ $end
$var wire 1 )" \RAM|ram~532_combout\ $end
$var wire 1 *" \RAM|dado_out[2]~15_combout\ $end
$var wire 1 +" \CPU|ULA1|Add1~26\ $end
$var wire 1 ," \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 -" \RAM|ram~26_q\ $end
$var wire 1 ." \RAM|ram~533_combout\ $end
$var wire 1 /" \RAM|ram~534_combout\ $end
$var wire 1 0" \RAM|dado_out[3]~16_combout\ $end
$var wire 1 1" \CPU|ULA1|Add1~30\ $end
$var wire 1 2" \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 3" \ROM|memROM~8_combout\ $end
$var wire 1 4" \ROM|memROM~9_combout\ $end
$var wire 1 5" \CPU|MUX2x1|saida_MUX[5]~5_combout\ $end
$var wire 1 6" \RAM|ram~28_q\ $end
$var wire 1 7" \RAM|ram~537_combout\ $end
$var wire 1 8" \RAM|ram~538_combout\ $end
$var wire 1 9" \RAM|dado_out[5]~10_combout\ $end
$var wire 1 :" \ROM|memROM~17_combout\ $end
$var wire 1 ;" \CPU|ULA1|Add1~2\ $end
$var wire 1 <" \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 =" \CPU|MUX2x1|saida_MUX[6]~6_combout\ $end
$var wire 1 >" \RAM|ram~29_q\ $end
$var wire 1 ?" \RAM|ram~539_combout\ $end
$var wire 1 @" \RAM|ram~540_combout\ $end
$var wire 1 A" \RAM|dado_out[6]~11_combout\ $end
$var wire 1 B" \CPU|ULA1|Add1~6\ $end
$var wire 1 C" \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 D" \CPU|MUX2x1|saida_MUX[7]~7_combout\ $end
$var wire 1 E" \RAM|ram~30_q\ $end
$var wire 1 F" \RAM|ram~541_combout\ $end
$var wire 1 G" \RAM|ram~542_combout\ $end
$var wire 1 H" \RAM|dado_out[7]~12_combout\ $end
$var wire 1 I" \CPU|ULA1|Add1~10\ $end
$var wire 1 J" \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 K" \CPU|FLAG|DOUT~1_combout\ $end
$var wire 1 L" \CPU|FLAG|DOUT~2_combout\ $end
$var wire 1 M" \CPU|FLAG|DOUT~0_combout\ $end
$var wire 1 N" \CPU|FLAG|DOUT~q\ $end
$var wire 1 O" \CPU|LogicaDesvio|output~0_combout\ $end
$var wire 1 P" \CPU|somaUm|Add0~6\ $end
$var wire 1 Q" \CPU|somaUm|Add0~9_sumout\ $end
$var wire 1 R" \CPU|somaUm|Add0~10\ $end
$var wire 1 S" \CPU|somaUm|Add0~13_sumout\ $end
$var wire 1 T" \CPU|somaUm|Add0~14\ $end
$var wire 1 U" \CPU|somaUm|Add0~17_sumout\ $end
$var wire 1 V" \CPU|somaUm|Add0~18\ $end
$var wire 1 W" \CPU|somaUm|Add0~33_sumout\ $end
$var wire 1 X" \CPU|somaUm|Add0~34\ $end
$var wire 1 Y" \CPU|somaUm|Add0~29_sumout\ $end
$var wire 1 Z" \CPU|somaUm|Add0~30\ $end
$var wire 1 [" \CPU|somaUm|Add0~25_sumout\ $end
$var wire 1 \" \CPU|somaUm|Add0~26\ $end
$var wire 1 ]" \CPU|somaUm|Add0~21_sumout\ $end
$var wire 1 ^" \CPU|somaUm|Add0~22\ $end
$var wire 1 _" \CPU|somaUm|Add0~1_sumout\ $end
$var wire 1 `" \ROM|memROM~10_combout\ $end
$var wire 1 a" \ROM|memROM~16_combout\ $end
$var wire 1 b" \RAM|ram~527_combout\ $end
$var wire 1 c" \RAM|ram~528_combout\ $end
$var wire 1 d" \RAM|ram~530_combout\ $end
$var wire 1 e" \CPU|REG1|DOUT\ [7] $end
$var wire 1 f" \CPU|REG1|DOUT\ [6] $end
$var wire 1 g" \CPU|REG1|DOUT\ [5] $end
$var wire 1 h" \CPU|REG1|DOUT\ [4] $end
$var wire 1 i" \CPU|REG1|DOUT\ [3] $end
$var wire 1 j" \CPU|REG1|DOUT\ [2] $end
$var wire 1 k" \CPU|REG1|DOUT\ [1] $end
$var wire 1 l" \CPU|REG1|DOUT\ [0] $end
$var wire 1 m" \CPU|PC|DOUT\ [8] $end
$var wire 1 n" \CPU|PC|DOUT\ [7] $end
$var wire 1 o" \CPU|PC|DOUT\ [6] $end
$var wire 1 p" \CPU|PC|DOUT\ [5] $end
$var wire 1 q" \CPU|PC|DOUT\ [4] $end
$var wire 1 r" \CPU|PC|DOUT\ [3] $end
$var wire 1 s" \CPU|PC|DOUT\ [2] $end
$var wire 1 t" \CPU|PC|DOUT\ [1] $end
$var wire 1 u" \CPU|PC|DOUT\ [0] $end
$var wire 1 v" \RAM|ALT_INV_ram~547_combout\ $end
$var wire 1 w" \RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 x" \RAM|ALT_INV_ram~545_combout\ $end
$var wire 1 y" \RAM|ALT_INV_ram~544_combout\ $end
$var wire 1 z" \RAM|ALT_INV_ram~543_combout\ $end
$var wire 1 {" \CPU|FLAG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 |" \CPU|FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 }" \RAM|ALT_INV_dado_out[3]~16_combout\ $end
$var wire 1 ~" \RAM|ALT_INV_dado_out[2]~15_combout\ $end
$var wire 1 !# \ROM|ALT_INV_memROM~20_combout\ $end
$var wire 1 "# \RAM|ALT_INV_dado_out[1]~14_combout\ $end
$var wire 1 ## \ROM|ALT_INV_memROM~19_combout\ $end
$var wire 1 $# \RAM|ALT_INV_dado_out[0]~13_combout\ $end
$var wire 1 %# \RAM|ALT_INV_dado_out[7]~12_combout\ $end
$var wire 1 &# \RAM|ALT_INV_dado_out[6]~11_combout\ $end
$var wire 1 '# \ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 (# \ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 )# \RAM|ALT_INV_dado_out[5]~10_combout\ $end
$var wire 1 *# \RAM|ALT_INV_dado_out[4]~9_combout\ $end
$var wire 1 +# \CPU|Decoder|ALT_INV_output[5]~3_combout\ $end
$var wire 1 ,# \RAM|ALT_INV_ram~542_combout\ $end
$var wire 1 -# \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 .# \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 /# \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 0# \RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 1# \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 2# \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 3# \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 4# \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 5# \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 6# \RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 7# \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 8# \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 9# \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 :# \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 ;# \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 <# \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 =# \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 ># \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 ?# \RAM|ALT_INV_dado_out~8_combout\ $end
$var wire 1 @# \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 A# \CPU|Decoder|ALT_INV_output[5]~2_combout\ $end
$var wire 1 B# \CPU|Decoder|ALT_INV_output[4]~1_combout\ $end
$var wire 1 C# \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 D# \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 E# \RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 F# \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 G# \CPU|Decoder|ALT_INV_Equal7~1_combout\ $end
$var wire 1 H# \CPU|Decoder|ALT_INV_output[1]~0_combout\ $end
$var wire 1 I# \CPU|Decoder|ALT_INV_Equal7~0_combout\ $end
$var wire 1 J# \CPU|FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 K# \ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 L# \ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 M# \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 N# \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 O# \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 P# \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 Q# \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 R# \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 S# \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 T# \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 U# \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 V# \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 W# \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 X# \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 Y# \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 Z# \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 [# \CPU|REG1|ALT_INV_DOUT\ [7] $end
$var wire 1 \# \CPU|REG1|ALT_INV_DOUT\ [6] $end
$var wire 1 ]# \CPU|REG1|ALT_INV_DOUT\ [5] $end
$var wire 1 ^# \CPU|REG1|ALT_INV_DOUT\ [4] $end
$var wire 1 _# \CPU|REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 `# \CPU|REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 a# \CPU|REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 b# \CPU|REG1|ALT_INV_DOUT\ [0] $end
$var wire 1 c# \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 d# \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 e# \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 f# \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 g# \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 h# \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 i# \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 j# \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 k# \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 l# \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 m# \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 n# \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 o# \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 p# \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 q# \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 r# \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 s# \CPU|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0N
1O
xP
1Q
1R
1S
1T
1U
1V
0W
0&!
0'!
0(!
0)!
z*!
z+!
z,!
z-!
z.!
z/!
z0!
z1!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
1T!
1U!
1V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
1d!
0e!
0f!
0g!
0h!
0i!
1j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
1w!
1x!
0y!
0z!
1{!
0|!
1}!
0~!
1!"
0""
0#"
1$"
0%"
1&"
0'"
1("
0)"
1*"
0+"
1,"
0-"
0."
0/"
10"
01"
12"
03"
04"
05"
06"
07"
08"
19"
0:"
0;"
1<"
0="
0>"
0?"
0@"
1A"
0B"
1C"
0D"
0E"
0F"
0G"
1H"
0I"
1J"
1K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0v"
1w"
0x"
1y"
1z"
1{"
0|"
0}"
0~"
1!#
0"#
1##
0$#
0%#
0&#
1'#
1(#
0)#
0*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
0B#
1C#
1D#
1E#
1F#
1G#
1H#
0I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
0X#
0Y#
0Z#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
0A
1B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
1M
z9
z:
z;
z<
z=
z>
z?
z@
0!
0"
0#
0$
0%
0&
0'
0(
0)
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
1g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
1r
zs
zt
zu
zv
zw
zx
zy
zz
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
$end
#10000
1*
1.
1W
1[
1R!
1&!
1h"
1l"
1k"
1j"
1i"
1g"
1f"
1e"
1u"
0s#
0[#
0\#
0]#
0_#
0`#
0a#
0b#
0^#
02"
1;"
0x!
1|!
0}!
1%"
0&"
1+"
0,"
11"
0<"
1B"
0C"
1I"
0J"
0S!
1P"
0T!
1Y!
1e!
1`"
0P#
1Z#
1g#
1h#
1i#
1c#
1d#
1e#
1f#
1j#
1I!
1Q"
1J"
1C"
12"
1,"
1&"
1}!
1<"
1L"
0V!
1v!
1Z!
1]!
1a!
0d!
1g!
0i#
0e#
0d#
0c#
0j#
0h#
0g#
1%!
0G#
1B#
0A#
0O#
0+#
0##
1X#
0{"
1)
1D!
0L"
0,"
02"
0K"
1b!
1l!
1n!
1o!
1s!
0}!
0&"
15"
0<"
1="
0C"
1D"
0J"
0!"
0("
1{"
1j
1v"
1x"
1g#
1h#
1i#
1d#
1e#
0y"
1|"
1j#
1c#
1E
1E!
0<!
1i
0r
0M
1D
#20000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#30000
1*
1.
1W
1[
1R!
1&!
1f!
1y!
1~!
1'"
1-"
16"
1>"
1E"
0u"
1t"
0r#
1s#
0.#
01#
04#
0:#
0<#
0>#
0D#
07#
1h!
1z!
1!"
1("
1."
17"
1?"
1F"
1S!
0P"
1W!
0Y!
1^!
0e!
0Q"
1R"
0`"
0L#
1P#
0N#
0-#
00#
03#
09#
0v"
0x"
0C#
06#
1J!
0I!
1S"
1Q"
0R"
1i!
1d"
1#"
1)"
1/"
18"
1@"
1G"
1X!
0]!
1_!
0a!
0c!
0g!
1a"
1$!
0%!
0S"
0K#
1G#
1I#
1A#
0H#
1O#
0M#
0,#
0/#
02#
08#
0;#
0=#
0@#
05#
0)
1(
0D!
0b!
0i!
0l!
0o!
0s!
0u!
1x!
1}!
1&"
0/"
05"
08"
1<"
0="
0@"
1C"
0D"
0G"
1J"
0d"
0n!
0h!
0z!
0."
07"
0?"
0F"
1`!
1""
1,"
12"
0j
0j#
0c#
0w"
0?#
1-#
10#
13#
19#
1C#
16#
1y"
1@#
0g#
1,#
0h#
1/#
0i#
12#
18#
0d#
0e#
0f#
15#
0E
0E!
1F!
0G!
0j!
0{!
00"
09"
0A"
0H"
0#"
0)"
0i
1h
1;#
1=#
1%#
1&#
1)#
1}"
1$#
1*#
0g
0D
1C
1+!
1,!
0*!
01!
00!
0/!
0-!
0.!
0B
0$"
0*"
1y
1x
0z
0s
0t
0u
0w
0v
1~"
1"#
0@
1?
1>
0=
0<
0;
0:
09
0,!
0+!
0x
0y
0?
0>
#40000
0*
0.
0-
1,
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#50000
1*
1.
1W
1[
1R!
1&!
1u"
0s#
0S!
1P"
0W!
1Y!
0^!
1e!
1L#
0P#
1N#
1I!
0Q"
1R"
0X!
1]!
0_!
1a!
1c!
1g!
0a"
1%!
1S"
1K#
0G#
0I#
0A#
1H#
0O#
1M#
1)
1n!
1h!
1z!
1."
17"
1?"
1F"
0`!
0""
1w"
1?#
0-#
00#
03#
09#
0C#
06#
0y"
1E!
0F!
1G!
1i!
1d"
1/"
18"
1@"
1G"
1b!
1j!
1l!
1o!
1s!
1u!
1{!
1$"
1*"
10"
15"
19"
1="
1A"
1D"
1H"
1#"
1)"
1i
0h
0;#
0=#
0%#
0&#
0)#
0}"
0~"
0"#
0$#
0*#
0,#
0/#
02#
08#
0@#
05#
1g
1D
0C
z*!
z+!
z,!
z-!
z.!
z/!
z0!
z1!
1B
02"
0x!
0}!
0&"
0,"
0<"
0C"
0J"
zz
zy
zx
zw
zv
zu
zt
zs
1g#
1h#
1i#
1c#
1d#
1e#
1f#
1j#
z@
z?
z>
z=
z<
z;
z:
z9
#60000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#70000
1*
1.
1W
1[
1R!
1&!
0u"
0t"
1s"
0q#
1r#
1s#
1S!
0P"
1Q"
0R"
1^!
0e!
0S"
1T"
1`"
0L#
1K!
0J!
0I!
1U"
1S"
0T"
0Q"
1_!
0a!
1d!
0g!
1a"
1#!
0$!
0%!
0U"
0K#
1G#
0B#
1A#
0H#
0)
0(
1'
1D!
0b!
0l!
0n!
0o!
0s!
0u!
1x!
1}!
1&"
05"
1<"
0="
1C"
0D"
1J"
0i!
0#"
0)"
0/"
08"
0@"
0G"
0d"
0h!
0z!
0."
07"
0?"
0F"
1`!
1,"
12"
1j
0j#
0c#
0?#
1-#
10#
13#
19#
1C#
16#
1@#
1,#
1/#
12#
18#
1;#
1=#
15#
0g#
0h#
0i#
0d#
0e#
0f#
1y"
1E
0G!
0j!
0{!
0$"
0*"
00"
09"
0A"
0H"
1%#
1&#
1)#
1}"
1~"
1"#
1$#
1*#
0g
0*!
01!
00!
0/!
0-!
0,!
0+!
0.!
0B
0z
0s
0t
0u
0w
0x
0y
0v
0@
0?
0>
0=
0<
0;
0:
09
#80000
0*
0.
0-
0,
1+
0W
0[
0Z
0Y
1X
1)!
0(!
0'!
0R!
0&!
#90000
1*
1.
1W
1[
1R!
1&!
1u"
0s#
0S!
1P"
1T!
0^!
1e!
1L#
0Z#
1I!
1Q"
1V!
0v!
0_!
1a!
0d!
1g!
0a"
1%!
1K#
0G#
1B#
0A#
1H#
1##
0X#
1)
1n!
1h!
1z!
1."
17"
1?"
1F"
0`!
1?#
0-#
00#
03#
09#
0C#
06#
0y"
1<!
1G!
1#"
1)"
1i!
1d"
1/"
18"
1@"
1G"
1b!
1j!
1l!
1o!
1s!
1u!
1{!
1$"
1*"
10"
15"
19"
1="
1A"
1D"
1H"
1r
0%#
0&#
0)#
0}"
0~"
0"#
0$#
0*#
0,#
0/#
02#
08#
0@#
05#
0;#
0=#
1g
1M
z*!
z+!
z,!
z-!
z.!
z/!
z0!
z1!
1B
02"
0x!
0}!
0&"
0,"
0<"
0C"
0J"
zz
zy
zx
zw
zv
zu
zt
zs
1g#
1h#
1i#
1c#
1d#
1e#
1f#
1j#
z@
z?
z>
z=
z<
z;
z:
z9
#100000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#110000
1*
1.
1W
1[
1R!
1&!
0u"
1t"
0r#
1s#
1S!
0P"
0T!
1q!
0Q"
1R"
0W#
1Z#
1J!
0I!
0S"
1T"
1Q"
0R"
0V!
1v!
1r!
1t!
1$!
0%!
1S"
0T"
1U"
0!#
0V#
0##
1X#
0)
1(
0U"
1=!
0<!
1q
0r
0M
1L
#120000
0*
0.
0-
1,
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#130000
1*
1.
1W
1[
1R!
1&!
1u"
0s#
0S!
1P"
1T!
0Y!
1[!
0e!
0q!
0`"
1W#
0U#
1P#
0Z#
1I!
0Q"
1R"
1V!
0v!
0Z!
0]!
0a!
1d!
0g!
1\!
1p!
0r!
0t!
1%!
0S"
1T"
1!#
1V#
0'#
0T#
1G#
0B#
1A#
1O#
1+#
1##
0X#
1)
0D!
1,"
1K"
0l!
0n!
05"
1<"
0D"
1J"
0i!
0#"
0)"
0/"
08"
0@"
0G"
0d"
0h!
0z!
0."
07"
0?"
0F"
0s!
1}!
1U"
0j
0e#
1-#
10#
13#
19#
1C#
16#
1@#
1,#
1/#
12#
18#
1;#
1=#
15#
0g#
0i#
1y"
0|"
0c#
0E
0=!
1>!
1@!
1B!
0E!
1<!
0q
1p
1n
1l
0i
1r
1M
0L
1K
1I
1G
0D
#140000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#150000
1*
1.
1W
1[
1R!
1&!
0h"
0l"
0j"
0f"
0u"
0t"
0s"
1r"
0p#
1q#
1r#
1s#
1\#
1`#
1b#
1^#
12"
0;"
1x!
0|!
1&"
0+"
1C"
0I"
1S!
0P"
1Q"
0R"
1S"
0T"
1Y!
1e!
1k!
1q!
13"
0U"
1V"
1`"
0R#
0W#
0S#
0P#
0h#
0d#
0f#
0j#
1L!
0K!
0J!
0I!
1W"
1U"
0V"
0S"
0Q"
0J"
0,"
0}!
0<"
1Z!
1]!
1a!
0d!
1g!
1l!
1,"
01"
1r!
1t!
14"
1:"
1i#
1e#
1c#
1g#
1"!
0#!
0$!
0%!
0W"
0(#
0Q#
0!#
0V#
0c#
0G#
1B#
0A#
0O#
0+#
0)
0(
0'
1&
1D!
1?!
02"
0K"
1n!
1h!
1z!
1."
17"
1?"
1F"
1s!
1}!
0%"
15"
1D"
1<"
0B"
1J"
1j#
1j
1o
0g#
0i#
0e#
0-#
00#
03#
09#
0C#
06#
0y"
1|"
1J
1E
1A!
1C!
1=!
1E!
0C"
0&"
1#"
1)"
1i!
1d"
1/"
18"
1@"
1G"
1d#
1h#
1m
1k
1q
1i
0,#
0/#
02#
08#
0@#
05#
0;#
0=#
1L
1H
1F
1D
#160000
0*
0.
0-
0,
0+
0W
0[
0Z
0Y
0X
0)!
0(!
0'!
0R!
0&!
#170000
1*
1.
1W
1[
1R!
1&!
0f!
0y!
0'"
0>"
1u"
0s#
11#
1<#
1D#
17#
0h!
0z!
0("
0?"
0S!
1P"
0T!
0Y!
0[!
0e!
0`"
1U#
1P#
1Z#
10#
1v"
1C#
16#
1I!
1Q"
0i!
0d"
0)"
0@"
0V!
1v!
0Z!
0]!
0a!
1d!
0g!
0\!
0p!
1%!
1'#
1T#
1G#
0B#
1A#
1O#
1+#
0##
1X#
1/#
1;#
1@#
15#
1)
0D!
1K"
0n!
0u!
0x!
1|!
0#"
0/"
08"
0G"
1("
0."
07"
0F"
0b!
0o!
12"
0="
1&"
1C"
0j
0h#
0d#
0j#
1-#
13#
19#
0v"
1,#
12#
18#
1=#
1f#
1y"
0|"
0E
0>!
0@!
0B!
0E!
0<!
0}!
1%"
1e#
0p
0n
0l
0i
0r
0&"
1+"
0M
0K
0I
0G
0D
1d#
0,"
11"
1c#
02"
1;"
1L"
1j#
0<"
1B"
0{"
1i#
0C"
1I"
1h#
0J"
1g#
1M"
#180000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#190000
1*
1.
1W
1[
1R!
1&!
0k"
0i"
0g"
0e"
1N"
0u"
1t"
0r#
1s#
0J#
1[#
1]#
1_#
1a#
1}!
0%"
1,"
01"
1<"
0B"
1J"
1S!
0P"
1T!
1Y!
1[!
1e!
0Q"
1R"
1`"
0U#
0P#
0Z#
0g#
0i#
0c#
0e#
1J!
0I!
1S"
1Q"
0R"
1C"
0I"
12"
0;"
1&"
0+"
0L"
0M"
1V!
0v!
1Z!
1]!
1a!
0d!
1g!
1\!
1p!
0d#
0j#
0h#
1$!
0%!
0,"
0<"
0J"
0S"
0'#
0T#
0G#
1B#
0A#
0O#
0+#
1##
0X#
1{"
0)
1(
1D!
1g#
1i#
1c#
0K"
1n!
1u!
1x!
0|!
0("
1."
17"
1F"
1b!
1o!
02"
1="
0&"
0C"
1j
1h#
1d#
1j#
0-#
03#
09#
1v"
0f#
0y"
1|"
1E
1>!
1@!
1B!
1E!
1<!
0}!
1#"
1/"
18"
1G"
1L"
1e#
1p
1n
1l
1i
1r
0{"
0,#
02#
08#
0=#
1M
1K
1I
1G
1D
1M"
#200000
0*
0.
0-
1,
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#210000
1*
1.
1W
1[
1R!
1&!
0~!
0-"
06"
0E"
1u"
0s#
1.#
14#
1:#
1>#
0!"
0."
07"
0F"
0S!
1P"
1W!
0Y!
0[!
0e!
03"
0`"
1R#
1U#
1P#
0N#
1-#
13#
19#
1x"
1I!
0Q"
1R"
0#"
0/"
08"
0G"
1X!
0]!
0g!
0\!
0p!
04"
0:"
1%!
1S"
1(#
1Q#
1'#
1T#
1G#
1O#
0M#
1,#
12#
18#
1=#
1)
0D!
1O"
0j
0E
0A!
0C!
0>!
0@!
0B!
0E!
1F!
0m
0k
0p
0n
0l
0i
1h
0K
0I
0H
0G
0F
0D
1C
#220000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#230000
1*
1.
1W
1[
1R!
1&!
#240000
0*
0.
0-
0,
1+
0W
0[
0Z
0Y
1X
1)!
0(!
0'!
0R!
0&!
#250000
1*
1.
1W
1[
1R!
1&!
#260000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#270000
1*
1.
1W
1[
1R!
1&!
#280000
0*
0.
0-
1,
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#290000
1*
1.
1W
1[
1R!
1&!
#300000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#310000
1*
1.
1W
1[
1R!
1&!
#320000
0*
0.
0-
0,
0+
0W
0[
0Z
0Y
0X
0)!
0(!
0'!
0R!
0&!
#330000
1*
1.
1W
1[
1R!
1&!
#340000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#350000
1*
1.
1W
1[
1R!
1&!
#360000
0*
0.
0-
1,
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#370000
1*
1.
1W
1[
1R!
1&!
#380000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#390000
1*
1.
1W
1[
1R!
1&!
#400000
0*
0.
0-
0,
1+
0W
0[
0Z
0Y
1X
1)!
0(!
0'!
0R!
0&!
#410000
1*
1.
1W
1[
1R!
1&!
#420000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#430000
1*
1.
1W
1[
1R!
1&!
#440000
0*
0.
0-
1,
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#450000
1*
1.
1W
1[
1R!
1&!
#460000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#470000
1*
1.
1W
1[
1R!
1&!
#480000
0*
0.
0-
0,
0+
0W
0[
0Z
0Y
0X
0)!
0(!
0'!
0R!
0&!
#490000
1*
1.
1W
1[
1R!
1&!
#500000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#510000
1*
1.
1W
1[
1R!
1&!
#520000
0*
0.
0-
1,
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#530000
1*
1.
1W
1[
1R!
1&!
#540000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#550000
1*
1.
1W
1[
1R!
1&!
#560000
0*
0.
0-
0,
1+
0W
0[
0Z
0Y
1X
1)!
0(!
0'!
0R!
0&!
#570000
1*
1.
1W
1[
1R!
1&!
#580000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#590000
1*
1.
1W
1[
1R!
1&!
#600000
0*
0.
0-
1,
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#610000
1*
1.
1W
1[
1R!
1&!
#620000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#630000
1*
1.
1W
1[
1R!
1&!
#640000
0*
0.
0-
0,
0+
0W
0[
0Z
0Y
0X
0)!
0(!
0'!
0R!
0&!
#650000
1*
1.
1W
1[
1R!
1&!
#660000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#670000
1*
1.
1W
1[
1R!
1&!
#680000
0*
0.
0-
1,
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#690000
1*
1.
1W
1[
1R!
1&!
#700000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#710000
1*
1.
1W
1[
1R!
1&!
#720000
0*
0.
0-
0,
1+
0W
0[
0Z
0Y
1X
1)!
0(!
0'!
0R!
0&!
#730000
1*
1.
1W
1[
1R!
1&!
#740000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#750000
1*
1.
1W
1[
1R!
1&!
#760000
0*
0.
0-
1,
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#770000
1*
1.
1W
1[
1R!
1&!
#780000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#790000
1*
1.
1W
1[
1R!
1&!
#800000
0*
0.
0-
0,
0+
0W
0[
0Z
0Y
0X
0)!
0(!
0'!
0R!
0&!
#810000
1*
1.
1W
1[
1R!
1&!
#820000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#830000
1*
1.
1W
1[
1R!
1&!
#840000
0*
0.
0-
1,
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#850000
1*
1.
1W
1[
1R!
1&!
#860000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#870000
1*
1.
1W
1[
1R!
1&!
#880000
0*
0.
0-
0,
1+
0W
0[
0Z
0Y
1X
1)!
0(!
0'!
0R!
0&!
#890000
1*
1.
1W
1[
1R!
1&!
#900000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#910000
1*
1.
1W
1[
1R!
1&!
#920000
0*
0.
0-
1,
0W
0[
0Z
1Y
1(!
0'!
0R!
0&!
#930000
1*
1.
1W
1[
1R!
1&!
#940000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#950000
1*
1.
1W
1[
1R!
1&!
#960000
0*
0.
0-
0,
0+
0W
0[
0Z
0Y
0X
0)!
0(!
0'!
0R!
0&!
#970000
1*
1.
1W
1[
1R!
1&!
#980000
0*
0.
1-
0W
0[
1Z
1'!
0R!
0&!
#990000
1*
1.
1W
1[
1R!
1&!
#1000000
