{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651453084389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651453084389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 19:58:04 2022 " "Processing started: Sun May 01 19:58:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651453084389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651453084389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Comparison_circuit -c Comparison_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Comparison_circuit -c Comparison_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651453084389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651453084749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651453084749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparison_circuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparison_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparison_circuit " "Found entity 1: Comparison_circuit" {  } { { "Comparison_circuit.bdf" "" { Schematic "U:/CPR E 281/Final Project/Comparison Circuit/Comparaison_circuit/Comparison_circuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651453089317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651453089317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validation.v 1 1 " "Found 1 design units, including 1 entities, in source file validation.v" { { "Info" "ISGN_ENTITY_NAME" "1 validation " "Found entity 1: validation" {  } { { "validation.v" "" { Text "U:/CPR E 281/Final Project/Comparison Circuit/Comparaison_circuit/validation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651453089411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651453089411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "validation " "Elaborating entity \"validation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651453089583 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gt validation.v(9) " "Verilog HDL Always Construct warning at validation.v(9): variable \"Gt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validation.v" "" { Text "U:/CPR E 281/Final Project/Comparison Circuit/Comparaison_circuit/validation.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651453089583 "|validation"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gt validation.v(12) " "Verilog HDL Always Construct warning at validation.v(12): variable \"Gt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validation.v" "" { Text "U:/CPR E 281/Final Project/Comparison Circuit/Comparaison_circuit/validation.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651453089583 "|validation"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gt validation.v(15) " "Verilog HDL Always Construct warning at validation.v(15): variable \"Gt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validation.v" "" { Text "U:/CPR E 281/Final Project/Comparison Circuit/Comparaison_circuit/validation.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651453089583 "|validation"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gt validation.v(18) " "Verilog HDL Always Construct warning at validation.v(18): variable \"Gt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validation.v" "" { Text "U:/CPR E 281/Final Project/Comparison Circuit/Comparaison_circuit/validation.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651453089583 "|validation"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gt validation.v(21) " "Verilog HDL Always Construct warning at validation.v(21): variable \"Gt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validation.v" "" { Text "U:/CPR E 281/Final Project/Comparison Circuit/Comparaison_circuit/validation.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651453089583 "|validation"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gt validation.v(24) " "Verilog HDL Always Construct warning at validation.v(24): variable \"Gt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validation.v" "" { Text "U:/CPR E 281/Final Project/Comparison Circuit/Comparaison_circuit/validation.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651453089583 "|validation"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gt validation.v(27) " "Verilog HDL Always Construct warning at validation.v(27): variable \"Gt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validation.v" "" { Text "U:/CPR E 281/Final Project/Comparison Circuit/Comparaison_circuit/validation.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651453089583 "|validation"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out validation.v(6) " "Verilog HDL Always Construct warning at validation.v(6): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "validation.v" "" { Text "U:/CPR E 281/Final Project/Comparison Circuit/Comparaison_circuit/validation.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651453089583 "|validation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] validation.v(7) " "Inferred latch for \"out\[0\]\" at validation.v(7)" {  } { { "validation.v" "" { Text "U:/CPR E 281/Final Project/Comparison Circuit/Comparaison_circuit/validation.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651453089583 "|validation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] validation.v(7) " "Inferred latch for \"out\[1\]\" at validation.v(7)" {  } { { "validation.v" "" { Text "U:/CPR E 281/Final Project/Comparison Circuit/Comparaison_circuit/validation.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651453089583 "|validation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] validation.v(7) " "Inferred latch for \"out\[2\]\" at validation.v(7)" {  } { { "validation.v" "" { Text "U:/CPR E 281/Final Project/Comparison Circuit/Comparaison_circuit/validation.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651453089583 "|validation"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651453090286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651453090879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651453090879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651453091142 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651453091142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651453091142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651453091142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651453091221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 19:58:11 2022 " "Processing ended: Sun May 01 19:58:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651453091221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651453091221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651453091221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651453091221 ""}
