// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module loop_uhat_sparse_pow_generic_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        base_r,
        exp,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] base_r;
input  [63:0] exp;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_enable_reg_pp0_iter74;
reg    ap_enable_reg_pp0_iter75;
reg    ap_enable_reg_pp0_iter76;
reg    ap_enable_reg_pp0_iter77;
reg    ap_enable_reg_pp0_iter78;
reg    ap_enable_reg_pp0_iter79;
reg    ap_enable_reg_pp0_iter80;
reg    ap_enable_reg_pp0_iter81;
reg    ap_enable_reg_pp0_iter82;
reg    ap_enable_reg_pp0_iter83;
reg    ap_enable_reg_pp0_iter84;
reg    ap_enable_reg_pp0_iter85;
reg    ap_enable_reg_pp0_iter86;
reg    ap_enable_reg_pp0_iter87;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0;
reg    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0;
wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log0_lut_table_array_address0;
reg    pow_reduce_anonymous_namespace_log0_lut_table_array_ce0;
wire   [108:0] pow_reduce_anonymous_namespace_log0_lut_table_array_q0;
wire   [3:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0;
wire   [104:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0;
wire   [101:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0;
wire   [96:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0;
wire   [91:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0;
wire   [86:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0;
wire   [81:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0;
wire   [76:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0;
reg    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0;
wire   [57:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0;
reg    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0;
wire   [41:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0;
reg   [63:0] exp_read_reg_2842;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] exp_read_reg_2842_pp0_iter1_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter2_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter3_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter4_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter5_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter6_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter7_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter8_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter9_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter10_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter11_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter12_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter13_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter14_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter15_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter16_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter17_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter18_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter19_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter20_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter21_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter22_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter23_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter24_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter25_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter26_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter27_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter28_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter29_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter30_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter31_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter32_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter33_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter34_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter35_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter36_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter37_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter38_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter39_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter40_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter41_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter42_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter43_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter44_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter45_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter46_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter47_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter48_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter49_reg;
reg   [63:0] exp_read_reg_2842_pp0_iter50_reg;
reg   [0:0] bs_sign_reg_2847;
reg   [0:0] bs_sign_reg_2847_pp0_iter1_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter2_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter3_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter4_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter5_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter6_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter7_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter8_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter9_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter10_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter11_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter12_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter13_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter14_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter15_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter16_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter17_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter18_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter19_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter20_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter21_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter22_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter23_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter24_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter25_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter26_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter27_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter28_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter29_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter30_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter31_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter32_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter33_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter34_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter35_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter36_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter37_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter38_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter39_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter40_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter41_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter42_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter43_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter44_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter45_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter46_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter47_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter48_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter49_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter50_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter51_reg;
reg   [0:0] bs_sign_reg_2847_pp0_iter52_reg;
reg   [10:0] bs_exp_reg_2854;
reg   [10:0] bs_exp_reg_2854_pp0_iter1_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter2_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter3_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter4_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter5_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter6_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter7_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter8_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter9_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter10_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter11_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter12_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter13_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter14_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter15_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter16_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter17_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter18_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter19_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter20_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter21_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter22_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter23_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter24_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter25_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter26_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter27_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter28_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter29_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter30_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter31_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter32_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter33_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter34_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter35_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter36_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter37_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter38_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter39_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter40_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter41_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter42_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter43_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter44_reg;
reg   [10:0] bs_exp_reg_2854_pp0_iter45_reg;
wire   [51:0] bs_sig_fu_670_p1;
reg   [51:0] bs_sig_reg_2861;
reg   [51:0] bs_sig_reg_2861_pp0_iter1_reg;
reg   [0:0] tmp_5_reg_2868;
reg   [0:0] tmp_5_reg_2868_pp0_iter1_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter2_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter3_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter4_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter5_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter6_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter7_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter8_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter9_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter10_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter11_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter12_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter13_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter14_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter15_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter16_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter17_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter18_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter19_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter20_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter21_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter22_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter23_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter24_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter25_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter26_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter27_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter28_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter29_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter30_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter31_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter32_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter33_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter34_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter35_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter36_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter37_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter38_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter39_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter40_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter41_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter42_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter43_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter44_reg;
reg   [0:0] tmp_5_reg_2868_pp0_iter45_reg;
wire   [63:0] zext_ln502_fu_692_p1;
reg   [63:0] zext_ln502_reg_2874;
reg   [63:0] zext_ln502_reg_2874_pp0_iter1_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter2_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter3_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter4_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter5_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter6_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter7_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter8_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter9_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter10_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter11_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter12_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter13_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter14_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter15_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter16_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter17_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter18_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter19_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter20_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter21_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter22_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter23_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter24_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter25_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter26_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter27_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter28_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter29_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter30_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter31_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter32_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter33_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter34_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter35_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter36_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter37_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter38_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter39_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter40_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter41_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter42_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter43_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter44_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter45_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter46_reg;
reg   [63:0] zext_ln502_reg_2874_pp0_iter47_reg;
reg   [5:0] b_frac_tilde_inverse_reg_2884;
wire   [0:0] icmp_ln340_1_fu_697_p2;
reg   [0:0] icmp_ln340_1_reg_2889;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter3_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter4_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter5_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter6_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter7_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter8_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter9_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter10_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter11_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter12_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter13_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter14_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter15_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter16_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter17_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter18_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter19_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter20_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter21_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter22_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter23_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter24_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter25_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter26_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter27_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter28_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter29_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter30_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter31_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter32_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter33_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter34_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter35_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter36_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter37_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter38_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter39_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter40_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter41_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter42_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter43_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter44_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter45_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter46_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter47_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter48_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter49_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter50_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter51_reg;
reg   [0:0] icmp_ln340_1_reg_2889_pp0_iter52_reg;
wire   [53:0] grp_fu_616_p2;
reg   [53:0] mul_ln516_reg_2906;
reg   [53:0] mul_ln516_reg_2906_pp0_iter7_reg;
reg   [53:0] mul_ln516_reg_2906_pp0_iter8_reg;
reg   [53:0] mul_ln516_reg_2906_pp0_iter9_reg;
reg   [53:0] mul_ln516_reg_2906_pp0_iter10_reg;
reg   [53:0] mul_ln516_reg_2906_pp0_iter11_reg;
reg   [3:0] a_reg_2913;
reg   [3:0] a_reg_2913_pp0_iter7_reg;
reg   [3:0] a_reg_2913_pp0_iter8_reg;
reg   [3:0] a_reg_2913_pp0_iter9_reg;
reg   [3:0] a_reg_2913_pp0_iter10_reg;
reg   [3:0] a_reg_2913_pp0_iter11_reg;
reg   [3:0] a_reg_2913_pp0_iter12_reg;
reg   [3:0] a_reg_2913_pp0_iter13_reg;
reg   [3:0] a_reg_2913_pp0_iter14_reg;
reg   [3:0] a_reg_2913_pp0_iter15_reg;
reg   [3:0] a_reg_2913_pp0_iter16_reg;
reg   [3:0] a_reg_2913_pp0_iter17_reg;
reg   [3:0] a_reg_2913_pp0_iter18_reg;
reg   [3:0] a_reg_2913_pp0_iter19_reg;
reg   [3:0] a_reg_2913_pp0_iter20_reg;
reg   [3:0] a_reg_2913_pp0_iter21_reg;
reg   [3:0] a_reg_2913_pp0_iter22_reg;
reg   [3:0] a_reg_2913_pp0_iter23_reg;
reg   [3:0] a_reg_2913_pp0_iter24_reg;
reg   [3:0] a_reg_2913_pp0_iter25_reg;
reg   [3:0] a_reg_2913_pp0_iter26_reg;
reg   [3:0] a_reg_2913_pp0_iter27_reg;
reg   [3:0] a_reg_2913_pp0_iter28_reg;
reg   [3:0] a_reg_2913_pp0_iter29_reg;
reg   [3:0] a_reg_2913_pp0_iter30_reg;
reg   [3:0] a_reg_2913_pp0_iter31_reg;
reg   [3:0] a_reg_2913_pp0_iter32_reg;
reg   [3:0] a_reg_2913_pp0_iter33_reg;
reg   [3:0] a_reg_2913_pp0_iter34_reg;
reg   [3:0] a_reg_2913_pp0_iter35_reg;
reg   [3:0] a_reg_2913_pp0_iter36_reg;
reg   [3:0] a_reg_2913_pp0_iter37_reg;
reg   [3:0] a_reg_2913_pp0_iter38_reg;
reg   [3:0] a_reg_2913_pp0_iter39_reg;
reg   [3:0] a_reg_2913_pp0_iter40_reg;
reg   [3:0] a_reg_2913_pp0_iter41_reg;
reg   [3:0] a_reg_2913_pp0_iter42_reg;
reg   [3:0] a_reg_2913_pp0_iter43_reg;
reg   [3:0] a_reg_2913_pp0_iter44_reg;
reg   [3:0] a_reg_2913_pp0_iter45_reg;
reg   [3:0] a_reg_2913_pp0_iter46_reg;
reg   [3:0] a_reg_2913_pp0_iter47_reg;
wire   [49:0] trunc_ln39_fu_744_p1;
reg   [49:0] trunc_ln39_reg_2919;
reg   [49:0] trunc_ln39_reg_2919_pp0_iter7_reg;
reg   [49:0] trunc_ln39_reg_2919_pp0_iter8_reg;
reg   [49:0] trunc_ln39_reg_2919_pp0_iter9_reg;
reg   [49:0] trunc_ln39_reg_2919_pp0_iter10_reg;
reg   [49:0] trunc_ln39_reg_2919_pp0_iter11_reg;
reg   [0:0] tmp_7_reg_2924;
reg   [0:0] tmp_7_reg_2924_pp0_iter7_reg;
reg   [0:0] tmp_7_reg_2924_pp0_iter8_reg;
reg   [0:0] tmp_7_reg_2924_pp0_iter9_reg;
reg   [0:0] tmp_7_reg_2924_pp0_iter10_reg;
reg   [0:0] tmp_7_reg_2924_pp0_iter11_reg;
wire   [74:0] grp_fu_770_p2;
reg   [74:0] mul_ln44_reg_2939;
reg   [72:0] z2_reg_2944;
reg   [72:0] z2_reg_2944_pp0_iter13_reg;
reg   [72:0] z2_reg_2944_pp0_iter14_reg;
reg   [72:0] z2_reg_2944_pp0_iter15_reg;
reg   [72:0] z2_reg_2944_pp0_iter16_reg;
reg   [72:0] z2_reg_2944_pp0_iter17_reg;
reg   [5:0] a_1_reg_2950;
reg   [5:0] a_1_reg_2950_pp0_iter13_reg;
reg   [5:0] a_1_reg_2950_pp0_iter14_reg;
reg   [5:0] a_1_reg_2950_pp0_iter15_reg;
reg   [5:0] a_1_reg_2950_pp0_iter16_reg;
reg   [5:0] a_1_reg_2950_pp0_iter17_reg;
reg   [5:0] a_1_reg_2950_pp0_iter18_reg;
reg   [5:0] a_1_reg_2950_pp0_iter19_reg;
reg   [5:0] a_1_reg_2950_pp0_iter20_reg;
reg   [5:0] a_1_reg_2950_pp0_iter21_reg;
reg   [5:0] a_1_reg_2950_pp0_iter22_reg;
reg   [5:0] a_1_reg_2950_pp0_iter23_reg;
reg   [5:0] a_1_reg_2950_pp0_iter24_reg;
reg   [5:0] a_1_reg_2950_pp0_iter25_reg;
reg   [5:0] a_1_reg_2950_pp0_iter26_reg;
reg   [5:0] a_1_reg_2950_pp0_iter27_reg;
reg   [5:0] a_1_reg_2950_pp0_iter28_reg;
reg   [5:0] a_1_reg_2950_pp0_iter29_reg;
reg   [5:0] a_1_reg_2950_pp0_iter30_reg;
reg   [5:0] a_1_reg_2950_pp0_iter31_reg;
reg   [5:0] a_1_reg_2950_pp0_iter32_reg;
reg   [5:0] a_1_reg_2950_pp0_iter33_reg;
reg   [5:0] a_1_reg_2950_pp0_iter34_reg;
reg   [5:0] a_1_reg_2950_pp0_iter35_reg;
reg   [5:0] a_1_reg_2950_pp0_iter36_reg;
reg   [5:0] a_1_reg_2950_pp0_iter37_reg;
reg   [5:0] a_1_reg_2950_pp0_iter38_reg;
reg   [5:0] a_1_reg_2950_pp0_iter39_reg;
reg   [5:0] a_1_reg_2950_pp0_iter40_reg;
reg   [5:0] a_1_reg_2950_pp0_iter41_reg;
reg   [5:0] a_1_reg_2950_pp0_iter42_reg;
reg   [5:0] a_1_reg_2950_pp0_iter43_reg;
reg   [5:0] a_1_reg_2950_pp0_iter44_reg;
reg   [5:0] a_1_reg_2950_pp0_iter45_reg;
reg   [5:0] a_1_reg_2950_pp0_iter46_reg;
reg   [5:0] a_1_reg_2950_pp0_iter47_reg;
reg   [66:0] tmp_6_reg_2956;
reg   [66:0] tmp_6_reg_2956_pp0_iter13_reg;
reg   [66:0] tmp_6_reg_2956_pp0_iter14_reg;
reg   [66:0] tmp_6_reg_2956_pp0_iter15_reg;
reg   [66:0] tmp_6_reg_2956_pp0_iter16_reg;
reg   [66:0] tmp_6_reg_2956_pp0_iter17_reg;
wire   [78:0] grp_fu_620_p2;
reg   [78:0] mul_ln44_1_reg_2971;
wire   [81:0] sub_ln44_1_fu_912_p2;
reg   [81:0] sub_ln44_1_reg_2976;
reg   [81:0] sub_ln44_1_reg_2976_pp0_iter19_reg;
reg   [81:0] sub_ln44_1_reg_2976_pp0_iter20_reg;
reg   [81:0] sub_ln44_1_reg_2976_pp0_iter21_reg;
reg   [81:0] sub_ln44_1_reg_2976_pp0_iter22_reg;
reg   [81:0] sub_ln44_1_reg_2976_pp0_iter23_reg;
reg   [5:0] a_2_reg_2982;
reg   [5:0] a_2_reg_2982_pp0_iter19_reg;
reg   [5:0] a_2_reg_2982_pp0_iter20_reg;
reg   [5:0] a_2_reg_2982_pp0_iter21_reg;
reg   [5:0] a_2_reg_2982_pp0_iter22_reg;
reg   [5:0] a_2_reg_2982_pp0_iter23_reg;
reg   [5:0] a_2_reg_2982_pp0_iter24_reg;
reg   [5:0] a_2_reg_2982_pp0_iter25_reg;
reg   [5:0] a_2_reg_2982_pp0_iter26_reg;
reg   [5:0] a_2_reg_2982_pp0_iter27_reg;
reg   [5:0] a_2_reg_2982_pp0_iter28_reg;
reg   [5:0] a_2_reg_2982_pp0_iter29_reg;
reg   [5:0] a_2_reg_2982_pp0_iter30_reg;
reg   [5:0] a_2_reg_2982_pp0_iter31_reg;
reg   [5:0] a_2_reg_2982_pp0_iter32_reg;
reg   [5:0] a_2_reg_2982_pp0_iter33_reg;
reg   [5:0] a_2_reg_2982_pp0_iter34_reg;
reg   [5:0] a_2_reg_2982_pp0_iter35_reg;
reg   [5:0] a_2_reg_2982_pp0_iter36_reg;
reg   [5:0] a_2_reg_2982_pp0_iter37_reg;
reg   [5:0] a_2_reg_2982_pp0_iter38_reg;
reg   [5:0] a_2_reg_2982_pp0_iter39_reg;
reg   [5:0] a_2_reg_2982_pp0_iter40_reg;
reg   [5:0] a_2_reg_2982_pp0_iter41_reg;
reg   [5:0] a_2_reg_2982_pp0_iter42_reg;
reg   [5:0] a_2_reg_2982_pp0_iter43_reg;
reg   [5:0] a_2_reg_2982_pp0_iter44_reg;
reg   [5:0] a_2_reg_2982_pp0_iter45_reg;
reg   [5:0] a_2_reg_2982_pp0_iter46_reg;
reg   [5:0] a_2_reg_2982_pp0_iter47_reg;
wire   [75:0] trunc_ln39_1_fu_928_p1;
reg   [75:0] trunc_ln39_1_reg_2988;
reg   [75:0] trunc_ln39_1_reg_2988_pp0_iter19_reg;
reg   [75:0] trunc_ln39_1_reg_2988_pp0_iter20_reg;
reg   [75:0] trunc_ln39_1_reg_2988_pp0_iter21_reg;
reg   [75:0] trunc_ln39_1_reg_2988_pp0_iter22_reg;
reg   [75:0] trunc_ln39_1_reg_2988_pp0_iter23_reg;
wire   [88:0] grp_fu_636_p2;
reg   [88:0] mul_ln44_2_reg_3003;
reg   [91:0] z4_reg_3008;
reg   [91:0] z4_reg_3008_pp0_iter25_reg;
reg   [91:0] z4_reg_3008_pp0_iter26_reg;
reg   [91:0] z4_reg_3008_pp0_iter27_reg;
reg   [91:0] z4_reg_3008_pp0_iter28_reg;
reg   [91:0] z4_reg_3008_pp0_iter29_reg;
reg   [85:0] tmp_s_reg_3014;
reg   [85:0] tmp_s_reg_3014_pp0_iter25_reg;
reg   [85:0] tmp_s_reg_3014_pp0_iter26_reg;
reg   [85:0] tmp_s_reg_3014_pp0_iter27_reg;
reg   [85:0] tmp_s_reg_3014_pp0_iter28_reg;
reg   [85:0] tmp_s_reg_3014_pp0_iter29_reg;
reg   [5:0] tmp_8_reg_3019;
reg   [5:0] tmp_8_reg_3019_pp0_iter25_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter26_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter27_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter28_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter29_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter30_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter31_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter32_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter33_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter34_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter35_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter36_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter37_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter38_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter39_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter40_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter41_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter42_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter43_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter44_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter45_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter46_reg;
reg   [5:0] tmp_8_reg_3019_pp0_iter47_reg;
wire   [97:0] grp_fu_644_p2;
reg   [97:0] mul_ln44_3_reg_3035;
reg   [86:0] tmp_9_reg_3040;
reg   [86:0] tmp_9_reg_3040_pp0_iter31_reg;
reg   [86:0] tmp_9_reg_3040_pp0_iter32_reg;
reg   [86:0] tmp_9_reg_3040_pp0_iter33_reg;
reg   [86:0] tmp_9_reg_3040_pp0_iter34_reg;
reg   [86:0] tmp_9_reg_3040_pp0_iter35_reg;
reg   [80:0] tmp_10_reg_3046;
reg   [80:0] tmp_10_reg_3046_pp0_iter31_reg;
reg   [80:0] tmp_10_reg_3046_pp0_iter32_reg;
reg   [80:0] tmp_10_reg_3046_pp0_iter33_reg;
reg   [80:0] tmp_10_reg_3046_pp0_iter34_reg;
reg   [80:0] tmp_10_reg_3046_pp0_iter35_reg;
reg   [5:0] tmp_11_reg_3051;
reg   [5:0] tmp_11_reg_3051_pp0_iter31_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter32_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter33_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter34_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter35_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter36_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter37_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter38_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter39_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter40_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter41_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter42_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter43_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter44_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter45_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter46_reg;
reg   [5:0] tmp_11_reg_3051_pp0_iter47_reg;
wire   [92:0] grp_fu_640_p2;
reg   [92:0] mul_ln44_4_reg_3067;
reg   [81:0] tmp_12_reg_3072;
reg   [81:0] tmp_12_reg_3072_pp0_iter37_reg;
reg   [81:0] tmp_12_reg_3072_pp0_iter38_reg;
reg   [81:0] tmp_12_reg_3072_pp0_iter39_reg;
reg   [81:0] tmp_12_reg_3072_pp0_iter40_reg;
reg   [81:0] tmp_12_reg_3072_pp0_iter41_reg;
reg   [75:0] tmp_13_reg_3078;
reg   [75:0] tmp_13_reg_3078_pp0_iter37_reg;
reg   [75:0] tmp_13_reg_3078_pp0_iter38_reg;
reg   [75:0] tmp_13_reg_3078_pp0_iter39_reg;
reg   [75:0] tmp_13_reg_3078_pp0_iter40_reg;
reg   [75:0] tmp_13_reg_3078_pp0_iter41_reg;
reg   [5:0] tmp_14_reg_3083;
reg   [5:0] tmp_14_reg_3083_pp0_iter37_reg;
reg   [5:0] tmp_14_reg_3083_pp0_iter38_reg;
reg   [5:0] tmp_14_reg_3083_pp0_iter39_reg;
reg   [5:0] tmp_14_reg_3083_pp0_iter40_reg;
reg   [5:0] tmp_14_reg_3083_pp0_iter41_reg;
reg   [5:0] tmp_14_reg_3083_pp0_iter42_reg;
reg   [5:0] tmp_14_reg_3083_pp0_iter43_reg;
reg   [5:0] tmp_14_reg_3083_pp0_iter44_reg;
reg   [5:0] tmp_14_reg_3083_pp0_iter45_reg;
reg   [5:0] tmp_14_reg_3083_pp0_iter46_reg;
reg   [5:0] tmp_14_reg_3083_pp0_iter47_reg;
wire   [87:0] grp_fu_632_p2;
reg   [87:0] mul_ln44_5_reg_3099;
reg   [76:0] tmp_15_reg_3104;
reg   [70:0] tmp_16_reg_3110;
reg   [5:0] tmp_17_reg_3115;
reg   [5:0] tmp_17_reg_3115_pp0_iter43_reg;
reg   [5:0] tmp_17_reg_3115_pp0_iter44_reg;
reg   [5:0] tmp_17_reg_3115_pp0_iter45_reg;
reg   [5:0] tmp_17_reg_3115_pp0_iter46_reg;
reg   [5:0] tmp_17_reg_3115_pp0_iter47_reg;
wire   [135:0] add_ln44_6_fu_1300_p2;
reg   [135:0] add_ln44_6_reg_3121;
reg   [135:0] add_ln44_6_reg_3121_pp0_iter44_reg;
reg   [135:0] add_ln44_6_reg_3121_pp0_iter45_reg;
reg   [135:0] add_ln44_6_reg_3121_pp0_iter46_reg;
reg   [135:0] add_ln44_6_reg_3121_pp0_iter47_reg;
wire   [0:0] icmp_ln340_fu_1323_p2;
reg   [0:0] icmp_ln340_reg_3136;
reg   [0:0] icmp_ln340_reg_3136_pp0_iter47_reg;
reg   [0:0] icmp_ln340_reg_3136_pp0_iter48_reg;
reg   [0:0] icmp_ln340_reg_3136_pp0_iter49_reg;
reg   [0:0] icmp_ln340_reg_3136_pp0_iter50_reg;
reg   [0:0] icmp_ln340_reg_3136_pp0_iter51_reg;
reg   [0:0] icmp_ln340_reg_3136_pp0_iter52_reg;
wire   [0:0] icmp_ln18_2_fu_1329_p2;
reg   [0:0] icmp_ln18_2_reg_3141;
reg   [0:0] icmp_ln18_2_reg_3141_pp0_iter47_reg;
reg   [0:0] icmp_ln18_2_reg_3141_pp0_iter48_reg;
reg   [0:0] icmp_ln18_2_reg_3141_pp0_iter49_reg;
reg   [0:0] icmp_ln18_2_reg_3141_pp0_iter50_reg;
reg   [0:0] icmp_ln18_2_reg_3141_pp0_iter51_reg;
reg   [0:0] icmp_ln18_2_reg_3141_pp0_iter52_reg;
wire   [0:0] x_is_0_fu_1334_p2;
reg   [0:0] x_is_0_reg_3147;
reg   [0:0] x_is_0_reg_3147_pp0_iter47_reg;
reg   [0:0] x_is_0_reg_3147_pp0_iter48_reg;
reg   [0:0] x_is_0_reg_3147_pp0_iter49_reg;
reg   [0:0] x_is_0_reg_3147_pp0_iter50_reg;
reg   [0:0] x_is_0_reg_3147_pp0_iter51_reg;
reg   [0:0] x_is_0_reg_3147_pp0_iter52_reg;
reg   [0:0] tmp_3_reg_3154;
reg   [0:0] tmp_3_reg_3154_pp0_iter47_reg;
reg   [0:0] tmp_3_reg_3154_pp0_iter48_reg;
reg   [0:0] tmp_3_reg_3154_pp0_iter49_reg;
reg   [0:0] tmp_3_reg_3154_pp0_iter50_reg;
reg   [0:0] tmp_3_reg_3154_pp0_iter51_reg;
reg   [0:0] tmp_3_reg_3154_pp0_iter52_reg;
wire   [11:0] b_exp_2_fu_1353_p3;
reg  signed [11:0] b_exp_2_reg_3161;
wire   [82:0] grp_fu_624_p2;
reg   [82:0] mul_ln44_6_reg_3171;
reg   [71:0] tmp_18_reg_3216;
reg   [71:0] tmp_18_reg_3216_pp0_iter49_reg;
reg   [71:0] tmp_18_reg_3216_pp0_iter50_reg;
reg   [39:0] tmp_19_reg_3221;
reg   [108:0] log_sum_reg_3226;
reg   [104:0] logn_reg_3231;
reg   [101:0] logn_1_reg_3236;
reg   [96:0] logn_2_reg_3241;
reg   [91:0] logn_3_reg_3246;
reg   [86:0] logn_4_reg_3251;
wire   [82:0] add_ln209_4_fu_1436_p2;
reg   [82:0] add_ln209_4_reg_3256;
wire   [79:0] zext_ln522_fu_1442_p1;
wire   [108:0] add_ln209_fu_1462_p2;
reg   [108:0] add_ln209_reg_3267;
wire   [102:0] add_ln209_1_fu_1467_p2;
reg   [102:0] add_ln209_1_reg_3272;
wire   [92:0] add_ln209_5_fu_1482_p2;
reg   [92:0] add_ln209_5_reg_3277;
reg   [78:0] lshr_ln_reg_3282;
reg   [0:0] es_sign_reg_3287;
reg   [0:0] es_sign_reg_3287_pp0_iter52_reg;
wire   [10:0] es_exp_fu_1509_p4;
reg   [10:0] es_exp_reg_3296;
reg   [10:0] es_exp_reg_3296_pp0_iter52_reg;
reg   [10:0] es_exp_reg_3296_pp0_iter53_reg;
reg   [10:0] es_exp_reg_3296_pp0_iter54_reg;
reg   [10:0] es_exp_reg_3296_pp0_iter55_reg;
reg   [10:0] es_exp_reg_3296_pp0_iter56_reg;
wire   [51:0] es_sig_fu_1519_p1;
reg   [51:0] es_sig_reg_3303;
wire   [11:0] zext_ln486_1_fu_1523_p1;
reg   [11:0] zext_ln486_1_reg_3310;
reg   [11:0] zext_ln486_1_reg_3310_pp0_iter52_reg;
wire   [5:0] add_ln373_fu_1537_p2;
reg   [5:0] add_ln373_reg_3315;
wire   [0:0] y_is_odd_fu_1553_p3;
reg   [0:0] y_is_odd_reg_3320;
reg   [0:0] y_is_odd_reg_3320_pp0_iter52_reg;
wire   [89:0] grp_fu_590_p2;
reg   [89:0] Elog2_reg_3325;
wire   [108:0] log_sum_1_fu_1572_p2;
reg   [108:0] log_sum_1_reg_3330;
reg   [72:0] trunc_ln522_1_reg_3335;
wire   [0:0] icmp_ln18_1_fu_1608_p2;
reg   [0:0] icmp_ln18_1_reg_3340;
wire   [0:0] icmp_ln373_fu_1627_p2;
reg   [0:0] icmp_ln373_reg_3346;
reg  signed [76:0] trunc_ln2_reg_3351;
wire   [53:0] e_frac_2_fu_1685_p3;
reg  signed [53:0] e_frac_2_reg_3356;
wire  signed [11:0] m_exp_fu_1692_p2;
reg  signed [11:0] m_exp_reg_3361;
reg  signed [11:0] m_exp_reg_3361_pp0_iter54_reg;
reg  signed [11:0] m_exp_reg_3361_pp0_iter55_reg;
reg  signed [11:0] m_exp_reg_3361_pp0_iter56_reg;
reg  signed [11:0] m_exp_reg_3361_pp0_iter57_reg;
wire   [0:0] x_is_n1_fu_1717_p2;
reg   [0:0] x_is_n1_reg_3368;
reg   [0:0] x_is_n1_reg_3368_pp0_iter54_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter55_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter56_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter57_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter58_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter59_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter60_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter61_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter62_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter63_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter64_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter65_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter66_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter67_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter68_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter69_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter70_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter71_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter72_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter73_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter74_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter75_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter76_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter77_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter78_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter79_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter80_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter81_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter82_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter83_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter84_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter85_reg;
wire   [0:0] tmp_fu_1779_p3;
reg   [0:0] tmp_reg_3374;
reg   [0:0] tmp_reg_3374_pp0_iter54_reg;
reg   [0:0] tmp_reg_3374_pp0_iter55_reg;
reg   [0:0] tmp_reg_3374_pp0_iter56_reg;
reg   [0:0] tmp_reg_3374_pp0_iter57_reg;
reg   [0:0] tmp_reg_3374_pp0_iter58_reg;
reg   [0:0] tmp_reg_3374_pp0_iter59_reg;
wire   [0:0] or_ln378_1_fu_1812_p2;
reg   [0:0] or_ln378_1_reg_3382;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter54_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter55_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter56_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter57_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter58_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter59_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter60_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter61_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter62_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter63_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter64_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter65_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter66_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter67_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter68_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter69_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter70_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter71_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter72_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter73_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter74_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter75_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter76_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter77_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter78_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter79_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter80_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter81_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter82_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter83_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter84_reg;
reg   [0:0] or_ln378_1_reg_3382_pp0_iter85_reg;
wire   [0:0] icmp_ln386_fu_1856_p2;
reg   [0:0] icmp_ln386_reg_3389;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter54_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter55_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter56_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter57_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter58_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter59_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter60_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter61_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter62_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter63_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter64_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter65_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter66_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter67_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter68_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter69_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter70_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter71_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter72_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter73_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter74_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter75_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter76_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter77_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter78_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter79_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter80_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter81_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter82_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter83_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter84_reg;
reg   [0:0] icmp_ln386_reg_3389_pp0_iter85_reg;
wire   [0:0] icmp_ln422_fu_1889_p2;
reg   [0:0] icmp_ln422_reg_3395;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter54_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter55_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter56_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter57_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter58_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter59_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter60_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter61_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter62_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter63_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter64_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter65_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter66_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter67_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter68_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter69_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter70_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter71_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter72_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter73_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter74_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter75_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter76_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter77_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter78_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter79_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter80_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter81_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter82_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter83_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter84_reg;
reg   [0:0] icmp_ln422_reg_3395_pp0_iter85_reg;
wire   [0:0] r_sign_fu_1926_p2;
reg   [0:0] r_sign_reg_3400;
reg   [0:0] r_sign_reg_3400_pp0_iter54_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter55_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter56_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter57_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter58_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter59_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter60_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter61_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter62_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter63_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter64_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter65_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter66_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter67_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter68_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter69_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter70_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter71_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter72_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter73_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter74_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter75_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter76_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter77_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter78_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter79_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter80_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter81_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter82_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter83_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter84_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter85_reg;
reg   [0:0] r_sign_reg_3400_pp0_iter86_reg;
wire   [0:0] icmp_ln431_fu_1979_p2;
reg   [0:0] icmp_ln431_reg_3408;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter54_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter55_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter56_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter57_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter58_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter59_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter60_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter61_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter62_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter63_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter64_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter65_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter66_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter67_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter68_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter69_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter70_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter71_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter72_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter73_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter74_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter75_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter76_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter77_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter78_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter79_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter80_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter81_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter82_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter83_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter84_reg;
reg   [0:0] icmp_ln431_reg_3408_pp0_iter85_reg;
wire   [0:0] icmp_ln438_fu_2032_p2;
reg   [0:0] icmp_ln438_reg_3414;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter54_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter55_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter56_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter57_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter58_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter59_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter60_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter61_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter62_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter63_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter64_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter65_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter66_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter67_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter68_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter69_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter70_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter71_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter72_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter73_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter74_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter75_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter76_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter77_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter78_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter79_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter80_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter81_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter82_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter83_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter84_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter85_reg;
reg   [0:0] icmp_ln438_reg_3414_pp0_iter86_reg;
wire  signed [129:0] grp_fu_628_p2;
reg  signed [129:0] m_frac_l_reg_3430;
reg  signed [129:0] m_frac_l_reg_3430_pp0_iter58_reg;
reg  signed [129:0] m_frac_l_reg_3430_pp0_iter59_reg;
wire   [11:0] select_ln545_fu_2055_p3;
reg   [11:0] select_ln545_reg_3438;
wire   [0:0] tmp_20_fu_2061_p3;
reg   [0:0] tmp_20_reg_3443;
wire   [11:0] select_ln553_fu_2069_p3;
reg   [11:0] select_ln553_reg_3448;
wire  signed [31:0] sext_ln545_1_fu_2079_p1;
reg  signed [31:0] sext_ln545_1_reg_3453;
wire   [129:0] m_fix_l_fu_2100_p3;
reg   [129:0] m_fix_l_reg_3458;
reg  signed [15:0] m_fix_hi_reg_3464;
reg   [0:0] tmp_21_reg_3469;
reg   [0:0] tmp_21_reg_3469_pp0_iter59_reg;
reg   [0:0] tmp_21_reg_3469_pp0_iter60_reg;
reg   [58:0] trunc_ln3_reg_3474;
reg   [58:0] trunc_ln3_reg_3474_pp0_iter59_reg;
reg   [58:0] trunc_ln3_reg_3474_pp0_iter60_reg;
reg   [58:0] trunc_ln3_reg_3474_pp0_iter61_reg;
reg   [58:0] trunc_ln3_reg_3474_pp0_iter62_reg;
reg   [58:0] trunc_ln3_reg_3474_pp0_iter63_reg;
reg   [58:0] trunc_ln3_reg_3474_pp0_iter64_reg;
reg   [58:0] trunc_ln3_reg_3474_pp0_iter65_reg;
reg   [58:0] trunc_ln3_reg_3474_pp0_iter66_reg;
reg   [58:0] trunc_ln3_reg_3474_pp0_iter67_reg;
reg   [0:0] tmp_28_reg_3479;
reg   [0:0] tmp_28_reg_3479_pp0_iter59_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter60_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter61_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter62_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter63_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter64_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter65_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter66_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter67_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter68_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter69_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter70_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter71_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter72_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter73_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter74_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter75_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter76_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter77_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter78_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter79_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter80_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter81_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter82_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter83_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter84_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter85_reg;
reg   [0:0] tmp_28_reg_3479_pp0_iter86_reg;
wire   [129:0] shl_ln546_fu_2192_p2;
reg   [129:0] shl_ln546_reg_3485;
wire   [129:0] ashr_ln546_fu_2197_p2;
reg   [129:0] ashr_ln546_reg_3490;
wire   [0:0] icmp_ln628_fu_2210_p2;
reg   [0:0] icmp_ln628_reg_3500;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter61_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter62_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter63_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter64_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter65_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter66_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter67_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter68_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter69_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter70_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter71_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter72_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter73_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter74_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter75_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter76_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter77_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter78_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter79_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter80_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter81_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter82_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter83_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter84_reg;
reg   [0:0] icmp_ln628_reg_3500_pp0_iter85_reg;
wire  signed [12:0] r_exp_fu_2265_p3;
reg  signed [12:0] r_exp_reg_3510;
reg  signed [12:0] r_exp_reg_3510_pp0_iter63_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter64_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter65_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter66_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter67_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter68_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter69_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter70_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter71_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter72_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter73_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter74_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter75_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter76_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter77_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter78_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter79_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter80_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter81_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter82_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter83_reg;
reg  signed [12:0] r_exp_reg_3510_pp0_iter84_reg;
reg   [58:0] trunc_ln574_1_reg_3522;
reg   [7:0] m_diff_hi_reg_3527;
reg   [7:0] m_diff_hi_reg_3527_pp0_iter69_reg;
reg   [7:0] m_diff_hi_reg_3527_pp0_iter70_reg;
reg   [7:0] m_diff_hi_reg_3527_pp0_iter71_reg;
reg   [7:0] m_diff_hi_reg_3527_pp0_iter72_reg;
reg   [7:0] m_diff_hi_reg_3527_pp0_iter73_reg;
reg   [7:0] m_diff_hi_reg_3527_pp0_iter74_reg;
reg   [7:0] m_diff_hi_reg_3527_pp0_iter75_reg;
reg   [7:0] m_diff_hi_reg_3527_pp0_iter76_reg;
reg   [7:0] m_diff_hi_reg_3527_pp0_iter77_reg;
reg   [7:0] Z2_reg_3532;
reg   [7:0] Z2_reg_3532_pp0_iter69_reg;
reg   [7:0] Z2_reg_3532_pp0_iter70_reg;
reg   [7:0] Z2_reg_3532_pp0_iter71_reg;
reg   [7:0] Z2_reg_3532_pp0_iter72_reg;
reg   [7:0] Z2_reg_3532_pp0_iter73_reg;
reg   [7:0] Z2_reg_3532_pp0_iter74_reg;
reg   [7:0] Z2_reg_3532_pp0_iter75_reg;
reg   [7:0] Z2_reg_3532_pp0_iter76_reg;
reg   [7:0] Z2_reg_3532_pp0_iter77_reg;
reg   [7:0] Z2_reg_3532_pp0_iter78_reg;
wire   [7:0] Z3_fu_2311_p4;
reg   [7:0] Z3_reg_3539;
reg   [7:0] Z3_reg_3539_pp0_iter69_reg;
wire   [34:0] Z4_fu_2321_p1;
reg   [34:0] Z4_reg_3544;
wire   [35:0] exp_Z4_m_1_fu_2362_p2;
reg   [35:0] exp_Z4_m_1_reg_3559;
reg   [35:0] exp_Z4_m_1_reg_3559_pp0_iter70_reg;
reg   [35:0] exp_Z4_m_1_reg_3559_pp0_iter71_reg;
reg   [35:0] exp_Z4_m_1_reg_3559_pp0_iter72_reg;
reg   [25:0] f_Z3_reg_3565;
wire   [42:0] exp_Z3_m_1_fu_2368_p4;
reg   [42:0] exp_Z3_m_1_reg_3570;
reg   [42:0] exp_Z3_m_1_reg_3570_pp0_iter71_reg;
reg   [42:0] exp_Z3_m_1_reg_3570_pp0_iter72_reg;
reg   [19:0] tmp_23_reg_3585;
wire   [43:0] exp_Z2P_m_1_fu_2414_p2;
reg   [43:0] exp_Z2P_m_1_reg_3595;
reg   [43:0] exp_Z2P_m_1_reg_3595_pp0_iter74_reg;
reg   [43:0] exp_Z2P_m_1_reg_3595_pp0_iter75_reg;
reg   [43:0] exp_Z2P_m_1_reg_3595_pp0_iter76_reg;
reg   [43:0] exp_Z2P_m_1_reg_3595_pp0_iter77_reg;
reg   [43:0] exp_Z2P_m_1_reg_3595_pp0_iter78_reg;
reg   [39:0] tmp_24_reg_3601;
reg   [39:0] tmp_24_reg_3601_pp0_iter74_reg;
reg   [39:0] tmp_24_reg_3601_pp0_iter75_reg;
reg   [39:0] tmp_24_reg_3601_pp0_iter76_reg;
reg   [39:0] tmp_24_reg_3601_pp0_iter77_reg;
reg   [39:0] tmp_24_reg_3601_pp0_iter78_reg;
reg   [35:0] tmp_25_reg_3622;
reg   [57:0] exp_Z1_reg_3627;
reg   [57:0] exp_Z1_reg_3627_pp0_iter80_reg;
reg   [57:0] exp_Z1_reg_3627_pp0_iter81_reg;
reg   [57:0] exp_Z1_reg_3627_pp0_iter82_reg;
reg   [57:0] exp_Z1_reg_3627_pp0_iter83_reg;
reg   [49:0] exp_Z1P_m_1_reg_3632;
reg   [49:0] exp_Z1_hi_reg_3637;
wire   [57:0] add_ln616_fu_2521_p2;
reg   [57:0] add_ln616_reg_3652;
wire   [99:0] grp_fu_612_p2;
reg   [99:0] mul_ln616_reg_3657;
wire   [106:0] add_ln616_1_fu_2536_p2;
reg   [106:0] add_ln616_1_reg_3662;
wire   [0:0] tmp_26_fu_2542_p3;
reg   [0:0] tmp_26_reg_3668;
wire   [0:0] icmp_ln628_1_fu_2572_p2;
reg   [0:0] icmp_ln628_1_reg_3673;
wire   [0:0] icmp_ln645_fu_2578_p2;
reg   [0:0] icmp_ln645_reg_3678;
reg   [0:0] icmp_ln645_reg_3678_pp0_iter86_reg;
wire   [10:0] trunc_ln657_fu_2584_p1;
reg   [10:0] trunc_ln657_reg_3683;
wire   [63:0] bitcast_ln497_1_fu_2606_p1;
reg   [63:0] bitcast_ln497_1_reg_3688;
wire   [0:0] or_ln628_fu_2614_p2;
reg   [0:0] or_ln628_reg_3693;
wire   [63:0] select_ln431_fu_2726_p3;
reg   [63:0] select_ln431_reg_3699;
wire   [0:0] and_ln431_5_fu_2734_p2;
reg   [0:0] and_ln431_5_reg_3704;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln46_fu_1364_p1;
wire   [63:0] zext_ln46_1_fu_1368_p1;
wire   [63:0] zext_ln46_2_fu_1372_p1;
wire   [63:0] zext_ln46_3_fu_1376_p1;
wire   [63:0] zext_ln46_4_fu_1380_p1;
wire   [63:0] zext_ln46_5_fu_1384_p1;
wire   [63:0] zext_ln46_6_fu_1404_p1;
wire   [63:0] zext_ln249_fu_2335_p1;
wire   [63:0] zext_ln254_fu_2340_p1;
wire   [63:0] zext_ln273_fu_2395_p1;
wire   [63:0] zext_ln611_fu_2447_p1;
wire   [79:0] grp_fu_590_p1;
wire   [39:0] grp_fu_600_p0;
wire   [39:0] grp_fu_600_p1;
wire   [42:0] grp_fu_604_p0;
wire   [35:0] grp_fu_604_p1;
wire   [48:0] grp_fu_608_p0;
wire   [43:0] grp_fu_608_p1;
wire   [49:0] grp_fu_612_p0;
wire   [49:0] grp_fu_612_p1;
wire  signed [53:0] grp_fu_616_p0;
wire   [5:0] grp_fu_616_p1;
wire   [72:0] grp_fu_620_p0;
wire   [5:0] grp_fu_620_p1;
wire   [76:0] grp_fu_624_p0;
wire   [5:0] grp_fu_624_p1;
wire   [81:0] grp_fu_632_p0;
wire   [5:0] grp_fu_632_p1;
wire   [82:0] grp_fu_636_p0;
wire   [5:0] grp_fu_636_p1;
wire   [86:0] grp_fu_640_p0;
wire   [5:0] grp_fu_640_p1;
wire   [91:0] grp_fu_644_p0;
wire   [5:0] grp_fu_644_p1;
wire   [63:0] data_fu_648_p1;
wire   [5:0] index0_fu_682_p4;
wire   [52:0] b_frac_1_fu_711_p3;
wire   [53:0] zext_ln485_fu_718_p1;
wire   [53:0] b_frac_fu_702_p4;
wire   [70:0] z1_fu_756_p3;
wire   [70:0] grp_fu_770_p0;
wire   [3:0] grp_fu_770_p1;
wire   [74:0] zext_ln42_cast_fu_776_p4;
wire   [75:0] tmp_4_fu_785_p4;
wire   [75:0] zext_ln42_fu_794_p1;
wire   [74:0] shl_ln_fu_805_p3;
wire   [75:0] zext_ln44_fu_812_p1;
wire   [75:0] select_ln42_fu_798_p3;
wire   [75:0] add_ln44_fu_816_p2;
wire   [75:0] zext_ln44_3_fu_822_p1;
wire   [75:0] sub_ln44_fu_825_p2;
wire   [75:0] zext_ln44_4_fu_869_p1;
wire   [80:0] shl_ln44_1_fu_880_p3;
wire   [80:0] eZ_fu_872_p3;
wire   [81:0] zext_ln44_5_fu_887_p1;
wire   [81:0] zext_ln44_6_fu_891_p1;
wire   [79:0] shl_ln44_2_fu_901_p3;
wire   [81:0] add_ln44_1_fu_895_p2;
wire   [81:0] zext_ln44_9_fu_908_p1;
wire   [82:0] z3_fu_932_p3;
wire   [100:0] shl_ln44_4_fu_957_p3;
wire   [95:0] eZ_1_fu_948_p4;
wire   [101:0] zext_ln44_10_fu_964_p1;
wire   [101:0] zext_ln44_11_fu_968_p1;
wire   [94:0] shl_ln44_5_fu_978_p3;
wire   [101:0] add_ln44_2_fu_972_p2;
wire   [101:0] zext_ln44_14_fu_985_p1;
wire   [101:0] sub_ln44_2_fu_989_p2;
wire   [101:0] zext_ln44_15_fu_1033_p1;
wire   [119:0] shl_ln44_6_fu_1044_p3;
wire   [109:0] eZ_2_fu_1036_p3;
wire   [120:0] zext_ln44_16_fu_1051_p1;
wire   [120:0] zext_ln44_17_fu_1055_p1;
wire   [108:0] shl_ln44_7_fu_1065_p3;
wire   [120:0] add_ln44_3_fu_1059_p2;
wire   [120:0] zext_ln44_20_fu_1072_p1;
wire   [120:0] sub_ln44_3_fu_1076_p2;
wire   [124:0] shl_ln44_8_fu_1127_p3;
wire   [109:0] eZ_3_fu_1120_p3;
wire   [125:0] zext_ln44_21_fu_1134_p1;
wire   [125:0] zext_ln44_22_fu_1138_p1;
wire   [108:0] shl_ln44_9_fu_1148_p3;
wire   [125:0] add_ln44_4_fu_1142_p2;
wire   [125:0] zext_ln44_25_fu_1155_p1;
wire   [125:0] sub_ln44_4_fu_1159_p2;
wire   [129:0] shl_ln44_s_fu_1210_p3;
wire   [109:0] eZ_4_fu_1203_p3;
wire   [130:0] zext_ln44_26_fu_1217_p1;
wire   [130:0] zext_ln44_27_fu_1221_p1;
wire   [108:0] shl_ln44_3_fu_1231_p3;
wire   [130:0] add_ln44_5_fu_1225_p2;
wire   [130:0] zext_ln44_30_fu_1238_p1;
wire   [130:0] sub_ln44_5_fu_1242_p2;
wire   [134:0] shl_ln44_10_fu_1285_p3;
wire   [109:0] eZ_5_fu_1278_p3;
wire   [135:0] zext_ln44_31_fu_1292_p1;
wire   [135:0] zext_ln44_32_fu_1296_p1;
wire   [11:0] zext_ln486_fu_1314_p1;
wire   [11:0] b_exp_fu_1317_p2;
wire   [11:0] b_exp_1_fu_1347_p2;
wire   [108:0] shl_ln44_11_fu_1388_p3;
wire   [135:0] zext_ln44_35_fu_1395_p1;
wire   [135:0] sub_ln44_6_fu_1399_p2;
wire   [82:0] zext_ln194_5_fu_1428_p1;
wire   [82:0] zext_ln194_6_fu_1432_p1;
wire   [108:0] zext_ln194_fu_1447_p1;
wire   [102:0] zext_ln194_1_fu_1450_p1;
wire   [102:0] zext_ln194_2_fu_1453_p1;
wire   [92:0] zext_ln194_3_fu_1456_p1;
wire   [92:0] zext_ln194_4_fu_1459_p1;
wire   [92:0] zext_ln209_1_fu_1479_p1;
wire   [92:0] add_ln209_3_fu_1473_p2;
wire   [79:0] grp_fu_600_p2;
wire   [63:0] data_1_fu_1498_p1;
wire   [5:0] es_exp5_cast_fu_1527_p4;
wire   [11:0] sub_ln422_fu_1543_p2;
wire  signed [31:0] sext_ln422_fu_1549_p1;
wire   [108:0] zext_ln209_fu_1561_p1;
wire   [108:0] zext_ln209_2_fu_1569_p1;
wire   [108:0] add_ln209_2_fu_1564_p2;
wire   [116:0] shl_ln1_fu_1578_p3;
wire   [117:0] zext_ln522_1_fu_1585_p1;
wire   [117:0] zext_ln522_2_fu_1589_p1;
wire   [117:0] sub_ln522_fu_1592_p2;
wire   [51:0] zext_ln373_fu_1613_p1;
wire   [51:0] lshr_ln373_fu_1616_p2;
wire   [51:0] and_ln373_fu_1622_p2;
wire   [119:0] shl_ln2_fu_1633_p3;
wire  signed [119:0] sext_ln525_fu_1640_p1;
wire   [119:0] add_ln525_fu_1643_p2;
wire  signed [119:0] sext_ln525_1_fu_1649_p1;
wire   [119:0] add_ln525_1_fu_1652_p2;
wire   [52:0] e_frac_fu_1668_p3;
wire   [53:0] zext_ln532_fu_1675_p1;
wire   [53:0] e_frac_1_fu_1679_p2;
wire   [0:0] x_is_1_fu_1702_p2;
wire   [0:0] xor_ln341_fu_1706_p2;
wire   [0:0] icmp_ln18_fu_1722_p2;
wire   [0:0] xor_ln18_fu_1732_p2;
wire   [0:0] xor_ln18_1_fu_1743_p2;
wire   [0:0] x_is_inf_fu_1753_p2;
wire   [0:0] or_ln357_fu_1757_p2;
wire   [0:0] xor_ln357_fu_1762_p2;
wire   [0:0] icmp_ln372_fu_1773_p2;
wire   [0:0] or_ln373_fu_1787_p2;
wire   [0:0] y_is_inf_fu_1727_p2;
wire   [0:0] x_is_p1_fu_1711_p2;
wire   [0:0] and_ln378_fu_1800_p2;
wire   [0:0] or_ln378_fu_1806_p2;
wire   [0:0] y_is_0_fu_1697_p2;
wire   [0:0] y_is_int_fu_1793_p3;
wire   [0:0] or_ln386_fu_1818_p2;
wire   [0:0] x_is_neg_fu_1768_p2;
wire   [0:0] xor_ln386_fu_1824_p2;
wire   [0:0] x_is_NaN_fu_1748_p2;
wire   [0:0] and_ln386_fu_1830_p2;
wire   [0:0] or_ln386_3_fu_1836_p2;
wire   [0:0] y_is_NaN_fu_1737_p2;
wire   [0:0] or_ln386_2_fu_1842_p2;
wire   [1:0] or_ln386_1_fu_1848_p3;
wire   [0:0] y_is_pos_fu_1862_p2;
wire   [0:0] icmp_ln421_fu_1883_p2;
wire   [0:0] icmp_ln422_1_fu_1895_p2;
wire   [0:0] xor_ln421_fu_1901_p2;
wire   [0:0] and_ln422_fu_1907_p2;
wire   [0:0] and_ln422_1_fu_1913_p2;
wire   [0:0] y_is_odd_1_fu_1919_p3;
wire   [0:0] y_is_pinf_fu_1867_p2;
wire   [0:0] x_abs_greater_1_fu_1878_p2;
wire   [0:0] y_is_ninf_fu_1873_p2;
wire   [0:0] and_ln431_2_fu_1943_p2;
wire   [0:0] and_ln431_fu_1932_p2;
wire   [0:0] or_ln431_fu_1953_p2;
wire   [0:0] and_ln431_3_fu_1949_p2;
wire   [0:0] or_ln431_1_fu_1959_p2;
wire   [0:0] and_ln431_1_fu_1938_p2;
wire   [0:0] or_ln431_2_fu_1965_p2;
wire   [1:0] or_ln431_3_fu_1971_p3;
wire   [0:0] and_ln438_2_fu_1996_p2;
wire   [0:0] and_ln438_1_fu_1990_p2;
wire   [0:0] or_ln438_fu_2006_p2;
wire   [0:0] and_ln438_3_fu_2001_p2;
wire   [0:0] or_ln438_1_fu_2012_p2;
wire   [0:0] and_ln438_fu_1985_p2;
wire   [0:0] or_ln438_3_fu_2018_p2;
wire   [1:0] or_ln438_2_fu_2024_p3;
wire  signed [10:0] sub_ln545_fu_2046_p2;
wire  signed [11:0] sext_ln545_fu_2051_p1;
wire   [129:0] sext_ln545_1cast_fu_2082_p1;
wire   [129:0] sext_ln545_1cast52_fu_2091_p1;
wire   [129:0] ashr_ln545_fu_2086_p2;
wire   [129:0] shl_ln545_fu_2095_p2;
wire  signed [31:0] sext_ln552_fu_2107_p1;
wire  signed [130:0] sext_ln539_2_fu_2076_p1;
wire   [130:0] zext_ln552_fu_2110_p1;
wire  signed [31:0] sext_ln553_fu_2120_p1;
wire   [130:0] zext_ln553_fu_2123_p1;
wire   [130:0] shl_ln553_fu_2127_p2;
wire   [130:0] ashr_ln553_fu_2133_p2;
wire   [130:0] select_ln553_1_fu_2139_p3;
wire   [130:0] shl_ln552_fu_2114_p2;
wire   [130:0] select_ln549_fu_2146_p3;
wire   [129:0] zext_ln546_fu_2189_p1;
wire   [129:0] m_fix_back_fu_2205_p3;
wire  signed [18:0] shl_ln3_fu_2215_p3;
wire  signed [30:0] grp_fu_2831_p3;
wire   [17:0] trunc_ln563_fu_2242_p1;
wire   [12:0] tmp_6_cast_fu_2226_p4;
wire   [0:0] icmp_ln563_fu_2245_p2;
wire   [12:0] add_ln563_1_fu_2251_p2;
wire   [0:0] tmp_22_fu_2235_p3;
wire   [12:0] select_ln563_fu_2257_p3;
wire   [70:0] grp_fu_595_p2;
wire   [58:0] m_diff_fu_2287_p2;
wire   [7:0] Z4_ind_fu_2325_p4;
wire   [9:0] f_Z4_fu_2345_p4;
wire   [35:0] zext_ln250_fu_2355_p1;
wire   [35:0] zext_ln250_1_fu_2358_p1;
wire   [78:0] grp_fu_604_p2;
wire   [35:0] zext_ln265_1_fu_2402_p1;
wire   [35:0] add_ln265_fu_2405_p2;
wire   [43:0] zext_ln265_fu_2410_p1;
wire   [43:0] zext_ln255_fu_2399_p1;
wire   [48:0] exp_Z2_m_1_fu_2430_p4;
wire   [92:0] grp_fu_608_p2;
wire   [50:0] and_ln_fu_2461_p5;
wire   [43:0] zext_ln280_2_fu_2475_p1;
wire   [43:0] add_ln280_fu_2478_p2;
wire   [51:0] zext_ln280_1_fu_2483_p1;
wire   [51:0] zext_ln280_fu_2471_p1;
wire   [51:0] exp_Z1P_m_1_l_fu_2487_p2;
wire   [106:0] shl_ln4_fu_2526_p3;
wire   [106:0] zext_ln616_2_fu_2533_p1;
wire   [12:0] r_exp_1_fu_2550_p2;
wire   [12:0] r_exp_2_fu_2555_p3;
wire   [2:0] tmp_27_fu_2562_p4;
wire   [63:0] t_fu_2588_p3;
wire   [63:0] t_1_fu_2599_p3;
wire   [0:0] and_ln628_fu_2610_p2;
wire   [51:0] tmp_1_fu_2619_p4;
wire   [51:0] tmp_2_fu_2628_p4;
wire   [10:0] out_exp_fu_2644_p2;
wire   [51:0] out_sig_fu_2637_p3;
wire   [63:0] t_3_fu_2649_p4;
wire   [63:0] bitcast_ln497_3_fu_2658_p1;
wire   [0:0] xor_ln378_fu_2669_p2;
wire   [0:0] and_ln386_1_fu_2674_p2;
wire   [0:0] and_ln342_fu_2679_p2;
wire   [63:0] bitcast_ln497_fu_2595_p1;
wire   [63:0] select_ln378_fu_2662_p3;
wire   [0:0] or_ln386_4_fu_2692_p2;
wire   [63:0] select_ln342_fu_2684_p3;
wire   [0:0] xor_ln342_fu_2704_p2;
wire   [0:0] and_ln342_1_fu_2709_p2;
wire   [0:0] xor_ln431_fu_2715_p2;
wire   [0:0] and_ln431_4_fu_2720_p2;
wire   [63:0] select_ln386_fu_2696_p3;
wire   [63:0] t_2_fu_2739_p3;
wire   [0:0] xor_ln438_fu_2755_p2;
wire   [0:0] and_ln438_4_fu_2760_p2;
wire   [63:0] bitcast_ln497_2_fu_2746_p1;
wire   [0:0] and_ln438_5_fu_2772_p2;
wire   [0:0] and_ln628_1_fu_2776_p2;
wire   [0:0] xor_ln629_fu_2750_p2;
wire   [0:0] and_ln629_fu_2781_p2;
wire   [63:0] select_ln438_fu_2765_p3;
wire   [0:0] and_ln629_1_fu_2794_p2;
wire   [63:0] select_ln629_fu_2787_p3;
wire   [0:0] xor_ln628_fu_2807_p2;
wire   [0:0] and_ln645_fu_2812_p2;
wire   [0:0] and_ln645_1_fu_2817_p2;
wire   [63:0] select_ln629_1_fu_2799_p3;
wire   [14:0] grp_fu_2831_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to86;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [78:0] grp_fu_604_p00;
wire   [78:0] grp_fu_604_p10;
wire   [92:0] grp_fu_608_p00;
wire   [92:0] grp_fu_608_p10;
wire   [99:0] grp_fu_612_p00;
wire   [99:0] grp_fu_612_p10;
wire   [53:0] grp_fu_616_p10;
wire   [78:0] grp_fu_620_p00;
wire   [78:0] grp_fu_620_p10;
wire   [82:0] grp_fu_624_p00;
wire   [82:0] grp_fu_624_p10;
wire   [87:0] grp_fu_632_p00;
wire   [87:0] grp_fu_632_p10;
wire   [88:0] grp_fu_636_p00;
wire   [88:0] grp_fu_636_p10;
wire   [92:0] grp_fu_640_p00;
wire   [92:0] grp_fu_640_p10;
wire   [97:0] grp_fu_644_p00;
wire   [97:0] grp_fu_644_p10;
wire   [74:0] grp_fu_770_p00;
wire   [74:0] grp_fu_770_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 ap_enable_reg_pp0_iter74 = 1'b0;
#0 ap_enable_reg_pp0_iter75 = 1'b0;
#0 ap_enable_reg_pp0_iter76 = 1'b0;
#0 ap_enable_reg_pp0_iter77 = 1'b0;
#0 ap_enable_reg_pp0_iter78 = 1'b0;
#0 ap_enable_reg_pp0_iter79 = 1'b0;
#0 ap_enable_reg_pp0_iter80 = 1'b0;
#0 ap_enable_reg_pp0_iter81 = 1'b0;
#0 ap_enable_reg_pp0_iter82 = 1'b0;
#0 ap_enable_reg_pp0_iter83 = 1'b0;
#0 ap_enable_reg_pp0_iter84 = 1'b0;
#0 ap_enable_reg_pp0_iter85 = 1'b0;
#0 ap_enable_reg_pp0_iter86 = 1'b0;
#0 ap_enable_reg_pp0_iter87 = 1'b0;
end

loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0)
);

loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud #(
    .DataWidth( 109 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log0_lut_table_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log0_lut_table_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log0_lut_table_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log0_lut_table_array_q0)
);

loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe #(
    .DataWidth( 105 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0)
);

loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg #(
    .DataWidth( 102 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0)
);

loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi #(
    .DataWidth( 97 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0)
);

loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j #(
    .DataWidth( 92 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_q0)
);

loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi #(
    .DataWidth( 87 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_q0)
);

loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs #(
    .DataWidth( 82 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_q0)
);

loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC #(
    .DataWidth( 77 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_q0)
);

loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0),
    .q0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0)
);

loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0),
    .q0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0),
    .address1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1),
    .ce1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1),
    .q1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1)
);

loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0),
    .q0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0)
);

loop_uhat_sparse_mul_12s_80ns_90_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 90 ))
mul_12s_80ns_90_5_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_exp_2_reg_3161),
    .din1(grp_fu_590_p1),
    .ce(1'b1),
    .dout(grp_fu_590_p2)
);

loop_uhat_sparse_mul_13s_71s_71_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 71 ),
    .dout_WIDTH( 71 ))
mul_13s_71s_71_5_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_exp_reg_3510),
    .din1(71'd1636647506585939924452),
    .ce(1'b1),
    .dout(grp_fu_595_p2)
);

loop_uhat_sparse_mul_40ns_40ns_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .dout_WIDTH( 80 ))
mul_40ns_40ns_80_2_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_600_p0),
    .din1(grp_fu_600_p1),
    .ce(1'b1),
    .dout(grp_fu_600_p2)
);

loop_uhat_sparse_mul_43ns_36ns_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 79 ))
mul_43ns_36ns_79_3_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_604_p0),
    .din1(grp_fu_604_p1),
    .ce(1'b1),
    .dout(grp_fu_604_p2)
);

loop_uhat_sparse_mul_49ns_44ns_93_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 93 ))
mul_49ns_44ns_93_5_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_608_p0),
    .din1(grp_fu_608_p1),
    .ce(1'b1),
    .dout(grp_fu_608_p2)
);

loop_uhat_sparse_mul_50ns_50ns_100_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 100 ))
mul_50ns_50ns_100_5_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_612_p0),
    .din1(grp_fu_612_p1),
    .ce(1'b1),
    .dout(grp_fu_612_p2)
);

loop_uhat_sparse_mul_54s_6ns_54_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 54 ))
mul_54s_6ns_54_5_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_616_p0),
    .din1(grp_fu_616_p1),
    .ce(1'b1),
    .dout(grp_fu_616_p2)
);

loop_uhat_sparse_mul_73ns_6ns_79_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 73 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 79 ))
mul_73ns_6ns_79_5_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_620_p0),
    .din1(grp_fu_620_p1),
    .ce(1'b1),
    .dout(grp_fu_620_p2)
);

loop_uhat_sparse_mul_77ns_6ns_83_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 77 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 83 ))
mul_77ns_6ns_83_5_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_624_p0),
    .din1(grp_fu_624_p1),
    .ce(1'b1),
    .dout(grp_fu_624_p2)
);

loop_uhat_sparse_mul_77s_54s_130_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 77 ),
    .din1_WIDTH( 54 ),
    .dout_WIDTH( 130 ))
mul_77s_54s_130_5_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln2_reg_3351),
    .din1(e_frac_2_reg_3356),
    .ce(1'b1),
    .dout(grp_fu_628_p2)
);

loop_uhat_sparse_mul_82ns_6ns_88_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 82 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 88 ))
mul_82ns_6ns_88_5_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_632_p0),
    .din1(grp_fu_632_p1),
    .ce(1'b1),
    .dout(grp_fu_632_p2)
);

loop_uhat_sparse_mul_83ns_6ns_89_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 83 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 89 ))
mul_83ns_6ns_89_5_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_636_p0),
    .din1(grp_fu_636_p1),
    .ce(1'b1),
    .dout(grp_fu_636_p2)
);

loop_uhat_sparse_mul_87ns_6ns_93_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 87 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 93 ))
mul_87ns_6ns_93_5_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_640_p0),
    .din1(grp_fu_640_p1),
    .ce(1'b1),
    .dout(grp_fu_640_p2)
);

loop_uhat_sparse_mul_92ns_6ns_98_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 92 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 98 ))
mul_92ns_6ns_98_5_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_644_p0),
    .din1(grp_fu_644_p1),
    .ce(1'b1),
    .dout(grp_fu_644_p2)
);

loop_uhat_sparse_mul_71ns_4ns_75_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 71 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 75 ))
mul_71ns_4ns_75_5_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_770_p0),
    .din1(grp_fu_770_p1),
    .ce(1'b1),
    .dout(grp_fu_770_p2)
);

loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_15ns_19s_31_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m_fix_hi_reg_3464),
    .din1(grp_fu_2831_p1),
    .din2(shl_ln3_fu_2215_p3),
    .ce(1'b1),
    .dout(grp_fu_2831_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter74 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter75 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter76 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter77 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter77 <= ap_enable_reg_pp0_iter76;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter78 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter77;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter79 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter79 <= ap_enable_reg_pp0_iter78;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter80 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter80 <= ap_enable_reg_pp0_iter79;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter81 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter81 <= ap_enable_reg_pp0_iter80;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter82 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter82 <= ap_enable_reg_pp0_iter81;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter83 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter83 <= ap_enable_reg_pp0_iter82;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter84 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter84 <= ap_enable_reg_pp0_iter83;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter85 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter85 <= ap_enable_reg_pp0_iter84;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter86 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter86 <= ap_enable_reg_pp0_iter85;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter87 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter87 <= ap_enable_reg_pp0_iter86;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        Elog2_reg_3325 <= grp_fu_590_p2;
        Z2_reg_3532 <= {{m_diff_fu_2287_p2[50:43]}};
        Z2_reg_3532_pp0_iter69_reg <= Z2_reg_3532;
        Z2_reg_3532_pp0_iter70_reg <= Z2_reg_3532_pp0_iter69_reg;
        Z2_reg_3532_pp0_iter71_reg <= Z2_reg_3532_pp0_iter70_reg;
        Z2_reg_3532_pp0_iter72_reg <= Z2_reg_3532_pp0_iter71_reg;
        Z2_reg_3532_pp0_iter73_reg <= Z2_reg_3532_pp0_iter72_reg;
        Z2_reg_3532_pp0_iter74_reg <= Z2_reg_3532_pp0_iter73_reg;
        Z2_reg_3532_pp0_iter75_reg <= Z2_reg_3532_pp0_iter74_reg;
        Z2_reg_3532_pp0_iter76_reg <= Z2_reg_3532_pp0_iter75_reg;
        Z2_reg_3532_pp0_iter77_reg <= Z2_reg_3532_pp0_iter76_reg;
        Z2_reg_3532_pp0_iter78_reg <= Z2_reg_3532_pp0_iter77_reg;
        Z3_reg_3539 <= {{m_diff_fu_2287_p2[42:35]}};
        Z3_reg_3539_pp0_iter69_reg <= Z3_reg_3539;
        Z4_reg_3544 <= Z4_fu_2321_p1;
        a_1_reg_2950 <= {{sub_ln44_fu_825_p2[75:70]}};
        a_1_reg_2950_pp0_iter13_reg <= a_1_reg_2950;
        a_1_reg_2950_pp0_iter14_reg <= a_1_reg_2950_pp0_iter13_reg;
        a_1_reg_2950_pp0_iter15_reg <= a_1_reg_2950_pp0_iter14_reg;
        a_1_reg_2950_pp0_iter16_reg <= a_1_reg_2950_pp0_iter15_reg;
        a_1_reg_2950_pp0_iter17_reg <= a_1_reg_2950_pp0_iter16_reg;
        a_1_reg_2950_pp0_iter18_reg <= a_1_reg_2950_pp0_iter17_reg;
        a_1_reg_2950_pp0_iter19_reg <= a_1_reg_2950_pp0_iter18_reg;
        a_1_reg_2950_pp0_iter20_reg <= a_1_reg_2950_pp0_iter19_reg;
        a_1_reg_2950_pp0_iter21_reg <= a_1_reg_2950_pp0_iter20_reg;
        a_1_reg_2950_pp0_iter22_reg <= a_1_reg_2950_pp0_iter21_reg;
        a_1_reg_2950_pp0_iter23_reg <= a_1_reg_2950_pp0_iter22_reg;
        a_1_reg_2950_pp0_iter24_reg <= a_1_reg_2950_pp0_iter23_reg;
        a_1_reg_2950_pp0_iter25_reg <= a_1_reg_2950_pp0_iter24_reg;
        a_1_reg_2950_pp0_iter26_reg <= a_1_reg_2950_pp0_iter25_reg;
        a_1_reg_2950_pp0_iter27_reg <= a_1_reg_2950_pp0_iter26_reg;
        a_1_reg_2950_pp0_iter28_reg <= a_1_reg_2950_pp0_iter27_reg;
        a_1_reg_2950_pp0_iter29_reg <= a_1_reg_2950_pp0_iter28_reg;
        a_1_reg_2950_pp0_iter30_reg <= a_1_reg_2950_pp0_iter29_reg;
        a_1_reg_2950_pp0_iter31_reg <= a_1_reg_2950_pp0_iter30_reg;
        a_1_reg_2950_pp0_iter32_reg <= a_1_reg_2950_pp0_iter31_reg;
        a_1_reg_2950_pp0_iter33_reg <= a_1_reg_2950_pp0_iter32_reg;
        a_1_reg_2950_pp0_iter34_reg <= a_1_reg_2950_pp0_iter33_reg;
        a_1_reg_2950_pp0_iter35_reg <= a_1_reg_2950_pp0_iter34_reg;
        a_1_reg_2950_pp0_iter36_reg <= a_1_reg_2950_pp0_iter35_reg;
        a_1_reg_2950_pp0_iter37_reg <= a_1_reg_2950_pp0_iter36_reg;
        a_1_reg_2950_pp0_iter38_reg <= a_1_reg_2950_pp0_iter37_reg;
        a_1_reg_2950_pp0_iter39_reg <= a_1_reg_2950_pp0_iter38_reg;
        a_1_reg_2950_pp0_iter40_reg <= a_1_reg_2950_pp0_iter39_reg;
        a_1_reg_2950_pp0_iter41_reg <= a_1_reg_2950_pp0_iter40_reg;
        a_1_reg_2950_pp0_iter42_reg <= a_1_reg_2950_pp0_iter41_reg;
        a_1_reg_2950_pp0_iter43_reg <= a_1_reg_2950_pp0_iter42_reg;
        a_1_reg_2950_pp0_iter44_reg <= a_1_reg_2950_pp0_iter43_reg;
        a_1_reg_2950_pp0_iter45_reg <= a_1_reg_2950_pp0_iter44_reg;
        a_1_reg_2950_pp0_iter46_reg <= a_1_reg_2950_pp0_iter45_reg;
        a_1_reg_2950_pp0_iter47_reg <= a_1_reg_2950_pp0_iter46_reg;
        a_2_reg_2982 <= {{sub_ln44_1_fu_912_p2[81:76]}};
        a_2_reg_2982_pp0_iter19_reg <= a_2_reg_2982;
        a_2_reg_2982_pp0_iter20_reg <= a_2_reg_2982_pp0_iter19_reg;
        a_2_reg_2982_pp0_iter21_reg <= a_2_reg_2982_pp0_iter20_reg;
        a_2_reg_2982_pp0_iter22_reg <= a_2_reg_2982_pp0_iter21_reg;
        a_2_reg_2982_pp0_iter23_reg <= a_2_reg_2982_pp0_iter22_reg;
        a_2_reg_2982_pp0_iter24_reg <= a_2_reg_2982_pp0_iter23_reg;
        a_2_reg_2982_pp0_iter25_reg <= a_2_reg_2982_pp0_iter24_reg;
        a_2_reg_2982_pp0_iter26_reg <= a_2_reg_2982_pp0_iter25_reg;
        a_2_reg_2982_pp0_iter27_reg <= a_2_reg_2982_pp0_iter26_reg;
        a_2_reg_2982_pp0_iter28_reg <= a_2_reg_2982_pp0_iter27_reg;
        a_2_reg_2982_pp0_iter29_reg <= a_2_reg_2982_pp0_iter28_reg;
        a_2_reg_2982_pp0_iter30_reg <= a_2_reg_2982_pp0_iter29_reg;
        a_2_reg_2982_pp0_iter31_reg <= a_2_reg_2982_pp0_iter30_reg;
        a_2_reg_2982_pp0_iter32_reg <= a_2_reg_2982_pp0_iter31_reg;
        a_2_reg_2982_pp0_iter33_reg <= a_2_reg_2982_pp0_iter32_reg;
        a_2_reg_2982_pp0_iter34_reg <= a_2_reg_2982_pp0_iter33_reg;
        a_2_reg_2982_pp0_iter35_reg <= a_2_reg_2982_pp0_iter34_reg;
        a_2_reg_2982_pp0_iter36_reg <= a_2_reg_2982_pp0_iter35_reg;
        a_2_reg_2982_pp0_iter37_reg <= a_2_reg_2982_pp0_iter36_reg;
        a_2_reg_2982_pp0_iter38_reg <= a_2_reg_2982_pp0_iter37_reg;
        a_2_reg_2982_pp0_iter39_reg <= a_2_reg_2982_pp0_iter38_reg;
        a_2_reg_2982_pp0_iter40_reg <= a_2_reg_2982_pp0_iter39_reg;
        a_2_reg_2982_pp0_iter41_reg <= a_2_reg_2982_pp0_iter40_reg;
        a_2_reg_2982_pp0_iter42_reg <= a_2_reg_2982_pp0_iter41_reg;
        a_2_reg_2982_pp0_iter43_reg <= a_2_reg_2982_pp0_iter42_reg;
        a_2_reg_2982_pp0_iter44_reg <= a_2_reg_2982_pp0_iter43_reg;
        a_2_reg_2982_pp0_iter45_reg <= a_2_reg_2982_pp0_iter44_reg;
        a_2_reg_2982_pp0_iter46_reg <= a_2_reg_2982_pp0_iter45_reg;
        a_2_reg_2982_pp0_iter47_reg <= a_2_reg_2982_pp0_iter46_reg;
        a_reg_2913 <= {{grp_fu_616_p2[53:50]}};
        a_reg_2913_pp0_iter10_reg <= a_reg_2913_pp0_iter9_reg;
        a_reg_2913_pp0_iter11_reg <= a_reg_2913_pp0_iter10_reg;
        a_reg_2913_pp0_iter12_reg <= a_reg_2913_pp0_iter11_reg;
        a_reg_2913_pp0_iter13_reg <= a_reg_2913_pp0_iter12_reg;
        a_reg_2913_pp0_iter14_reg <= a_reg_2913_pp0_iter13_reg;
        a_reg_2913_pp0_iter15_reg <= a_reg_2913_pp0_iter14_reg;
        a_reg_2913_pp0_iter16_reg <= a_reg_2913_pp0_iter15_reg;
        a_reg_2913_pp0_iter17_reg <= a_reg_2913_pp0_iter16_reg;
        a_reg_2913_pp0_iter18_reg <= a_reg_2913_pp0_iter17_reg;
        a_reg_2913_pp0_iter19_reg <= a_reg_2913_pp0_iter18_reg;
        a_reg_2913_pp0_iter20_reg <= a_reg_2913_pp0_iter19_reg;
        a_reg_2913_pp0_iter21_reg <= a_reg_2913_pp0_iter20_reg;
        a_reg_2913_pp0_iter22_reg <= a_reg_2913_pp0_iter21_reg;
        a_reg_2913_pp0_iter23_reg <= a_reg_2913_pp0_iter22_reg;
        a_reg_2913_pp0_iter24_reg <= a_reg_2913_pp0_iter23_reg;
        a_reg_2913_pp0_iter25_reg <= a_reg_2913_pp0_iter24_reg;
        a_reg_2913_pp0_iter26_reg <= a_reg_2913_pp0_iter25_reg;
        a_reg_2913_pp0_iter27_reg <= a_reg_2913_pp0_iter26_reg;
        a_reg_2913_pp0_iter28_reg <= a_reg_2913_pp0_iter27_reg;
        a_reg_2913_pp0_iter29_reg <= a_reg_2913_pp0_iter28_reg;
        a_reg_2913_pp0_iter30_reg <= a_reg_2913_pp0_iter29_reg;
        a_reg_2913_pp0_iter31_reg <= a_reg_2913_pp0_iter30_reg;
        a_reg_2913_pp0_iter32_reg <= a_reg_2913_pp0_iter31_reg;
        a_reg_2913_pp0_iter33_reg <= a_reg_2913_pp0_iter32_reg;
        a_reg_2913_pp0_iter34_reg <= a_reg_2913_pp0_iter33_reg;
        a_reg_2913_pp0_iter35_reg <= a_reg_2913_pp0_iter34_reg;
        a_reg_2913_pp0_iter36_reg <= a_reg_2913_pp0_iter35_reg;
        a_reg_2913_pp0_iter37_reg <= a_reg_2913_pp0_iter36_reg;
        a_reg_2913_pp0_iter38_reg <= a_reg_2913_pp0_iter37_reg;
        a_reg_2913_pp0_iter39_reg <= a_reg_2913_pp0_iter38_reg;
        a_reg_2913_pp0_iter40_reg <= a_reg_2913_pp0_iter39_reg;
        a_reg_2913_pp0_iter41_reg <= a_reg_2913_pp0_iter40_reg;
        a_reg_2913_pp0_iter42_reg <= a_reg_2913_pp0_iter41_reg;
        a_reg_2913_pp0_iter43_reg <= a_reg_2913_pp0_iter42_reg;
        a_reg_2913_pp0_iter44_reg <= a_reg_2913_pp0_iter43_reg;
        a_reg_2913_pp0_iter45_reg <= a_reg_2913_pp0_iter44_reg;
        a_reg_2913_pp0_iter46_reg <= a_reg_2913_pp0_iter45_reg;
        a_reg_2913_pp0_iter47_reg <= a_reg_2913_pp0_iter46_reg;
        a_reg_2913_pp0_iter7_reg <= a_reg_2913;
        a_reg_2913_pp0_iter8_reg <= a_reg_2913_pp0_iter7_reg;
        a_reg_2913_pp0_iter9_reg <= a_reg_2913_pp0_iter8_reg;
        add_ln209_1_reg_3272 <= add_ln209_1_fu_1467_p2;
        add_ln209_4_reg_3256 <= add_ln209_4_fu_1436_p2;
        add_ln209_5_reg_3277 <= add_ln209_5_fu_1482_p2;
        add_ln209_reg_3267 <= add_ln209_fu_1462_p2;
        add_ln373_reg_3315 <= add_ln373_fu_1537_p2;
        add_ln44_6_reg_3121 <= add_ln44_6_fu_1300_p2;
        add_ln44_6_reg_3121_pp0_iter44_reg <= add_ln44_6_reg_3121;
        add_ln44_6_reg_3121_pp0_iter45_reg <= add_ln44_6_reg_3121_pp0_iter44_reg;
        add_ln44_6_reg_3121_pp0_iter46_reg <= add_ln44_6_reg_3121_pp0_iter45_reg;
        add_ln44_6_reg_3121_pp0_iter47_reg <= add_ln44_6_reg_3121_pp0_iter46_reg;
        add_ln616_1_reg_3662 <= add_ln616_1_fu_2536_p2;
        add_ln616_reg_3652 <= add_ln616_fu_2521_p2;
        and_ln431_5_reg_3704 <= and_ln431_5_fu_2734_p2;
        ashr_ln546_reg_3490 <= ashr_ln546_fu_2197_p2;
        b_exp_2_reg_3161 <= b_exp_2_fu_1353_p3;
        bitcast_ln497_1_reg_3688[63] <= bitcast_ln497_1_fu_2606_p1[63];
        bs_exp_reg_2854_pp0_iter10_reg <= bs_exp_reg_2854_pp0_iter9_reg;
        bs_exp_reg_2854_pp0_iter11_reg <= bs_exp_reg_2854_pp0_iter10_reg;
        bs_exp_reg_2854_pp0_iter12_reg <= bs_exp_reg_2854_pp0_iter11_reg;
        bs_exp_reg_2854_pp0_iter13_reg <= bs_exp_reg_2854_pp0_iter12_reg;
        bs_exp_reg_2854_pp0_iter14_reg <= bs_exp_reg_2854_pp0_iter13_reg;
        bs_exp_reg_2854_pp0_iter15_reg <= bs_exp_reg_2854_pp0_iter14_reg;
        bs_exp_reg_2854_pp0_iter16_reg <= bs_exp_reg_2854_pp0_iter15_reg;
        bs_exp_reg_2854_pp0_iter17_reg <= bs_exp_reg_2854_pp0_iter16_reg;
        bs_exp_reg_2854_pp0_iter18_reg <= bs_exp_reg_2854_pp0_iter17_reg;
        bs_exp_reg_2854_pp0_iter19_reg <= bs_exp_reg_2854_pp0_iter18_reg;
        bs_exp_reg_2854_pp0_iter20_reg <= bs_exp_reg_2854_pp0_iter19_reg;
        bs_exp_reg_2854_pp0_iter21_reg <= bs_exp_reg_2854_pp0_iter20_reg;
        bs_exp_reg_2854_pp0_iter22_reg <= bs_exp_reg_2854_pp0_iter21_reg;
        bs_exp_reg_2854_pp0_iter23_reg <= bs_exp_reg_2854_pp0_iter22_reg;
        bs_exp_reg_2854_pp0_iter24_reg <= bs_exp_reg_2854_pp0_iter23_reg;
        bs_exp_reg_2854_pp0_iter25_reg <= bs_exp_reg_2854_pp0_iter24_reg;
        bs_exp_reg_2854_pp0_iter26_reg <= bs_exp_reg_2854_pp0_iter25_reg;
        bs_exp_reg_2854_pp0_iter27_reg <= bs_exp_reg_2854_pp0_iter26_reg;
        bs_exp_reg_2854_pp0_iter28_reg <= bs_exp_reg_2854_pp0_iter27_reg;
        bs_exp_reg_2854_pp0_iter29_reg <= bs_exp_reg_2854_pp0_iter28_reg;
        bs_exp_reg_2854_pp0_iter2_reg <= bs_exp_reg_2854_pp0_iter1_reg;
        bs_exp_reg_2854_pp0_iter30_reg <= bs_exp_reg_2854_pp0_iter29_reg;
        bs_exp_reg_2854_pp0_iter31_reg <= bs_exp_reg_2854_pp0_iter30_reg;
        bs_exp_reg_2854_pp0_iter32_reg <= bs_exp_reg_2854_pp0_iter31_reg;
        bs_exp_reg_2854_pp0_iter33_reg <= bs_exp_reg_2854_pp0_iter32_reg;
        bs_exp_reg_2854_pp0_iter34_reg <= bs_exp_reg_2854_pp0_iter33_reg;
        bs_exp_reg_2854_pp0_iter35_reg <= bs_exp_reg_2854_pp0_iter34_reg;
        bs_exp_reg_2854_pp0_iter36_reg <= bs_exp_reg_2854_pp0_iter35_reg;
        bs_exp_reg_2854_pp0_iter37_reg <= bs_exp_reg_2854_pp0_iter36_reg;
        bs_exp_reg_2854_pp0_iter38_reg <= bs_exp_reg_2854_pp0_iter37_reg;
        bs_exp_reg_2854_pp0_iter39_reg <= bs_exp_reg_2854_pp0_iter38_reg;
        bs_exp_reg_2854_pp0_iter3_reg <= bs_exp_reg_2854_pp0_iter2_reg;
        bs_exp_reg_2854_pp0_iter40_reg <= bs_exp_reg_2854_pp0_iter39_reg;
        bs_exp_reg_2854_pp0_iter41_reg <= bs_exp_reg_2854_pp0_iter40_reg;
        bs_exp_reg_2854_pp0_iter42_reg <= bs_exp_reg_2854_pp0_iter41_reg;
        bs_exp_reg_2854_pp0_iter43_reg <= bs_exp_reg_2854_pp0_iter42_reg;
        bs_exp_reg_2854_pp0_iter44_reg <= bs_exp_reg_2854_pp0_iter43_reg;
        bs_exp_reg_2854_pp0_iter45_reg <= bs_exp_reg_2854_pp0_iter44_reg;
        bs_exp_reg_2854_pp0_iter4_reg <= bs_exp_reg_2854_pp0_iter3_reg;
        bs_exp_reg_2854_pp0_iter5_reg <= bs_exp_reg_2854_pp0_iter4_reg;
        bs_exp_reg_2854_pp0_iter6_reg <= bs_exp_reg_2854_pp0_iter5_reg;
        bs_exp_reg_2854_pp0_iter7_reg <= bs_exp_reg_2854_pp0_iter6_reg;
        bs_exp_reg_2854_pp0_iter8_reg <= bs_exp_reg_2854_pp0_iter7_reg;
        bs_exp_reg_2854_pp0_iter9_reg <= bs_exp_reg_2854_pp0_iter8_reg;
        bs_sign_reg_2847_pp0_iter10_reg <= bs_sign_reg_2847_pp0_iter9_reg;
        bs_sign_reg_2847_pp0_iter11_reg <= bs_sign_reg_2847_pp0_iter10_reg;
        bs_sign_reg_2847_pp0_iter12_reg <= bs_sign_reg_2847_pp0_iter11_reg;
        bs_sign_reg_2847_pp0_iter13_reg <= bs_sign_reg_2847_pp0_iter12_reg;
        bs_sign_reg_2847_pp0_iter14_reg <= bs_sign_reg_2847_pp0_iter13_reg;
        bs_sign_reg_2847_pp0_iter15_reg <= bs_sign_reg_2847_pp0_iter14_reg;
        bs_sign_reg_2847_pp0_iter16_reg <= bs_sign_reg_2847_pp0_iter15_reg;
        bs_sign_reg_2847_pp0_iter17_reg <= bs_sign_reg_2847_pp0_iter16_reg;
        bs_sign_reg_2847_pp0_iter18_reg <= bs_sign_reg_2847_pp0_iter17_reg;
        bs_sign_reg_2847_pp0_iter19_reg <= bs_sign_reg_2847_pp0_iter18_reg;
        bs_sign_reg_2847_pp0_iter20_reg <= bs_sign_reg_2847_pp0_iter19_reg;
        bs_sign_reg_2847_pp0_iter21_reg <= bs_sign_reg_2847_pp0_iter20_reg;
        bs_sign_reg_2847_pp0_iter22_reg <= bs_sign_reg_2847_pp0_iter21_reg;
        bs_sign_reg_2847_pp0_iter23_reg <= bs_sign_reg_2847_pp0_iter22_reg;
        bs_sign_reg_2847_pp0_iter24_reg <= bs_sign_reg_2847_pp0_iter23_reg;
        bs_sign_reg_2847_pp0_iter25_reg <= bs_sign_reg_2847_pp0_iter24_reg;
        bs_sign_reg_2847_pp0_iter26_reg <= bs_sign_reg_2847_pp0_iter25_reg;
        bs_sign_reg_2847_pp0_iter27_reg <= bs_sign_reg_2847_pp0_iter26_reg;
        bs_sign_reg_2847_pp0_iter28_reg <= bs_sign_reg_2847_pp0_iter27_reg;
        bs_sign_reg_2847_pp0_iter29_reg <= bs_sign_reg_2847_pp0_iter28_reg;
        bs_sign_reg_2847_pp0_iter2_reg <= bs_sign_reg_2847_pp0_iter1_reg;
        bs_sign_reg_2847_pp0_iter30_reg <= bs_sign_reg_2847_pp0_iter29_reg;
        bs_sign_reg_2847_pp0_iter31_reg <= bs_sign_reg_2847_pp0_iter30_reg;
        bs_sign_reg_2847_pp0_iter32_reg <= bs_sign_reg_2847_pp0_iter31_reg;
        bs_sign_reg_2847_pp0_iter33_reg <= bs_sign_reg_2847_pp0_iter32_reg;
        bs_sign_reg_2847_pp0_iter34_reg <= bs_sign_reg_2847_pp0_iter33_reg;
        bs_sign_reg_2847_pp0_iter35_reg <= bs_sign_reg_2847_pp0_iter34_reg;
        bs_sign_reg_2847_pp0_iter36_reg <= bs_sign_reg_2847_pp0_iter35_reg;
        bs_sign_reg_2847_pp0_iter37_reg <= bs_sign_reg_2847_pp0_iter36_reg;
        bs_sign_reg_2847_pp0_iter38_reg <= bs_sign_reg_2847_pp0_iter37_reg;
        bs_sign_reg_2847_pp0_iter39_reg <= bs_sign_reg_2847_pp0_iter38_reg;
        bs_sign_reg_2847_pp0_iter3_reg <= bs_sign_reg_2847_pp0_iter2_reg;
        bs_sign_reg_2847_pp0_iter40_reg <= bs_sign_reg_2847_pp0_iter39_reg;
        bs_sign_reg_2847_pp0_iter41_reg <= bs_sign_reg_2847_pp0_iter40_reg;
        bs_sign_reg_2847_pp0_iter42_reg <= bs_sign_reg_2847_pp0_iter41_reg;
        bs_sign_reg_2847_pp0_iter43_reg <= bs_sign_reg_2847_pp0_iter42_reg;
        bs_sign_reg_2847_pp0_iter44_reg <= bs_sign_reg_2847_pp0_iter43_reg;
        bs_sign_reg_2847_pp0_iter45_reg <= bs_sign_reg_2847_pp0_iter44_reg;
        bs_sign_reg_2847_pp0_iter46_reg <= bs_sign_reg_2847_pp0_iter45_reg;
        bs_sign_reg_2847_pp0_iter47_reg <= bs_sign_reg_2847_pp0_iter46_reg;
        bs_sign_reg_2847_pp0_iter48_reg <= bs_sign_reg_2847_pp0_iter47_reg;
        bs_sign_reg_2847_pp0_iter49_reg <= bs_sign_reg_2847_pp0_iter48_reg;
        bs_sign_reg_2847_pp0_iter4_reg <= bs_sign_reg_2847_pp0_iter3_reg;
        bs_sign_reg_2847_pp0_iter50_reg <= bs_sign_reg_2847_pp0_iter49_reg;
        bs_sign_reg_2847_pp0_iter51_reg <= bs_sign_reg_2847_pp0_iter50_reg;
        bs_sign_reg_2847_pp0_iter52_reg <= bs_sign_reg_2847_pp0_iter51_reg;
        bs_sign_reg_2847_pp0_iter5_reg <= bs_sign_reg_2847_pp0_iter4_reg;
        bs_sign_reg_2847_pp0_iter6_reg <= bs_sign_reg_2847_pp0_iter5_reg;
        bs_sign_reg_2847_pp0_iter7_reg <= bs_sign_reg_2847_pp0_iter6_reg;
        bs_sign_reg_2847_pp0_iter8_reg <= bs_sign_reg_2847_pp0_iter7_reg;
        bs_sign_reg_2847_pp0_iter9_reg <= bs_sign_reg_2847_pp0_iter8_reg;
        e_frac_2_reg_3356 <= e_frac_2_fu_1685_p3;
        es_exp_reg_3296 <= {{data_1_fu_1498_p1[62:52]}};
        es_exp_reg_3296_pp0_iter52_reg <= es_exp_reg_3296;
        es_exp_reg_3296_pp0_iter53_reg <= es_exp_reg_3296_pp0_iter52_reg;
        es_exp_reg_3296_pp0_iter54_reg <= es_exp_reg_3296_pp0_iter53_reg;
        es_exp_reg_3296_pp0_iter55_reg <= es_exp_reg_3296_pp0_iter54_reg;
        es_exp_reg_3296_pp0_iter56_reg <= es_exp_reg_3296_pp0_iter55_reg;
        es_sig_reg_3303 <= es_sig_fu_1519_p1;
        es_sign_reg_3287 <= data_1_fu_1498_p1[32'd63];
        es_sign_reg_3287_pp0_iter52_reg <= es_sign_reg_3287;
        exp_Z1P_m_1_reg_3632 <= {{exp_Z1P_m_1_l_fu_2487_p2[51:2]}};
        exp_Z1_hi_reg_3637 <= {{pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0[57:8]}};
        exp_Z1_reg_3627 <= pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0;
        exp_Z1_reg_3627_pp0_iter80_reg <= exp_Z1_reg_3627;
        exp_Z1_reg_3627_pp0_iter81_reg <= exp_Z1_reg_3627_pp0_iter80_reg;
        exp_Z1_reg_3627_pp0_iter82_reg <= exp_Z1_reg_3627_pp0_iter81_reg;
        exp_Z1_reg_3627_pp0_iter83_reg <= exp_Z1_reg_3627_pp0_iter82_reg;
        exp_Z2P_m_1_reg_3595 <= exp_Z2P_m_1_fu_2414_p2;
        exp_Z2P_m_1_reg_3595_pp0_iter74_reg <= exp_Z2P_m_1_reg_3595;
        exp_Z2P_m_1_reg_3595_pp0_iter75_reg <= exp_Z2P_m_1_reg_3595_pp0_iter74_reg;
        exp_Z2P_m_1_reg_3595_pp0_iter76_reg <= exp_Z2P_m_1_reg_3595_pp0_iter75_reg;
        exp_Z2P_m_1_reg_3595_pp0_iter77_reg <= exp_Z2P_m_1_reg_3595_pp0_iter76_reg;
        exp_Z2P_m_1_reg_3595_pp0_iter78_reg <= exp_Z2P_m_1_reg_3595_pp0_iter77_reg;
        exp_Z3_m_1_reg_3570[25 : 0] <= exp_Z3_m_1_fu_2368_p4[25 : 0];
exp_Z3_m_1_reg_3570[42 : 35] <= exp_Z3_m_1_fu_2368_p4[42 : 35];
        exp_Z3_m_1_reg_3570_pp0_iter71_reg[25 : 0] <= exp_Z3_m_1_reg_3570[25 : 0];
exp_Z3_m_1_reg_3570_pp0_iter71_reg[42 : 35] <= exp_Z3_m_1_reg_3570[42 : 35];
        exp_Z3_m_1_reg_3570_pp0_iter72_reg[25 : 0] <= exp_Z3_m_1_reg_3570_pp0_iter71_reg[25 : 0];
exp_Z3_m_1_reg_3570_pp0_iter72_reg[42 : 35] <= exp_Z3_m_1_reg_3570_pp0_iter71_reg[42 : 35];
        exp_Z4_m_1_reg_3559 <= exp_Z4_m_1_fu_2362_p2;
        exp_Z4_m_1_reg_3559_pp0_iter70_reg <= exp_Z4_m_1_reg_3559;
        exp_Z4_m_1_reg_3559_pp0_iter71_reg <= exp_Z4_m_1_reg_3559_pp0_iter70_reg;
        exp_Z4_m_1_reg_3559_pp0_iter72_reg <= exp_Z4_m_1_reg_3559_pp0_iter71_reg;
        exp_read_reg_2842_pp0_iter10_reg <= exp_read_reg_2842_pp0_iter9_reg;
        exp_read_reg_2842_pp0_iter11_reg <= exp_read_reg_2842_pp0_iter10_reg;
        exp_read_reg_2842_pp0_iter12_reg <= exp_read_reg_2842_pp0_iter11_reg;
        exp_read_reg_2842_pp0_iter13_reg <= exp_read_reg_2842_pp0_iter12_reg;
        exp_read_reg_2842_pp0_iter14_reg <= exp_read_reg_2842_pp0_iter13_reg;
        exp_read_reg_2842_pp0_iter15_reg <= exp_read_reg_2842_pp0_iter14_reg;
        exp_read_reg_2842_pp0_iter16_reg <= exp_read_reg_2842_pp0_iter15_reg;
        exp_read_reg_2842_pp0_iter17_reg <= exp_read_reg_2842_pp0_iter16_reg;
        exp_read_reg_2842_pp0_iter18_reg <= exp_read_reg_2842_pp0_iter17_reg;
        exp_read_reg_2842_pp0_iter19_reg <= exp_read_reg_2842_pp0_iter18_reg;
        exp_read_reg_2842_pp0_iter20_reg <= exp_read_reg_2842_pp0_iter19_reg;
        exp_read_reg_2842_pp0_iter21_reg <= exp_read_reg_2842_pp0_iter20_reg;
        exp_read_reg_2842_pp0_iter22_reg <= exp_read_reg_2842_pp0_iter21_reg;
        exp_read_reg_2842_pp0_iter23_reg <= exp_read_reg_2842_pp0_iter22_reg;
        exp_read_reg_2842_pp0_iter24_reg <= exp_read_reg_2842_pp0_iter23_reg;
        exp_read_reg_2842_pp0_iter25_reg <= exp_read_reg_2842_pp0_iter24_reg;
        exp_read_reg_2842_pp0_iter26_reg <= exp_read_reg_2842_pp0_iter25_reg;
        exp_read_reg_2842_pp0_iter27_reg <= exp_read_reg_2842_pp0_iter26_reg;
        exp_read_reg_2842_pp0_iter28_reg <= exp_read_reg_2842_pp0_iter27_reg;
        exp_read_reg_2842_pp0_iter29_reg <= exp_read_reg_2842_pp0_iter28_reg;
        exp_read_reg_2842_pp0_iter2_reg <= exp_read_reg_2842_pp0_iter1_reg;
        exp_read_reg_2842_pp0_iter30_reg <= exp_read_reg_2842_pp0_iter29_reg;
        exp_read_reg_2842_pp0_iter31_reg <= exp_read_reg_2842_pp0_iter30_reg;
        exp_read_reg_2842_pp0_iter32_reg <= exp_read_reg_2842_pp0_iter31_reg;
        exp_read_reg_2842_pp0_iter33_reg <= exp_read_reg_2842_pp0_iter32_reg;
        exp_read_reg_2842_pp0_iter34_reg <= exp_read_reg_2842_pp0_iter33_reg;
        exp_read_reg_2842_pp0_iter35_reg <= exp_read_reg_2842_pp0_iter34_reg;
        exp_read_reg_2842_pp0_iter36_reg <= exp_read_reg_2842_pp0_iter35_reg;
        exp_read_reg_2842_pp0_iter37_reg <= exp_read_reg_2842_pp0_iter36_reg;
        exp_read_reg_2842_pp0_iter38_reg <= exp_read_reg_2842_pp0_iter37_reg;
        exp_read_reg_2842_pp0_iter39_reg <= exp_read_reg_2842_pp0_iter38_reg;
        exp_read_reg_2842_pp0_iter3_reg <= exp_read_reg_2842_pp0_iter2_reg;
        exp_read_reg_2842_pp0_iter40_reg <= exp_read_reg_2842_pp0_iter39_reg;
        exp_read_reg_2842_pp0_iter41_reg <= exp_read_reg_2842_pp0_iter40_reg;
        exp_read_reg_2842_pp0_iter42_reg <= exp_read_reg_2842_pp0_iter41_reg;
        exp_read_reg_2842_pp0_iter43_reg <= exp_read_reg_2842_pp0_iter42_reg;
        exp_read_reg_2842_pp0_iter44_reg <= exp_read_reg_2842_pp0_iter43_reg;
        exp_read_reg_2842_pp0_iter45_reg <= exp_read_reg_2842_pp0_iter44_reg;
        exp_read_reg_2842_pp0_iter46_reg <= exp_read_reg_2842_pp0_iter45_reg;
        exp_read_reg_2842_pp0_iter47_reg <= exp_read_reg_2842_pp0_iter46_reg;
        exp_read_reg_2842_pp0_iter48_reg <= exp_read_reg_2842_pp0_iter47_reg;
        exp_read_reg_2842_pp0_iter49_reg <= exp_read_reg_2842_pp0_iter48_reg;
        exp_read_reg_2842_pp0_iter4_reg <= exp_read_reg_2842_pp0_iter3_reg;
        exp_read_reg_2842_pp0_iter50_reg <= exp_read_reg_2842_pp0_iter49_reg;
        exp_read_reg_2842_pp0_iter5_reg <= exp_read_reg_2842_pp0_iter4_reg;
        exp_read_reg_2842_pp0_iter6_reg <= exp_read_reg_2842_pp0_iter5_reg;
        exp_read_reg_2842_pp0_iter7_reg <= exp_read_reg_2842_pp0_iter6_reg;
        exp_read_reg_2842_pp0_iter8_reg <= exp_read_reg_2842_pp0_iter7_reg;
        exp_read_reg_2842_pp0_iter9_reg <= exp_read_reg_2842_pp0_iter8_reg;
        icmp_ln18_1_reg_3340 <= icmp_ln18_1_fu_1608_p2;
        icmp_ln18_2_reg_3141 <= icmp_ln18_2_fu_1329_p2;
        icmp_ln18_2_reg_3141_pp0_iter47_reg <= icmp_ln18_2_reg_3141;
        icmp_ln18_2_reg_3141_pp0_iter48_reg <= icmp_ln18_2_reg_3141_pp0_iter47_reg;
        icmp_ln18_2_reg_3141_pp0_iter49_reg <= icmp_ln18_2_reg_3141_pp0_iter48_reg;
        icmp_ln18_2_reg_3141_pp0_iter50_reg <= icmp_ln18_2_reg_3141_pp0_iter49_reg;
        icmp_ln18_2_reg_3141_pp0_iter51_reg <= icmp_ln18_2_reg_3141_pp0_iter50_reg;
        icmp_ln18_2_reg_3141_pp0_iter52_reg <= icmp_ln18_2_reg_3141_pp0_iter51_reg;
        icmp_ln340_1_reg_2889 <= icmp_ln340_1_fu_697_p2;
        icmp_ln340_1_reg_2889_pp0_iter10_reg <= icmp_ln340_1_reg_2889_pp0_iter9_reg;
        icmp_ln340_1_reg_2889_pp0_iter11_reg <= icmp_ln340_1_reg_2889_pp0_iter10_reg;
        icmp_ln340_1_reg_2889_pp0_iter12_reg <= icmp_ln340_1_reg_2889_pp0_iter11_reg;
        icmp_ln340_1_reg_2889_pp0_iter13_reg <= icmp_ln340_1_reg_2889_pp0_iter12_reg;
        icmp_ln340_1_reg_2889_pp0_iter14_reg <= icmp_ln340_1_reg_2889_pp0_iter13_reg;
        icmp_ln340_1_reg_2889_pp0_iter15_reg <= icmp_ln340_1_reg_2889_pp0_iter14_reg;
        icmp_ln340_1_reg_2889_pp0_iter16_reg <= icmp_ln340_1_reg_2889_pp0_iter15_reg;
        icmp_ln340_1_reg_2889_pp0_iter17_reg <= icmp_ln340_1_reg_2889_pp0_iter16_reg;
        icmp_ln340_1_reg_2889_pp0_iter18_reg <= icmp_ln340_1_reg_2889_pp0_iter17_reg;
        icmp_ln340_1_reg_2889_pp0_iter19_reg <= icmp_ln340_1_reg_2889_pp0_iter18_reg;
        icmp_ln340_1_reg_2889_pp0_iter20_reg <= icmp_ln340_1_reg_2889_pp0_iter19_reg;
        icmp_ln340_1_reg_2889_pp0_iter21_reg <= icmp_ln340_1_reg_2889_pp0_iter20_reg;
        icmp_ln340_1_reg_2889_pp0_iter22_reg <= icmp_ln340_1_reg_2889_pp0_iter21_reg;
        icmp_ln340_1_reg_2889_pp0_iter23_reg <= icmp_ln340_1_reg_2889_pp0_iter22_reg;
        icmp_ln340_1_reg_2889_pp0_iter24_reg <= icmp_ln340_1_reg_2889_pp0_iter23_reg;
        icmp_ln340_1_reg_2889_pp0_iter25_reg <= icmp_ln340_1_reg_2889_pp0_iter24_reg;
        icmp_ln340_1_reg_2889_pp0_iter26_reg <= icmp_ln340_1_reg_2889_pp0_iter25_reg;
        icmp_ln340_1_reg_2889_pp0_iter27_reg <= icmp_ln340_1_reg_2889_pp0_iter26_reg;
        icmp_ln340_1_reg_2889_pp0_iter28_reg <= icmp_ln340_1_reg_2889_pp0_iter27_reg;
        icmp_ln340_1_reg_2889_pp0_iter29_reg <= icmp_ln340_1_reg_2889_pp0_iter28_reg;
        icmp_ln340_1_reg_2889_pp0_iter30_reg <= icmp_ln340_1_reg_2889_pp0_iter29_reg;
        icmp_ln340_1_reg_2889_pp0_iter31_reg <= icmp_ln340_1_reg_2889_pp0_iter30_reg;
        icmp_ln340_1_reg_2889_pp0_iter32_reg <= icmp_ln340_1_reg_2889_pp0_iter31_reg;
        icmp_ln340_1_reg_2889_pp0_iter33_reg <= icmp_ln340_1_reg_2889_pp0_iter32_reg;
        icmp_ln340_1_reg_2889_pp0_iter34_reg <= icmp_ln340_1_reg_2889_pp0_iter33_reg;
        icmp_ln340_1_reg_2889_pp0_iter35_reg <= icmp_ln340_1_reg_2889_pp0_iter34_reg;
        icmp_ln340_1_reg_2889_pp0_iter36_reg <= icmp_ln340_1_reg_2889_pp0_iter35_reg;
        icmp_ln340_1_reg_2889_pp0_iter37_reg <= icmp_ln340_1_reg_2889_pp0_iter36_reg;
        icmp_ln340_1_reg_2889_pp0_iter38_reg <= icmp_ln340_1_reg_2889_pp0_iter37_reg;
        icmp_ln340_1_reg_2889_pp0_iter39_reg <= icmp_ln340_1_reg_2889_pp0_iter38_reg;
        icmp_ln340_1_reg_2889_pp0_iter3_reg <= icmp_ln340_1_reg_2889;
        icmp_ln340_1_reg_2889_pp0_iter40_reg <= icmp_ln340_1_reg_2889_pp0_iter39_reg;
        icmp_ln340_1_reg_2889_pp0_iter41_reg <= icmp_ln340_1_reg_2889_pp0_iter40_reg;
        icmp_ln340_1_reg_2889_pp0_iter42_reg <= icmp_ln340_1_reg_2889_pp0_iter41_reg;
        icmp_ln340_1_reg_2889_pp0_iter43_reg <= icmp_ln340_1_reg_2889_pp0_iter42_reg;
        icmp_ln340_1_reg_2889_pp0_iter44_reg <= icmp_ln340_1_reg_2889_pp0_iter43_reg;
        icmp_ln340_1_reg_2889_pp0_iter45_reg <= icmp_ln340_1_reg_2889_pp0_iter44_reg;
        icmp_ln340_1_reg_2889_pp0_iter46_reg <= icmp_ln340_1_reg_2889_pp0_iter45_reg;
        icmp_ln340_1_reg_2889_pp0_iter47_reg <= icmp_ln340_1_reg_2889_pp0_iter46_reg;
        icmp_ln340_1_reg_2889_pp0_iter48_reg <= icmp_ln340_1_reg_2889_pp0_iter47_reg;
        icmp_ln340_1_reg_2889_pp0_iter49_reg <= icmp_ln340_1_reg_2889_pp0_iter48_reg;
        icmp_ln340_1_reg_2889_pp0_iter4_reg <= icmp_ln340_1_reg_2889_pp0_iter3_reg;
        icmp_ln340_1_reg_2889_pp0_iter50_reg <= icmp_ln340_1_reg_2889_pp0_iter49_reg;
        icmp_ln340_1_reg_2889_pp0_iter51_reg <= icmp_ln340_1_reg_2889_pp0_iter50_reg;
        icmp_ln340_1_reg_2889_pp0_iter52_reg <= icmp_ln340_1_reg_2889_pp0_iter51_reg;
        icmp_ln340_1_reg_2889_pp0_iter5_reg <= icmp_ln340_1_reg_2889_pp0_iter4_reg;
        icmp_ln340_1_reg_2889_pp0_iter6_reg <= icmp_ln340_1_reg_2889_pp0_iter5_reg;
        icmp_ln340_1_reg_2889_pp0_iter7_reg <= icmp_ln340_1_reg_2889_pp0_iter6_reg;
        icmp_ln340_1_reg_2889_pp0_iter8_reg <= icmp_ln340_1_reg_2889_pp0_iter7_reg;
        icmp_ln340_1_reg_2889_pp0_iter9_reg <= icmp_ln340_1_reg_2889_pp0_iter8_reg;
        icmp_ln340_reg_3136 <= icmp_ln340_fu_1323_p2;
        icmp_ln340_reg_3136_pp0_iter47_reg <= icmp_ln340_reg_3136;
        icmp_ln340_reg_3136_pp0_iter48_reg <= icmp_ln340_reg_3136_pp0_iter47_reg;
        icmp_ln340_reg_3136_pp0_iter49_reg <= icmp_ln340_reg_3136_pp0_iter48_reg;
        icmp_ln340_reg_3136_pp0_iter50_reg <= icmp_ln340_reg_3136_pp0_iter49_reg;
        icmp_ln340_reg_3136_pp0_iter51_reg <= icmp_ln340_reg_3136_pp0_iter50_reg;
        icmp_ln340_reg_3136_pp0_iter52_reg <= icmp_ln340_reg_3136_pp0_iter51_reg;
        icmp_ln373_reg_3346 <= icmp_ln373_fu_1627_p2;
        icmp_ln386_reg_3389 <= icmp_ln386_fu_1856_p2;
        icmp_ln386_reg_3389_pp0_iter54_reg <= icmp_ln386_reg_3389;
        icmp_ln386_reg_3389_pp0_iter55_reg <= icmp_ln386_reg_3389_pp0_iter54_reg;
        icmp_ln386_reg_3389_pp0_iter56_reg <= icmp_ln386_reg_3389_pp0_iter55_reg;
        icmp_ln386_reg_3389_pp0_iter57_reg <= icmp_ln386_reg_3389_pp0_iter56_reg;
        icmp_ln386_reg_3389_pp0_iter58_reg <= icmp_ln386_reg_3389_pp0_iter57_reg;
        icmp_ln386_reg_3389_pp0_iter59_reg <= icmp_ln386_reg_3389_pp0_iter58_reg;
        icmp_ln386_reg_3389_pp0_iter60_reg <= icmp_ln386_reg_3389_pp0_iter59_reg;
        icmp_ln386_reg_3389_pp0_iter61_reg <= icmp_ln386_reg_3389_pp0_iter60_reg;
        icmp_ln386_reg_3389_pp0_iter62_reg <= icmp_ln386_reg_3389_pp0_iter61_reg;
        icmp_ln386_reg_3389_pp0_iter63_reg <= icmp_ln386_reg_3389_pp0_iter62_reg;
        icmp_ln386_reg_3389_pp0_iter64_reg <= icmp_ln386_reg_3389_pp0_iter63_reg;
        icmp_ln386_reg_3389_pp0_iter65_reg <= icmp_ln386_reg_3389_pp0_iter64_reg;
        icmp_ln386_reg_3389_pp0_iter66_reg <= icmp_ln386_reg_3389_pp0_iter65_reg;
        icmp_ln386_reg_3389_pp0_iter67_reg <= icmp_ln386_reg_3389_pp0_iter66_reg;
        icmp_ln386_reg_3389_pp0_iter68_reg <= icmp_ln386_reg_3389_pp0_iter67_reg;
        icmp_ln386_reg_3389_pp0_iter69_reg <= icmp_ln386_reg_3389_pp0_iter68_reg;
        icmp_ln386_reg_3389_pp0_iter70_reg <= icmp_ln386_reg_3389_pp0_iter69_reg;
        icmp_ln386_reg_3389_pp0_iter71_reg <= icmp_ln386_reg_3389_pp0_iter70_reg;
        icmp_ln386_reg_3389_pp0_iter72_reg <= icmp_ln386_reg_3389_pp0_iter71_reg;
        icmp_ln386_reg_3389_pp0_iter73_reg <= icmp_ln386_reg_3389_pp0_iter72_reg;
        icmp_ln386_reg_3389_pp0_iter74_reg <= icmp_ln386_reg_3389_pp0_iter73_reg;
        icmp_ln386_reg_3389_pp0_iter75_reg <= icmp_ln386_reg_3389_pp0_iter74_reg;
        icmp_ln386_reg_3389_pp0_iter76_reg <= icmp_ln386_reg_3389_pp0_iter75_reg;
        icmp_ln386_reg_3389_pp0_iter77_reg <= icmp_ln386_reg_3389_pp0_iter76_reg;
        icmp_ln386_reg_3389_pp0_iter78_reg <= icmp_ln386_reg_3389_pp0_iter77_reg;
        icmp_ln386_reg_3389_pp0_iter79_reg <= icmp_ln386_reg_3389_pp0_iter78_reg;
        icmp_ln386_reg_3389_pp0_iter80_reg <= icmp_ln386_reg_3389_pp0_iter79_reg;
        icmp_ln386_reg_3389_pp0_iter81_reg <= icmp_ln386_reg_3389_pp0_iter80_reg;
        icmp_ln386_reg_3389_pp0_iter82_reg <= icmp_ln386_reg_3389_pp0_iter81_reg;
        icmp_ln386_reg_3389_pp0_iter83_reg <= icmp_ln386_reg_3389_pp0_iter82_reg;
        icmp_ln386_reg_3389_pp0_iter84_reg <= icmp_ln386_reg_3389_pp0_iter83_reg;
        icmp_ln386_reg_3389_pp0_iter85_reg <= icmp_ln386_reg_3389_pp0_iter84_reg;
        icmp_ln422_reg_3395 <= icmp_ln422_fu_1889_p2;
        icmp_ln422_reg_3395_pp0_iter54_reg <= icmp_ln422_reg_3395;
        icmp_ln422_reg_3395_pp0_iter55_reg <= icmp_ln422_reg_3395_pp0_iter54_reg;
        icmp_ln422_reg_3395_pp0_iter56_reg <= icmp_ln422_reg_3395_pp0_iter55_reg;
        icmp_ln422_reg_3395_pp0_iter57_reg <= icmp_ln422_reg_3395_pp0_iter56_reg;
        icmp_ln422_reg_3395_pp0_iter58_reg <= icmp_ln422_reg_3395_pp0_iter57_reg;
        icmp_ln422_reg_3395_pp0_iter59_reg <= icmp_ln422_reg_3395_pp0_iter58_reg;
        icmp_ln422_reg_3395_pp0_iter60_reg <= icmp_ln422_reg_3395_pp0_iter59_reg;
        icmp_ln422_reg_3395_pp0_iter61_reg <= icmp_ln422_reg_3395_pp0_iter60_reg;
        icmp_ln422_reg_3395_pp0_iter62_reg <= icmp_ln422_reg_3395_pp0_iter61_reg;
        icmp_ln422_reg_3395_pp0_iter63_reg <= icmp_ln422_reg_3395_pp0_iter62_reg;
        icmp_ln422_reg_3395_pp0_iter64_reg <= icmp_ln422_reg_3395_pp0_iter63_reg;
        icmp_ln422_reg_3395_pp0_iter65_reg <= icmp_ln422_reg_3395_pp0_iter64_reg;
        icmp_ln422_reg_3395_pp0_iter66_reg <= icmp_ln422_reg_3395_pp0_iter65_reg;
        icmp_ln422_reg_3395_pp0_iter67_reg <= icmp_ln422_reg_3395_pp0_iter66_reg;
        icmp_ln422_reg_3395_pp0_iter68_reg <= icmp_ln422_reg_3395_pp0_iter67_reg;
        icmp_ln422_reg_3395_pp0_iter69_reg <= icmp_ln422_reg_3395_pp0_iter68_reg;
        icmp_ln422_reg_3395_pp0_iter70_reg <= icmp_ln422_reg_3395_pp0_iter69_reg;
        icmp_ln422_reg_3395_pp0_iter71_reg <= icmp_ln422_reg_3395_pp0_iter70_reg;
        icmp_ln422_reg_3395_pp0_iter72_reg <= icmp_ln422_reg_3395_pp0_iter71_reg;
        icmp_ln422_reg_3395_pp0_iter73_reg <= icmp_ln422_reg_3395_pp0_iter72_reg;
        icmp_ln422_reg_3395_pp0_iter74_reg <= icmp_ln422_reg_3395_pp0_iter73_reg;
        icmp_ln422_reg_3395_pp0_iter75_reg <= icmp_ln422_reg_3395_pp0_iter74_reg;
        icmp_ln422_reg_3395_pp0_iter76_reg <= icmp_ln422_reg_3395_pp0_iter75_reg;
        icmp_ln422_reg_3395_pp0_iter77_reg <= icmp_ln422_reg_3395_pp0_iter76_reg;
        icmp_ln422_reg_3395_pp0_iter78_reg <= icmp_ln422_reg_3395_pp0_iter77_reg;
        icmp_ln422_reg_3395_pp0_iter79_reg <= icmp_ln422_reg_3395_pp0_iter78_reg;
        icmp_ln422_reg_3395_pp0_iter80_reg <= icmp_ln422_reg_3395_pp0_iter79_reg;
        icmp_ln422_reg_3395_pp0_iter81_reg <= icmp_ln422_reg_3395_pp0_iter80_reg;
        icmp_ln422_reg_3395_pp0_iter82_reg <= icmp_ln422_reg_3395_pp0_iter81_reg;
        icmp_ln422_reg_3395_pp0_iter83_reg <= icmp_ln422_reg_3395_pp0_iter82_reg;
        icmp_ln422_reg_3395_pp0_iter84_reg <= icmp_ln422_reg_3395_pp0_iter83_reg;
        icmp_ln422_reg_3395_pp0_iter85_reg <= icmp_ln422_reg_3395_pp0_iter84_reg;
        icmp_ln431_reg_3408 <= icmp_ln431_fu_1979_p2;
        icmp_ln431_reg_3408_pp0_iter54_reg <= icmp_ln431_reg_3408;
        icmp_ln431_reg_3408_pp0_iter55_reg <= icmp_ln431_reg_3408_pp0_iter54_reg;
        icmp_ln431_reg_3408_pp0_iter56_reg <= icmp_ln431_reg_3408_pp0_iter55_reg;
        icmp_ln431_reg_3408_pp0_iter57_reg <= icmp_ln431_reg_3408_pp0_iter56_reg;
        icmp_ln431_reg_3408_pp0_iter58_reg <= icmp_ln431_reg_3408_pp0_iter57_reg;
        icmp_ln431_reg_3408_pp0_iter59_reg <= icmp_ln431_reg_3408_pp0_iter58_reg;
        icmp_ln431_reg_3408_pp0_iter60_reg <= icmp_ln431_reg_3408_pp0_iter59_reg;
        icmp_ln431_reg_3408_pp0_iter61_reg <= icmp_ln431_reg_3408_pp0_iter60_reg;
        icmp_ln431_reg_3408_pp0_iter62_reg <= icmp_ln431_reg_3408_pp0_iter61_reg;
        icmp_ln431_reg_3408_pp0_iter63_reg <= icmp_ln431_reg_3408_pp0_iter62_reg;
        icmp_ln431_reg_3408_pp0_iter64_reg <= icmp_ln431_reg_3408_pp0_iter63_reg;
        icmp_ln431_reg_3408_pp0_iter65_reg <= icmp_ln431_reg_3408_pp0_iter64_reg;
        icmp_ln431_reg_3408_pp0_iter66_reg <= icmp_ln431_reg_3408_pp0_iter65_reg;
        icmp_ln431_reg_3408_pp0_iter67_reg <= icmp_ln431_reg_3408_pp0_iter66_reg;
        icmp_ln431_reg_3408_pp0_iter68_reg <= icmp_ln431_reg_3408_pp0_iter67_reg;
        icmp_ln431_reg_3408_pp0_iter69_reg <= icmp_ln431_reg_3408_pp0_iter68_reg;
        icmp_ln431_reg_3408_pp0_iter70_reg <= icmp_ln431_reg_3408_pp0_iter69_reg;
        icmp_ln431_reg_3408_pp0_iter71_reg <= icmp_ln431_reg_3408_pp0_iter70_reg;
        icmp_ln431_reg_3408_pp0_iter72_reg <= icmp_ln431_reg_3408_pp0_iter71_reg;
        icmp_ln431_reg_3408_pp0_iter73_reg <= icmp_ln431_reg_3408_pp0_iter72_reg;
        icmp_ln431_reg_3408_pp0_iter74_reg <= icmp_ln431_reg_3408_pp0_iter73_reg;
        icmp_ln431_reg_3408_pp0_iter75_reg <= icmp_ln431_reg_3408_pp0_iter74_reg;
        icmp_ln431_reg_3408_pp0_iter76_reg <= icmp_ln431_reg_3408_pp0_iter75_reg;
        icmp_ln431_reg_3408_pp0_iter77_reg <= icmp_ln431_reg_3408_pp0_iter76_reg;
        icmp_ln431_reg_3408_pp0_iter78_reg <= icmp_ln431_reg_3408_pp0_iter77_reg;
        icmp_ln431_reg_3408_pp0_iter79_reg <= icmp_ln431_reg_3408_pp0_iter78_reg;
        icmp_ln431_reg_3408_pp0_iter80_reg <= icmp_ln431_reg_3408_pp0_iter79_reg;
        icmp_ln431_reg_3408_pp0_iter81_reg <= icmp_ln431_reg_3408_pp0_iter80_reg;
        icmp_ln431_reg_3408_pp0_iter82_reg <= icmp_ln431_reg_3408_pp0_iter81_reg;
        icmp_ln431_reg_3408_pp0_iter83_reg <= icmp_ln431_reg_3408_pp0_iter82_reg;
        icmp_ln431_reg_3408_pp0_iter84_reg <= icmp_ln431_reg_3408_pp0_iter83_reg;
        icmp_ln431_reg_3408_pp0_iter85_reg <= icmp_ln431_reg_3408_pp0_iter84_reg;
        icmp_ln438_reg_3414 <= icmp_ln438_fu_2032_p2;
        icmp_ln438_reg_3414_pp0_iter54_reg <= icmp_ln438_reg_3414;
        icmp_ln438_reg_3414_pp0_iter55_reg <= icmp_ln438_reg_3414_pp0_iter54_reg;
        icmp_ln438_reg_3414_pp0_iter56_reg <= icmp_ln438_reg_3414_pp0_iter55_reg;
        icmp_ln438_reg_3414_pp0_iter57_reg <= icmp_ln438_reg_3414_pp0_iter56_reg;
        icmp_ln438_reg_3414_pp0_iter58_reg <= icmp_ln438_reg_3414_pp0_iter57_reg;
        icmp_ln438_reg_3414_pp0_iter59_reg <= icmp_ln438_reg_3414_pp0_iter58_reg;
        icmp_ln438_reg_3414_pp0_iter60_reg <= icmp_ln438_reg_3414_pp0_iter59_reg;
        icmp_ln438_reg_3414_pp0_iter61_reg <= icmp_ln438_reg_3414_pp0_iter60_reg;
        icmp_ln438_reg_3414_pp0_iter62_reg <= icmp_ln438_reg_3414_pp0_iter61_reg;
        icmp_ln438_reg_3414_pp0_iter63_reg <= icmp_ln438_reg_3414_pp0_iter62_reg;
        icmp_ln438_reg_3414_pp0_iter64_reg <= icmp_ln438_reg_3414_pp0_iter63_reg;
        icmp_ln438_reg_3414_pp0_iter65_reg <= icmp_ln438_reg_3414_pp0_iter64_reg;
        icmp_ln438_reg_3414_pp0_iter66_reg <= icmp_ln438_reg_3414_pp0_iter65_reg;
        icmp_ln438_reg_3414_pp0_iter67_reg <= icmp_ln438_reg_3414_pp0_iter66_reg;
        icmp_ln438_reg_3414_pp0_iter68_reg <= icmp_ln438_reg_3414_pp0_iter67_reg;
        icmp_ln438_reg_3414_pp0_iter69_reg <= icmp_ln438_reg_3414_pp0_iter68_reg;
        icmp_ln438_reg_3414_pp0_iter70_reg <= icmp_ln438_reg_3414_pp0_iter69_reg;
        icmp_ln438_reg_3414_pp0_iter71_reg <= icmp_ln438_reg_3414_pp0_iter70_reg;
        icmp_ln438_reg_3414_pp0_iter72_reg <= icmp_ln438_reg_3414_pp0_iter71_reg;
        icmp_ln438_reg_3414_pp0_iter73_reg <= icmp_ln438_reg_3414_pp0_iter72_reg;
        icmp_ln438_reg_3414_pp0_iter74_reg <= icmp_ln438_reg_3414_pp0_iter73_reg;
        icmp_ln438_reg_3414_pp0_iter75_reg <= icmp_ln438_reg_3414_pp0_iter74_reg;
        icmp_ln438_reg_3414_pp0_iter76_reg <= icmp_ln438_reg_3414_pp0_iter75_reg;
        icmp_ln438_reg_3414_pp0_iter77_reg <= icmp_ln438_reg_3414_pp0_iter76_reg;
        icmp_ln438_reg_3414_pp0_iter78_reg <= icmp_ln438_reg_3414_pp0_iter77_reg;
        icmp_ln438_reg_3414_pp0_iter79_reg <= icmp_ln438_reg_3414_pp0_iter78_reg;
        icmp_ln438_reg_3414_pp0_iter80_reg <= icmp_ln438_reg_3414_pp0_iter79_reg;
        icmp_ln438_reg_3414_pp0_iter81_reg <= icmp_ln438_reg_3414_pp0_iter80_reg;
        icmp_ln438_reg_3414_pp0_iter82_reg <= icmp_ln438_reg_3414_pp0_iter81_reg;
        icmp_ln438_reg_3414_pp0_iter83_reg <= icmp_ln438_reg_3414_pp0_iter82_reg;
        icmp_ln438_reg_3414_pp0_iter84_reg <= icmp_ln438_reg_3414_pp0_iter83_reg;
        icmp_ln438_reg_3414_pp0_iter85_reg <= icmp_ln438_reg_3414_pp0_iter84_reg;
        icmp_ln438_reg_3414_pp0_iter86_reg <= icmp_ln438_reg_3414_pp0_iter85_reg;
        icmp_ln628_1_reg_3673 <= icmp_ln628_1_fu_2572_p2;
        icmp_ln628_reg_3500 <= icmp_ln628_fu_2210_p2;
        icmp_ln628_reg_3500_pp0_iter61_reg <= icmp_ln628_reg_3500;
        icmp_ln628_reg_3500_pp0_iter62_reg <= icmp_ln628_reg_3500_pp0_iter61_reg;
        icmp_ln628_reg_3500_pp0_iter63_reg <= icmp_ln628_reg_3500_pp0_iter62_reg;
        icmp_ln628_reg_3500_pp0_iter64_reg <= icmp_ln628_reg_3500_pp0_iter63_reg;
        icmp_ln628_reg_3500_pp0_iter65_reg <= icmp_ln628_reg_3500_pp0_iter64_reg;
        icmp_ln628_reg_3500_pp0_iter66_reg <= icmp_ln628_reg_3500_pp0_iter65_reg;
        icmp_ln628_reg_3500_pp0_iter67_reg <= icmp_ln628_reg_3500_pp0_iter66_reg;
        icmp_ln628_reg_3500_pp0_iter68_reg <= icmp_ln628_reg_3500_pp0_iter67_reg;
        icmp_ln628_reg_3500_pp0_iter69_reg <= icmp_ln628_reg_3500_pp0_iter68_reg;
        icmp_ln628_reg_3500_pp0_iter70_reg <= icmp_ln628_reg_3500_pp0_iter69_reg;
        icmp_ln628_reg_3500_pp0_iter71_reg <= icmp_ln628_reg_3500_pp0_iter70_reg;
        icmp_ln628_reg_3500_pp0_iter72_reg <= icmp_ln628_reg_3500_pp0_iter71_reg;
        icmp_ln628_reg_3500_pp0_iter73_reg <= icmp_ln628_reg_3500_pp0_iter72_reg;
        icmp_ln628_reg_3500_pp0_iter74_reg <= icmp_ln628_reg_3500_pp0_iter73_reg;
        icmp_ln628_reg_3500_pp0_iter75_reg <= icmp_ln628_reg_3500_pp0_iter74_reg;
        icmp_ln628_reg_3500_pp0_iter76_reg <= icmp_ln628_reg_3500_pp0_iter75_reg;
        icmp_ln628_reg_3500_pp0_iter77_reg <= icmp_ln628_reg_3500_pp0_iter76_reg;
        icmp_ln628_reg_3500_pp0_iter78_reg <= icmp_ln628_reg_3500_pp0_iter77_reg;
        icmp_ln628_reg_3500_pp0_iter79_reg <= icmp_ln628_reg_3500_pp0_iter78_reg;
        icmp_ln628_reg_3500_pp0_iter80_reg <= icmp_ln628_reg_3500_pp0_iter79_reg;
        icmp_ln628_reg_3500_pp0_iter81_reg <= icmp_ln628_reg_3500_pp0_iter80_reg;
        icmp_ln628_reg_3500_pp0_iter82_reg <= icmp_ln628_reg_3500_pp0_iter81_reg;
        icmp_ln628_reg_3500_pp0_iter83_reg <= icmp_ln628_reg_3500_pp0_iter82_reg;
        icmp_ln628_reg_3500_pp0_iter84_reg <= icmp_ln628_reg_3500_pp0_iter83_reg;
        icmp_ln628_reg_3500_pp0_iter85_reg <= icmp_ln628_reg_3500_pp0_iter84_reg;
        icmp_ln645_reg_3678 <= icmp_ln645_fu_2578_p2;
        icmp_ln645_reg_3678_pp0_iter86_reg <= icmp_ln645_reg_3678;
        log_sum_1_reg_3330 <= log_sum_1_fu_1572_p2;
        log_sum_reg_3226 <= pow_reduce_anonymous_namespace_log0_lut_table_array_q0;
        logn_1_reg_3236 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0;
        logn_2_reg_3241 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0;
        logn_3_reg_3246 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_q0;
        logn_4_reg_3251 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_q0;
        logn_reg_3231 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0;
        lshr_ln_reg_3282 <= {{grp_fu_600_p2[79:1]}};
        m_diff_hi_reg_3527 <= {{m_diff_fu_2287_p2[58:51]}};
        m_diff_hi_reg_3527_pp0_iter69_reg <= m_diff_hi_reg_3527;
        m_diff_hi_reg_3527_pp0_iter70_reg <= m_diff_hi_reg_3527_pp0_iter69_reg;
        m_diff_hi_reg_3527_pp0_iter71_reg <= m_diff_hi_reg_3527_pp0_iter70_reg;
        m_diff_hi_reg_3527_pp0_iter72_reg <= m_diff_hi_reg_3527_pp0_iter71_reg;
        m_diff_hi_reg_3527_pp0_iter73_reg <= m_diff_hi_reg_3527_pp0_iter72_reg;
        m_diff_hi_reg_3527_pp0_iter74_reg <= m_diff_hi_reg_3527_pp0_iter73_reg;
        m_diff_hi_reg_3527_pp0_iter75_reg <= m_diff_hi_reg_3527_pp0_iter74_reg;
        m_diff_hi_reg_3527_pp0_iter76_reg <= m_diff_hi_reg_3527_pp0_iter75_reg;
        m_diff_hi_reg_3527_pp0_iter77_reg <= m_diff_hi_reg_3527_pp0_iter76_reg;
        m_exp_reg_3361 <= m_exp_fu_1692_p2;
        m_exp_reg_3361_pp0_iter54_reg <= m_exp_reg_3361;
        m_exp_reg_3361_pp0_iter55_reg <= m_exp_reg_3361_pp0_iter54_reg;
        m_exp_reg_3361_pp0_iter56_reg <= m_exp_reg_3361_pp0_iter55_reg;
        m_exp_reg_3361_pp0_iter57_reg <= m_exp_reg_3361_pp0_iter56_reg;
        m_fix_hi_reg_3464 <= {{select_ln549_fu_2146_p3[129:114]}};
        m_fix_l_reg_3458 <= m_fix_l_fu_2100_p3;
        m_frac_l_reg_3430 <= grp_fu_628_p2;
        m_frac_l_reg_3430_pp0_iter58_reg <= m_frac_l_reg_3430;
        m_frac_l_reg_3430_pp0_iter59_reg <= m_frac_l_reg_3430_pp0_iter58_reg;
        mul_ln44_1_reg_2971 <= grp_fu_620_p2;
        mul_ln44_2_reg_3003 <= grp_fu_636_p2;
        mul_ln44_3_reg_3035 <= grp_fu_644_p2;
        mul_ln44_4_reg_3067 <= grp_fu_640_p2;
        mul_ln44_5_reg_3099 <= grp_fu_632_p2;
        mul_ln44_6_reg_3171 <= grp_fu_624_p2;
        mul_ln44_reg_2939 <= grp_fu_770_p2;
        mul_ln516_reg_2906 <= grp_fu_616_p2;
        mul_ln516_reg_2906_pp0_iter10_reg <= mul_ln516_reg_2906_pp0_iter9_reg;
        mul_ln516_reg_2906_pp0_iter11_reg <= mul_ln516_reg_2906_pp0_iter10_reg;
        mul_ln516_reg_2906_pp0_iter7_reg <= mul_ln516_reg_2906;
        mul_ln516_reg_2906_pp0_iter8_reg <= mul_ln516_reg_2906_pp0_iter7_reg;
        mul_ln516_reg_2906_pp0_iter9_reg <= mul_ln516_reg_2906_pp0_iter8_reg;
        mul_ln616_reg_3657 <= grp_fu_612_p2;
        or_ln378_1_reg_3382 <= or_ln378_1_fu_1812_p2;
        or_ln378_1_reg_3382_pp0_iter54_reg <= or_ln378_1_reg_3382;
        or_ln378_1_reg_3382_pp0_iter55_reg <= or_ln378_1_reg_3382_pp0_iter54_reg;
        or_ln378_1_reg_3382_pp0_iter56_reg <= or_ln378_1_reg_3382_pp0_iter55_reg;
        or_ln378_1_reg_3382_pp0_iter57_reg <= or_ln378_1_reg_3382_pp0_iter56_reg;
        or_ln378_1_reg_3382_pp0_iter58_reg <= or_ln378_1_reg_3382_pp0_iter57_reg;
        or_ln378_1_reg_3382_pp0_iter59_reg <= or_ln378_1_reg_3382_pp0_iter58_reg;
        or_ln378_1_reg_3382_pp0_iter60_reg <= or_ln378_1_reg_3382_pp0_iter59_reg;
        or_ln378_1_reg_3382_pp0_iter61_reg <= or_ln378_1_reg_3382_pp0_iter60_reg;
        or_ln378_1_reg_3382_pp0_iter62_reg <= or_ln378_1_reg_3382_pp0_iter61_reg;
        or_ln378_1_reg_3382_pp0_iter63_reg <= or_ln378_1_reg_3382_pp0_iter62_reg;
        or_ln378_1_reg_3382_pp0_iter64_reg <= or_ln378_1_reg_3382_pp0_iter63_reg;
        or_ln378_1_reg_3382_pp0_iter65_reg <= or_ln378_1_reg_3382_pp0_iter64_reg;
        or_ln378_1_reg_3382_pp0_iter66_reg <= or_ln378_1_reg_3382_pp0_iter65_reg;
        or_ln378_1_reg_3382_pp0_iter67_reg <= or_ln378_1_reg_3382_pp0_iter66_reg;
        or_ln378_1_reg_3382_pp0_iter68_reg <= or_ln378_1_reg_3382_pp0_iter67_reg;
        or_ln378_1_reg_3382_pp0_iter69_reg <= or_ln378_1_reg_3382_pp0_iter68_reg;
        or_ln378_1_reg_3382_pp0_iter70_reg <= or_ln378_1_reg_3382_pp0_iter69_reg;
        or_ln378_1_reg_3382_pp0_iter71_reg <= or_ln378_1_reg_3382_pp0_iter70_reg;
        or_ln378_1_reg_3382_pp0_iter72_reg <= or_ln378_1_reg_3382_pp0_iter71_reg;
        or_ln378_1_reg_3382_pp0_iter73_reg <= or_ln378_1_reg_3382_pp0_iter72_reg;
        or_ln378_1_reg_3382_pp0_iter74_reg <= or_ln378_1_reg_3382_pp0_iter73_reg;
        or_ln378_1_reg_3382_pp0_iter75_reg <= or_ln378_1_reg_3382_pp0_iter74_reg;
        or_ln378_1_reg_3382_pp0_iter76_reg <= or_ln378_1_reg_3382_pp0_iter75_reg;
        or_ln378_1_reg_3382_pp0_iter77_reg <= or_ln378_1_reg_3382_pp0_iter76_reg;
        or_ln378_1_reg_3382_pp0_iter78_reg <= or_ln378_1_reg_3382_pp0_iter77_reg;
        or_ln378_1_reg_3382_pp0_iter79_reg <= or_ln378_1_reg_3382_pp0_iter78_reg;
        or_ln378_1_reg_3382_pp0_iter80_reg <= or_ln378_1_reg_3382_pp0_iter79_reg;
        or_ln378_1_reg_3382_pp0_iter81_reg <= or_ln378_1_reg_3382_pp0_iter80_reg;
        or_ln378_1_reg_3382_pp0_iter82_reg <= or_ln378_1_reg_3382_pp0_iter81_reg;
        or_ln378_1_reg_3382_pp0_iter83_reg <= or_ln378_1_reg_3382_pp0_iter82_reg;
        or_ln378_1_reg_3382_pp0_iter84_reg <= or_ln378_1_reg_3382_pp0_iter83_reg;
        or_ln378_1_reg_3382_pp0_iter85_reg <= or_ln378_1_reg_3382_pp0_iter84_reg;
        or_ln628_reg_3693 <= or_ln628_fu_2614_p2;
        r_exp_reg_3510 <= r_exp_fu_2265_p3;
        r_exp_reg_3510_pp0_iter63_reg <= r_exp_reg_3510;
        r_exp_reg_3510_pp0_iter64_reg <= r_exp_reg_3510_pp0_iter63_reg;
        r_exp_reg_3510_pp0_iter65_reg <= r_exp_reg_3510_pp0_iter64_reg;
        r_exp_reg_3510_pp0_iter66_reg <= r_exp_reg_3510_pp0_iter65_reg;
        r_exp_reg_3510_pp0_iter67_reg <= r_exp_reg_3510_pp0_iter66_reg;
        r_exp_reg_3510_pp0_iter68_reg <= r_exp_reg_3510_pp0_iter67_reg;
        r_exp_reg_3510_pp0_iter69_reg <= r_exp_reg_3510_pp0_iter68_reg;
        r_exp_reg_3510_pp0_iter70_reg <= r_exp_reg_3510_pp0_iter69_reg;
        r_exp_reg_3510_pp0_iter71_reg <= r_exp_reg_3510_pp0_iter70_reg;
        r_exp_reg_3510_pp0_iter72_reg <= r_exp_reg_3510_pp0_iter71_reg;
        r_exp_reg_3510_pp0_iter73_reg <= r_exp_reg_3510_pp0_iter72_reg;
        r_exp_reg_3510_pp0_iter74_reg <= r_exp_reg_3510_pp0_iter73_reg;
        r_exp_reg_3510_pp0_iter75_reg <= r_exp_reg_3510_pp0_iter74_reg;
        r_exp_reg_3510_pp0_iter76_reg <= r_exp_reg_3510_pp0_iter75_reg;
        r_exp_reg_3510_pp0_iter77_reg <= r_exp_reg_3510_pp0_iter76_reg;
        r_exp_reg_3510_pp0_iter78_reg <= r_exp_reg_3510_pp0_iter77_reg;
        r_exp_reg_3510_pp0_iter79_reg <= r_exp_reg_3510_pp0_iter78_reg;
        r_exp_reg_3510_pp0_iter80_reg <= r_exp_reg_3510_pp0_iter79_reg;
        r_exp_reg_3510_pp0_iter81_reg <= r_exp_reg_3510_pp0_iter80_reg;
        r_exp_reg_3510_pp0_iter82_reg <= r_exp_reg_3510_pp0_iter81_reg;
        r_exp_reg_3510_pp0_iter83_reg <= r_exp_reg_3510_pp0_iter82_reg;
        r_exp_reg_3510_pp0_iter84_reg <= r_exp_reg_3510_pp0_iter83_reg;
        r_sign_reg_3400 <= r_sign_fu_1926_p2;
        r_sign_reg_3400_pp0_iter54_reg <= r_sign_reg_3400;
        r_sign_reg_3400_pp0_iter55_reg <= r_sign_reg_3400_pp0_iter54_reg;
        r_sign_reg_3400_pp0_iter56_reg <= r_sign_reg_3400_pp0_iter55_reg;
        r_sign_reg_3400_pp0_iter57_reg <= r_sign_reg_3400_pp0_iter56_reg;
        r_sign_reg_3400_pp0_iter58_reg <= r_sign_reg_3400_pp0_iter57_reg;
        r_sign_reg_3400_pp0_iter59_reg <= r_sign_reg_3400_pp0_iter58_reg;
        r_sign_reg_3400_pp0_iter60_reg <= r_sign_reg_3400_pp0_iter59_reg;
        r_sign_reg_3400_pp0_iter61_reg <= r_sign_reg_3400_pp0_iter60_reg;
        r_sign_reg_3400_pp0_iter62_reg <= r_sign_reg_3400_pp0_iter61_reg;
        r_sign_reg_3400_pp0_iter63_reg <= r_sign_reg_3400_pp0_iter62_reg;
        r_sign_reg_3400_pp0_iter64_reg <= r_sign_reg_3400_pp0_iter63_reg;
        r_sign_reg_3400_pp0_iter65_reg <= r_sign_reg_3400_pp0_iter64_reg;
        r_sign_reg_3400_pp0_iter66_reg <= r_sign_reg_3400_pp0_iter65_reg;
        r_sign_reg_3400_pp0_iter67_reg <= r_sign_reg_3400_pp0_iter66_reg;
        r_sign_reg_3400_pp0_iter68_reg <= r_sign_reg_3400_pp0_iter67_reg;
        r_sign_reg_3400_pp0_iter69_reg <= r_sign_reg_3400_pp0_iter68_reg;
        r_sign_reg_3400_pp0_iter70_reg <= r_sign_reg_3400_pp0_iter69_reg;
        r_sign_reg_3400_pp0_iter71_reg <= r_sign_reg_3400_pp0_iter70_reg;
        r_sign_reg_3400_pp0_iter72_reg <= r_sign_reg_3400_pp0_iter71_reg;
        r_sign_reg_3400_pp0_iter73_reg <= r_sign_reg_3400_pp0_iter72_reg;
        r_sign_reg_3400_pp0_iter74_reg <= r_sign_reg_3400_pp0_iter73_reg;
        r_sign_reg_3400_pp0_iter75_reg <= r_sign_reg_3400_pp0_iter74_reg;
        r_sign_reg_3400_pp0_iter76_reg <= r_sign_reg_3400_pp0_iter75_reg;
        r_sign_reg_3400_pp0_iter77_reg <= r_sign_reg_3400_pp0_iter76_reg;
        r_sign_reg_3400_pp0_iter78_reg <= r_sign_reg_3400_pp0_iter77_reg;
        r_sign_reg_3400_pp0_iter79_reg <= r_sign_reg_3400_pp0_iter78_reg;
        r_sign_reg_3400_pp0_iter80_reg <= r_sign_reg_3400_pp0_iter79_reg;
        r_sign_reg_3400_pp0_iter81_reg <= r_sign_reg_3400_pp0_iter80_reg;
        r_sign_reg_3400_pp0_iter82_reg <= r_sign_reg_3400_pp0_iter81_reg;
        r_sign_reg_3400_pp0_iter83_reg <= r_sign_reg_3400_pp0_iter82_reg;
        r_sign_reg_3400_pp0_iter84_reg <= r_sign_reg_3400_pp0_iter83_reg;
        r_sign_reg_3400_pp0_iter85_reg <= r_sign_reg_3400_pp0_iter84_reg;
        r_sign_reg_3400_pp0_iter86_reg <= r_sign_reg_3400_pp0_iter85_reg;
        select_ln431_reg_3699 <= select_ln431_fu_2726_p3;
        select_ln545_reg_3438 <= select_ln545_fu_2055_p3;
        select_ln553_reg_3448 <= select_ln553_fu_2069_p3;
        sext_ln545_1_reg_3453 <= sext_ln545_1_fu_2079_p1;
        shl_ln546_reg_3485 <= shl_ln546_fu_2192_p2;
        sub_ln44_1_reg_2976 <= sub_ln44_1_fu_912_p2;
        sub_ln44_1_reg_2976_pp0_iter19_reg <= sub_ln44_1_reg_2976;
        sub_ln44_1_reg_2976_pp0_iter20_reg <= sub_ln44_1_reg_2976_pp0_iter19_reg;
        sub_ln44_1_reg_2976_pp0_iter21_reg <= sub_ln44_1_reg_2976_pp0_iter20_reg;
        sub_ln44_1_reg_2976_pp0_iter22_reg <= sub_ln44_1_reg_2976_pp0_iter21_reg;
        sub_ln44_1_reg_2976_pp0_iter23_reg <= sub_ln44_1_reg_2976_pp0_iter22_reg;
        tmp_10_reg_3046 <= {{sub_ln44_3_fu_1076_p2[114:34]}};
        tmp_10_reg_3046_pp0_iter31_reg <= tmp_10_reg_3046;
        tmp_10_reg_3046_pp0_iter32_reg <= tmp_10_reg_3046_pp0_iter31_reg;
        tmp_10_reg_3046_pp0_iter33_reg <= tmp_10_reg_3046_pp0_iter32_reg;
        tmp_10_reg_3046_pp0_iter34_reg <= tmp_10_reg_3046_pp0_iter33_reg;
        tmp_10_reg_3046_pp0_iter35_reg <= tmp_10_reg_3046_pp0_iter34_reg;
        tmp_11_reg_3051 <= {{sub_ln44_3_fu_1076_p2[120:115]}};
        tmp_11_reg_3051_pp0_iter31_reg <= tmp_11_reg_3051;
        tmp_11_reg_3051_pp0_iter32_reg <= tmp_11_reg_3051_pp0_iter31_reg;
        tmp_11_reg_3051_pp0_iter33_reg <= tmp_11_reg_3051_pp0_iter32_reg;
        tmp_11_reg_3051_pp0_iter34_reg <= tmp_11_reg_3051_pp0_iter33_reg;
        tmp_11_reg_3051_pp0_iter35_reg <= tmp_11_reg_3051_pp0_iter34_reg;
        tmp_11_reg_3051_pp0_iter36_reg <= tmp_11_reg_3051_pp0_iter35_reg;
        tmp_11_reg_3051_pp0_iter37_reg <= tmp_11_reg_3051_pp0_iter36_reg;
        tmp_11_reg_3051_pp0_iter38_reg <= tmp_11_reg_3051_pp0_iter37_reg;
        tmp_11_reg_3051_pp0_iter39_reg <= tmp_11_reg_3051_pp0_iter38_reg;
        tmp_11_reg_3051_pp0_iter40_reg <= tmp_11_reg_3051_pp0_iter39_reg;
        tmp_11_reg_3051_pp0_iter41_reg <= tmp_11_reg_3051_pp0_iter40_reg;
        tmp_11_reg_3051_pp0_iter42_reg <= tmp_11_reg_3051_pp0_iter41_reg;
        tmp_11_reg_3051_pp0_iter43_reg <= tmp_11_reg_3051_pp0_iter42_reg;
        tmp_11_reg_3051_pp0_iter44_reg <= tmp_11_reg_3051_pp0_iter43_reg;
        tmp_11_reg_3051_pp0_iter45_reg <= tmp_11_reg_3051_pp0_iter44_reg;
        tmp_11_reg_3051_pp0_iter46_reg <= tmp_11_reg_3051_pp0_iter45_reg;
        tmp_11_reg_3051_pp0_iter47_reg <= tmp_11_reg_3051_pp0_iter46_reg;
        tmp_12_reg_3072 <= {{sub_ln44_4_fu_1159_p2[125:44]}};
        tmp_12_reg_3072_pp0_iter37_reg <= tmp_12_reg_3072;
        tmp_12_reg_3072_pp0_iter38_reg <= tmp_12_reg_3072_pp0_iter37_reg;
        tmp_12_reg_3072_pp0_iter39_reg <= tmp_12_reg_3072_pp0_iter38_reg;
        tmp_12_reg_3072_pp0_iter40_reg <= tmp_12_reg_3072_pp0_iter39_reg;
        tmp_12_reg_3072_pp0_iter41_reg <= tmp_12_reg_3072_pp0_iter40_reg;
        tmp_13_reg_3078 <= {{sub_ln44_4_fu_1159_p2[119:44]}};
        tmp_13_reg_3078_pp0_iter37_reg <= tmp_13_reg_3078;
        tmp_13_reg_3078_pp0_iter38_reg <= tmp_13_reg_3078_pp0_iter37_reg;
        tmp_13_reg_3078_pp0_iter39_reg <= tmp_13_reg_3078_pp0_iter38_reg;
        tmp_13_reg_3078_pp0_iter40_reg <= tmp_13_reg_3078_pp0_iter39_reg;
        tmp_13_reg_3078_pp0_iter41_reg <= tmp_13_reg_3078_pp0_iter40_reg;
        tmp_14_reg_3083 <= {{sub_ln44_4_fu_1159_p2[125:120]}};
        tmp_14_reg_3083_pp0_iter37_reg <= tmp_14_reg_3083;
        tmp_14_reg_3083_pp0_iter38_reg <= tmp_14_reg_3083_pp0_iter37_reg;
        tmp_14_reg_3083_pp0_iter39_reg <= tmp_14_reg_3083_pp0_iter38_reg;
        tmp_14_reg_3083_pp0_iter40_reg <= tmp_14_reg_3083_pp0_iter39_reg;
        tmp_14_reg_3083_pp0_iter41_reg <= tmp_14_reg_3083_pp0_iter40_reg;
        tmp_14_reg_3083_pp0_iter42_reg <= tmp_14_reg_3083_pp0_iter41_reg;
        tmp_14_reg_3083_pp0_iter43_reg <= tmp_14_reg_3083_pp0_iter42_reg;
        tmp_14_reg_3083_pp0_iter44_reg <= tmp_14_reg_3083_pp0_iter43_reg;
        tmp_14_reg_3083_pp0_iter45_reg <= tmp_14_reg_3083_pp0_iter44_reg;
        tmp_14_reg_3083_pp0_iter46_reg <= tmp_14_reg_3083_pp0_iter45_reg;
        tmp_14_reg_3083_pp0_iter47_reg <= tmp_14_reg_3083_pp0_iter46_reg;
        tmp_15_reg_3104 <= {{sub_ln44_5_fu_1242_p2[130:54]}};
        tmp_16_reg_3110 <= {{sub_ln44_5_fu_1242_p2[124:54]}};
        tmp_17_reg_3115 <= {{sub_ln44_5_fu_1242_p2[130:125]}};
        tmp_17_reg_3115_pp0_iter43_reg <= tmp_17_reg_3115;
        tmp_17_reg_3115_pp0_iter44_reg <= tmp_17_reg_3115_pp0_iter43_reg;
        tmp_17_reg_3115_pp0_iter45_reg <= tmp_17_reg_3115_pp0_iter44_reg;
        tmp_17_reg_3115_pp0_iter46_reg <= tmp_17_reg_3115_pp0_iter45_reg;
        tmp_17_reg_3115_pp0_iter47_reg <= tmp_17_reg_3115_pp0_iter46_reg;
        tmp_18_reg_3216 <= {{sub_ln44_6_fu_1399_p2[135:64]}};
        tmp_18_reg_3216_pp0_iter49_reg <= tmp_18_reg_3216;
        tmp_18_reg_3216_pp0_iter50_reg <= tmp_18_reg_3216_pp0_iter49_reg;
        tmp_19_reg_3221 <= {{sub_ln44_6_fu_1399_p2[135:96]}};
        tmp_20_reg_3443 <= sub_ln545_fu_2046_p2[32'd10];
        tmp_21_reg_3469 <= select_ln549_fu_2146_p3[32'd129];
        tmp_21_reg_3469_pp0_iter59_reg <= tmp_21_reg_3469;
        tmp_21_reg_3469_pp0_iter60_reg <= tmp_21_reg_3469_pp0_iter59_reg;
        tmp_23_reg_3585 <= {{grp_fu_604_p2[78:59]}};
        tmp_24_reg_3601 <= {{pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0[41:2]}};
        tmp_24_reg_3601_pp0_iter74_reg <= tmp_24_reg_3601;
        tmp_24_reg_3601_pp0_iter75_reg <= tmp_24_reg_3601_pp0_iter74_reg;
        tmp_24_reg_3601_pp0_iter76_reg <= tmp_24_reg_3601_pp0_iter75_reg;
        tmp_24_reg_3601_pp0_iter77_reg <= tmp_24_reg_3601_pp0_iter76_reg;
        tmp_24_reg_3601_pp0_iter78_reg <= tmp_24_reg_3601_pp0_iter77_reg;
        tmp_25_reg_3622 <= {{grp_fu_608_p2[92:57]}};
        tmp_26_reg_3668 <= add_ln616_1_fu_2536_p2[32'd106];
        tmp_28_reg_3479 <= sext_ln539_2_fu_2076_p1[32'd130];
        tmp_28_reg_3479_pp0_iter59_reg <= tmp_28_reg_3479;
        tmp_28_reg_3479_pp0_iter60_reg <= tmp_28_reg_3479_pp0_iter59_reg;
        tmp_28_reg_3479_pp0_iter61_reg <= tmp_28_reg_3479_pp0_iter60_reg;
        tmp_28_reg_3479_pp0_iter62_reg <= tmp_28_reg_3479_pp0_iter61_reg;
        tmp_28_reg_3479_pp0_iter63_reg <= tmp_28_reg_3479_pp0_iter62_reg;
        tmp_28_reg_3479_pp0_iter64_reg <= tmp_28_reg_3479_pp0_iter63_reg;
        tmp_28_reg_3479_pp0_iter65_reg <= tmp_28_reg_3479_pp0_iter64_reg;
        tmp_28_reg_3479_pp0_iter66_reg <= tmp_28_reg_3479_pp0_iter65_reg;
        tmp_28_reg_3479_pp0_iter67_reg <= tmp_28_reg_3479_pp0_iter66_reg;
        tmp_28_reg_3479_pp0_iter68_reg <= tmp_28_reg_3479_pp0_iter67_reg;
        tmp_28_reg_3479_pp0_iter69_reg <= tmp_28_reg_3479_pp0_iter68_reg;
        tmp_28_reg_3479_pp0_iter70_reg <= tmp_28_reg_3479_pp0_iter69_reg;
        tmp_28_reg_3479_pp0_iter71_reg <= tmp_28_reg_3479_pp0_iter70_reg;
        tmp_28_reg_3479_pp0_iter72_reg <= tmp_28_reg_3479_pp0_iter71_reg;
        tmp_28_reg_3479_pp0_iter73_reg <= tmp_28_reg_3479_pp0_iter72_reg;
        tmp_28_reg_3479_pp0_iter74_reg <= tmp_28_reg_3479_pp0_iter73_reg;
        tmp_28_reg_3479_pp0_iter75_reg <= tmp_28_reg_3479_pp0_iter74_reg;
        tmp_28_reg_3479_pp0_iter76_reg <= tmp_28_reg_3479_pp0_iter75_reg;
        tmp_28_reg_3479_pp0_iter77_reg <= tmp_28_reg_3479_pp0_iter76_reg;
        tmp_28_reg_3479_pp0_iter78_reg <= tmp_28_reg_3479_pp0_iter77_reg;
        tmp_28_reg_3479_pp0_iter79_reg <= tmp_28_reg_3479_pp0_iter78_reg;
        tmp_28_reg_3479_pp0_iter80_reg <= tmp_28_reg_3479_pp0_iter79_reg;
        tmp_28_reg_3479_pp0_iter81_reg <= tmp_28_reg_3479_pp0_iter80_reg;
        tmp_28_reg_3479_pp0_iter82_reg <= tmp_28_reg_3479_pp0_iter81_reg;
        tmp_28_reg_3479_pp0_iter83_reg <= tmp_28_reg_3479_pp0_iter82_reg;
        tmp_28_reg_3479_pp0_iter84_reg <= tmp_28_reg_3479_pp0_iter83_reg;
        tmp_28_reg_3479_pp0_iter85_reg <= tmp_28_reg_3479_pp0_iter84_reg;
        tmp_28_reg_3479_pp0_iter86_reg <= tmp_28_reg_3479_pp0_iter85_reg;
        tmp_3_reg_3154 <= b_exp_fu_1317_p2[32'd11];
        tmp_3_reg_3154_pp0_iter47_reg <= tmp_3_reg_3154;
        tmp_3_reg_3154_pp0_iter48_reg <= tmp_3_reg_3154_pp0_iter47_reg;
        tmp_3_reg_3154_pp0_iter49_reg <= tmp_3_reg_3154_pp0_iter48_reg;
        tmp_3_reg_3154_pp0_iter50_reg <= tmp_3_reg_3154_pp0_iter49_reg;
        tmp_3_reg_3154_pp0_iter51_reg <= tmp_3_reg_3154_pp0_iter50_reg;
        tmp_3_reg_3154_pp0_iter52_reg <= tmp_3_reg_3154_pp0_iter51_reg;
        tmp_5_reg_2868_pp0_iter10_reg <= tmp_5_reg_2868_pp0_iter9_reg;
        tmp_5_reg_2868_pp0_iter11_reg <= tmp_5_reg_2868_pp0_iter10_reg;
        tmp_5_reg_2868_pp0_iter12_reg <= tmp_5_reg_2868_pp0_iter11_reg;
        tmp_5_reg_2868_pp0_iter13_reg <= tmp_5_reg_2868_pp0_iter12_reg;
        tmp_5_reg_2868_pp0_iter14_reg <= tmp_5_reg_2868_pp0_iter13_reg;
        tmp_5_reg_2868_pp0_iter15_reg <= tmp_5_reg_2868_pp0_iter14_reg;
        tmp_5_reg_2868_pp0_iter16_reg <= tmp_5_reg_2868_pp0_iter15_reg;
        tmp_5_reg_2868_pp0_iter17_reg <= tmp_5_reg_2868_pp0_iter16_reg;
        tmp_5_reg_2868_pp0_iter18_reg <= tmp_5_reg_2868_pp0_iter17_reg;
        tmp_5_reg_2868_pp0_iter19_reg <= tmp_5_reg_2868_pp0_iter18_reg;
        tmp_5_reg_2868_pp0_iter20_reg <= tmp_5_reg_2868_pp0_iter19_reg;
        tmp_5_reg_2868_pp0_iter21_reg <= tmp_5_reg_2868_pp0_iter20_reg;
        tmp_5_reg_2868_pp0_iter22_reg <= tmp_5_reg_2868_pp0_iter21_reg;
        tmp_5_reg_2868_pp0_iter23_reg <= tmp_5_reg_2868_pp0_iter22_reg;
        tmp_5_reg_2868_pp0_iter24_reg <= tmp_5_reg_2868_pp0_iter23_reg;
        tmp_5_reg_2868_pp0_iter25_reg <= tmp_5_reg_2868_pp0_iter24_reg;
        tmp_5_reg_2868_pp0_iter26_reg <= tmp_5_reg_2868_pp0_iter25_reg;
        tmp_5_reg_2868_pp0_iter27_reg <= tmp_5_reg_2868_pp0_iter26_reg;
        tmp_5_reg_2868_pp0_iter28_reg <= tmp_5_reg_2868_pp0_iter27_reg;
        tmp_5_reg_2868_pp0_iter29_reg <= tmp_5_reg_2868_pp0_iter28_reg;
        tmp_5_reg_2868_pp0_iter2_reg <= tmp_5_reg_2868_pp0_iter1_reg;
        tmp_5_reg_2868_pp0_iter30_reg <= tmp_5_reg_2868_pp0_iter29_reg;
        tmp_5_reg_2868_pp0_iter31_reg <= tmp_5_reg_2868_pp0_iter30_reg;
        tmp_5_reg_2868_pp0_iter32_reg <= tmp_5_reg_2868_pp0_iter31_reg;
        tmp_5_reg_2868_pp0_iter33_reg <= tmp_5_reg_2868_pp0_iter32_reg;
        tmp_5_reg_2868_pp0_iter34_reg <= tmp_5_reg_2868_pp0_iter33_reg;
        tmp_5_reg_2868_pp0_iter35_reg <= tmp_5_reg_2868_pp0_iter34_reg;
        tmp_5_reg_2868_pp0_iter36_reg <= tmp_5_reg_2868_pp0_iter35_reg;
        tmp_5_reg_2868_pp0_iter37_reg <= tmp_5_reg_2868_pp0_iter36_reg;
        tmp_5_reg_2868_pp0_iter38_reg <= tmp_5_reg_2868_pp0_iter37_reg;
        tmp_5_reg_2868_pp0_iter39_reg <= tmp_5_reg_2868_pp0_iter38_reg;
        tmp_5_reg_2868_pp0_iter3_reg <= tmp_5_reg_2868_pp0_iter2_reg;
        tmp_5_reg_2868_pp0_iter40_reg <= tmp_5_reg_2868_pp0_iter39_reg;
        tmp_5_reg_2868_pp0_iter41_reg <= tmp_5_reg_2868_pp0_iter40_reg;
        tmp_5_reg_2868_pp0_iter42_reg <= tmp_5_reg_2868_pp0_iter41_reg;
        tmp_5_reg_2868_pp0_iter43_reg <= tmp_5_reg_2868_pp0_iter42_reg;
        tmp_5_reg_2868_pp0_iter44_reg <= tmp_5_reg_2868_pp0_iter43_reg;
        tmp_5_reg_2868_pp0_iter45_reg <= tmp_5_reg_2868_pp0_iter44_reg;
        tmp_5_reg_2868_pp0_iter4_reg <= tmp_5_reg_2868_pp0_iter3_reg;
        tmp_5_reg_2868_pp0_iter5_reg <= tmp_5_reg_2868_pp0_iter4_reg;
        tmp_5_reg_2868_pp0_iter6_reg <= tmp_5_reg_2868_pp0_iter5_reg;
        tmp_5_reg_2868_pp0_iter7_reg <= tmp_5_reg_2868_pp0_iter6_reg;
        tmp_5_reg_2868_pp0_iter8_reg <= tmp_5_reg_2868_pp0_iter7_reg;
        tmp_5_reg_2868_pp0_iter9_reg <= tmp_5_reg_2868_pp0_iter8_reg;
        tmp_6_reg_2956 <= {{sub_ln44_fu_825_p2[69:3]}};
        tmp_6_reg_2956_pp0_iter13_reg <= tmp_6_reg_2956;
        tmp_6_reg_2956_pp0_iter14_reg <= tmp_6_reg_2956_pp0_iter13_reg;
        tmp_6_reg_2956_pp0_iter15_reg <= tmp_6_reg_2956_pp0_iter14_reg;
        tmp_6_reg_2956_pp0_iter16_reg <= tmp_6_reg_2956_pp0_iter15_reg;
        tmp_6_reg_2956_pp0_iter17_reg <= tmp_6_reg_2956_pp0_iter16_reg;
        tmp_7_reg_2924 <= grp_fu_616_p2[32'd53];
        tmp_7_reg_2924_pp0_iter10_reg <= tmp_7_reg_2924_pp0_iter9_reg;
        tmp_7_reg_2924_pp0_iter11_reg <= tmp_7_reg_2924_pp0_iter10_reg;
        tmp_7_reg_2924_pp0_iter7_reg <= tmp_7_reg_2924;
        tmp_7_reg_2924_pp0_iter8_reg <= tmp_7_reg_2924_pp0_iter7_reg;
        tmp_7_reg_2924_pp0_iter9_reg <= tmp_7_reg_2924_pp0_iter8_reg;
        tmp_8_reg_3019 <= {{sub_ln44_2_fu_989_p2[101:96]}};
        tmp_8_reg_3019_pp0_iter25_reg <= tmp_8_reg_3019;
        tmp_8_reg_3019_pp0_iter26_reg <= tmp_8_reg_3019_pp0_iter25_reg;
        tmp_8_reg_3019_pp0_iter27_reg <= tmp_8_reg_3019_pp0_iter26_reg;
        tmp_8_reg_3019_pp0_iter28_reg <= tmp_8_reg_3019_pp0_iter27_reg;
        tmp_8_reg_3019_pp0_iter29_reg <= tmp_8_reg_3019_pp0_iter28_reg;
        tmp_8_reg_3019_pp0_iter30_reg <= tmp_8_reg_3019_pp0_iter29_reg;
        tmp_8_reg_3019_pp0_iter31_reg <= tmp_8_reg_3019_pp0_iter30_reg;
        tmp_8_reg_3019_pp0_iter32_reg <= tmp_8_reg_3019_pp0_iter31_reg;
        tmp_8_reg_3019_pp0_iter33_reg <= tmp_8_reg_3019_pp0_iter32_reg;
        tmp_8_reg_3019_pp0_iter34_reg <= tmp_8_reg_3019_pp0_iter33_reg;
        tmp_8_reg_3019_pp0_iter35_reg <= tmp_8_reg_3019_pp0_iter34_reg;
        tmp_8_reg_3019_pp0_iter36_reg <= tmp_8_reg_3019_pp0_iter35_reg;
        tmp_8_reg_3019_pp0_iter37_reg <= tmp_8_reg_3019_pp0_iter36_reg;
        tmp_8_reg_3019_pp0_iter38_reg <= tmp_8_reg_3019_pp0_iter37_reg;
        tmp_8_reg_3019_pp0_iter39_reg <= tmp_8_reg_3019_pp0_iter38_reg;
        tmp_8_reg_3019_pp0_iter40_reg <= tmp_8_reg_3019_pp0_iter39_reg;
        tmp_8_reg_3019_pp0_iter41_reg <= tmp_8_reg_3019_pp0_iter40_reg;
        tmp_8_reg_3019_pp0_iter42_reg <= tmp_8_reg_3019_pp0_iter41_reg;
        tmp_8_reg_3019_pp0_iter43_reg <= tmp_8_reg_3019_pp0_iter42_reg;
        tmp_8_reg_3019_pp0_iter44_reg <= tmp_8_reg_3019_pp0_iter43_reg;
        tmp_8_reg_3019_pp0_iter45_reg <= tmp_8_reg_3019_pp0_iter44_reg;
        tmp_8_reg_3019_pp0_iter46_reg <= tmp_8_reg_3019_pp0_iter45_reg;
        tmp_8_reg_3019_pp0_iter47_reg <= tmp_8_reg_3019_pp0_iter46_reg;
        tmp_9_reg_3040 <= {{sub_ln44_3_fu_1076_p2[120:34]}};
        tmp_9_reg_3040_pp0_iter31_reg <= tmp_9_reg_3040;
        tmp_9_reg_3040_pp0_iter32_reg <= tmp_9_reg_3040_pp0_iter31_reg;
        tmp_9_reg_3040_pp0_iter33_reg <= tmp_9_reg_3040_pp0_iter32_reg;
        tmp_9_reg_3040_pp0_iter34_reg <= tmp_9_reg_3040_pp0_iter33_reg;
        tmp_9_reg_3040_pp0_iter35_reg <= tmp_9_reg_3040_pp0_iter34_reg;
        tmp_reg_3374 <= m_exp_fu_1692_p2[32'd11];
        tmp_reg_3374_pp0_iter54_reg <= tmp_reg_3374;
        tmp_reg_3374_pp0_iter55_reg <= tmp_reg_3374_pp0_iter54_reg;
        tmp_reg_3374_pp0_iter56_reg <= tmp_reg_3374_pp0_iter55_reg;
        tmp_reg_3374_pp0_iter57_reg <= tmp_reg_3374_pp0_iter56_reg;
        tmp_reg_3374_pp0_iter58_reg <= tmp_reg_3374_pp0_iter57_reg;
        tmp_reg_3374_pp0_iter59_reg <= tmp_reg_3374_pp0_iter58_reg;
        tmp_s_reg_3014 <= {{sub_ln44_2_fu_989_p2[95:10]}};
        tmp_s_reg_3014_pp0_iter25_reg <= tmp_s_reg_3014;
        tmp_s_reg_3014_pp0_iter26_reg <= tmp_s_reg_3014_pp0_iter25_reg;
        tmp_s_reg_3014_pp0_iter27_reg <= tmp_s_reg_3014_pp0_iter26_reg;
        tmp_s_reg_3014_pp0_iter28_reg <= tmp_s_reg_3014_pp0_iter27_reg;
        tmp_s_reg_3014_pp0_iter29_reg <= tmp_s_reg_3014_pp0_iter28_reg;
        trunc_ln2_reg_3351 <= {{add_ln525_1_fu_1652_p2[119:43]}};
        trunc_ln39_1_reg_2988 <= trunc_ln39_1_fu_928_p1;
        trunc_ln39_1_reg_2988_pp0_iter19_reg <= trunc_ln39_1_reg_2988;
        trunc_ln39_1_reg_2988_pp0_iter20_reg <= trunc_ln39_1_reg_2988_pp0_iter19_reg;
        trunc_ln39_1_reg_2988_pp0_iter21_reg <= trunc_ln39_1_reg_2988_pp0_iter20_reg;
        trunc_ln39_1_reg_2988_pp0_iter22_reg <= trunc_ln39_1_reg_2988_pp0_iter21_reg;
        trunc_ln39_1_reg_2988_pp0_iter23_reg <= trunc_ln39_1_reg_2988_pp0_iter22_reg;
        trunc_ln39_reg_2919 <= trunc_ln39_fu_744_p1;
        trunc_ln39_reg_2919_pp0_iter10_reg <= trunc_ln39_reg_2919_pp0_iter9_reg;
        trunc_ln39_reg_2919_pp0_iter11_reg <= trunc_ln39_reg_2919_pp0_iter10_reg;
        trunc_ln39_reg_2919_pp0_iter7_reg <= trunc_ln39_reg_2919;
        trunc_ln39_reg_2919_pp0_iter8_reg <= trunc_ln39_reg_2919_pp0_iter7_reg;
        trunc_ln39_reg_2919_pp0_iter9_reg <= trunc_ln39_reg_2919_pp0_iter8_reg;
        trunc_ln3_reg_3474 <= {{select_ln549_fu_2146_p3[117:59]}};
        trunc_ln3_reg_3474_pp0_iter59_reg <= trunc_ln3_reg_3474;
        trunc_ln3_reg_3474_pp0_iter60_reg <= trunc_ln3_reg_3474_pp0_iter59_reg;
        trunc_ln3_reg_3474_pp0_iter61_reg <= trunc_ln3_reg_3474_pp0_iter60_reg;
        trunc_ln3_reg_3474_pp0_iter62_reg <= trunc_ln3_reg_3474_pp0_iter61_reg;
        trunc_ln3_reg_3474_pp0_iter63_reg <= trunc_ln3_reg_3474_pp0_iter62_reg;
        trunc_ln3_reg_3474_pp0_iter64_reg <= trunc_ln3_reg_3474_pp0_iter63_reg;
        trunc_ln3_reg_3474_pp0_iter65_reg <= trunc_ln3_reg_3474_pp0_iter64_reg;
        trunc_ln3_reg_3474_pp0_iter66_reg <= trunc_ln3_reg_3474_pp0_iter65_reg;
        trunc_ln3_reg_3474_pp0_iter67_reg <= trunc_ln3_reg_3474_pp0_iter66_reg;
        trunc_ln522_1_reg_3335 <= {{sub_ln522_fu_1592_p2[117:45]}};
        trunc_ln574_1_reg_3522 <= {{grp_fu_595_p2[70:12]}};
        trunc_ln657_reg_3683 <= trunc_ln657_fu_2584_p1;
        x_is_0_reg_3147 <= x_is_0_fu_1334_p2;
        x_is_0_reg_3147_pp0_iter47_reg <= x_is_0_reg_3147;
        x_is_0_reg_3147_pp0_iter48_reg <= x_is_0_reg_3147_pp0_iter47_reg;
        x_is_0_reg_3147_pp0_iter49_reg <= x_is_0_reg_3147_pp0_iter48_reg;
        x_is_0_reg_3147_pp0_iter50_reg <= x_is_0_reg_3147_pp0_iter49_reg;
        x_is_0_reg_3147_pp0_iter51_reg <= x_is_0_reg_3147_pp0_iter50_reg;
        x_is_0_reg_3147_pp0_iter52_reg <= x_is_0_reg_3147_pp0_iter51_reg;
        x_is_n1_reg_3368 <= x_is_n1_fu_1717_p2;
        x_is_n1_reg_3368_pp0_iter54_reg <= x_is_n1_reg_3368;
        x_is_n1_reg_3368_pp0_iter55_reg <= x_is_n1_reg_3368_pp0_iter54_reg;
        x_is_n1_reg_3368_pp0_iter56_reg <= x_is_n1_reg_3368_pp0_iter55_reg;
        x_is_n1_reg_3368_pp0_iter57_reg <= x_is_n1_reg_3368_pp0_iter56_reg;
        x_is_n1_reg_3368_pp0_iter58_reg <= x_is_n1_reg_3368_pp0_iter57_reg;
        x_is_n1_reg_3368_pp0_iter59_reg <= x_is_n1_reg_3368_pp0_iter58_reg;
        x_is_n1_reg_3368_pp0_iter60_reg <= x_is_n1_reg_3368_pp0_iter59_reg;
        x_is_n1_reg_3368_pp0_iter61_reg <= x_is_n1_reg_3368_pp0_iter60_reg;
        x_is_n1_reg_3368_pp0_iter62_reg <= x_is_n1_reg_3368_pp0_iter61_reg;
        x_is_n1_reg_3368_pp0_iter63_reg <= x_is_n1_reg_3368_pp0_iter62_reg;
        x_is_n1_reg_3368_pp0_iter64_reg <= x_is_n1_reg_3368_pp0_iter63_reg;
        x_is_n1_reg_3368_pp0_iter65_reg <= x_is_n1_reg_3368_pp0_iter64_reg;
        x_is_n1_reg_3368_pp0_iter66_reg <= x_is_n1_reg_3368_pp0_iter65_reg;
        x_is_n1_reg_3368_pp0_iter67_reg <= x_is_n1_reg_3368_pp0_iter66_reg;
        x_is_n1_reg_3368_pp0_iter68_reg <= x_is_n1_reg_3368_pp0_iter67_reg;
        x_is_n1_reg_3368_pp0_iter69_reg <= x_is_n1_reg_3368_pp0_iter68_reg;
        x_is_n1_reg_3368_pp0_iter70_reg <= x_is_n1_reg_3368_pp0_iter69_reg;
        x_is_n1_reg_3368_pp0_iter71_reg <= x_is_n1_reg_3368_pp0_iter70_reg;
        x_is_n1_reg_3368_pp0_iter72_reg <= x_is_n1_reg_3368_pp0_iter71_reg;
        x_is_n1_reg_3368_pp0_iter73_reg <= x_is_n1_reg_3368_pp0_iter72_reg;
        x_is_n1_reg_3368_pp0_iter74_reg <= x_is_n1_reg_3368_pp0_iter73_reg;
        x_is_n1_reg_3368_pp0_iter75_reg <= x_is_n1_reg_3368_pp0_iter74_reg;
        x_is_n1_reg_3368_pp0_iter76_reg <= x_is_n1_reg_3368_pp0_iter75_reg;
        x_is_n1_reg_3368_pp0_iter77_reg <= x_is_n1_reg_3368_pp0_iter76_reg;
        x_is_n1_reg_3368_pp0_iter78_reg <= x_is_n1_reg_3368_pp0_iter77_reg;
        x_is_n1_reg_3368_pp0_iter79_reg <= x_is_n1_reg_3368_pp0_iter78_reg;
        x_is_n1_reg_3368_pp0_iter80_reg <= x_is_n1_reg_3368_pp0_iter79_reg;
        x_is_n1_reg_3368_pp0_iter81_reg <= x_is_n1_reg_3368_pp0_iter80_reg;
        x_is_n1_reg_3368_pp0_iter82_reg <= x_is_n1_reg_3368_pp0_iter81_reg;
        x_is_n1_reg_3368_pp0_iter83_reg <= x_is_n1_reg_3368_pp0_iter82_reg;
        x_is_n1_reg_3368_pp0_iter84_reg <= x_is_n1_reg_3368_pp0_iter83_reg;
        x_is_n1_reg_3368_pp0_iter85_reg <= x_is_n1_reg_3368_pp0_iter84_reg;
        y_is_odd_reg_3320 <= y_is_odd_fu_1553_p3;
        y_is_odd_reg_3320_pp0_iter52_reg <= y_is_odd_reg_3320;
        z2_reg_2944 <= {{sub_ln44_fu_825_p2[75:3]}};
        z2_reg_2944_pp0_iter13_reg <= z2_reg_2944;
        z2_reg_2944_pp0_iter14_reg <= z2_reg_2944_pp0_iter13_reg;
        z2_reg_2944_pp0_iter15_reg <= z2_reg_2944_pp0_iter14_reg;
        z2_reg_2944_pp0_iter16_reg <= z2_reg_2944_pp0_iter15_reg;
        z2_reg_2944_pp0_iter17_reg <= z2_reg_2944_pp0_iter16_reg;
        z4_reg_3008 <= {{sub_ln44_2_fu_989_p2[101:10]}};
        z4_reg_3008_pp0_iter25_reg <= z4_reg_3008;
        z4_reg_3008_pp0_iter26_reg <= z4_reg_3008_pp0_iter25_reg;
        z4_reg_3008_pp0_iter27_reg <= z4_reg_3008_pp0_iter26_reg;
        z4_reg_3008_pp0_iter28_reg <= z4_reg_3008_pp0_iter27_reg;
        z4_reg_3008_pp0_iter29_reg <= z4_reg_3008_pp0_iter28_reg;
        zext_ln486_1_reg_3310[10 : 0] <= zext_ln486_1_fu_1523_p1[10 : 0];
        zext_ln486_1_reg_3310_pp0_iter52_reg[10 : 0] <= zext_ln486_1_reg_3310[10 : 0];
        zext_ln502_reg_2874_pp0_iter10_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter9_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter11_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter10_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter12_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter11_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter13_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter12_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter14_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter13_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter15_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter14_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter16_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter15_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter17_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter16_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter18_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter17_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter19_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter18_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter20_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter19_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter21_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter20_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter22_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter21_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter23_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter22_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter24_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter23_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter25_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter24_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter26_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter25_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter27_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter26_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter28_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter27_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter29_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter28_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter2_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter1_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter30_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter29_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter31_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter30_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter32_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter31_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter33_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter32_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter34_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter33_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter35_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter34_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter36_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter35_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter37_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter36_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter38_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter37_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter39_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter38_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter3_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter2_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter40_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter39_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter41_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter40_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter42_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter41_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter43_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter42_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter44_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter43_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter45_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter44_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter46_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter45_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter47_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter46_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter4_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter3_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter5_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter4_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter6_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter5_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter7_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter6_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter8_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter7_reg[5 : 0];
        zext_ln502_reg_2874_pp0_iter9_reg[5 : 0] <= zext_ln502_reg_2874_pp0_iter8_reg[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_frac_tilde_inverse_reg_2884 <= pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0;
        bs_exp_reg_2854 <= {{data_fu_648_p1[62:52]}};
        bs_exp_reg_2854_pp0_iter1_reg <= bs_exp_reg_2854;
        bs_sig_reg_2861 <= bs_sig_fu_670_p1;
        bs_sig_reg_2861_pp0_iter1_reg <= bs_sig_reg_2861;
        bs_sign_reg_2847 <= data_fu_648_p1[32'd63];
        bs_sign_reg_2847_pp0_iter1_reg <= bs_sign_reg_2847;
        exp_read_reg_2842 <= exp;
        exp_read_reg_2842_pp0_iter1_reg <= exp_read_reg_2842;
        tmp_5_reg_2868 <= data_fu_648_p1[32'd51];
        tmp_5_reg_2868_pp0_iter1_reg <= tmp_5_reg_2868;
        zext_ln502_reg_2874[5 : 0] <= zext_ln502_fu_692_p1[5 : 0];
        zext_ln502_reg_2874_pp0_iter1_reg[5 : 0] <= zext_ln502_reg_2874[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter69 == 1'b1))) begin
        f_Z3_reg_3565 <= pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter87 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter87 == 1'b0) & (ap_enable_reg_pp0_iter86 == 1'b0) & (ap_enable_reg_pp0_iter85 == 1'b0) & (ap_enable_reg_pp0_iter84 == 1'b0) 
    & (ap_enable_reg_pp0_iter83 == 1'b0) & (ap_enable_reg_pp0_iter82 == 1'b0) & (ap_enable_reg_pp0_iter81 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter80 == 1'b0) & (ap_enable_reg_pp0_iter79 == 1'b0) & (ap_enable_reg_pp0_iter78 == 1'b0) & (ap_enable_reg_pp0_iter77 == 1'b0) & (ap_enable_reg_pp0_iter76 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 
    1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 
    == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter86 == 1'b0) & (ap_enable_reg_pp0_iter85 == 1'b0) & (ap_enable_reg_pp0_iter84 == 1'b0) & (ap_enable_reg_pp0_iter83 == 1'b0) 
    & (ap_enable_reg_pp0_iter82 == 1'b0) & (ap_enable_reg_pp0_iter81 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter80 == 1'b0) & (ap_enable_reg_pp0_iter79 == 1'b0) & (ap_enable_reg_pp0_iter78 == 1'b0) & (ap_enable_reg_pp0_iter77 == 1'b0) & (ap_enable_reg_pp0_iter76 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 
    1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 
    == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_0to86 = 1'b1;
    end else begin
        ap_idle_pp0_0to86 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to86 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log0_lut_table_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log0_lut_table_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter78 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter68 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter68 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Z3_fu_2311_p4 = {{m_diff_fu_2287_p2[42:35]}};

assign Z4_fu_2321_p1 = m_diff_fu_2287_p2[34:0];

assign Z4_ind_fu_2325_p4 = {{m_diff_fu_2287_p2[34:27]}};

assign add_ln209_1_fu_1467_p2 = (zext_ln194_1_fu_1450_p1 + zext_ln194_2_fu_1453_p1);

assign add_ln209_2_fu_1564_p2 = (zext_ln209_fu_1561_p1 + add_ln209_reg_3267);

assign add_ln209_3_fu_1473_p2 = (zext_ln194_3_fu_1456_p1 + zext_ln194_4_fu_1459_p1);

assign add_ln209_4_fu_1436_p2 = (zext_ln194_5_fu_1428_p1 + zext_ln194_6_fu_1432_p1);

assign add_ln209_5_fu_1482_p2 = (zext_ln209_1_fu_1479_p1 + add_ln209_3_fu_1473_p2);

assign add_ln209_fu_1462_p2 = (zext_ln194_fu_1447_p1 + log_sum_reg_3226);

assign add_ln265_fu_2405_p2 = (exp_Z4_m_1_reg_3559_pp0_iter72_reg + zext_ln265_1_fu_2402_p1);

assign add_ln280_fu_2478_p2 = (exp_Z2P_m_1_reg_3595_pp0_iter78_reg + zext_ln280_2_fu_2475_p1);

assign add_ln373_fu_1537_p2 = (es_exp5_cast_fu_1527_p4 + 6'd1);

assign add_ln44_1_fu_895_p2 = (zext_ln44_5_fu_887_p1 + zext_ln44_6_fu_891_p1);

assign add_ln44_2_fu_972_p2 = (zext_ln44_10_fu_964_p1 + zext_ln44_11_fu_968_p1);

assign add_ln44_3_fu_1059_p2 = (zext_ln44_16_fu_1051_p1 + zext_ln44_17_fu_1055_p1);

assign add_ln44_4_fu_1142_p2 = (zext_ln44_21_fu_1134_p1 + zext_ln44_22_fu_1138_p1);

assign add_ln44_5_fu_1225_p2 = (zext_ln44_26_fu_1217_p1 + zext_ln44_27_fu_1221_p1);

assign add_ln44_6_fu_1300_p2 = (zext_ln44_31_fu_1292_p1 + zext_ln44_32_fu_1296_p1);

assign add_ln44_fu_816_p2 = (zext_ln44_fu_812_p1 + select_ln42_fu_798_p3);

assign add_ln525_1_fu_1652_p2 = ($signed(add_ln525_fu_1643_p2) + $signed(sext_ln525_1_fu_1649_p1));

assign add_ln525_fu_1643_p2 = ($signed(shl_ln2_fu_1633_p3) + $signed(sext_ln525_fu_1640_p1));

assign add_ln563_1_fu_2251_p2 = (tmp_6_cast_fu_2226_p4 + 13'd1);

assign add_ln616_1_fu_2536_p2 = (shl_ln4_fu_2526_p3 + zext_ln616_2_fu_2533_p1);

assign add_ln616_fu_2521_p2 = (exp_Z1_reg_3627_pp0_iter83_reg + 58'd16);

assign and_ln342_1_fu_2709_p2 = (xor_ln342_fu_2704_p2 & and_ln386_1_fu_2674_p2);

assign and_ln342_fu_2679_p2 = (x_is_n1_reg_3368_pp0_iter85_reg & and_ln386_1_fu_2674_p2);

assign and_ln373_fu_1622_p2 = (lshr_ln373_fu_1616_p2 & es_sig_reg_3303);

assign and_ln378_fu_1800_p2 = (y_is_inf_fu_1727_p2 & x_is_n1_fu_1717_p2);

assign and_ln386_1_fu_2674_p2 = (xor_ln378_fu_2669_p2 & icmp_ln386_reg_3389_pp0_iter85_reg);

assign and_ln386_fu_1830_p2 = (xor_ln386_fu_1824_p2 & x_is_neg_fu_1768_p2);

assign and_ln422_1_fu_1913_p2 = (icmp_ln422_fu_1889_p2 & and_ln422_fu_1907_p2);

assign and_ln422_fu_1907_p2 = (xor_ln421_fu_1901_p2 & icmp_ln422_1_fu_1895_p2);

assign and_ln431_1_fu_1938_p2 = (y_is_ninf_fu_1873_p2 & tmp_3_reg_3154_pp0_iter52_reg);

assign and_ln431_2_fu_1943_p2 = (y_is_pos_fu_1862_p2 & x_is_inf_fu_1753_p2);

assign and_ln431_3_fu_1949_p2 = (x_is_0_reg_3147_pp0_iter52_reg & es_sign_reg_3287_pp0_iter52_reg);

assign and_ln431_4_fu_2720_p2 = (xor_ln431_fu_2715_p2 & and_ln342_1_fu_2709_p2);

assign and_ln431_5_fu_2734_p2 = (icmp_ln431_reg_3408_pp0_iter85_reg & and_ln342_1_fu_2709_p2);

assign and_ln431_fu_1932_p2 = (y_is_pinf_fu_1867_p2 & x_abs_greater_1_fu_1878_p2);

assign and_ln438_1_fu_1990_p2 = (y_is_ninf_fu_1873_p2 & x_abs_greater_1_fu_1878_p2);

assign and_ln438_2_fu_1996_p2 = (y_is_pos_fu_1862_p2 & x_is_0_reg_3147_pp0_iter52_reg);

assign and_ln438_3_fu_2001_p2 = (x_is_inf_fu_1753_p2 & es_sign_reg_3287_pp0_iter52_reg);

assign and_ln438_4_fu_2760_p2 = (xor_ln438_fu_2755_p2 & and_ln431_5_reg_3704);

assign and_ln438_5_fu_2772_p2 = (icmp_ln438_reg_3414_pp0_iter86_reg & and_ln431_5_reg_3704);

assign and_ln438_fu_1985_p2 = (y_is_pinf_fu_1867_p2 & tmp_3_reg_3154_pp0_iter52_reg);

assign and_ln628_1_fu_2776_p2 = (or_ln628_reg_3693 & and_ln438_5_fu_2772_p2);

assign and_ln628_fu_2610_p2 = (icmp_ln628_reg_3500_pp0_iter85_reg & icmp_ln422_reg_3395_pp0_iter85_reg);

assign and_ln629_1_fu_2794_p2 = (tmp_28_reg_3479_pp0_iter86_reg & and_ln628_1_fu_2776_p2);

assign and_ln629_fu_2781_p2 = (xor_ln629_fu_2750_p2 & and_ln628_1_fu_2776_p2);

assign and_ln645_1_fu_2817_p2 = (and_ln645_fu_2812_p2 & and_ln438_5_fu_2772_p2);

assign and_ln645_fu_2812_p2 = (xor_ln628_fu_2807_p2 & icmp_ln645_reg_3678_pp0_iter86_reg);

assign and_ln_fu_2461_p5 = {{{{Z2_reg_3532_pp0_iter78_reg}, {1'd0}}, {tmp_24_reg_3601_pp0_iter78_reg}}, {2'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((and_ln645_1_fu_2817_p2[0:0] == 1'b1) ? bitcast_ln497_2_fu_2746_p1 : select_ln629_1_fu_2799_p3);

assign ashr_ln545_fu_2086_p2 = $signed(m_frac_l_reg_3430) >>> sext_ln545_1cast_fu_2082_p1;

assign ashr_ln546_fu_2197_p2 = $signed(m_fix_l_reg_3458) >>> zext_ln546_fu_2189_p1;

assign ashr_ln553_fu_2133_p2 = $signed(sext_ln539_2_fu_2076_p1) >>> zext_ln553_fu_2123_p1;

assign b_exp_1_fu_1347_p2 = ($signed(zext_ln486_fu_1314_p1) + $signed(12'd3074));

assign b_exp_2_fu_1353_p3 = ((tmp_5_reg_2868_pp0_iter45_reg[0:0] == 1'b1) ? b_exp_1_fu_1347_p2 : b_exp_fu_1317_p2);

assign b_exp_fu_1317_p2 = ($signed(zext_ln486_fu_1314_p1) + $signed(12'd3073));

assign b_frac_1_fu_711_p3 = {{1'd1}, {bs_sig_reg_2861_pp0_iter1_reg}};

assign b_frac_fu_702_p4 = {{{{1'd1}, {bs_sig_reg_2861_pp0_iter1_reg}}}, {1'd0}};

assign bitcast_ln497_1_fu_2606_p1 = t_1_fu_2599_p3;

assign bitcast_ln497_2_fu_2746_p1 = t_2_fu_2739_p3;

assign bitcast_ln497_3_fu_2658_p1 = t_3_fu_2649_p4;

assign bitcast_ln497_fu_2595_p1 = t_fu_2588_p3;

assign bs_sig_fu_670_p1 = data_fu_648_p1[51:0];

assign data_1_fu_1498_p1 = exp_read_reg_2842_pp0_iter50_reg;

assign data_fu_648_p1 = base_r;

assign eZ_1_fu_948_p4 = {{{{13'd4096}, {sub_ln44_1_reg_2976_pp0_iter23_reg}}}, {1'd0}};

assign eZ_2_fu_1036_p3 = {{8'd128}, {zext_ln44_15_fu_1033_p1}};

assign eZ_3_fu_1120_p3 = {{23'd4194304}, {tmp_9_reg_3040_pp0_iter35_reg}};

assign eZ_4_fu_1203_p3 = {{28'd134217728}, {tmp_12_reg_3072_pp0_iter41_reg}};

assign eZ_5_fu_1278_p3 = {{33'd4294967296}, {tmp_15_reg_3104}};

assign eZ_fu_872_p3 = {{5'd16}, {zext_ln44_4_fu_869_p1}};

assign e_frac_1_fu_1679_p2 = (54'd0 - zext_ln532_fu_1675_p1);

assign e_frac_2_fu_1685_p3 = ((es_sign_reg_3287[0:0] == 1'b1) ? e_frac_1_fu_1679_p2 : zext_ln532_fu_1675_p1);

assign e_frac_fu_1668_p3 = {{1'd1}, {es_sig_reg_3303}};

assign es_exp5_cast_fu_1527_p4 = {{data_1_fu_1498_p1[57:52]}};

assign es_exp_fu_1509_p4 = {{data_1_fu_1498_p1[62:52]}};

assign es_sig_fu_1519_p1 = data_1_fu_1498_p1[51:0];

assign exp_Z1P_m_1_l_fu_2487_p2 = (zext_ln280_1_fu_2483_p1 + zext_ln280_fu_2471_p1);

assign exp_Z2P_m_1_fu_2414_p2 = (zext_ln265_fu_2410_p1 + zext_ln255_fu_2399_p1);

assign exp_Z2_m_1_fu_2430_p4 = {{{Z2_reg_3532_pp0_iter73_reg}, {1'd0}}, {tmp_24_reg_3601}};

assign exp_Z3_m_1_fu_2368_p4 = {{{Z3_reg_3539_pp0_iter69_reg}, {9'd0}}, {f_Z3_reg_3565}};

assign exp_Z4_m_1_fu_2362_p2 = (zext_ln250_fu_2355_p1 + zext_ln250_1_fu_2358_p1);

assign f_Z4_fu_2345_p4 = {{pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1[25:16]}};

assign grp_fu_2831_p1 = 31'd23637;

assign grp_fu_590_p1 = 90'd418981761686000620659953;

assign grp_fu_600_p0 = zext_ln522_fu_1442_p1;

assign grp_fu_600_p1 = zext_ln522_fu_1442_p1;

assign grp_fu_604_p0 = grp_fu_604_p00;

assign grp_fu_604_p00 = exp_Z3_m_1_fu_2368_p4;

assign grp_fu_604_p1 = grp_fu_604_p10;

assign grp_fu_604_p10 = exp_Z4_m_1_reg_3559;

assign grp_fu_608_p0 = grp_fu_608_p00;

assign grp_fu_608_p00 = exp_Z2_m_1_fu_2430_p4;

assign grp_fu_608_p1 = grp_fu_608_p10;

assign grp_fu_608_p10 = exp_Z2P_m_1_reg_3595;

assign grp_fu_612_p0 = grp_fu_612_p00;

assign grp_fu_612_p00 = exp_Z1P_m_1_reg_3632;

assign grp_fu_612_p1 = grp_fu_612_p10;

assign grp_fu_612_p10 = exp_Z1_hi_reg_3637;

assign grp_fu_616_p0 = ((tmp_5_reg_2868_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln485_fu_718_p1 : b_frac_fu_702_p4);

assign grp_fu_616_p1 = grp_fu_616_p10;

assign grp_fu_616_p10 = b_frac_tilde_inverse_reg_2884;

assign grp_fu_620_p0 = grp_fu_620_p00;

assign grp_fu_620_p00 = z2_reg_2944;

assign grp_fu_620_p1 = grp_fu_620_p10;

assign grp_fu_620_p10 = a_1_reg_2950;

assign grp_fu_624_p0 = grp_fu_624_p00;

assign grp_fu_624_p00 = tmp_15_reg_3104;

assign grp_fu_624_p1 = grp_fu_624_p10;

assign grp_fu_624_p10 = tmp_17_reg_3115;

assign grp_fu_632_p0 = grp_fu_632_p00;

assign grp_fu_632_p00 = tmp_12_reg_3072;

assign grp_fu_632_p1 = grp_fu_632_p10;

assign grp_fu_632_p10 = tmp_14_reg_3083;

assign grp_fu_636_p0 = grp_fu_636_p00;

assign grp_fu_636_p00 = z3_fu_932_p3;

assign grp_fu_636_p1 = grp_fu_636_p10;

assign grp_fu_636_p10 = a_2_reg_2982;

assign grp_fu_640_p0 = grp_fu_640_p00;

assign grp_fu_640_p00 = tmp_9_reg_3040;

assign grp_fu_640_p1 = grp_fu_640_p10;

assign grp_fu_640_p10 = tmp_11_reg_3051;

assign grp_fu_644_p0 = grp_fu_644_p00;

assign grp_fu_644_p00 = z4_reg_3008;

assign grp_fu_644_p1 = grp_fu_644_p10;

assign grp_fu_644_p10 = tmp_8_reg_3019;

assign grp_fu_770_p0 = grp_fu_770_p00;

assign grp_fu_770_p00 = z1_fu_756_p3;

assign grp_fu_770_p1 = grp_fu_770_p10;

assign grp_fu_770_p10 = a_reg_2913;

assign icmp_ln18_1_fu_1608_p2 = ((es_sig_reg_3303 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_2_fu_1329_p2 = ((bs_exp_reg_2854_pp0_iter45_reg == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_1722_p2 = ((es_exp_reg_3296_pp0_iter52_reg == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln340_1_fu_697_p2 = ((bs_sig_reg_2861_pp0_iter1_reg == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln340_fu_1323_p2 = ((b_exp_fu_1317_p2 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_fu_1773_p2 = (($signed(m_exp_fu_1692_p2) > $signed(12'd51)) ? 1'b1 : 1'b0);

assign icmp_ln373_fu_1627_p2 = ((and_ln373_fu_1622_p2 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln386_fu_1856_p2 = ((or_ln386_1_fu_1848_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln421_fu_1883_p2 = ((m_exp_fu_1692_p2 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln422_1_fu_1895_p2 = (($signed(m_exp_fu_1692_p2) < $signed(12'd53)) ? 1'b1 : 1'b0);

assign icmp_ln422_fu_1889_p2 = (($signed(m_exp_fu_1692_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln431_fu_1979_p2 = ((or_ln431_3_fu_1971_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln438_fu_2032_p2 = ((or_ln438_2_fu_2024_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln563_fu_2245_p2 = ((trunc_ln563_fu_2242_p1 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln628_1_fu_2572_p2 = (($signed(tmp_27_fu_2562_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln628_fu_2210_p2 = ((m_frac_l_reg_3430_pp0_iter59_reg != m_fix_back_fu_2205_p3) ? 1'b1 : 1'b0);

assign icmp_ln645_fu_2578_p2 = (($signed(r_exp_2_fu_2555_p3) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign index0_fu_682_p4 = {{data_fu_648_p1[51:46]}};

assign log_sum_1_fu_1572_p2 = (zext_ln209_2_fu_1569_p1 + add_ln209_2_fu_1564_p2);

assign lshr_ln373_fu_1616_p2 = 52'd4503599627370495 >> zext_ln373_fu_1613_p1;

assign m_diff_fu_2287_p2 = (trunc_ln3_reg_3474_pp0_iter67_reg - trunc_ln574_1_reg_3522);

assign m_exp_fu_1692_p2 = ($signed(zext_ln486_1_reg_3310_pp0_iter52_reg) + $signed(12'd3073));

assign m_fix_back_fu_2205_p3 = ((tmp_reg_3374_pp0_iter59_reg[0:0] == 1'b1) ? shl_ln546_reg_3485 : ashr_ln546_reg_3490);

assign m_fix_l_fu_2100_p3 = ((tmp_reg_3374_pp0_iter57_reg[0:0] == 1'b1) ? ashr_ln545_fu_2086_p2 : shl_ln545_fu_2095_p2);

assign or_ln357_fu_1757_p2 = (x_is_inf_fu_1753_p2 | x_is_0_reg_3147_pp0_iter52_reg);

assign or_ln373_fu_1787_p2 = (tmp_fu_1779_p3 | icmp_ln372_fu_1773_p2);

assign or_ln378_1_fu_1812_p2 = (y_is_0_fu_1697_p2 | or_ln378_fu_1806_p2);

assign or_ln378_fu_1806_p2 = (x_is_p1_fu_1711_p2 | and_ln378_fu_1800_p2);

assign or_ln386_1_fu_1848_p3 = {{1'd0}, {or_ln386_2_fu_1842_p2}};

assign or_ln386_2_fu_1842_p2 = (y_is_NaN_fu_1737_p2 | or_ln386_3_fu_1836_p2);

assign or_ln386_3_fu_1836_p2 = (x_is_NaN_fu_1748_p2 | and_ln386_fu_1830_p2);

assign or_ln386_4_fu_2692_p2 = (or_ln378_1_reg_3382_pp0_iter85_reg | icmp_ln386_reg_3389_pp0_iter85_reg);

assign or_ln386_fu_1818_p2 = (y_is_int_fu_1793_p3 | y_is_inf_fu_1727_p2);

assign or_ln431_1_fu_1959_p2 = (or_ln431_fu_1953_p2 | and_ln431_3_fu_1949_p2);

assign or_ln431_2_fu_1965_p2 = (or_ln431_1_fu_1959_p2 | and_ln431_1_fu_1938_p2);

assign or_ln431_3_fu_1971_p3 = {{1'd0}, {or_ln431_2_fu_1965_p2}};

assign or_ln431_fu_1953_p2 = (and_ln431_fu_1932_p2 | and_ln431_2_fu_1943_p2);

assign or_ln438_1_fu_2012_p2 = (or_ln438_fu_2006_p2 | and_ln438_3_fu_2001_p2);

assign or_ln438_2_fu_2024_p3 = {{1'd0}, {or_ln438_3_fu_2018_p2}};

assign or_ln438_3_fu_2018_p2 = (or_ln438_1_fu_2012_p2 | and_ln438_fu_1985_p2);

assign or_ln438_fu_2006_p2 = (and_ln438_2_fu_1996_p2 | and_ln438_1_fu_1990_p2);

assign or_ln628_fu_2614_p2 = (icmp_ln628_1_reg_3673 | and_ln628_fu_2610_p2);

assign out_exp_fu_2644_p2 = (trunc_ln657_reg_3683 + 11'd1023);

assign out_sig_fu_2637_p3 = ((tmp_26_reg_3668[0:0] == 1'b1) ? tmp_1_fu_2619_p4 : tmp_2_fu_2628_p4);

assign pow_reduce_anonymous_namespace_log0_lut_table_array_address0 = zext_ln502_reg_2874_pp0_iter47_reg;

assign pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0 = zext_ln502_fu_692_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0 = zext_ln46_2_fu_1372_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_address0 = zext_ln46_3_fu_1376_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_address0 = zext_ln46_4_fu_1380_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_address0 = zext_ln46_5_fu_1384_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_address0 = zext_ln46_6_fu_1404_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0 = zext_ln46_fu_1364_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0 = zext_ln46_1_fu_1368_p1;

assign pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0 = zext_ln611_fu_2447_p1;

assign pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0 = zext_ln273_fu_2395_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0 = zext_ln254_fu_2340_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1 = zext_ln249_fu_2335_p1;

assign r_exp_1_fu_2550_p2 = ($signed(r_exp_reg_3510_pp0_iter84_reg) + $signed(13'd8191));

assign r_exp_2_fu_2555_p3 = ((tmp_26_fu_2542_p3[0:0] == 1'b1) ? r_exp_reg_3510_pp0_iter84_reg : r_exp_1_fu_2550_p2);

assign r_exp_fu_2265_p3 = ((tmp_22_fu_2235_p3[0:0] == 1'b1) ? select_ln563_fu_2257_p3 : tmp_6_cast_fu_2226_p4);

assign r_sign_fu_1926_p2 = (y_is_odd_1_fu_1919_p3 & x_is_neg_fu_1768_p2);

assign select_ln342_fu_2684_p3 = ((and_ln342_fu_2679_p2[0:0] == 1'b1) ? bitcast_ln497_fu_2595_p1 : select_ln378_fu_2662_p3);

assign select_ln378_fu_2662_p3 = ((or_ln378_1_reg_3382_pp0_iter85_reg[0:0] == 1'b1) ? 64'd4607182418800017408 : bitcast_ln497_3_fu_2658_p1);

assign select_ln386_fu_2696_p3 = ((or_ln386_4_fu_2692_p2[0:0] == 1'b1) ? select_ln342_fu_2684_p3 : 64'd9223372036854775807);

assign select_ln42_fu_798_p3 = ((tmp_7_reg_2924_pp0_iter11_reg[0:0] == 1'b1) ? tmp_4_fu_785_p4 : zext_ln42_fu_794_p1);

assign select_ln431_fu_2726_p3 = ((and_ln431_4_fu_2720_p2[0:0] == 1'b1) ? bitcast_ln497_1_fu_2606_p1 : select_ln386_fu_2696_p3);

assign select_ln438_fu_2765_p3 = ((and_ln438_4_fu_2760_p2[0:0] == 1'b1) ? bitcast_ln497_2_fu_2746_p1 : select_ln431_reg_3699);

assign select_ln545_fu_2055_p3 = ((tmp_reg_3374_pp0_iter56_reg[0:0] == 1'b1) ? sext_ln545_fu_2051_p1 : m_exp_reg_3361_pp0_iter56_reg);

assign select_ln549_fu_2146_p3 = ((tmp_reg_3374_pp0_iter57_reg[0:0] == 1'b1) ? select_ln553_1_fu_2139_p3 : shl_ln552_fu_2114_p2);

assign select_ln553_1_fu_2139_p3 = ((tmp_20_reg_3443[0:0] == 1'b1) ? shl_ln553_fu_2127_p2 : ashr_ln553_fu_2133_p2);

assign select_ln553_fu_2069_p3 = ((tmp_20_fu_2061_p3[0:0] == 1'b1) ? m_exp_reg_3361_pp0_iter56_reg : sext_ln545_fu_2051_p1);

assign select_ln563_fu_2257_p3 = ((icmp_ln563_fu_2245_p2[0:0] == 1'b1) ? tmp_6_cast_fu_2226_p4 : add_ln563_1_fu_2251_p2);

assign select_ln629_1_fu_2799_p3 = ((and_ln629_1_fu_2794_p2[0:0] == 1'b1) ? bitcast_ln497_2_fu_2746_p1 : select_ln629_fu_2787_p3);

assign select_ln629_fu_2787_p3 = ((and_ln629_fu_2781_p2[0:0] == 1'b1) ? bitcast_ln497_1_reg_3688 : select_ln438_fu_2765_p3);

assign sext_ln422_fu_1549_p1 = $signed(sub_ln422_fu_1543_p2);

assign sext_ln525_1_fu_1649_p1 = $signed(trunc_ln522_1_reg_3335);

assign sext_ln525_fu_1640_p1 = $signed(log_sum_1_reg_3330);

assign sext_ln539_2_fu_2076_p1 = m_frac_l_reg_3430;

assign sext_ln545_1_fu_2079_p1 = $signed(select_ln545_reg_3438);

assign sext_ln545_1cast52_fu_2091_p1 = $unsigned(sext_ln545_1_fu_2079_p1);

assign sext_ln545_1cast_fu_2082_p1 = $unsigned(sext_ln545_1_fu_2079_p1);

assign sext_ln545_fu_2051_p1 = sub_ln545_fu_2046_p2;

assign sext_ln552_fu_2107_p1 = m_exp_reg_3361_pp0_iter57_reg;

assign sext_ln553_fu_2120_p1 = $signed(select_ln553_reg_3448);

assign shl_ln1_fu_1578_p3 = {{tmp_18_reg_3216_pp0_iter50_reg}, {45'd0}};

assign shl_ln2_fu_1633_p3 = {{Elog2_reg_3325}, {30'd0}};

assign shl_ln3_fu_2215_p3 = {{tmp_21_reg_3469_pp0_iter60_reg}, {18'd131072}};

assign shl_ln44_10_fu_1285_p3 = {{tmp_16_reg_3110}, {64'd0}};

assign shl_ln44_11_fu_1388_p3 = {{mul_ln44_6_reg_3171}, {26'd0}};

assign shl_ln44_1_fu_880_p3 = {{tmp_6_reg_2956_pp0_iter17_reg}, {14'd0}};

assign shl_ln44_2_fu_901_p3 = {{mul_ln44_1_reg_2971}, {1'd0}};

assign shl_ln44_3_fu_1231_p3 = {{mul_ln44_5_reg_3099}, {21'd0}};

assign shl_ln44_4_fu_957_p3 = {{trunc_ln39_1_reg_2988_pp0_iter23_reg}, {25'd0}};

assign shl_ln44_5_fu_978_p3 = {{mul_ln44_2_reg_3003}, {6'd0}};

assign shl_ln44_6_fu_1044_p3 = {{tmp_s_reg_3014_pp0_iter29_reg}, {34'd0}};

assign shl_ln44_7_fu_1065_p3 = {{mul_ln44_3_reg_3035}, {11'd0}};

assign shl_ln44_8_fu_1127_p3 = {{tmp_10_reg_3046_pp0_iter35_reg}, {44'd0}};

assign shl_ln44_9_fu_1148_p3 = {{mul_ln44_4_reg_3067}, {16'd0}};

assign shl_ln44_s_fu_1210_p3 = {{tmp_13_reg_3078_pp0_iter41_reg}, {54'd0}};

assign shl_ln4_fu_2526_p3 = {{add_ln616_reg_3652}, {49'd0}};

assign shl_ln545_fu_2095_p2 = m_frac_l_reg_3430 << sext_ln545_1cast52_fu_2091_p1;

assign shl_ln546_fu_2192_p2 = m_fix_l_reg_3458 << zext_ln546_fu_2189_p1;

assign shl_ln552_fu_2114_p2 = sext_ln539_2_fu_2076_p1 << zext_ln552_fu_2110_p1;

assign shl_ln553_fu_2127_p2 = sext_ln539_2_fu_2076_p1 << zext_ln553_fu_2123_p1;

assign shl_ln_fu_805_p3 = {{trunc_ln39_reg_2919_pp0_iter11_reg}, {25'd0}};

assign sub_ln422_fu_1543_p2 = (12'd1075 - zext_ln486_1_fu_1523_p1);

assign sub_ln44_1_fu_912_p2 = (add_ln44_1_fu_895_p2 - zext_ln44_9_fu_908_p1);

assign sub_ln44_2_fu_989_p2 = (add_ln44_2_fu_972_p2 - zext_ln44_14_fu_985_p1);

assign sub_ln44_3_fu_1076_p2 = (add_ln44_3_fu_1059_p2 - zext_ln44_20_fu_1072_p1);

assign sub_ln44_4_fu_1159_p2 = (add_ln44_4_fu_1142_p2 - zext_ln44_25_fu_1155_p1);

assign sub_ln44_5_fu_1242_p2 = (add_ln44_5_fu_1225_p2 - zext_ln44_30_fu_1238_p1);

assign sub_ln44_6_fu_1399_p2 = (add_ln44_6_reg_3121_pp0_iter47_reg - zext_ln44_35_fu_1395_p1);

assign sub_ln44_fu_825_p2 = (add_ln44_fu_816_p2 - zext_ln44_3_fu_822_p1);

assign sub_ln522_fu_1592_p2 = (zext_ln522_1_fu_1585_p1 - zext_ln522_2_fu_1589_p1);

assign sub_ln545_fu_2046_p2 = (11'd1023 - es_exp_reg_3296_pp0_iter56_reg);

assign t_1_fu_2599_p3 = {{r_sign_reg_3400_pp0_iter85_reg}, {63'd9218868437227405312}};

assign t_2_fu_2739_p3 = {{r_sign_reg_3400_pp0_iter86_reg}, {63'd0}};

assign t_3_fu_2649_p4 = {{{r_sign_reg_3400_pp0_iter85_reg}, {out_exp_fu_2644_p2}}, {out_sig_fu_2637_p3}};

assign t_fu_2588_p3 = {{r_sign_reg_3400_pp0_iter85_reg}, {63'd4607182418800017408}};

assign tmp_1_fu_2619_p4 = {{add_ln616_1_reg_3662[105:54]}};

assign tmp_20_fu_2061_p3 = sub_ln545_fu_2046_p2[32'd10];

assign tmp_22_fu_2235_p3 = grp_fu_2831_p3[32'd30];

assign tmp_26_fu_2542_p3 = add_ln616_1_fu_2536_p2[32'd106];

assign tmp_27_fu_2562_p4 = {{r_exp_2_fu_2555_p3[12:10]}};

assign tmp_2_fu_2628_p4 = {{add_ln616_1_reg_3662[104:53]}};

assign tmp_4_fu_785_p4 = {{{{5'd16}, {mul_ln516_reg_2906_pp0_iter11_reg}}}, {17'd0}};

assign tmp_6_cast_fu_2226_p4 = {{grp_fu_2831_p3[30:18]}};

assign tmp_fu_1779_p3 = m_exp_fu_1692_p2[32'd11];

assign trunc_ln39_1_fu_928_p1 = sub_ln44_1_fu_912_p2[75:0];

assign trunc_ln39_fu_744_p1 = grp_fu_616_p2[49:0];

assign trunc_ln563_fu_2242_p1 = grp_fu_2831_p3[17:0];

assign trunc_ln657_fu_2584_p1 = r_exp_2_fu_2555_p3[10:0];

assign x_abs_greater_1_fu_1878_p2 = (tmp_3_reg_3154_pp0_iter52_reg ^ 1'd1);

assign x_is_0_fu_1334_p2 = ((bs_exp_reg_2854_pp0_iter45_reg == 11'd0) ? 1'b1 : 1'b0);

assign x_is_1_fu_1702_p2 = (icmp_ln340_reg_3136_pp0_iter52_reg & icmp_ln340_1_reg_2889_pp0_iter52_reg);

assign x_is_NaN_fu_1748_p2 = (xor_ln18_1_fu_1743_p2 & icmp_ln18_2_reg_3141_pp0_iter52_reg);

assign x_is_inf_fu_1753_p2 = (icmp_ln340_1_reg_2889_pp0_iter52_reg & icmp_ln18_2_reg_3141_pp0_iter52_reg);

assign x_is_n1_fu_1717_p2 = (x_is_1_fu_1702_p2 & bs_sign_reg_2847_pp0_iter52_reg);

assign x_is_neg_fu_1768_p2 = (xor_ln357_fu_1762_p2 & bs_sign_reg_2847_pp0_iter52_reg);

assign x_is_p1_fu_1711_p2 = (xor_ln341_fu_1706_p2 & x_is_1_fu_1702_p2);

assign xor_ln18_1_fu_1743_p2 = (icmp_ln340_1_reg_2889_pp0_iter52_reg ^ 1'd1);

assign xor_ln18_fu_1732_p2 = (icmp_ln18_1_reg_3340 ^ 1'd1);

assign xor_ln341_fu_1706_p2 = (bs_sign_reg_2847_pp0_iter52_reg ^ 1'd1);

assign xor_ln342_fu_2704_p2 = (x_is_n1_reg_3368_pp0_iter85_reg ^ 1'd1);

assign xor_ln357_fu_1762_p2 = (or_ln357_fu_1757_p2 ^ 1'd1);

assign xor_ln378_fu_2669_p2 = (or_ln378_1_reg_3382_pp0_iter85_reg ^ 1'd1);

assign xor_ln386_fu_1824_p2 = (or_ln386_fu_1818_p2 ^ 1'd1);

assign xor_ln421_fu_1901_p2 = (icmp_ln421_fu_1883_p2 ^ 1'd1);

assign xor_ln431_fu_2715_p2 = (icmp_ln431_reg_3408_pp0_iter85_reg ^ 1'd1);

assign xor_ln438_fu_2755_p2 = (icmp_ln438_reg_3414_pp0_iter86_reg ^ 1'd1);

assign xor_ln628_fu_2807_p2 = (or_ln628_reg_3693 ^ 1'd1);

assign xor_ln629_fu_2750_p2 = (tmp_28_reg_3479_pp0_iter86_reg ^ 1'd1);

assign y_is_0_fu_1697_p2 = ((es_exp_reg_3296_pp0_iter52_reg == 11'd0) ? 1'b1 : 1'b0);

assign y_is_NaN_fu_1737_p2 = (xor_ln18_fu_1732_p2 & icmp_ln18_fu_1722_p2);

assign y_is_inf_fu_1727_p2 = (icmp_ln18_fu_1722_p2 & icmp_ln18_1_reg_3340);

assign y_is_int_fu_1793_p3 = ((or_ln373_fu_1787_p2[0:0] == 1'b1) ? icmp_ln372_fu_1773_p2 : icmp_ln373_reg_3346);

assign y_is_ninf_fu_1873_p2 = (y_is_inf_fu_1727_p2 & es_sign_reg_3287_pp0_iter52_reg);

assign y_is_odd_1_fu_1919_p3 = ((and_ln422_1_fu_1913_p2[0:0] == 1'b1) ? y_is_odd_reg_3320_pp0_iter52_reg : icmp_ln421_fu_1883_p2);

assign y_is_odd_fu_1553_p3 = es_sig_fu_1519_p1[sext_ln422_fu_1549_p1];

assign y_is_pinf_fu_1867_p2 = (y_is_pos_fu_1862_p2 & y_is_inf_fu_1727_p2);

assign y_is_pos_fu_1862_p2 = (es_sign_reg_3287_pp0_iter52_reg ^ 1'd1);

assign z1_fu_756_p3 = {{mul_ln516_reg_2906}, {17'd0}};

assign z3_fu_932_p3 = {{sub_ln44_1_reg_2976}, {1'd0}};

assign zext_ln194_1_fu_1450_p1 = logn_1_reg_3236;

assign zext_ln194_2_fu_1453_p1 = logn_2_reg_3241;

assign zext_ln194_3_fu_1456_p1 = logn_3_reg_3246;

assign zext_ln194_4_fu_1459_p1 = logn_4_reg_3251;

assign zext_ln194_5_fu_1428_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_q0;

assign zext_ln194_6_fu_1432_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_q0;

assign zext_ln194_fu_1447_p1 = logn_reg_3231;

assign zext_ln209_1_fu_1479_p1 = add_ln209_4_reg_3256;

assign zext_ln209_2_fu_1569_p1 = add_ln209_5_reg_3277;

assign zext_ln209_fu_1561_p1 = add_ln209_1_reg_3272;

assign zext_ln249_fu_2335_p1 = Z4_ind_fu_2325_p4;

assign zext_ln250_1_fu_2358_p1 = f_Z4_fu_2345_p4;

assign zext_ln250_fu_2355_p1 = Z4_reg_3544;

assign zext_ln254_fu_2340_p1 = Z3_fu_2311_p4;

assign zext_ln255_fu_2399_p1 = exp_Z3_m_1_reg_3570_pp0_iter72_reg;

assign zext_ln265_1_fu_2402_p1 = tmp_23_reg_3585;

assign zext_ln265_fu_2410_p1 = add_ln265_fu_2405_p2;

assign zext_ln273_fu_2395_p1 = Z2_reg_3532_pp0_iter71_reg;

assign zext_ln280_1_fu_2483_p1 = add_ln280_fu_2478_p2;

assign zext_ln280_2_fu_2475_p1 = tmp_25_reg_3622;

assign zext_ln280_fu_2471_p1 = and_ln_fu_2461_p5;

assign zext_ln373_fu_1613_p1 = add_ln373_reg_3315;

assign zext_ln42_cast_fu_776_p4 = {{{{5'd16}, {mul_ln516_reg_2906_pp0_iter11_reg}}}, {16'd0}};

assign zext_ln42_fu_794_p1 = zext_ln42_cast_fu_776_p4;

assign zext_ln44_10_fu_964_p1 = shl_ln44_4_fu_957_p3;

assign zext_ln44_11_fu_968_p1 = eZ_1_fu_948_p4;

assign zext_ln44_14_fu_985_p1 = shl_ln44_5_fu_978_p3;

assign zext_ln44_15_fu_1033_p1 = z4_reg_3008_pp0_iter29_reg;

assign zext_ln44_16_fu_1051_p1 = shl_ln44_6_fu_1044_p3;

assign zext_ln44_17_fu_1055_p1 = eZ_2_fu_1036_p3;

assign zext_ln44_20_fu_1072_p1 = shl_ln44_7_fu_1065_p3;

assign zext_ln44_21_fu_1134_p1 = shl_ln44_8_fu_1127_p3;

assign zext_ln44_22_fu_1138_p1 = eZ_3_fu_1120_p3;

assign zext_ln44_25_fu_1155_p1 = shl_ln44_9_fu_1148_p3;

assign zext_ln44_26_fu_1217_p1 = shl_ln44_s_fu_1210_p3;

assign zext_ln44_27_fu_1221_p1 = eZ_4_fu_1203_p3;

assign zext_ln44_30_fu_1238_p1 = shl_ln44_3_fu_1231_p3;

assign zext_ln44_31_fu_1292_p1 = shl_ln44_10_fu_1285_p3;

assign zext_ln44_32_fu_1296_p1 = eZ_5_fu_1278_p3;

assign zext_ln44_35_fu_1395_p1 = shl_ln44_11_fu_1388_p3;

assign zext_ln44_3_fu_822_p1 = mul_ln44_reg_2939;

assign zext_ln44_4_fu_869_p1 = z2_reg_2944_pp0_iter17_reg;

assign zext_ln44_5_fu_887_p1 = shl_ln44_1_fu_880_p3;

assign zext_ln44_6_fu_891_p1 = eZ_fu_872_p3;

assign zext_ln44_9_fu_908_p1 = shl_ln44_2_fu_901_p3;

assign zext_ln44_fu_812_p1 = shl_ln_fu_805_p3;

assign zext_ln46_1_fu_1368_p1 = a_1_reg_2950_pp0_iter47_reg;

assign zext_ln46_2_fu_1372_p1 = a_2_reg_2982_pp0_iter47_reg;

assign zext_ln46_3_fu_1376_p1 = tmp_8_reg_3019_pp0_iter47_reg;

assign zext_ln46_4_fu_1380_p1 = tmp_11_reg_3051_pp0_iter47_reg;

assign zext_ln46_5_fu_1384_p1 = tmp_14_reg_3083_pp0_iter47_reg;

assign zext_ln46_6_fu_1404_p1 = tmp_17_reg_3115_pp0_iter47_reg;

assign zext_ln46_fu_1364_p1 = a_reg_2913_pp0_iter47_reg;

assign zext_ln485_fu_718_p1 = b_frac_1_fu_711_p3;

assign zext_ln486_1_fu_1523_p1 = es_exp_fu_1509_p4;

assign zext_ln486_fu_1314_p1 = bs_exp_reg_2854_pp0_iter45_reg;

assign zext_ln502_fu_692_p1 = index0_fu_682_p4;

assign zext_ln522_1_fu_1585_p1 = shl_ln1_fu_1578_p3;

assign zext_ln522_2_fu_1589_p1 = lshr_ln_reg_3282;

assign zext_ln522_fu_1442_p1 = tmp_19_reg_3221;

assign zext_ln532_fu_1675_p1 = e_frac_fu_1668_p3;

assign zext_ln546_fu_2189_p1 = $unsigned(sext_ln545_1_reg_3453);

assign zext_ln552_fu_2110_p1 = $unsigned(sext_ln552_fu_2107_p1);

assign zext_ln553_fu_2123_p1 = $unsigned(sext_ln553_fu_2120_p1);

assign zext_ln611_fu_2447_p1 = m_diff_hi_reg_3527_pp0_iter77_reg;

assign zext_ln616_2_fu_2533_p1 = mul_ln616_reg_3657;

always @ (posedge ap_clk) begin
    zext_ln502_reg_2874[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter10_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter11_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter12_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter13_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter14_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter15_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter16_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter17_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter18_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter19_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter20_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter21_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter22_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter23_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter24_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter25_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter26_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter27_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter28_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter29_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter30_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter31_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter32_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter33_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter34_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter35_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter36_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter37_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter38_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter39_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter40_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter41_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter42_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter43_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter44_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter45_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter46_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2874_pp0_iter47_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln486_1_reg_3310[11] <= 1'b0;
    zext_ln486_1_reg_3310_pp0_iter52_reg[11] <= 1'b0;
    exp_Z3_m_1_reg_3570[34:26] <= 9'b000000000;
    exp_Z3_m_1_reg_3570_pp0_iter71_reg[34:26] <= 9'b000000000;
    exp_Z3_m_1_reg_3570_pp0_iter72_reg[34:26] <= 9'b000000000;
    bitcast_ln497_1_reg_3688[62:0] <= 63'b111111111110000000000000000000000000000000000000000000000000000;
end

endmodule //loop_uhat_sparse_pow_generic_double_s
