I 000051 55 676           1698355267697 xor_4_arch
(_unit VHDL(xor_4 0 4(xor_4_arch 0 12))
	(_version vef)
	(_time 1698355267698 2023.10.27 00:21:07)
	(_source(\../src/xor_4.vhd\))
	(_parameters tan)
	(_code 595f585a060f0f4c0f0f4d02005f0f5e5b5c0f5a5d)
	(_ent
		(_time 1698355267629)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int IDB1 0 0 6(_ent(_in))))
		(_port(_int IDB2 0 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_4_arch 1 -1)
)
I 000055 55 1418          1698355267881 init_perm_arch
(_unit VHDL(init_perm 0 4(init_perm_arch 0 11))
	(_version vef)
	(_time 1698355267882 2023.10.27 00:21:07)
	(_source(\../src/init_perm.vhd\))
	(_parameters tan)
	(_code 14134c13454349031118524f45121113161240121d)
	(_ent
		(_time 1698355267874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((OUDB(7))(INDB(6))))(_trgt(1(7)))(_sens(0(6))))))
			(line__19(_arch 1 0 19(_assignment(_alias((OUDB(6))(INDB(2))))(_trgt(1(6)))(_sens(0(2))))))
			(line__20(_arch 2 0 20(_assignment(_alias((OUDB(5))(INDB(5))))(_trgt(1(5)))(_sens(0(5))))))
			(line__21(_arch 3 0 21(_assignment(_alias((OUDB(4))(INDB(7))))(_trgt(1(4)))(_sens(0(7))))))
			(line__22(_arch 4 0 22(_assignment(_alias((OUDB(3))(INDB(4))))(_trgt(1(3)))(_sens(0(4))))))
			(line__23(_arch 5 0 23(_assignment(_alias((OUDB(2))(INDB(0))))(_trgt(1(2)))(_sens(0(0))))))
			(line__24(_arch 6 0 24(_assignment(_alias((OUDB(1))(INDB(3))))(_trgt(1(1)))(_sens(0(3))))))
			(line__25(_arch 7 0 25(_assignment(_alias((OUDB(0))(INDB(1))))(_trgt(1(0)))(_sens(0(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(6))(0(2))(0(5))(0(7))(0(4))(0(0))(0(3))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . init_perm_arch 8 -1)
)
I 000059 55 1434          1698355267925 init_perm_inv_arch
(_unit VHDL(init_perm_inv 0 4(init_perm_inv_arch 0 11))
	(_version vef)
	(_time 1698355267926 2023.10.27 00:21:07)
	(_source(\../src/init_perm_inv.vhd\))
	(_parameters tan)
	(_code 43441b4115141e54464f0518124546444145174615)
	(_ent
		(_time 1698355267918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((OUDB(7))(INDB(4))))(_trgt(1(7)))(_sens(0(4))))))
			(line__19(_arch 1 0 19(_assignment(_alias((OUDB(6))(INDB(7))))(_trgt(1(6)))(_sens(0(7))))))
			(line__20(_arch 2 0 20(_assignment(_alias((OUDB(5))(INDB(5))))(_trgt(1(5)))(_sens(0(5))))))
			(line__21(_arch 3 0 21(_assignment(_alias((OUDB(4))(INDB(3))))(_trgt(1(4)))(_sens(0(3))))))
			(line__22(_arch 4 0 22(_assignment(_alias((OUDB(3))(INDB(1))))(_trgt(1(3)))(_sens(0(1))))))
			(line__23(_arch 5 0 23(_assignment(_alias((OUDB(2))(INDB(6))))(_trgt(1(2)))(_sens(0(6))))))
			(line__24(_arch 6 0 24(_assignment(_alias((OUDB(1))(INDB(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__25(_arch 7 0 25(_assignment(_alias((OUDB(0))(INDB(2))))(_trgt(1(0)))(_sens(0(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(4))(0(7))(0(5))(0(3))(0(1))(0(6))(0(0))(0(2))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . init_perm_inv_arch 8 -1)
)
I 000053 55 724           1698355267964 key_mux_arch
(_unit VHDL(key_mux 0 4(key_mux_arch 0 13))
	(_version vef)
	(_time 1698355267965 2023.10.27 00:21:07)
	(_source(\../src/key_mux.vhd\))
	(_parameters tan)
	(_code 6265616265343f773564263936656a64306467656b)
	(_ent
		(_time 1698355267957)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int IN1 0 0 6(_ent(_in))))
		(_port(_int IN2 0 0 7(_ent(_in))))
		(_port(_int MODE -1 0 8(_ent(_in))))
		(_port(_int SEL 0 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . key_mux_arch 1 -1)
)
I 000058 55 1657          1698355268013 perm_choice1_arch
(_unit VHDL(perm_choice1 0 4(perm_choice1_arch 0 11))
	(_version vef)
	(_time 1698355268014 2023.10.27 00:21:08)
	(_source(\../src/perm_choice1.vhd\))
	(_parameters tan)
	(_code a1a7f0f6a5f7f7b7f4a3e7fbf3a7a9a7f7a7a8a7a2)
	(_ent
		(_time 1698355268006)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int KEYIN 0 0 6(_ent(_in))))
		(_port(_int KEYST 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((KEYST(9))(KEYIN(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__15(_arch 1 0 15(_assignment(_alias((KEYST(8))(KEYIN(5))))(_trgt(1(8)))(_sens(0(5))))))
			(line__16(_arch 2 0 16(_assignment(_alias((KEYST(7))(KEYIN(8))))(_trgt(1(7)))(_sens(0(8))))))
			(line__17(_arch 3 0 17(_assignment(_alias((KEYST(6))(KEYIN(3))))(_trgt(1(6)))(_sens(0(3))))))
			(line__18(_arch 4 0 18(_assignment(_alias((KEYST(5))(KEYIN(6))))(_trgt(1(5)))(_sens(0(6))))))
			(line__19(_arch 5 0 19(_assignment(_alias((KEYST(4))(KEYIN(0))))(_trgt(1(4)))(_sens(0(0))))))
			(line__20(_arch 6 0 20(_assignment(_alias((KEYST(3))(KEYIN(9))))(_trgt(1(3)))(_sens(0(9))))))
			(line__21(_arch 7 0 21(_assignment(_alias((KEYST(2))(KEYIN(1))))(_trgt(1(2)))(_sens(0(1))))))
			(line__22(_arch 8 0 22(_assignment(_alias((KEYST(1))(KEYIN(2))))(_trgt(1(1)))(_sens(0(2))))))
			(line__23(_arch 9 0 23(_assignment(_alias((KEYST(0))(KEYIN(4))))(_trgt(1(0)))(_sens(0(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))(0(5))(0(8))(0(3))(0(6))(0(0))(0(9))(0(1))(0(2))(0(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . perm_choice1_arch 10 -1)
)
I 000058 55 1511          1698355268058 perm_choice2_arch
(_unit VHDL(perm_choice2 0 4(perm_choice2_arch 0 11))
	(_version vef)
	(_time 1698355268059 2023.10.27 00:21:08)
	(_source(\../src/perm_choice2.vhd\))
	(_parameters tan)
	(_code c0c69195c59696d695c0869a92c6c8c696c6c9c6c3)
	(_ent
		(_time 1698355268051)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int KSIN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int RKEY 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((RKEY(7))(KSIN(4))))(_trgt(1(7)))(_sens(0(4))))))
			(line__15(_arch 1 0 15(_assignment(_alias((RKEY(6))(KSIN(7))))(_trgt(1(6)))(_sens(0(7))))))
			(line__16(_arch 2 0 16(_assignment(_alias((RKEY(5))(KSIN(3))))(_trgt(1(5)))(_sens(0(3))))))
			(line__17(_arch 3 0 17(_assignment(_alias((RKEY(4))(KSIN(6))))(_trgt(1(4)))(_sens(0(6))))))
			(line__18(_arch 4 0 18(_assignment(_alias((RKEY(3))(KSIN(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__19(_arch 5 0 19(_assignment(_alias((RKEY(2))(KSIN(5))))(_trgt(1(2)))(_sens(0(5))))))
			(line__20(_arch 6 0 20(_assignment(_alias((RKEY(1))(KSIN(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__21(_arch 7 0 21(_assignment(_alias((RKEY(0))(KSIN(1))))(_trgt(1(0)))(_sens(0(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(4))(0(7))(0(3))(0(6))(0(2))(0(5))(0(0))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . perm_choice2_arch 8 -1)
)
I 000055 55 1475          1698355268094 rf_expand_arch
(_unit VHDL(rf_expand 0 4(rf_expand_arch 0 11))
	(_version vef)
	(_time 1698355268095 2023.10.27 00:21:08)
	(_source(\../src/rf_expand.vhd\))
	(_parameters tan)
	(_code efe9bcbcbfbbedf9ebedf7b4bee9eee9bae9ebe8ed)
	(_ent
		(_time 1698355268088)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((OUDB(7))(INDB(0))))(_trgt(1(7)))(_sens(0(0))))))
			(line__15(_arch 1 0 15(_assignment(_alias((OUDB(6))(INDB(3))))(_trgt(1(6)))(_sens(0(3))))))
			(line__16(_arch 2 0 16(_assignment(_alias((OUDB(5))(INDB(2))))(_trgt(1(5)))(_sens(0(2))))))
			(line__17(_arch 3 0 17(_assignment(_alias((OUDB(4))(INDB(1))))(_trgt(1(4)))(_sens(0(1))))))
			(line__18(_arch 4 0 18(_assignment(_alias((OUDB(3))(INDB(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__19(_arch 5 0 19(_assignment(_alias((OUDB(2))(INDB(1))))(_trgt(1(2)))(_sens(0(1))))))
			(line__20(_arch 6 0 20(_assignment(_alias((OUDB(1))(INDB(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__21(_arch 7 0 21(_assignment(_alias((OUDB(0))(INDB(3))))(_trgt(1(0)))(_sens(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(3))(0(2))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_expand_arch 8 -1)
)
I 000056 55 1014          1698355268139 rf_permute_arch
(_unit VHDL(rf_permute 0 4(rf_permute_arch 0 11))
	(_version vef)
	(_time 1698355268140 2023.10.27 00:21:08)
	(_source(\../src/rf_permute.vhd\))
	(_parameters tan)
	(_code 1e184e194d4a1c091f190b454d184a191b191a181b)
	(_ent
		(_time 1698355268132)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((OUDB(3))(INDB(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__15(_arch 1 0 15(_assignment(_alias((OUDB(2))(INDB(0))))(_trgt(1(2)))(_sens(0(0))))))
			(line__16(_arch 2 0 16(_assignment(_alias((OUDB(1))(INDB(1))))(_trgt(1(1)))(_sens(0(1))))))
			(line__17(_arch 3 0 17(_assignment(_alias((OUDB(0))(INDB(3))))(_trgt(1(0)))(_sens(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(0))(0(1))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_permute_arch 4 -1)
)
I 000056 55 940           1698355268189 rf_subst_1_arch
(_unit VHDL(rf_subst_1 0 4(rf_subst_1_arch 0 11))
	(_version vef)
	(_time 1698355268190 2023.10.27 00:21:08)
	(_source(\../src/rf_subst_1.vhd\))
	(_parameters tan)
	(_code 4d4b1d4f1f194f5a4f4b58171e4a4e4a49481b4e4c)
	(_ent
		(_time 1698355268181)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
		(50529026)
		(33686019)
		(514)
		(33686018)
		(50463490)
		(50528771)
		(33686275)
		(770)
		(50528770)
		(33751810)
		(33751555)
		(50529027)
		(515)
		(771)
	)
	(_model . rf_subst_1_arch 1 -1)
)
I 000056 55 954           1698355268243 rf_subst_2_arch
(_unit VHDL(rf_subst_2 0 4(rf_subst_2_arch 0 11))
	(_version vef)
	(_time 1698355268244 2023.10.27 00:21:08)
	(_source(\../src/rf_subst_2.vhd\))
	(_parameters tan)
	(_code 7c7a2c7d29287e6b7e7a69262f7b7f7b78792a7f7e)
	(_ent
		(_time 1698355268235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50528770)
		(33751555)
		(50463491)
		(33751811)
		(514)
		(33751554)
		(50463490)
		(50528771)
		(33686275)
		(770)
		(50463234)
		(33686274)
		(50463235)
		(515)
		(771)
	)
	(_model . rf_subst_2_arch 1 -1)
)
I 000054 55 688           1698355268295 rf_xor_8_arch
(_unit VHDL(rf_xor_8 0 4(rf_xor_8_arch 0 12))
	(_version vef)
	(_time 1698355268296 2023.10.27 00:21:08)
	(_source(\../src/rf_xor_8.vhd\))
	(_parameters tan)
	(_code babceaeeedeeb8adb2e9fce1e9bfecb9b2bdb8bcbc)
	(_ent
		(_time 1698355268288)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int IDB1 0 0 6(_ent(_in))))
		(_port(_int IDB2 0 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_xor_8_arch 1 -1)
)
I 000053 55 688           1698355268347 rotate1_arch
(_unit VHDL(rotate1 0 4(rotate1_arch 0 11))
	(_version vef)
	(_time 1698355268348 2023.10.27 00:21:08)
	(_source(\../src/rotate1.vhd\))
	(_parameters tan)
	(_code e9efb9bab6bfb9ffe8bbfdb3bdeae8eeebefbfeeed)
	(_ent
		(_time 1698355268338)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int IDB 0 0 6(_ent(_in))))
		(_port(_int ODB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((ODB)(IDB(d_3_0))(IDB(4))))(_trgt(1))(_sens(0(4))(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rotate1_arch 1 -1)
)
I 000053 55 696           1698355268409 rotate2_arch
(_unit VHDL(rotate2 0 4(rotate2_arch 0 11))
	(_version vef)
	(_time 1698355268410 2023.10.27 00:21:08)
	(_source(\../src/rotate2.vhd\))
	(_parameters tan)
	(_code 282e792c767e783e297a3c727c2b2a2f2a2e7e2f2c)
	(_ent
		(_time 1698355268400)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int IDB 0 0 6(_ent(_in))))
		(_port(_int ODB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((ODB)(IDB(d_2_0))(IDB(d_4_3))))(_trgt(1))(_sens(0(d_4_3))(0(d_2_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rotate2_arch 1 -1)
)
I 000056 55 1672          1698355268508 round_func_arch
(_unit VHDL(round_func 0 4(round_func_arch 0 12))
	(_version vef)
	(_time 1698355268509 2023.10.27 00:21:08)
	(_source(\../src/round_func.vhd\))
	(_parameters tan)
	(_code 8583d48bd6d3d493d38391dc828383828083d08386)
	(_ent
		(_time 1698355268500)
	)
	(_inst rf_exp 0 18(_ent . rf_expand rf_expand_arch)
		(_port
			((INDB)(INDB))
			((OUDB)(db_expanded))
		)
	)
	(_inst rf_xor_with_rk 0 24(_ent . rf_xor_8 rf_xor_8_arch)
		(_port
			((IDB1)(db_expanded))
			((IDB2)(INRK))
			((OUDB)(rf_state1))
		)
	)
	(_inst rf_s1 0 31(_ent . rf_subst_1 rf_subst_1_arch)
		(_port
			((INDB)(rf_state1(d_7_4)))
			((OUDB)(rf_state2(d_3_2)))
		)
	)
	(_inst rf_s2 0 37(_ent . rf_subst_2 rf_subst_2_arch)
		(_port
			((INDB)(rf_state1(d_3_0)))
			((OUDB)(rf_state2(d_1_0)))
		)
	)
	(_inst rf_perm 0 43(_ent . rf_permute rf_permute_arch)
		(_port
			((INDB)(rf_state2))
			((OUDB)(OUDB))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int INRK 1 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int db_expanded 2 0 13(_arch(_uni((_others(i 2)))))))
		(_sig(_int rf_state1 2 0 14(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int rf_state2 3 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 8016          1698355268537 simple_des_full
(_unit VHDL(simple_des_full 0 27(simple_des_full 0 36))
	(_version vef)
	(_time 1698355268538 2023.10.27 00:21:08)
	(_source(\../compile/simple_des_full.vhd\))
	(_parameters tan)
	(_code a5a3f5f2a9f2a5b2f3a6e6fff1a0f3a3a1a3a0a2a6)
	(_ent
		(_time 1698355268530)
	)
	(_comp
		(init_perm
			(_object
				(_port(_int INDB 2 0 42(_ent (_in))))
				(_port(_int OUDB 2 0 43(_ent (_out))))
			)
		)
		(rotate2
			(_object
				(_port(_int IDB 9 0 80(_ent (_in))))
				(_port(_int ODB 9 0 81(_ent (_out))))
			)
		)
		(perm_choice2
			(_object
				(_port(_int KSIN 6 0 68(_ent (_in))))
				(_port(_int RKEY 7 0 69(_ent (_out))))
			)
		)
		(key_mux
			(_object
				(_port(_int IN1 4 0 54(_ent (_in))))
				(_port(_int IN2 4 0 55(_ent (_in))))
				(_port(_int MODE -1 0 56(_ent (_in))))
				(_port(_int SEL 4 0 57(_ent (_out))))
			)
		)
		(round_func
			(_object
				(_port(_int INDB 10 0 86(_ent (_in))))
				(_port(_int INRK 11 0 87(_ent (_in))))
				(_port(_int OUDB 10 0 88(_ent (_out))))
			)
		)
		(xor_4
			(_object
				(_port(_int IDB1 12 0 93(_ent (_in))))
				(_port(_int IDB2 12 0 94(_ent (_in))))
				(_port(_int OUDB 12 0 95(_ent (_out))))
			)
		)
		(init_perm_inv
			(_object
				(_port(_int INDB 3 0 48(_ent (_in))))
				(_port(_int OUDB 3 0 49(_ent (_out))))
			)
		)
		(perm_choice1
			(_object
				(_port(_int KEYIN 5 0 62(_ent (_in))))
				(_port(_int KEYST 5 0 63(_ent (_out))))
			)
		)
		(rotate1
			(_object
				(_port(_int IDB 8 0 74(_ent (_in))))
				(_port(_int ODB 8 0 75(_ent (_out))))
			)
		)
	)
	(_inst U1 0 117(_comp init_perm)
		(_port
			((INDB)(input_msg))
			((OUDB)(r1_state))
		)
		(_use(_ent . init_perm)
		)
	)
	(_inst U10 0 123(_comp rotate2)
		(_port
			((IDB(4))(rk_state1(9)))
			((IDB(3))(rk_state1(8)))
			((IDB(2))(rk_state1(7)))
			((IDB(1))(rk_state1(6)))
			((IDB(0))(rk_state1(5)))
			((ODB(4))(rk_state2(9)))
			((ODB(3))(rk_state2(8)))
			((ODB(2))(rk_state2(7)))
			((ODB(1))(rk_state2(6)))
			((ODB(0))(rk_state2(5)))
		)
		(_use(_ent . rotate2)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U11 0 137(_comp rotate2)
		(_port
			((IDB(4))(rk_state1(4)))
			((IDB(3))(rk_state1(3)))
			((IDB(2))(rk_state1(2)))
			((IDB(1))(rk_state1(1)))
			((IDB(0))(rk_state1(0)))
			((ODB(4))(rk_state2(4)))
			((ODB(3))(rk_state2(3)))
			((ODB(2))(rk_state2(2)))
			((ODB(1))(rk_state2(1)))
			((ODB(0))(rk_state2(0)))
		)
		(_use(_ent . rotate2)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U12 0 151(_comp perm_choice2)
		(_port
			((KSIN)(rk_state1))
			((RKEY)(round_key1))
		)
		(_use(_ent . perm_choice2)
		)
	)
	(_inst U13 0 157(_comp perm_choice2)
		(_port
			((KSIN)(rk_state2))
			((RKEY)(round_key2))
		)
		(_use(_ent . perm_choice2)
		)
	)
	(_inst U14 0 163(_comp key_mux)
		(_port
			((IN1)(round_key1))
			((IN2)(round_key2))
			((MODE)(cipher_mode))
			((SEL)(rk1))
		)
		(_use(_ent . key_mux)
		)
	)
	(_inst U15 0 171(_comp key_mux)
		(_port
			((IN1)(round_key2))
			((IN2)(round_key1))
			((MODE)(cipher_mode))
			((SEL)(rk2))
		)
		(_use(_ent . key_mux)
		)
	)
	(_inst U2 0 179(_comp round_func)
		(_port
			((INDB(3))(r1_state(3)))
			((INDB(2))(r1_state(2)))
			((INDB(1))(r1_state(1)))
			((INDB(0))(r1_state(0)))
			((INRK)(rk1))
			((OUDB)(BUS38))
		)
		(_use(_ent . round_func)
			(_port
				((INDB)(INDB))
				((INRK)(INRK))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U3 0 189(_comp xor_4)
		(_port
			((IDB1)(BUS38))
			((IDB2(3))(r1_state(7)))
			((IDB2(2))(r1_state(6)))
			((IDB2(1))(r1_state(5)))
			((IDB2(0))(r1_state(4)))
			((OUDB(3))(r2_state(3)))
			((OUDB(2))(r2_state(2)))
			((OUDB(1))(r2_state(1)))
			((OUDB(0))(r2_state(0)))
		)
		(_use(_ent . xor_4)
			(_port
				((IDB1)(IDB1))
				((IDB2)(IDB2))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U4 0 202(_comp round_func)
		(_port
			((INDB(3))(r2_state(3)))
			((INDB(2))(r2_state(2)))
			((INDB(1))(r2_state(1)))
			((INDB(0))(r2_state(0)))
			((INRK)(rk2))
			((OUDB)(BUS117))
		)
		(_use(_ent . round_func)
			(_port
				((INDB)(INDB))
				((INRK)(INRK))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U5 0 212(_comp xor_4)
		(_port
			((IDB1)(BUS117))
			((IDB2(3))(r1_state(3)))
			((IDB2(2))(r1_state(2)))
			((IDB2(1))(r1_state(1)))
			((IDB2(0))(r1_state(0)))
			((OUDB(3))(r2_state(7)))
			((OUDB(2))(r2_state(6)))
			((OUDB(1))(r2_state(5)))
			((OUDB(0))(r2_state(4)))
		)
		(_use(_ent . xor_4)
			(_port
				((IDB1)(IDB1))
				((IDB2)(IDB2))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U6 0 225(_comp init_perm_inv)
		(_port
			((INDB)(r2_state))
			((OUDB)(output_msg))
		)
		(_use(_ent . init_perm_inv)
		)
	)
	(_inst U7 0 231(_comp perm_choice1)
		(_port
			((KEYIN)(cipher_key))
			((KEYST)(rk_state0))
		)
		(_use(_ent . perm_choice1)
		)
	)
	(_inst U8 0 237(_comp rotate1)
		(_port
			((IDB(4))(rk_state0(9)))
			((IDB(3))(rk_state0(8)))
			((IDB(2))(rk_state0(7)))
			((IDB(1))(rk_state0(6)))
			((IDB(0))(rk_state0(5)))
			((ODB(4))(rk_state1(9)))
			((ODB(3))(rk_state1(8)))
			((ODB(2))(rk_state1(7)))
			((ODB(1))(rk_state1(6)))
			((ODB(0))(rk_state1(5)))
		)
		(_use(_ent . rotate1)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U9 0 251(_comp rotate1)
		(_port
			((IDB(4))(rk_state0(4)))
			((IDB(3))(rk_state0(3)))
			((IDB(2))(rk_state0(2)))
			((IDB(1))(rk_state0(1)))
			((IDB(0))(rk_state0(0)))
			((ODB(4))(rk_state1(4)))
			((ODB(3))(rk_state1(3)))
			((ODB(2))(rk_state1(2)))
			((ODB(1))(rk_state1(1)))
			((ODB(0))(rk_state1(0)))
		)
		(_use(_ent . rotate1)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int input_msg 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 30(_array -1((_dto i 9 i 0)))))
		(_port(_int cipher_key 1 0 30(_ent(_in))))
		(_port(_int cipher_mode -1 0 31(_ent(_in))))
		(_port(_int output_msg 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 68(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 86(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 87(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS117 13 0 101(_arch(_uni))))
		(_sig(_int BUS38 13 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int r1_state 14 0 103(_arch(_uni))))
		(_sig(_int r2_state 14 0 104(_arch(_uni))))
		(_sig(_int rk1 14 0 105(_arch(_uni))))
		(_sig(_int rk2 14 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1320 0 107(_array -1((_dto i 9 i 0)))))
		(_sig(_int rk_state0 15 0 107(_arch(_uni))))
		(_sig(_int rk_state1 15 0 108(_arch(_uni))))
		(_sig(_int rk_state2 15 0 109(_arch(_uni))))
		(_sig(_int round_key1 14 0 110(_arch(_uni))))
		(_sig(_int round_key2 14 0 111(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000064 55 1693          1698355268566 simple_des_full_tb_arch
(_unit VHDL(simple_des_full_tb 0 4(simple_des_full_tb_arch 0 7))
	(_version vef)
	(_time 1698355268567 2023.10.27 00:21:08)
	(_source(\../src/simple_des_full_tb.vhd\))
	(_parameters tan)
	(_code c4c29491c993c4d3c0c0879e90c192c2c0c2c1c3c7)
	(_ent
		(_time 1698355268556)
	)
	(_inst UUT 0 16(_ent . simple_des_full simple_des_full)
		(_port
			((input_msg)(input_msg))
			((cipher_key)(cipher_key))
			((cipher_mode)(cipher_mode))
			((output_msg)(output_msg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 8(_array -1((_dto i 7 i 0)))))
		(_sig(_int input_msg 0 0 8(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int cipher_key 1 0 9(_arch(_uni((_others(i 2)))))))
		(_sig(_int cipher_mode -1 0 10(_arch(_uni((i 2))))))
		(_sig(_int output_msg 0 0 11(_arch(_uni((_others(i 2)))))))
		(_sig(_int enc_res 0 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int dec_res 0 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(stim_gen(_arch 0 0 24(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751811 33751555)
		(33751554 50529027 515)
		(50463235 50463234)
		(33751555 33751555)
		(1953719636 540684576 543387205 543452769 543384900 1852141647 2019906592 1679848308 1869488239 1634541684 560489332)
		(50463491 50463235)
		(50463234 33686275 514)
		(33751811 50529027)
		(1953719636 540684832 543387205 543452769 543384900 1852141647 2019906592 1679848308 1869488239 1634541684 560489332)
	)
	(_model . simple_des_full_tb_arch 1 -1)
)
I 000055 55 1475          1698355280032 rf_expand_arch
(_unit VHDL(rf_expand 0 4(rf_expand_arch 0 11))
	(_version vef)
	(_time 1698355280033 2023.10.27 00:21:20)
	(_source(\../src/rf_expand.vhd\))
	(_parameters tan)
	(_code 91929a9e96c59387959389cac0979097c497959693)
	(_ent
		(_time 1698355268087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((OUDB(7))(INDB(0))))(_trgt(1(7)))(_sens(0(0))))))
			(line__15(_arch 1 0 15(_assignment(_alias((OUDB(6))(INDB(3))))(_trgt(1(6)))(_sens(0(3))))))
			(line__16(_arch 2 0 16(_assignment(_alias((OUDB(5))(INDB(2))))(_trgt(1(5)))(_sens(0(2))))))
			(line__17(_arch 3 0 17(_assignment(_alias((OUDB(4))(INDB(1))))(_trgt(1(4)))(_sens(0(1))))))
			(line__18(_arch 4 0 18(_assignment(_alias((OUDB(3))(INDB(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__19(_arch 5 0 19(_assignment(_alias((OUDB(2))(INDB(1))))(_trgt(1(2)))(_sens(0(1))))))
			(line__20(_arch 6 0 20(_assignment(_alias((OUDB(1))(INDB(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__21(_arch 7 0 21(_assignment(_alias((OUDB(0))(INDB(3))))(_trgt(1(0)))(_sens(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(3))(0(2))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_expand_arch 8 -1)
)
I 000054 55 688           1698355280276 rf_xor_8_arch
(_unit VHDL(rf_xor_8 0 4(rf_xor_8_arch 0 12))
	(_version vef)
	(_time 1698355280277 2023.10.27 00:21:20)
	(_source(\../src/rf_xor_8.vhd\))
	(_parameters tan)
	(_code 7b78287a2f2f796c73283d20287e2d78737c797d7d)
	(_ent
		(_time 1698355268287)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int IDB1 0 0 6(_ent(_in))))
		(_port(_int IDB2 0 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_xor_8_arch 1 -1)
)
I 000056 55 940           1698355280521 rf_subst_1_arch
(_unit VHDL(rf_subst_1 0 4(rf_subst_1_arch 0 11))
	(_version vef)
	(_time 1698355280522 2023.10.27 00:21:20)
	(_source(\../src/rf_subst_1.vhd\))
	(_parameters tan)
	(_code 75762574762177627773602f267276727170237674)
	(_ent
		(_time 1698355268180)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
		(50529026)
		(33686019)
		(514)
		(33686018)
		(50463490)
		(50528771)
		(33686275)
		(770)
		(50528770)
		(33751810)
		(33751555)
		(50529027)
		(515)
		(771)
	)
	(_model . rf_subst_1_arch 1 -1)
)
I 000056 55 954           1698355280763 rf_subst_2_arch
(_unit VHDL(rf_subst_2 0 4(rf_subst_2_arch 0 11))
	(_version vef)
	(_time 1698355280764 2023.10.27 00:21:20)
	(_source(\../src/rf_subst_2.vhd\))
	(_parameters tan)
	(_code 6f6c3e6f3f3b6d786d697a353c686c686b6a396c6d)
	(_ent
		(_time 1698355268234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50528770)
		(33751555)
		(50463491)
		(33751811)
		(514)
		(33751554)
		(50463490)
		(50528771)
		(33686275)
		(770)
		(50463234)
		(33686274)
		(50463235)
		(515)
		(771)
	)
	(_model . rf_subst_2_arch 1 -1)
)
I 000056 55 1014          1698355281009 rf_permute_arch
(_unit VHDL(rf_permute 0 4(rf_permute_arch 0 11))
	(_version vef)
	(_time 1698355281010 2023.10.27 00:21:21)
	(_source(\../src/rf_permute.vhd\))
	(_parameters tan)
	(_code 595a0f5a560d5b4e585e4c020a5f0d5e5c5e5d5f5c)
	(_ent
		(_time 1698355268131)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((OUDB(3))(INDB(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__15(_arch 1 0 15(_assignment(_alias((OUDB(2))(INDB(0))))(_trgt(1(2)))(_sens(0(0))))))
			(line__16(_arch 2 0 16(_assignment(_alias((OUDB(1))(INDB(1))))(_trgt(1(1)))(_sens(0(1))))))
			(line__17(_arch 3 0 17(_assignment(_alias((OUDB(0))(INDB(3))))(_trgt(1(0)))(_sens(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(0))(0(1))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_permute_arch 4 -1)
)
I 000056 55 1672          1698355281239 round_func_arch
(_unit VHDL(round_func 0 4(round_func_arch 0 12))
	(_version vef)
	(_time 1698355281240 2023.10.27 00:21:21)
	(_source(\../src/round_func.vhd\))
	(_parameters tan)
	(_code 44471346161215521242501d434242434142114247)
	(_ent
		(_time 1698355268499)
	)
	(_inst rf_exp 0 18(_ent . rf_expand rf_expand_arch)
		(_port
			((INDB)(INDB))
			((OUDB)(db_expanded))
		)
	)
	(_inst rf_xor_with_rk 0 24(_ent . rf_xor_8 rf_xor_8_arch)
		(_port
			((IDB1)(db_expanded))
			((IDB2)(INRK))
			((OUDB)(rf_state1))
		)
	)
	(_inst rf_s1 0 31(_ent . rf_subst_1 rf_subst_1_arch)
		(_port
			((INDB)(rf_state1(d_7_4)))
			((OUDB)(rf_state2(d_3_2)))
		)
	)
	(_inst rf_s2 0 37(_ent . rf_subst_2 rf_subst_2_arch)
		(_port
			((INDB)(rf_state1(d_3_0)))
			((OUDB)(rf_state2(d_1_0)))
		)
	)
	(_inst rf_perm 0 43(_ent . rf_permute rf_permute_arch)
		(_port
			((INDB)(rf_state2))
			((OUDB)(OUDB))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int INRK 1 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int db_expanded 2 0 13(_arch(_uni((_others(i 2)))))))
		(_sig(_int rf_state1 2 0 14(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int rf_state2 3 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1657          1698355281475 perm_choice1_arch
(_unit VHDL(perm_choice1 0 4(perm_choice1_arch 0 11))
	(_version vef)
	(_time 1698355281476 2023.10.27 00:21:21)
	(_source(\../src/perm_choice1.vhd\))
	(_parameters tan)
	(_code 2e2d782a7e7878387b2c68747c282628782827282d)
	(_ent
		(_time 1698355268005)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int KEYIN 0 0 6(_ent(_in))))
		(_port(_int KEYST 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((KEYST(9))(KEYIN(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__15(_arch 1 0 15(_assignment(_alias((KEYST(8))(KEYIN(5))))(_trgt(1(8)))(_sens(0(5))))))
			(line__16(_arch 2 0 16(_assignment(_alias((KEYST(7))(KEYIN(8))))(_trgt(1(7)))(_sens(0(8))))))
			(line__17(_arch 3 0 17(_assignment(_alias((KEYST(6))(KEYIN(3))))(_trgt(1(6)))(_sens(0(3))))))
			(line__18(_arch 4 0 18(_assignment(_alias((KEYST(5))(KEYIN(6))))(_trgt(1(5)))(_sens(0(6))))))
			(line__19(_arch 5 0 19(_assignment(_alias((KEYST(4))(KEYIN(0))))(_trgt(1(4)))(_sens(0(0))))))
			(line__20(_arch 6 0 20(_assignment(_alias((KEYST(3))(KEYIN(9))))(_trgt(1(3)))(_sens(0(9))))))
			(line__21(_arch 7 0 21(_assignment(_alias((KEYST(2))(KEYIN(1))))(_trgt(1(2)))(_sens(0(1))))))
			(line__22(_arch 8 0 22(_assignment(_alias((KEYST(1))(KEYIN(2))))(_trgt(1(1)))(_sens(0(2))))))
			(line__23(_arch 9 0 23(_assignment(_alias((KEYST(0))(KEYIN(4))))(_trgt(1(0)))(_sens(0(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))(0(5))(0(8))(0(3))(0(6))(0(0))(0(9))(0(1))(0(2))(0(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . perm_choice1_arch 10 -1)
)
I 000058 55 1511          1698355281715 perm_choice2_arch
(_unit VHDL(perm_choice2 0 4(perm_choice2_arch 0 11))
	(_version vef)
	(_time 1698355281716 2023.10.27 00:21:21)
	(_source(\../src/perm_choice2.vhd\))
	(_parameters tan)
	(_code 181a181f154e4e0e4d185e424a1e101e4e1e111e1b)
	(_ent
		(_time 1698355268050)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int KSIN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int RKEY 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((RKEY(7))(KSIN(4))))(_trgt(1(7)))(_sens(0(4))))))
			(line__15(_arch 1 0 15(_assignment(_alias((RKEY(6))(KSIN(7))))(_trgt(1(6)))(_sens(0(7))))))
			(line__16(_arch 2 0 16(_assignment(_alias((RKEY(5))(KSIN(3))))(_trgt(1(5)))(_sens(0(3))))))
			(line__17(_arch 3 0 17(_assignment(_alias((RKEY(4))(KSIN(6))))(_trgt(1(4)))(_sens(0(6))))))
			(line__18(_arch 4 0 18(_assignment(_alias((RKEY(3))(KSIN(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__19(_arch 5 0 19(_assignment(_alias((RKEY(2))(KSIN(5))))(_trgt(1(2)))(_sens(0(5))))))
			(line__20(_arch 6 0 20(_assignment(_alias((RKEY(1))(KSIN(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__21(_arch 7 0 21(_assignment(_alias((RKEY(0))(KSIN(1))))(_trgt(1(0)))(_sens(0(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(4))(0(7))(0(3))(0(6))(0(2))(0(5))(0(0))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . perm_choice2_arch 8 -1)
)
I 000053 55 688           1698355281965 rotate1_arch
(_unit VHDL(rotate1 0 4(rotate1_arch 0 11))
	(_version vef)
	(_time 1698355281966 2023.10.27 00:21:21)
	(_source(\../src/rotate1.vhd\))
	(_parameters tan)
	(_code 121011154644420413400648461113151014441516)
	(_ent
		(_time 1698355268337)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int IDB 0 0 6(_ent(_in))))
		(_port(_int ODB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((ODB)(IDB(d_3_0))(IDB(4))))(_trgt(1))(_sens(0(4))(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rotate1_arch 1 -1)
)
I 000053 55 696           1698355282203 rotate2_arch
(_unit VHDL(rotate2 0 4(rotate2_arch 0 11))
	(_version vef)
	(_time 1698355282204 2023.10.27 00:21:22)
	(_source(\../src/rotate2.vhd\))
	(_parameters tan)
	(_code 0c0e0c0a095a5c1a0d5e1856580f0e0b0e0a5a0b08)
	(_ent
		(_time 1698355268399)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int IDB 0 0 6(_ent(_in))))
		(_port(_int ODB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((ODB)(IDB(d_2_0))(IDB(d_4_3))))(_trgt(1))(_sens(0(d_4_3))(0(d_2_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rotate2_arch 1 -1)
)
I 000053 55 724           1698355282451 key_mux_arch
(_unit VHDL(key_mux 0 4(key_mux_arch 0 13))
	(_version vef)
	(_time 1698355282452 2023.10.27 00:21:22)
	(_source(\../src/key_mux.vhd\))
	(_parameters tan)
	(_code 0605570005505b135100425d52010e00540003010f)
	(_ent
		(_time 1698355267956)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int IN1 0 0 6(_ent(_in))))
		(_port(_int IN2 0 0 7(_ent(_in))))
		(_port(_int MODE -1 0 8(_ent(_in))))
		(_port(_int SEL 0 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . key_mux_arch 1 -1)
)
I 000055 55 1418          1698355282691 init_perm_arch
(_unit VHDL(init_perm 0 4(init_perm_arch 0 11))
	(_version vef)
	(_time 1698355282692 2023.10.27 00:21:22)
	(_source(\../src/init_perm.vhd\))
	(_parameters tan)
	(_code f1f2fba1a5a6ace6f4fdb7aaa0f7f4f6f3f7a5f7f8)
	(_ent
		(_time 1698355267873)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((OUDB(7))(INDB(6))))(_trgt(1(7)))(_sens(0(6))))))
			(line__19(_arch 1 0 19(_assignment(_alias((OUDB(6))(INDB(2))))(_trgt(1(6)))(_sens(0(2))))))
			(line__20(_arch 2 0 20(_assignment(_alias((OUDB(5))(INDB(5))))(_trgt(1(5)))(_sens(0(5))))))
			(line__21(_arch 3 0 21(_assignment(_alias((OUDB(4))(INDB(7))))(_trgt(1(4)))(_sens(0(7))))))
			(line__22(_arch 4 0 22(_assignment(_alias((OUDB(3))(INDB(4))))(_trgt(1(3)))(_sens(0(4))))))
			(line__23(_arch 5 0 23(_assignment(_alias((OUDB(2))(INDB(0))))(_trgt(1(2)))(_sens(0(0))))))
			(line__24(_arch 6 0 24(_assignment(_alias((OUDB(1))(INDB(3))))(_trgt(1(1)))(_sens(0(3))))))
			(line__25(_arch 7 0 25(_assignment(_alias((OUDB(0))(INDB(1))))(_trgt(1(0)))(_sens(0(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(6))(0(2))(0(5))(0(7))(0(4))(0(0))(0(3))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . init_perm_arch 8 -1)
)
I 000059 55 1434          1698355282938 init_perm_inv_arch
(_unit VHDL(init_perm_inv 0 4(init_perm_inv_arch 0 11))
	(_version vef)
	(_time 1698355282939 2023.10.27 00:21:22)
	(_source(\../src/init_perm_inv.vhd\))
	(_parameters tan)
	(_code ebe8e6b8ecbcb6fceee7adb0baedeeece9edbfeebd)
	(_ent
		(_time 1698355267917)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((OUDB(7))(INDB(4))))(_trgt(1(7)))(_sens(0(4))))))
			(line__19(_arch 1 0 19(_assignment(_alias((OUDB(6))(INDB(7))))(_trgt(1(6)))(_sens(0(7))))))
			(line__20(_arch 2 0 20(_assignment(_alias((OUDB(5))(INDB(5))))(_trgt(1(5)))(_sens(0(5))))))
			(line__21(_arch 3 0 21(_assignment(_alias((OUDB(4))(INDB(3))))(_trgt(1(4)))(_sens(0(3))))))
			(line__22(_arch 4 0 22(_assignment(_alias((OUDB(3))(INDB(1))))(_trgt(1(3)))(_sens(0(1))))))
			(line__23(_arch 5 0 23(_assignment(_alias((OUDB(2))(INDB(6))))(_trgt(1(2)))(_sens(0(6))))))
			(line__24(_arch 6 0 24(_assignment(_alias((OUDB(1))(INDB(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__25(_arch 7 0 25(_assignment(_alias((OUDB(0))(INDB(2))))(_trgt(1(0)))(_sens(0(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(4))(0(7))(0(5))(0(3))(0(1))(0(6))(0(0))(0(2))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . init_perm_inv_arch 8 -1)
)
I 000051 55 676           1698355283180 xor_4_arch
(_unit VHDL(xor_4 0 4(xor_4_arch 0 12))
	(_version vef)
	(_time 1698355283181 2023.10.27 00:21:23)
	(_source(\../src/xor_4.vhd\))
	(_parameters tan)
	(_code d5d7d887868383c08383c18e8cd383d2d7d083d6d1)
	(_ent
		(_time 1698355267628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int IDB1 0 0 6(_ent(_in))))
		(_port(_int IDB2 0 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_4_arch 1 -1)
)
I 000056 55 8016          1698355283530 simple_des_full
(_unit VHDL(simple_des_full 0 27(simple_des_full 0 36))
	(_version vef)
	(_time 1698355283531 2023.10.27 00:21:23)
	(_source(\../compile/simple_des_full.vhd\))
	(_parameters tan)
	(_code 3d3f3938606a3d2a6b3e7e6769386b3b393b383a3e)
	(_ent
		(_time 1698355268529)
	)
	(_comp
		(init_perm
			(_object
				(_port(_int INDB 2 0 42(_ent (_in))))
				(_port(_int OUDB 2 0 43(_ent (_out))))
			)
		)
		(rotate2
			(_object
				(_port(_int IDB 9 0 80(_ent (_in))))
				(_port(_int ODB 9 0 81(_ent (_out))))
			)
		)
		(perm_choice2
			(_object
				(_port(_int KSIN 6 0 68(_ent (_in))))
				(_port(_int RKEY 7 0 69(_ent (_out))))
			)
		)
		(key_mux
			(_object
				(_port(_int IN1 4 0 54(_ent (_in))))
				(_port(_int IN2 4 0 55(_ent (_in))))
				(_port(_int MODE -1 0 56(_ent (_in))))
				(_port(_int SEL 4 0 57(_ent (_out))))
			)
		)
		(round_func
			(_object
				(_port(_int INDB 10 0 86(_ent (_in))))
				(_port(_int INRK 11 0 87(_ent (_in))))
				(_port(_int OUDB 10 0 88(_ent (_out))))
			)
		)
		(xor_4
			(_object
				(_port(_int IDB1 12 0 93(_ent (_in))))
				(_port(_int IDB2 12 0 94(_ent (_in))))
				(_port(_int OUDB 12 0 95(_ent (_out))))
			)
		)
		(init_perm_inv
			(_object
				(_port(_int INDB 3 0 48(_ent (_in))))
				(_port(_int OUDB 3 0 49(_ent (_out))))
			)
		)
		(perm_choice1
			(_object
				(_port(_int KEYIN 5 0 62(_ent (_in))))
				(_port(_int KEYST 5 0 63(_ent (_out))))
			)
		)
		(rotate1
			(_object
				(_port(_int IDB 8 0 74(_ent (_in))))
				(_port(_int ODB 8 0 75(_ent (_out))))
			)
		)
	)
	(_inst U1 0 117(_comp init_perm)
		(_port
			((INDB)(input_msg))
			((OUDB)(r1_state))
		)
		(_use(_ent . init_perm)
		)
	)
	(_inst U10 0 123(_comp rotate2)
		(_port
			((IDB(4))(rk_state1(9)))
			((IDB(3))(rk_state1(8)))
			((IDB(2))(rk_state1(7)))
			((IDB(1))(rk_state1(6)))
			((IDB(0))(rk_state1(5)))
			((ODB(4))(rk_state2(9)))
			((ODB(3))(rk_state2(8)))
			((ODB(2))(rk_state2(7)))
			((ODB(1))(rk_state2(6)))
			((ODB(0))(rk_state2(5)))
		)
		(_use(_ent . rotate2)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U11 0 137(_comp rotate2)
		(_port
			((IDB(4))(rk_state1(4)))
			((IDB(3))(rk_state1(3)))
			((IDB(2))(rk_state1(2)))
			((IDB(1))(rk_state1(1)))
			((IDB(0))(rk_state1(0)))
			((ODB(4))(rk_state2(4)))
			((ODB(3))(rk_state2(3)))
			((ODB(2))(rk_state2(2)))
			((ODB(1))(rk_state2(1)))
			((ODB(0))(rk_state2(0)))
		)
		(_use(_ent . rotate2)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U12 0 151(_comp perm_choice2)
		(_port
			((KSIN)(rk_state1))
			((RKEY)(round_key1))
		)
		(_use(_ent . perm_choice2)
		)
	)
	(_inst U13 0 157(_comp perm_choice2)
		(_port
			((KSIN)(rk_state2))
			((RKEY)(round_key2))
		)
		(_use(_ent . perm_choice2)
		)
	)
	(_inst U14 0 163(_comp key_mux)
		(_port
			((IN1)(round_key1))
			((IN2)(round_key2))
			((MODE)(cipher_mode))
			((SEL)(rk1))
		)
		(_use(_ent . key_mux)
		)
	)
	(_inst U15 0 171(_comp key_mux)
		(_port
			((IN1)(round_key2))
			((IN2)(round_key1))
			((MODE)(cipher_mode))
			((SEL)(rk2))
		)
		(_use(_ent . key_mux)
		)
	)
	(_inst U2 0 179(_comp round_func)
		(_port
			((INDB(3))(r1_state(3)))
			((INDB(2))(r1_state(2)))
			((INDB(1))(r1_state(1)))
			((INDB(0))(r1_state(0)))
			((INRK)(rk1))
			((OUDB)(BUS38))
		)
		(_use(_ent . round_func)
			(_port
				((INDB)(INDB))
				((INRK)(INRK))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U3 0 189(_comp xor_4)
		(_port
			((IDB1)(BUS38))
			((IDB2(3))(r1_state(7)))
			((IDB2(2))(r1_state(6)))
			((IDB2(1))(r1_state(5)))
			((IDB2(0))(r1_state(4)))
			((OUDB(3))(r2_state(3)))
			((OUDB(2))(r2_state(2)))
			((OUDB(1))(r2_state(1)))
			((OUDB(0))(r2_state(0)))
		)
		(_use(_ent . xor_4)
			(_port
				((IDB1)(IDB1))
				((IDB2)(IDB2))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U4 0 202(_comp round_func)
		(_port
			((INDB(3))(r2_state(3)))
			((INDB(2))(r2_state(2)))
			((INDB(1))(r2_state(1)))
			((INDB(0))(r2_state(0)))
			((INRK)(rk2))
			((OUDB)(BUS117))
		)
		(_use(_ent . round_func)
			(_port
				((INDB)(INDB))
				((INRK)(INRK))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U5 0 212(_comp xor_4)
		(_port
			((IDB1)(BUS117))
			((IDB2(3))(r1_state(3)))
			((IDB2(2))(r1_state(2)))
			((IDB2(1))(r1_state(1)))
			((IDB2(0))(r1_state(0)))
			((OUDB(3))(r2_state(7)))
			((OUDB(2))(r2_state(6)))
			((OUDB(1))(r2_state(5)))
			((OUDB(0))(r2_state(4)))
		)
		(_use(_ent . xor_4)
			(_port
				((IDB1)(IDB1))
				((IDB2)(IDB2))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U6 0 225(_comp init_perm_inv)
		(_port
			((INDB)(r2_state))
			((OUDB)(output_msg))
		)
		(_use(_ent . init_perm_inv)
		)
	)
	(_inst U7 0 231(_comp perm_choice1)
		(_port
			((KEYIN)(cipher_key))
			((KEYST)(rk_state0))
		)
		(_use(_ent . perm_choice1)
		)
	)
	(_inst U8 0 237(_comp rotate1)
		(_port
			((IDB(4))(rk_state0(9)))
			((IDB(3))(rk_state0(8)))
			((IDB(2))(rk_state0(7)))
			((IDB(1))(rk_state0(6)))
			((IDB(0))(rk_state0(5)))
			((ODB(4))(rk_state1(9)))
			((ODB(3))(rk_state1(8)))
			((ODB(2))(rk_state1(7)))
			((ODB(1))(rk_state1(6)))
			((ODB(0))(rk_state1(5)))
		)
		(_use(_ent . rotate1)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U9 0 251(_comp rotate1)
		(_port
			((IDB(4))(rk_state0(4)))
			((IDB(3))(rk_state0(3)))
			((IDB(2))(rk_state0(2)))
			((IDB(1))(rk_state0(1)))
			((IDB(0))(rk_state0(0)))
			((ODB(4))(rk_state1(4)))
			((ODB(3))(rk_state1(3)))
			((ODB(2))(rk_state1(2)))
			((ODB(1))(rk_state1(1)))
			((ODB(0))(rk_state1(0)))
		)
		(_use(_ent . rotate1)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int input_msg 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 30(_array -1((_dto i 9 i 0)))))
		(_port(_int cipher_key 1 0 30(_ent(_in))))
		(_port(_int cipher_mode -1 0 31(_ent(_in))))
		(_port(_int output_msg 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 68(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 86(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 87(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS117 13 0 101(_arch(_uni))))
		(_sig(_int BUS38 13 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int r1_state 14 0 103(_arch(_uni))))
		(_sig(_int r2_state 14 0 104(_arch(_uni))))
		(_sig(_int rk1 14 0 105(_arch(_uni))))
		(_sig(_int rk2 14 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1320 0 107(_array -1((_dto i 9 i 0)))))
		(_sig(_int rk_state0 15 0 107(_arch(_uni))))
		(_sig(_int rk_state1 15 0 108(_arch(_uni))))
		(_sig(_int rk_state2 15 0 109(_arch(_uni))))
		(_sig(_int round_key1 14 0 110(_arch(_uni))))
		(_sig(_int round_key2 14 0 111(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000064 55 1693          1698355283991 simple_des_full_tb_arch
(_unit VHDL(simple_des_full_tb 0 4(simple_des_full_tb_arch 0 7))
	(_version vef)
	(_time 1698355283992 2023.10.27 00:21:23)
	(_source(\../src/simple_des_full_tb.vhd\))
	(_parameters tan)
	(_code 020008040955021506064158560754040604070501)
	(_ent
		(_time 1698355268555)
	)
	(_inst UUT 0 16(_ent . simple_des_full simple_des_full)
		(_port
			((input_msg)(input_msg))
			((cipher_key)(cipher_key))
			((cipher_mode)(cipher_mode))
			((output_msg)(output_msg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 8(_array -1((_dto i 7 i 0)))))
		(_sig(_int input_msg 0 0 8(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int cipher_key 1 0 9(_arch(_uni((_others(i 2)))))))
		(_sig(_int cipher_mode -1 0 10(_arch(_uni((i 2))))))
		(_sig(_int output_msg 0 0 11(_arch(_uni((_others(i 2)))))))
		(_sig(_int enc_res 0 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int dec_res 0 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(stim_gen(_arch 0 0 24(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751811 33751555)
		(33751554 50529027 515)
		(50463235 50463234)
		(33751555 33751555)
		(1953719636 540684576 543387205 543452769 543384900 1852141647 2019906592 1679848308 1869488239 1634541684 560489332)
		(50463491 50463235)
		(50463234 33686275 514)
		(33751811 50529027)
		(1953719636 540684832 543387205 543452769 543384900 1852141647 2019906592 1679848308 1869488239 1634541684 560489332)
	)
	(_model . simple_des_full_tb_arch 1 -1)
)
I 000051 55 676           1698355713586 xor_4_arch
(_unit VHDL(xor_4 0 4(xor_4_arch 0 12))
	(_version vef)
	(_time 1698355713587 2023.10.27 00:28:33)
	(_source(\../src/xor_4.vhd\))
	(_parameters tan)
	(_code 1b49141c1f4d4d0e4d4d0f40421d4d1c191e4d181f)
	(_ent
		(_time 1698355267628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int IDB1 0 0 6(_ent(_in))))
		(_port(_int IDB2 0 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_4_arch 1 -1)
)
I 000055 55 1418          1698355713612 init_perm_arch
(_unit VHDL(init_perm 0 4(init_perm_arch 0 11))
	(_version vef)
	(_time 1698355713613 2023.10.27 00:28:33)
	(_source(\../src/init_perm.vhd\))
	(_parameters tan)
	(_code 3b68353e3c6c662c3e377d606a3d3e3c393d6f3d32)
	(_ent
		(_time 1698355267873)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((OUDB(7))(INDB(6))))(_trgt(1(7)))(_sens(0(6))))))
			(line__19(_arch 1 0 19(_assignment(_alias((OUDB(6))(INDB(2))))(_trgt(1(6)))(_sens(0(2))))))
			(line__20(_arch 2 0 20(_assignment(_alias((OUDB(5))(INDB(5))))(_trgt(1(5)))(_sens(0(5))))))
			(line__21(_arch 3 0 21(_assignment(_alias((OUDB(4))(INDB(7))))(_trgt(1(4)))(_sens(0(7))))))
			(line__22(_arch 4 0 22(_assignment(_alias((OUDB(3))(INDB(4))))(_trgt(1(3)))(_sens(0(4))))))
			(line__23(_arch 5 0 23(_assignment(_alias((OUDB(2))(INDB(0))))(_trgt(1(2)))(_sens(0(0))))))
			(line__24(_arch 6 0 24(_assignment(_alias((OUDB(1))(INDB(3))))(_trgt(1(1)))(_sens(0(3))))))
			(line__25(_arch 7 0 25(_assignment(_alias((OUDB(0))(INDB(1))))(_trgt(1(0)))(_sens(0(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(6))(0(2))(0(5))(0(7))(0(4))(0(0))(0(3))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . init_perm_arch 8 -1)
)
I 000059 55 1434          1698355713633 init_perm_inv_arch
(_unit VHDL(init_perm_inv 0 4(init_perm_inv_arch 0 11))
	(_version vef)
	(_time 1698355713634 2023.10.27 00:28:33)
	(_source(\../src/init_perm_inv.vhd\))
	(_parameters tan)
	(_code 4a1944484e1d175d4f460c111b4c4f4d484c1e4f1c)
	(_ent
		(_time 1698355267917)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((OUDB(7))(INDB(4))))(_trgt(1(7)))(_sens(0(4))))))
			(line__19(_arch 1 0 19(_assignment(_alias((OUDB(6))(INDB(7))))(_trgt(1(6)))(_sens(0(7))))))
			(line__20(_arch 2 0 20(_assignment(_alias((OUDB(5))(INDB(5))))(_trgt(1(5)))(_sens(0(5))))))
			(line__21(_arch 3 0 21(_assignment(_alias((OUDB(4))(INDB(3))))(_trgt(1(4)))(_sens(0(3))))))
			(line__22(_arch 4 0 22(_assignment(_alias((OUDB(3))(INDB(1))))(_trgt(1(3)))(_sens(0(1))))))
			(line__23(_arch 5 0 23(_assignment(_alias((OUDB(2))(INDB(6))))(_trgt(1(2)))(_sens(0(6))))))
			(line__24(_arch 6 0 24(_assignment(_alias((OUDB(1))(INDB(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__25(_arch 7 0 25(_assignment(_alias((OUDB(0))(INDB(2))))(_trgt(1(0)))(_sens(0(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(4))(0(7))(0(5))(0(3))(0(1))(0(6))(0(0))(0(2))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . init_perm_inv_arch 8 -1)
)
I 000053 55 724           1698355713932 key_mux_arch
(_unit VHDL(key_mux 0 4(key_mux_arch 0 13))
	(_version vef)
	(_time 1698355713933 2023.10.27 00:28:33)
	(_source(\../src/key_mux.vhd\))
	(_parameters tan)
	(_code 7320297275252e662475372827747b75217576747a)
	(_ent
		(_time 1698355267956)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int IN1 0 0 6(_ent(_in))))
		(_port(_int IN2 0 0 7(_ent(_in))))
		(_port(_int MODE -1 0 8(_ent(_in))))
		(_port(_int SEL 0 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . key_mux_arch 1 -1)
)
I 000058 55 1657          1698355713961 perm_choice1_arch
(_unit VHDL(perm_choice1 0 4(perm_choice1_arch 0 11))
	(_version vef)
	(_time 1698355713962 2023.10.27 00:28:33)
	(_source(\../src/perm_choice1.vhd\))
	(_parameters tan)
	(_code 92c09a9d95c4c484c790d4c8c0949a94c4949b9491)
	(_ent
		(_time 1698355268005)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int KEYIN 0 0 6(_ent(_in))))
		(_port(_int KEYST 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((KEYST(9))(KEYIN(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__15(_arch 1 0 15(_assignment(_alias((KEYST(8))(KEYIN(5))))(_trgt(1(8)))(_sens(0(5))))))
			(line__16(_arch 2 0 16(_assignment(_alias((KEYST(7))(KEYIN(8))))(_trgt(1(7)))(_sens(0(8))))))
			(line__17(_arch 3 0 17(_assignment(_alias((KEYST(6))(KEYIN(3))))(_trgt(1(6)))(_sens(0(3))))))
			(line__18(_arch 4 0 18(_assignment(_alias((KEYST(5))(KEYIN(6))))(_trgt(1(5)))(_sens(0(6))))))
			(line__19(_arch 5 0 19(_assignment(_alias((KEYST(4))(KEYIN(0))))(_trgt(1(4)))(_sens(0(0))))))
			(line__20(_arch 6 0 20(_assignment(_alias((KEYST(3))(KEYIN(9))))(_trgt(1(3)))(_sens(0(9))))))
			(line__21(_arch 7 0 21(_assignment(_alias((KEYST(2))(KEYIN(1))))(_trgt(1(2)))(_sens(0(1))))))
			(line__22(_arch 8 0 22(_assignment(_alias((KEYST(1))(KEYIN(2))))(_trgt(1(1)))(_sens(0(2))))))
			(line__23(_arch 9 0 23(_assignment(_alias((KEYST(0))(KEYIN(4))))(_trgt(1(0)))(_sens(0(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))(0(5))(0(8))(0(3))(0(6))(0(0))(0(9))(0(1))(0(2))(0(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . perm_choice1_arch 10 -1)
)
I 000058 55 1511          1698355713993 perm_choice2_arch
(_unit VHDL(perm_choice2 0 4(perm_choice2_arch 0 11))
	(_version vef)
	(_time 1698355713994 2023.10.27 00:28:33)
	(_source(\../src/perm_choice2.vhd\))
	(_parameters tan)
	(_code b2e0bae6b5e4e4a4e7b2f4e8e0b4bab4e4b4bbb4b1)
	(_ent
		(_time 1698355268050)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int KSIN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int RKEY 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((RKEY(7))(KSIN(4))))(_trgt(1(7)))(_sens(0(4))))))
			(line__15(_arch 1 0 15(_assignment(_alias((RKEY(6))(KSIN(7))))(_trgt(1(6)))(_sens(0(7))))))
			(line__16(_arch 2 0 16(_assignment(_alias((RKEY(5))(KSIN(3))))(_trgt(1(5)))(_sens(0(3))))))
			(line__17(_arch 3 0 17(_assignment(_alias((RKEY(4))(KSIN(6))))(_trgt(1(4)))(_sens(0(6))))))
			(line__18(_arch 4 0 18(_assignment(_alias((RKEY(3))(KSIN(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__19(_arch 5 0 19(_assignment(_alias((RKEY(2))(KSIN(5))))(_trgt(1(2)))(_sens(0(5))))))
			(line__20(_arch 6 0 20(_assignment(_alias((RKEY(1))(KSIN(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__21(_arch 7 0 21(_assignment(_alias((RKEY(0))(KSIN(1))))(_trgt(1(0)))(_sens(0(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(4))(0(7))(0(3))(0(6))(0(2))(0(5))(0(0))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . perm_choice2_arch 8 -1)
)
I 000055 55 1475          1698355714021 rf_expand_arch
(_unit VHDL(rf_expand 0 4(rf_expand_arch 0 11))
	(_version vef)
	(_time 1698355714022 2023.10.27 00:28:34)
	(_source(\../src/rf_expand.vhd\))
	(_parameters tan)
	(_code d183db83d685d3c7d5d3c98a80d7d0d784d7d5d6d3)
	(_ent
		(_time 1698355268087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((OUDB(7))(INDB(0))))(_trgt(1(7)))(_sens(0(0))))))
			(line__15(_arch 1 0 15(_assignment(_alias((OUDB(6))(INDB(3))))(_trgt(1(6)))(_sens(0(3))))))
			(line__16(_arch 2 0 16(_assignment(_alias((OUDB(5))(INDB(2))))(_trgt(1(5)))(_sens(0(2))))))
			(line__17(_arch 3 0 17(_assignment(_alias((OUDB(4))(INDB(1))))(_trgt(1(4)))(_sens(0(1))))))
			(line__18(_arch 4 0 18(_assignment(_alias((OUDB(3))(INDB(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__19(_arch 5 0 19(_assignment(_alias((OUDB(2))(INDB(1))))(_trgt(1(2)))(_sens(0(1))))))
			(line__20(_arch 6 0 20(_assignment(_alias((OUDB(1))(INDB(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__21(_arch 7 0 21(_assignment(_alias((OUDB(0))(INDB(3))))(_trgt(1(0)))(_sens(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(3))(0(2))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_expand_arch 8 -1)
)
I 000056 55 1014          1698355714052 rf_permute_arch
(_unit VHDL(rf_permute 0 4(rf_permute_arch 0 11))
	(_version vef)
	(_time 1698355714053 2023.10.27 00:28:34)
	(_source(\../src/rf_permute.vhd\))
	(_parameters tan)
	(_code f0a2faa0f6a4f2e7f1f7e5aba3f6a4f7f5f7f4f6f5)
	(_ent
		(_time 1698355268131)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((OUDB(3))(INDB(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__15(_arch 1 0 15(_assignment(_alias((OUDB(2))(INDB(0))))(_trgt(1(2)))(_sens(0(0))))))
			(line__16(_arch 2 0 16(_assignment(_alias((OUDB(1))(INDB(1))))(_trgt(1(1)))(_sens(0(1))))))
			(line__17(_arch 3 0 17(_assignment(_alias((OUDB(0))(INDB(3))))(_trgt(1(0)))(_sens(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(0))(0(1))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_permute_arch 4 -1)
)
I 000056 55 940           1698355714082 rf_subst_1_arch
(_unit VHDL(rf_subst_1 0 4(rf_subst_1_arch 0 11))
	(_version vef)
	(_time 1698355714083 2023.10.27 00:28:34)
	(_source(\../src/rf_subst_1.vhd\))
	(_parameters tan)
	(_code 0f5d04095f5b0d180d091a555c080c080b0a590c0e)
	(_ent
		(_time 1698355268180)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
		(50529026)
		(33686019)
		(514)
		(33686018)
		(50463490)
		(50528771)
		(33686275)
		(770)
		(50528770)
		(33751810)
		(33751555)
		(50529027)
		(515)
		(771)
	)
	(_model . rf_subst_1_arch 1 -1)
)
I 000056 55 954           1698355714106 rf_subst_2_arch
(_unit VHDL(rf_subst_2 0 4(rf_subst_2_arch 0 11))
	(_version vef)
	(_time 1698355714107 2023.10.27 00:28:34)
	(_source(\../src/rf_subst_2.vhd\))
	(_parameters tan)
	(_code 1f4d14184f4b1d081d190a454c181c181b1a491c1d)
	(_ent
		(_time 1698355268234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50528770)
		(33751555)
		(50463491)
		(33751811)
		(514)
		(33751554)
		(50463490)
		(50528771)
		(33686275)
		(770)
		(50463234)
		(33686274)
		(50463235)
		(515)
		(771)
	)
	(_model . rf_subst_2_arch 1 -1)
)
I 000054 55 688           1698355714122 rf_xor_8_arch
(_unit VHDL(rf_xor_8 0 4(rf_xor_8_arch 0 12))
	(_version vef)
	(_time 1698355714123 2023.10.27 00:28:34)
	(_source(\../src/rf_xor_8.vhd\))
	(_parameters tan)
	(_code 2f7d242b7f7b2d38277c69747c2a792c27282d2929)
	(_ent
		(_time 1698355268287)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int IDB1 0 0 6(_ent(_in))))
		(_port(_int IDB2 0 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_xor_8_arch 1 -1)
)
I 000053 55 688           1698355714139 rotate1_arch
(_unit VHDL(rotate1 0 4(rotate1_arch 0 11))
	(_version vef)
	(_time 1698355714140 2023.10.27 00:28:34)
	(_source(\../src/rotate1.vhd\))
	(_parameters tan)
	(_code 3e6c353b3d686e283f6c2a646a3d3f393c3868393a)
	(_ent
		(_time 1698355268337)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int IDB 0 0 6(_ent(_in))))
		(_port(_int ODB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((ODB)(IDB(d_3_0))(IDB(4))))(_trgt(1))(_sens(0(4))(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rotate1_arch 1 -1)
)
I 000053 55 696           1698355714168 rotate2_arch
(_unit VHDL(rotate2 0 4(rotate2_arch 0 11))
	(_version vef)
	(_time 1698355714169 2023.10.27 00:28:34)
	(_source(\../src/rotate2.vhd\))
	(_parameters tan)
	(_code 5e0c555d5d080e485f0c4a040a5d5c595c5808595a)
	(_ent
		(_time 1698355268399)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int IDB 0 0 6(_ent(_in))))
		(_port(_int ODB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((ODB)(IDB(d_2_0))(IDB(d_4_3))))(_trgt(1))(_sens(0(d_4_3))(0(d_2_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rotate2_arch 1 -1)
)
I 000056 55 1672          1698355714198 round_func_arch
(_unit VHDL(round_func 0 4(round_func_arch 0 12))
	(_version vef)
	(_time 1698355714199 2023.10.27 00:28:34)
	(_source(\../src/round_func.vhd\))
	(_parameters tan)
	(_code 7d2f767c7f2b2c6b2b7b69247a7b7b7a787b287b7e)
	(_ent
		(_time 1698355268499)
	)
	(_inst rf_exp 0 18(_ent . rf_expand rf_expand_arch)
		(_port
			((INDB)(INDB))
			((OUDB)(db_expanded))
		)
	)
	(_inst rf_xor_with_rk 0 24(_ent . rf_xor_8 rf_xor_8_arch)
		(_port
			((IDB1)(db_expanded))
			((IDB2)(INRK))
			((OUDB)(rf_state1))
		)
	)
	(_inst rf_s1 0 31(_ent . rf_subst_1 rf_subst_1_arch)
		(_port
			((INDB)(rf_state1(d_7_4)))
			((OUDB)(rf_state2(d_3_2)))
		)
	)
	(_inst rf_s2 0 37(_ent . rf_subst_2 rf_subst_2_arch)
		(_port
			((INDB)(rf_state1(d_3_0)))
			((OUDB)(rf_state2(d_1_0)))
		)
	)
	(_inst rf_perm 0 43(_ent . rf_permute rf_permute_arch)
		(_port
			((INDB)(rf_state2))
			((OUDB)(OUDB))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int INRK 1 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int db_expanded 2 0 13(_arch(_uni((_others(i 2)))))))
		(_sig(_int rf_state1 2 0 14(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int rf_state2 3 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 8016          1698355714204 simple_des_full
(_unit VHDL(simple_des_full 0 27(simple_des_full 0 36))
	(_version vef)
	(_time 1698355714205 2023.10.27 00:28:34)
	(_source(\../compile/simple_des_full.vhd\))
	(_parameters tan)
	(_code 8cde8682d6db8c9bda8fcfd6d889da8a888a898b8f)
	(_ent
		(_time 1698355268529)
	)
	(_comp
		(init_perm
			(_object
				(_port(_int INDB 2 0 42(_ent (_in))))
				(_port(_int OUDB 2 0 43(_ent (_out))))
			)
		)
		(rotate2
			(_object
				(_port(_int IDB 9 0 80(_ent (_in))))
				(_port(_int ODB 9 0 81(_ent (_out))))
			)
		)
		(perm_choice2
			(_object
				(_port(_int KSIN 6 0 68(_ent (_in))))
				(_port(_int RKEY 7 0 69(_ent (_out))))
			)
		)
		(key_mux
			(_object
				(_port(_int IN1 4 0 54(_ent (_in))))
				(_port(_int IN2 4 0 55(_ent (_in))))
				(_port(_int MODE -1 0 56(_ent (_in))))
				(_port(_int SEL 4 0 57(_ent (_out))))
			)
		)
		(round_func
			(_object
				(_port(_int INDB 10 0 86(_ent (_in))))
				(_port(_int INRK 11 0 87(_ent (_in))))
				(_port(_int OUDB 10 0 88(_ent (_out))))
			)
		)
		(xor_4
			(_object
				(_port(_int IDB1 12 0 93(_ent (_in))))
				(_port(_int IDB2 12 0 94(_ent (_in))))
				(_port(_int OUDB 12 0 95(_ent (_out))))
			)
		)
		(init_perm_inv
			(_object
				(_port(_int INDB 3 0 48(_ent (_in))))
				(_port(_int OUDB 3 0 49(_ent (_out))))
			)
		)
		(perm_choice1
			(_object
				(_port(_int KEYIN 5 0 62(_ent (_in))))
				(_port(_int KEYST 5 0 63(_ent (_out))))
			)
		)
		(rotate1
			(_object
				(_port(_int IDB 8 0 74(_ent (_in))))
				(_port(_int ODB 8 0 75(_ent (_out))))
			)
		)
	)
	(_inst U1 0 117(_comp init_perm)
		(_port
			((INDB)(input_msg))
			((OUDB)(r1_state))
		)
		(_use(_ent . init_perm)
		)
	)
	(_inst U10 0 123(_comp rotate2)
		(_port
			((IDB(4))(rk_state1(9)))
			((IDB(3))(rk_state1(8)))
			((IDB(2))(rk_state1(7)))
			((IDB(1))(rk_state1(6)))
			((IDB(0))(rk_state1(5)))
			((ODB(4))(rk_state2(9)))
			((ODB(3))(rk_state2(8)))
			((ODB(2))(rk_state2(7)))
			((ODB(1))(rk_state2(6)))
			((ODB(0))(rk_state2(5)))
		)
		(_use(_ent . rotate2)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U11 0 137(_comp rotate2)
		(_port
			((IDB(4))(rk_state1(4)))
			((IDB(3))(rk_state1(3)))
			((IDB(2))(rk_state1(2)))
			((IDB(1))(rk_state1(1)))
			((IDB(0))(rk_state1(0)))
			((ODB(4))(rk_state2(4)))
			((ODB(3))(rk_state2(3)))
			((ODB(2))(rk_state2(2)))
			((ODB(1))(rk_state2(1)))
			((ODB(0))(rk_state2(0)))
		)
		(_use(_ent . rotate2)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U12 0 151(_comp perm_choice2)
		(_port
			((KSIN)(rk_state1))
			((RKEY)(round_key1))
		)
		(_use(_ent . perm_choice2)
		)
	)
	(_inst U13 0 157(_comp perm_choice2)
		(_port
			((KSIN)(rk_state2))
			((RKEY)(round_key2))
		)
		(_use(_ent . perm_choice2)
		)
	)
	(_inst U14 0 163(_comp key_mux)
		(_port
			((IN1)(round_key1))
			((IN2)(round_key2))
			((MODE)(cipher_mode))
			((SEL)(rk1))
		)
		(_use(_ent . key_mux)
		)
	)
	(_inst U15 0 171(_comp key_mux)
		(_port
			((IN1)(round_key2))
			((IN2)(round_key1))
			((MODE)(cipher_mode))
			((SEL)(rk2))
		)
		(_use(_ent . key_mux)
		)
	)
	(_inst U2 0 179(_comp round_func)
		(_port
			((INDB(3))(r1_state(3)))
			((INDB(2))(r1_state(2)))
			((INDB(1))(r1_state(1)))
			((INDB(0))(r1_state(0)))
			((INRK)(rk1))
			((OUDB)(BUS38))
		)
		(_use(_ent . round_func)
			(_port
				((INDB)(INDB))
				((INRK)(INRK))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U3 0 189(_comp xor_4)
		(_port
			((IDB1)(BUS38))
			((IDB2(3))(r1_state(7)))
			((IDB2(2))(r1_state(6)))
			((IDB2(1))(r1_state(5)))
			((IDB2(0))(r1_state(4)))
			((OUDB(3))(r2_state(3)))
			((OUDB(2))(r2_state(2)))
			((OUDB(1))(r2_state(1)))
			((OUDB(0))(r2_state(0)))
		)
		(_use(_ent . xor_4)
			(_port
				((IDB1)(IDB1))
				((IDB2)(IDB2))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U4 0 202(_comp round_func)
		(_port
			((INDB(3))(r2_state(3)))
			((INDB(2))(r2_state(2)))
			((INDB(1))(r2_state(1)))
			((INDB(0))(r2_state(0)))
			((INRK)(rk2))
			((OUDB)(BUS117))
		)
		(_use(_ent . round_func)
			(_port
				((INDB)(INDB))
				((INRK)(INRK))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U5 0 212(_comp xor_4)
		(_port
			((IDB1)(BUS117))
			((IDB2(3))(r1_state(3)))
			((IDB2(2))(r1_state(2)))
			((IDB2(1))(r1_state(1)))
			((IDB2(0))(r1_state(0)))
			((OUDB(3))(r2_state(7)))
			((OUDB(2))(r2_state(6)))
			((OUDB(1))(r2_state(5)))
			((OUDB(0))(r2_state(4)))
		)
		(_use(_ent . xor_4)
			(_port
				((IDB1)(IDB1))
				((IDB2)(IDB2))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U6 0 225(_comp init_perm_inv)
		(_port
			((INDB)(r2_state))
			((OUDB)(output_msg))
		)
		(_use(_ent . init_perm_inv)
		)
	)
	(_inst U7 0 231(_comp perm_choice1)
		(_port
			((KEYIN)(cipher_key))
			((KEYST)(rk_state0))
		)
		(_use(_ent . perm_choice1)
		)
	)
	(_inst U8 0 237(_comp rotate1)
		(_port
			((IDB(4))(rk_state0(9)))
			((IDB(3))(rk_state0(8)))
			((IDB(2))(rk_state0(7)))
			((IDB(1))(rk_state0(6)))
			((IDB(0))(rk_state0(5)))
			((ODB(4))(rk_state1(9)))
			((ODB(3))(rk_state1(8)))
			((ODB(2))(rk_state1(7)))
			((ODB(1))(rk_state1(6)))
			((ODB(0))(rk_state1(5)))
		)
		(_use(_ent . rotate1)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U9 0 251(_comp rotate1)
		(_port
			((IDB(4))(rk_state0(4)))
			((IDB(3))(rk_state0(3)))
			((IDB(2))(rk_state0(2)))
			((IDB(1))(rk_state0(1)))
			((IDB(0))(rk_state0(0)))
			((ODB(4))(rk_state1(4)))
			((ODB(3))(rk_state1(3)))
			((ODB(2))(rk_state1(2)))
			((ODB(1))(rk_state1(1)))
			((ODB(0))(rk_state1(0)))
		)
		(_use(_ent . rotate1)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int input_msg 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 30(_array -1((_dto i 9 i 0)))))
		(_port(_int cipher_key 1 0 30(_ent(_in))))
		(_port(_int cipher_mode -1 0 31(_ent(_in))))
		(_port(_int output_msg 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 68(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 86(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 87(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS117 13 0 101(_arch(_uni))))
		(_sig(_int BUS38 13 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int r1_state 14 0 103(_arch(_uni))))
		(_sig(_int r2_state 14 0 104(_arch(_uni))))
		(_sig(_int rk1 14 0 105(_arch(_uni))))
		(_sig(_int rk2 14 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1320 0 107(_array -1((_dto i 9 i 0)))))
		(_sig(_int rk_state0 15 0 107(_arch(_uni))))
		(_sig(_int rk_state1 15 0 108(_arch(_uni))))
		(_sig(_int rk_state2 15 0 109(_arch(_uni))))
		(_sig(_int round_key1 14 0 110(_arch(_uni))))
		(_sig(_int round_key2 14 0 111(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000064 55 1920          1698355714215 simple_des_full_tb_arch
(_unit VHDL(simple_des_full_tb 0 4(simple_des_full_tb_arch 0 7))
	(_version vef)
	(_time 1698355714216 2023.10.27 00:28:34)
	(_source(\../src/simple_des_full_tb.vhd\))
	(_parameters tan)
	(_code 8cde8682d6db8c9b8f8dcfd6d889da8a888a898b8f)
	(_ent
		(_time 1698355268555)
	)
	(_inst UUT 0 16(_ent . simple_des_full simple_des_full)
		(_port
			((input_msg)(input_msg))
			((cipher_key)(cipher_key))
			((cipher_mode)(cipher_mode))
			((output_msg)(output_msg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 8(_array -1((_dto i 7 i 0)))))
		(_sig(_int input_msg 0 0 8(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int cipher_key 1 0 9(_arch(_uni((_others(i 2)))))))
		(_sig(_int cipher_mode -1 0 10(_arch(_uni((i 2))))))
		(_sig(_int output_msg 0 0 11(_arch(_uni((_others(i 2)))))))
		(_sig(_int enc_res 0 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int dec_res 0 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(stim_gen(_arch 0 0 24(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751811 33751555)
		(33751554 50529027 515)
		(50463235 50463491)
		(1953719636 540684576 543387205 1852141647 2019906592 1868832884 1953459744 1952541984 2189411)
		(50463235 50463234)
		(50528770 50463490)
		(1953719636 540684576 543384900 1936682051 1700012133 1679848568 1869488239 1634541684 560489332)
		(50463491 50463235)
		(50463234 33686275 514)
		(50463234 50463490)
		(1953719636 540684832 543387205 1852141647 2019906592 1868832884 1953459744 1952541984 2189411)
		(33751811 50529027)
		(50529026 50529027)
		(1953719636 540684832 543384900 1936682051 1700012133 1679848568 1869488239 1634541684 560489332)
	)
	(_model . simple_des_full_tb_arch 1 -1)
)
I 000055 55 1475          1698355720690 rf_expand_arch
(_unit VHDL(rf_expand 0 4(rf_expand_arch 0 11))
	(_version vef)
	(_time 1698355720691 2023.10.27 00:28:40)
	(_source(\../src/rf_expand.vhd\))
	(_parameters tan)
	(_code e1e6e1b2e6b5e3f7e5e3f9bab0e7e0e7b4e7e5e6e3)
	(_ent
		(_time 1698355268087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((OUDB(7))(INDB(0))))(_trgt(1(7)))(_sens(0(0))))))
			(line__15(_arch 1 0 15(_assignment(_alias((OUDB(6))(INDB(3))))(_trgt(1(6)))(_sens(0(3))))))
			(line__16(_arch 2 0 16(_assignment(_alias((OUDB(5))(INDB(2))))(_trgt(1(5)))(_sens(0(2))))))
			(line__17(_arch 3 0 17(_assignment(_alias((OUDB(4))(INDB(1))))(_trgt(1(4)))(_sens(0(1))))))
			(line__18(_arch 4 0 18(_assignment(_alias((OUDB(3))(INDB(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__19(_arch 5 0 19(_assignment(_alias((OUDB(2))(INDB(1))))(_trgt(1(2)))(_sens(0(1))))))
			(line__20(_arch 6 0 20(_assignment(_alias((OUDB(1))(INDB(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__21(_arch 7 0 21(_assignment(_alias((OUDB(0))(INDB(3))))(_trgt(1(0)))(_sens(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(3))(0(2))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_expand_arch 8 -1)
)
I 000054 55 688           1698355720968 rf_xor_8_arch
(_unit VHDL(rf_xor_8 0 4(rf_xor_8_arch 0 12))
	(_version vef)
	(_time 1698355720969 2023.10.27 00:28:40)
	(_source(\../src/rf_xor_8.vhd\))
	(_parameters tan)
	(_code eaedebb9bdbee8fde2b9acb1b9efbce9e2ede8ecec)
	(_ent
		(_time 1698355268287)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int IDB1 0 0 6(_ent(_in))))
		(_port(_int IDB2 0 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_xor_8_arch 1 -1)
)
I 000056 55 940           1698355721260 rf_subst_1_arch
(_unit VHDL(rf_subst_1 0 4(rf_subst_1_arch 0 11))
	(_version vef)
	(_time 1698355721261 2023.10.27 00:28:41)
	(_source(\../src/rf_subst_1.vhd\))
	(_parameters tan)
	(_code 131414141647110411150649401410141716451012)
	(_ent
		(_time 1698355268180)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
		(50529026)
		(33686019)
		(514)
		(33686018)
		(50463490)
		(50528771)
		(33686275)
		(770)
		(50528770)
		(33751810)
		(33751555)
		(50529027)
		(515)
		(771)
	)
	(_model . rf_subst_1_arch 1 -1)
)
I 000056 55 954           1698355721538 rf_subst_2_arch
(_unit VHDL(rf_subst_2 0 4(rf_subst_2_arch 0 11))
	(_version vef)
	(_time 1698355721539 2023.10.27 00:28:41)
	(_source(\../src/rf_subst_2.vhd\))
	(_parameters tan)
	(_code 2d2a29297f792f3a2f2b38777e2a2e2a29287b2e2f)
	(_ent
		(_time 1698355268234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50528770)
		(33751555)
		(50463491)
		(33751811)
		(514)
		(33751554)
		(50463490)
		(50528771)
		(33686275)
		(770)
		(50463234)
		(33686274)
		(50463235)
		(515)
		(771)
	)
	(_model . rf_subst_2_arch 1 -1)
)
I 000056 55 1014          1698355721814 rf_permute_arch
(_unit VHDL(rf_permute 0 4(rf_permute_arch 0 11))
	(_version vef)
	(_time 1698355721815 2023.10.27 00:28:41)
	(_source(\../src/rf_permute.vhd\))
	(_parameters tan)
	(_code 46414344461244514741531d154012414341424043)
	(_ent
		(_time 1698355268131)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((OUDB(3))(INDB(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__15(_arch 1 0 15(_assignment(_alias((OUDB(2))(INDB(0))))(_trgt(1(2)))(_sens(0(0))))))
			(line__16(_arch 2 0 16(_assignment(_alias((OUDB(1))(INDB(1))))(_trgt(1(1)))(_sens(0(1))))))
			(line__17(_arch 3 0 17(_assignment(_alias((OUDB(0))(INDB(3))))(_trgt(1(0)))(_sens(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(0))(0(1))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_permute_arch 4 -1)
)
I 000056 55 1672          1698355722088 round_func_arch
(_unit VHDL(round_func 0 4(round_func_arch 0 12))
	(_version vef)
	(_time 1698355722089 2023.10.27 00:28:42)
	(_source(\../src/round_func.vhd\))
	(_parameters tan)
	(_code 4f48454d4f191e5919495b16484949484a491a494c)
	(_ent
		(_time 1698355268499)
	)
	(_inst rf_exp 0 18(_ent . rf_expand rf_expand_arch)
		(_port
			((INDB)(INDB))
			((OUDB)(db_expanded))
		)
	)
	(_inst rf_xor_with_rk 0 24(_ent . rf_xor_8 rf_xor_8_arch)
		(_port
			((IDB1)(db_expanded))
			((IDB2)(INRK))
			((OUDB)(rf_state1))
		)
	)
	(_inst rf_s1 0 31(_ent . rf_subst_1 rf_subst_1_arch)
		(_port
			((INDB)(rf_state1(d_7_4)))
			((OUDB)(rf_state2(d_3_2)))
		)
	)
	(_inst rf_s2 0 37(_ent . rf_subst_2 rf_subst_2_arch)
		(_port
			((INDB)(rf_state1(d_3_0)))
			((OUDB)(rf_state2(d_1_0)))
		)
	)
	(_inst rf_perm 0 43(_ent . rf_permute rf_permute_arch)
		(_port
			((INDB)(rf_state2))
			((OUDB)(OUDB))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int INRK 1 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int db_expanded 2 0 13(_arch(_uni((_others(i 2)))))))
		(_sig(_int rf_state1 2 0 14(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int rf_state2 3 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1657          1698355722347 perm_choice1_arch
(_unit VHDL(perm_choice1 0 4(perm_choice1_arch 0 11))
	(_version vef)
	(_time 1698355722348 2023.10.27 00:28:42)
	(_source(\../src/perm_choice1.vhd\))
	(_parameters tan)
	(_code 595e505a550f0f4f0c5b1f030b5f515f0f5f505f5a)
	(_ent
		(_time 1698355268005)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int KEYIN 0 0 6(_ent(_in))))
		(_port(_int KEYST 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((KEYST(9))(KEYIN(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__15(_arch 1 0 15(_assignment(_alias((KEYST(8))(KEYIN(5))))(_trgt(1(8)))(_sens(0(5))))))
			(line__16(_arch 2 0 16(_assignment(_alias((KEYST(7))(KEYIN(8))))(_trgt(1(7)))(_sens(0(8))))))
			(line__17(_arch 3 0 17(_assignment(_alias((KEYST(6))(KEYIN(3))))(_trgt(1(6)))(_sens(0(3))))))
			(line__18(_arch 4 0 18(_assignment(_alias((KEYST(5))(KEYIN(6))))(_trgt(1(5)))(_sens(0(6))))))
			(line__19(_arch 5 0 19(_assignment(_alias((KEYST(4))(KEYIN(0))))(_trgt(1(4)))(_sens(0(0))))))
			(line__20(_arch 6 0 20(_assignment(_alias((KEYST(3))(KEYIN(9))))(_trgt(1(3)))(_sens(0(9))))))
			(line__21(_arch 7 0 21(_assignment(_alias((KEYST(2))(KEYIN(1))))(_trgt(1(2)))(_sens(0(1))))))
			(line__22(_arch 8 0 22(_assignment(_alias((KEYST(1))(KEYIN(2))))(_trgt(1(1)))(_sens(0(2))))))
			(line__23(_arch 9 0 23(_assignment(_alias((KEYST(0))(KEYIN(4))))(_trgt(1(0)))(_sens(0(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))(0(5))(0(8))(0(3))(0(6))(0(0))(0(9))(0(1))(0(2))(0(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . perm_choice1_arch 10 -1)
)
I 000058 55 1511          1698355722616 perm_choice2_arch
(_unit VHDL(perm_choice2 0 4(perm_choice2_arch 0 11))
	(_version vef)
	(_time 1698355722617 2023.10.27 00:28:42)
	(_source(\../src/perm_choice2.vhd\))
	(_parameters tan)
	(_code 63643263653535753663253931656b6535656a6560)
	(_ent
		(_time 1698355268050)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int KSIN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int RKEY 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((RKEY(7))(KSIN(4))))(_trgt(1(7)))(_sens(0(4))))))
			(line__15(_arch 1 0 15(_assignment(_alias((RKEY(6))(KSIN(7))))(_trgt(1(6)))(_sens(0(7))))))
			(line__16(_arch 2 0 16(_assignment(_alias((RKEY(5))(KSIN(3))))(_trgt(1(5)))(_sens(0(3))))))
			(line__17(_arch 3 0 17(_assignment(_alias((RKEY(4))(KSIN(6))))(_trgt(1(4)))(_sens(0(6))))))
			(line__18(_arch 4 0 18(_assignment(_alias((RKEY(3))(KSIN(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__19(_arch 5 0 19(_assignment(_alias((RKEY(2))(KSIN(5))))(_trgt(1(2)))(_sens(0(5))))))
			(line__20(_arch 6 0 20(_assignment(_alias((RKEY(1))(KSIN(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__21(_arch 7 0 21(_assignment(_alias((RKEY(0))(KSIN(1))))(_trgt(1(0)))(_sens(0(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(4))(0(7))(0(3))(0(6))(0(2))(0(5))(0(0))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . perm_choice2_arch 8 -1)
)
I 000053 55 688           1698355722880 rotate1_arch
(_unit VHDL(rotate1 0 4(rotate1_arch 0 11))
	(_version vef)
	(_time 1698355722881 2023.10.27 00:28:42)
	(_source(\../src/rotate1.vhd\))
	(_parameters tan)
	(_code 6c6b3c6c693a3c7a6d3e7836386f6d6b6e6a3a6b68)
	(_ent
		(_time 1698355268337)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int IDB 0 0 6(_ent(_in))))
		(_port(_int ODB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((ODB)(IDB(d_3_0))(IDB(4))))(_trgt(1))(_sens(0(4))(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rotate1_arch 1 -1)
)
I 000053 55 696           1698355723154 rotate2_arch
(_unit VHDL(rotate2 0 4(rotate2_arch 0 11))
	(_version vef)
	(_time 1698355723155 2023.10.27 00:28:43)
	(_source(\../src/rotate2.vhd\))
	(_parameters tan)
	(_code 76712777262026607724622c227574717470207172)
	(_ent
		(_time 1698355268399)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int IDB 0 0 6(_ent(_in))))
		(_port(_int ODB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((ODB)(IDB(d_2_0))(IDB(d_4_3))))(_trgt(1))(_sens(0(d_4_3))(0(d_2_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rotate2_arch 1 -1)
)
I 000053 55 724           1698355723434 key_mux_arch
(_unit VHDL(key_mux 0 4(key_mux_arch 0 13))
	(_version vef)
	(_time 1698355723435 2023.10.27 00:28:43)
	(_source(\../src/key_mux.vhd\))
	(_parameters tan)
	(_code 8f898981dcd9d29ad889cbd4db888789dd898a8886)
	(_ent
		(_time 1698355267956)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int IN1 0 0 6(_ent(_in))))
		(_port(_int IN2 0 0 7(_ent(_in))))
		(_port(_int MODE -1 0 8(_ent(_in))))
		(_port(_int SEL 0 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . key_mux_arch 1 -1)
)
I 000055 55 1418          1698355723716 init_perm_arch
(_unit VHDL(init_perm 0 4(init_perm_arch 0 11))
	(_version vef)
	(_time 1698355723717 2023.10.27 00:28:43)
	(_source(\../src/init_perm.vhd\))
	(_parameters tan)
	(_code a8aef4fff5fff5bfada4eef3f9aeadafaaaefcaea1)
	(_ent
		(_time 1698355267873)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((OUDB(7))(INDB(6))))(_trgt(1(7)))(_sens(0(6))))))
			(line__19(_arch 1 0 19(_assignment(_alias((OUDB(6))(INDB(2))))(_trgt(1(6)))(_sens(0(2))))))
			(line__20(_arch 2 0 20(_assignment(_alias((OUDB(5))(INDB(5))))(_trgt(1(5)))(_sens(0(5))))))
			(line__21(_arch 3 0 21(_assignment(_alias((OUDB(4))(INDB(7))))(_trgt(1(4)))(_sens(0(7))))))
			(line__22(_arch 4 0 22(_assignment(_alias((OUDB(3))(INDB(4))))(_trgt(1(3)))(_sens(0(4))))))
			(line__23(_arch 5 0 23(_assignment(_alias((OUDB(2))(INDB(0))))(_trgt(1(2)))(_sens(0(0))))))
			(line__24(_arch 6 0 24(_assignment(_alias((OUDB(1))(INDB(3))))(_trgt(1(1)))(_sens(0(3))))))
			(line__25(_arch 7 0 25(_assignment(_alias((OUDB(0))(INDB(1))))(_trgt(1(0)))(_sens(0(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(6))(0(2))(0(5))(0(7))(0(4))(0(0))(0(3))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . init_perm_arch 8 -1)
)
I 000059 55 1434          1698355723978 init_perm_inv_arch
(_unit VHDL(init_perm_inv 0 4(init_perm_inv_arch 0 11))
	(_version vef)
	(_time 1698355723979 2023.10.27 00:28:43)
	(_source(\../src/init_perm_inv.vhd\))
	(_parameters tan)
	(_code b2b4ede6e5e5efa5b7bef4e9e3b4b7b5b0b4e6b7e4)
	(_ent
		(_time 1698355267917)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((OUDB(7))(INDB(4))))(_trgt(1(7)))(_sens(0(4))))))
			(line__19(_arch 1 0 19(_assignment(_alias((OUDB(6))(INDB(7))))(_trgt(1(6)))(_sens(0(7))))))
			(line__20(_arch 2 0 20(_assignment(_alias((OUDB(5))(INDB(5))))(_trgt(1(5)))(_sens(0(5))))))
			(line__21(_arch 3 0 21(_assignment(_alias((OUDB(4))(INDB(3))))(_trgt(1(4)))(_sens(0(3))))))
			(line__22(_arch 4 0 22(_assignment(_alias((OUDB(3))(INDB(1))))(_trgt(1(3)))(_sens(0(1))))))
			(line__23(_arch 5 0 23(_assignment(_alias((OUDB(2))(INDB(6))))(_trgt(1(2)))(_sens(0(6))))))
			(line__24(_arch 6 0 24(_assignment(_alias((OUDB(1))(INDB(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__25(_arch 7 0 25(_assignment(_alias((OUDB(0))(INDB(2))))(_trgt(1(0)))(_sens(0(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(4))(0(7))(0(5))(0(3))(0(1))(0(6))(0(0))(0(2))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . init_perm_inv_arch 8 -1)
)
I 000051 55 676           1698355724268 xor_4_arch
(_unit VHDL(xor_4 0 4(xor_4_arch 0 12))
	(_version vef)
	(_time 1698355724269 2023.10.27 00:28:44)
	(_source(\../src/xor_4.vhd\))
	(_parameters tan)
	(_code dbddd389df8d8dce8d8dcf8082dd8ddcd9de8dd8df)
	(_ent
		(_time 1698355267628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int IDB1 0 0 6(_ent(_in))))
		(_port(_int IDB2 0 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_4_arch 1 -1)
)
I 000056 55 8016          1698355724647 simple_des_full
(_unit VHDL(simple_des_full 0 27(simple_des_full 0 36))
	(_version vef)
	(_time 1698355724648 2023.10.27 00:28:44)
	(_source(\../compile/simple_des_full.vhd\))
	(_parameters tan)
	(_code 525453515905524504511108065704545654575551)
	(_ent
		(_time 1698355268529)
	)
	(_comp
		(init_perm
			(_object
				(_port(_int INDB 2 0 42(_ent (_in))))
				(_port(_int OUDB 2 0 43(_ent (_out))))
			)
		)
		(rotate2
			(_object
				(_port(_int IDB 9 0 80(_ent (_in))))
				(_port(_int ODB 9 0 81(_ent (_out))))
			)
		)
		(perm_choice2
			(_object
				(_port(_int KSIN 6 0 68(_ent (_in))))
				(_port(_int RKEY 7 0 69(_ent (_out))))
			)
		)
		(key_mux
			(_object
				(_port(_int IN1 4 0 54(_ent (_in))))
				(_port(_int IN2 4 0 55(_ent (_in))))
				(_port(_int MODE -1 0 56(_ent (_in))))
				(_port(_int SEL 4 0 57(_ent (_out))))
			)
		)
		(round_func
			(_object
				(_port(_int INDB 10 0 86(_ent (_in))))
				(_port(_int INRK 11 0 87(_ent (_in))))
				(_port(_int OUDB 10 0 88(_ent (_out))))
			)
		)
		(xor_4
			(_object
				(_port(_int IDB1 12 0 93(_ent (_in))))
				(_port(_int IDB2 12 0 94(_ent (_in))))
				(_port(_int OUDB 12 0 95(_ent (_out))))
			)
		)
		(init_perm_inv
			(_object
				(_port(_int INDB 3 0 48(_ent (_in))))
				(_port(_int OUDB 3 0 49(_ent (_out))))
			)
		)
		(perm_choice1
			(_object
				(_port(_int KEYIN 5 0 62(_ent (_in))))
				(_port(_int KEYST 5 0 63(_ent (_out))))
			)
		)
		(rotate1
			(_object
				(_port(_int IDB 8 0 74(_ent (_in))))
				(_port(_int ODB 8 0 75(_ent (_out))))
			)
		)
	)
	(_inst U1 0 117(_comp init_perm)
		(_port
			((INDB)(input_msg))
			((OUDB)(r1_state))
		)
		(_use(_ent . init_perm)
		)
	)
	(_inst U10 0 123(_comp rotate2)
		(_port
			((IDB(4))(rk_state1(9)))
			((IDB(3))(rk_state1(8)))
			((IDB(2))(rk_state1(7)))
			((IDB(1))(rk_state1(6)))
			((IDB(0))(rk_state1(5)))
			((ODB(4))(rk_state2(9)))
			((ODB(3))(rk_state2(8)))
			((ODB(2))(rk_state2(7)))
			((ODB(1))(rk_state2(6)))
			((ODB(0))(rk_state2(5)))
		)
		(_use(_ent . rotate2)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U11 0 137(_comp rotate2)
		(_port
			((IDB(4))(rk_state1(4)))
			((IDB(3))(rk_state1(3)))
			((IDB(2))(rk_state1(2)))
			((IDB(1))(rk_state1(1)))
			((IDB(0))(rk_state1(0)))
			((ODB(4))(rk_state2(4)))
			((ODB(3))(rk_state2(3)))
			((ODB(2))(rk_state2(2)))
			((ODB(1))(rk_state2(1)))
			((ODB(0))(rk_state2(0)))
		)
		(_use(_ent . rotate2)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U12 0 151(_comp perm_choice2)
		(_port
			((KSIN)(rk_state1))
			((RKEY)(round_key1))
		)
		(_use(_ent . perm_choice2)
		)
	)
	(_inst U13 0 157(_comp perm_choice2)
		(_port
			((KSIN)(rk_state2))
			((RKEY)(round_key2))
		)
		(_use(_ent . perm_choice2)
		)
	)
	(_inst U14 0 163(_comp key_mux)
		(_port
			((IN1)(round_key1))
			((IN2)(round_key2))
			((MODE)(cipher_mode))
			((SEL)(rk1))
		)
		(_use(_ent . key_mux)
		)
	)
	(_inst U15 0 171(_comp key_mux)
		(_port
			((IN1)(round_key2))
			((IN2)(round_key1))
			((MODE)(cipher_mode))
			((SEL)(rk2))
		)
		(_use(_ent . key_mux)
		)
	)
	(_inst U2 0 179(_comp round_func)
		(_port
			((INDB(3))(r1_state(3)))
			((INDB(2))(r1_state(2)))
			((INDB(1))(r1_state(1)))
			((INDB(0))(r1_state(0)))
			((INRK)(rk1))
			((OUDB)(BUS38))
		)
		(_use(_ent . round_func)
			(_port
				((INDB)(INDB))
				((INRK)(INRK))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U3 0 189(_comp xor_4)
		(_port
			((IDB1)(BUS38))
			((IDB2(3))(r1_state(7)))
			((IDB2(2))(r1_state(6)))
			((IDB2(1))(r1_state(5)))
			((IDB2(0))(r1_state(4)))
			((OUDB(3))(r2_state(3)))
			((OUDB(2))(r2_state(2)))
			((OUDB(1))(r2_state(1)))
			((OUDB(0))(r2_state(0)))
		)
		(_use(_ent . xor_4)
			(_port
				((IDB1)(IDB1))
				((IDB2)(IDB2))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U4 0 202(_comp round_func)
		(_port
			((INDB(3))(r2_state(3)))
			((INDB(2))(r2_state(2)))
			((INDB(1))(r2_state(1)))
			((INDB(0))(r2_state(0)))
			((INRK)(rk2))
			((OUDB)(BUS117))
		)
		(_use(_ent . round_func)
			(_port
				((INDB)(INDB))
				((INRK)(INRK))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U5 0 212(_comp xor_4)
		(_port
			((IDB1)(BUS117))
			((IDB2(3))(r1_state(3)))
			((IDB2(2))(r1_state(2)))
			((IDB2(1))(r1_state(1)))
			((IDB2(0))(r1_state(0)))
			((OUDB(3))(r2_state(7)))
			((OUDB(2))(r2_state(6)))
			((OUDB(1))(r2_state(5)))
			((OUDB(0))(r2_state(4)))
		)
		(_use(_ent . xor_4)
			(_port
				((IDB1)(IDB1))
				((IDB2)(IDB2))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U6 0 225(_comp init_perm_inv)
		(_port
			((INDB)(r2_state))
			((OUDB)(output_msg))
		)
		(_use(_ent . init_perm_inv)
		)
	)
	(_inst U7 0 231(_comp perm_choice1)
		(_port
			((KEYIN)(cipher_key))
			((KEYST)(rk_state0))
		)
		(_use(_ent . perm_choice1)
		)
	)
	(_inst U8 0 237(_comp rotate1)
		(_port
			((IDB(4))(rk_state0(9)))
			((IDB(3))(rk_state0(8)))
			((IDB(2))(rk_state0(7)))
			((IDB(1))(rk_state0(6)))
			((IDB(0))(rk_state0(5)))
			((ODB(4))(rk_state1(9)))
			((ODB(3))(rk_state1(8)))
			((ODB(2))(rk_state1(7)))
			((ODB(1))(rk_state1(6)))
			((ODB(0))(rk_state1(5)))
		)
		(_use(_ent . rotate1)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U9 0 251(_comp rotate1)
		(_port
			((IDB(4))(rk_state0(4)))
			((IDB(3))(rk_state0(3)))
			((IDB(2))(rk_state0(2)))
			((IDB(1))(rk_state0(1)))
			((IDB(0))(rk_state0(0)))
			((ODB(4))(rk_state1(4)))
			((ODB(3))(rk_state1(3)))
			((ODB(2))(rk_state1(2)))
			((ODB(1))(rk_state1(1)))
			((ODB(0))(rk_state1(0)))
		)
		(_use(_ent . rotate1)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int input_msg 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 30(_array -1((_dto i 9 i 0)))))
		(_port(_int cipher_key 1 0 30(_ent(_in))))
		(_port(_int cipher_mode -1 0 31(_ent(_in))))
		(_port(_int output_msg 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 68(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 86(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 87(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS117 13 0 101(_arch(_uni))))
		(_sig(_int BUS38 13 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int r1_state 14 0 103(_arch(_uni))))
		(_sig(_int r2_state 14 0 104(_arch(_uni))))
		(_sig(_int rk1 14 0 105(_arch(_uni))))
		(_sig(_int rk2 14 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1320 0 107(_array -1((_dto i 9 i 0)))))
		(_sig(_int rk_state0 15 0 107(_arch(_uni))))
		(_sig(_int rk_state1 15 0 108(_arch(_uni))))
		(_sig(_int rk_state2 15 0 109(_arch(_uni))))
		(_sig(_int round_key1 14 0 110(_arch(_uni))))
		(_sig(_int round_key2 14 0 111(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000064 55 1920          1698355725140 simple_des_full_tb_arch
(_unit VHDL(simple_des_full_tb 0 4(simple_des_full_tb_arch 0 7))
	(_version vef)
	(_time 1698355725141 2023.10.27 00:28:45)
	(_source(\../src/simple_des_full_tb.vhd\))
	(_parameters tan)
	(_code 46404144491146514547051c124310404240434145)
	(_ent
		(_time 1698355268555)
	)
	(_inst UUT 0 16(_ent . simple_des_full simple_des_full)
		(_port
			((input_msg)(input_msg))
			((cipher_key)(cipher_key))
			((cipher_mode)(cipher_mode))
			((output_msg)(output_msg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 8(_array -1((_dto i 7 i 0)))))
		(_sig(_int input_msg 0 0 8(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int cipher_key 1 0 9(_arch(_uni((_others(i 2)))))))
		(_sig(_int cipher_mode -1 0 10(_arch(_uni((i 2))))))
		(_sig(_int output_msg 0 0 11(_arch(_uni((_others(i 2)))))))
		(_sig(_int enc_res 0 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int dec_res 0 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(stim_gen(_arch 0 0 24(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751811 33751555)
		(33751554 50529027 515)
		(50463235 50463491)
		(1953719636 540684576 543387205 1852141647 2019906592 1868832884 1953459744 1952541984 2189411)
		(50463235 50463234)
		(50528770 50463490)
		(1953719636 540684576 543384900 1936682051 1700012133 1679848568 1869488239 1634541684 560489332)
		(50463491 50463235)
		(50463234 33686275 514)
		(50463234 50463490)
		(1953719636 540684832 543387205 1852141647 2019906592 1868832884 1953459744 1952541984 2189411)
		(33751811 50529027)
		(50529026 50529027)
		(1953719636 540684832 543384900 1936682051 1700012133 1679848568 1869488239 1634541684 560489332)
	)
	(_model . simple_des_full_tb_arch 1 -1)
)
I 000051 55 676           1698356454961 xor_4_arch
(_unit VHDL(xor_4 0 4(xor_4_arch 0 12))
	(_version vef)
	(_time 1698356454962 2023.10.27 00:40:54)
	(_source(\../src/xor_4.vhd\))
	(_parameters tan)
	(_code 1a1e151d1d4c4c0f4c4c0e41431c4c1d181f4c191e)
	(_ent
		(_time 1698355267628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int IDB1 0 0 6(_ent(_in))))
		(_port(_int IDB2 0 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_4_arch 1 -1)
)
I 000055 55 1418          1698356454988 init_perm_arch
(_unit VHDL(init_perm 0 4(init_perm_arch 0 11))
	(_version vef)
	(_time 1698356454989 2023.10.27 00:40:54)
	(_source(\../src/init_perm.vhd\))
	(_parameters tan)
	(_code 3a3f343f3e6d672d3f367c616b3c3f3d383c6e3c33)
	(_ent
		(_time 1698355267873)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((OUDB(7))(INDB(6))))(_trgt(1(7)))(_sens(0(6))))))
			(line__19(_arch 1 0 19(_assignment(_alias((OUDB(6))(INDB(2))))(_trgt(1(6)))(_sens(0(2))))))
			(line__20(_arch 2 0 20(_assignment(_alias((OUDB(5))(INDB(5))))(_trgt(1(5)))(_sens(0(5))))))
			(line__21(_arch 3 0 21(_assignment(_alias((OUDB(4))(INDB(7))))(_trgt(1(4)))(_sens(0(7))))))
			(line__22(_arch 4 0 22(_assignment(_alias((OUDB(3))(INDB(4))))(_trgt(1(3)))(_sens(0(4))))))
			(line__23(_arch 5 0 23(_assignment(_alias((OUDB(2))(INDB(0))))(_trgt(1(2)))(_sens(0(0))))))
			(line__24(_arch 6 0 24(_assignment(_alias((OUDB(1))(INDB(3))))(_trgt(1(1)))(_sens(0(3))))))
			(line__25(_arch 7 0 25(_assignment(_alias((OUDB(0))(INDB(1))))(_trgt(1(0)))(_sens(0(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(6))(0(2))(0(5))(0(7))(0(4))(0(0))(0(3))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . init_perm_arch 8 -1)
)
I 000059 55 1434          1698356455009 init_perm_inv_arch
(_unit VHDL(init_perm_inv 0 4(init_perm_inv_arch 0 11))
	(_version vef)
	(_time 1698356455010 2023.10.27 00:40:55)
	(_source(\../src/init_perm_inv.vhd\))
	(_parameters tan)
	(_code 494c474b151e145e4c450f12184f4c4e4b4f1d4c1f)
	(_ent
		(_time 1698355267917)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((OUDB(7))(INDB(4))))(_trgt(1(7)))(_sens(0(4))))))
			(line__19(_arch 1 0 19(_assignment(_alias((OUDB(6))(INDB(7))))(_trgt(1(6)))(_sens(0(7))))))
			(line__20(_arch 2 0 20(_assignment(_alias((OUDB(5))(INDB(5))))(_trgt(1(5)))(_sens(0(5))))))
			(line__21(_arch 3 0 21(_assignment(_alias((OUDB(4))(INDB(3))))(_trgt(1(4)))(_sens(0(3))))))
			(line__22(_arch 4 0 22(_assignment(_alias((OUDB(3))(INDB(1))))(_trgt(1(3)))(_sens(0(1))))))
			(line__23(_arch 5 0 23(_assignment(_alias((OUDB(2))(INDB(6))))(_trgt(1(2)))(_sens(0(6))))))
			(line__24(_arch 6 0 24(_assignment(_alias((OUDB(1))(INDB(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__25(_arch 7 0 25(_assignment(_alias((OUDB(0))(INDB(2))))(_trgt(1(0)))(_sens(0(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(4))(0(7))(0(5))(0(3))(0(1))(0(6))(0(0))(0(2))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . init_perm_inv_arch 8 -1)
)
I 000053 55 724           1698356455028 key_mux_arch
(_unit VHDL(key_mux 0 4(key_mux_arch 0 13))
	(_version vef)
	(_time 1698356455029 2023.10.27 00:40:55)
	(_source(\../src/key_mux.vhd\))
	(_parameters tan)
	(_code 595c0c5a550f044c0e5f1d020d5e515f0b5f5c5e50)
	(_ent
		(_time 1698355267956)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int IN1 0 0 6(_ent(_in))))
		(_port(_int IN2 0 0 7(_ent(_in))))
		(_port(_int MODE -1 0 8(_ent(_in))))
		(_port(_int SEL 0 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . key_mux_arch 1 -1)
)
I 000058 55 1657          1698356455055 perm_choice1_arch
(_unit VHDL(perm_choice1 0 4(perm_choice1_arch 0 11))
	(_version vef)
	(_time 1698356455056 2023.10.27 00:40:55)
	(_source(\../src/perm_choice1.vhd\))
	(_parameters tan)
	(_code 787c7f79752e2e6e2d7a3e222a7e707e2e7e717e7b)
	(_ent
		(_time 1698355268005)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int KEYIN 0 0 6(_ent(_in))))
		(_port(_int KEYST 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((KEYST(9))(KEYIN(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__15(_arch 1 0 15(_assignment(_alias((KEYST(8))(KEYIN(5))))(_trgt(1(8)))(_sens(0(5))))))
			(line__16(_arch 2 0 16(_assignment(_alias((KEYST(7))(KEYIN(8))))(_trgt(1(7)))(_sens(0(8))))))
			(line__17(_arch 3 0 17(_assignment(_alias((KEYST(6))(KEYIN(3))))(_trgt(1(6)))(_sens(0(3))))))
			(line__18(_arch 4 0 18(_assignment(_alias((KEYST(5))(KEYIN(6))))(_trgt(1(5)))(_sens(0(6))))))
			(line__19(_arch 5 0 19(_assignment(_alias((KEYST(4))(KEYIN(0))))(_trgt(1(4)))(_sens(0(0))))))
			(line__20(_arch 6 0 20(_assignment(_alias((KEYST(3))(KEYIN(9))))(_trgt(1(3)))(_sens(0(9))))))
			(line__21(_arch 7 0 21(_assignment(_alias((KEYST(2))(KEYIN(1))))(_trgt(1(2)))(_sens(0(1))))))
			(line__22(_arch 8 0 22(_assignment(_alias((KEYST(1))(KEYIN(2))))(_trgt(1(1)))(_sens(0(2))))))
			(line__23(_arch 9 0 23(_assignment(_alias((KEYST(0))(KEYIN(4))))(_trgt(1(0)))(_sens(0(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))(0(5))(0(8))(0(3))(0(6))(0(0))(0(9))(0(1))(0(2))(0(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . perm_choice1_arch 10 -1)
)
I 000058 55 1511          1698356455077 perm_choice2_arch
(_unit VHDL(perm_choice2 0 4(perm_choice2_arch 0 11))
	(_version vef)
	(_time 1698356455078 2023.10.27 00:40:55)
	(_source(\../src/perm_choice2.vhd\))
	(_parameters tan)
	(_code 888c8f8685dede9edd88ced2da8e808ede8e818e8b)
	(_ent
		(_time 1698355268050)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int KSIN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int RKEY 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((RKEY(7))(KSIN(4))))(_trgt(1(7)))(_sens(0(4))))))
			(line__15(_arch 1 0 15(_assignment(_alias((RKEY(6))(KSIN(7))))(_trgt(1(6)))(_sens(0(7))))))
			(line__16(_arch 2 0 16(_assignment(_alias((RKEY(5))(KSIN(3))))(_trgt(1(5)))(_sens(0(3))))))
			(line__17(_arch 3 0 17(_assignment(_alias((RKEY(4))(KSIN(6))))(_trgt(1(4)))(_sens(0(6))))))
			(line__18(_arch 4 0 18(_assignment(_alias((RKEY(3))(KSIN(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__19(_arch 5 0 19(_assignment(_alias((RKEY(2))(KSIN(5))))(_trgt(1(2)))(_sens(0(5))))))
			(line__20(_arch 6 0 20(_assignment(_alias((RKEY(1))(KSIN(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__21(_arch 7 0 21(_assignment(_alias((RKEY(0))(KSIN(1))))(_trgt(1(0)))(_sens(0(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(4))(0(7))(0(3))(0(6))(0(2))(0(5))(0(0))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . perm_choice2_arch 8 -1)
)
I 000055 55 1475          1698356455103 rf_expand_arch
(_unit VHDL(rf_expand 0 4(rf_expand_arch 0 11))
	(_version vef)
	(_time 1698356455104 2023.10.27 00:40:55)
	(_source(\../src/rf_expand.vhd\))
	(_parameters tan)
	(_code a7a3a2f0a6f3a5b1a3a5bffcf6a1a6a1f2a1a3a0a5)
	(_ent
		(_time 1698355268087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((OUDB(7))(INDB(0))))(_trgt(1(7)))(_sens(0(0))))))
			(line__15(_arch 1 0 15(_assignment(_alias((OUDB(6))(INDB(3))))(_trgt(1(6)))(_sens(0(3))))))
			(line__16(_arch 2 0 16(_assignment(_alias((OUDB(5))(INDB(2))))(_trgt(1(5)))(_sens(0(2))))))
			(line__17(_arch 3 0 17(_assignment(_alias((OUDB(4))(INDB(1))))(_trgt(1(4)))(_sens(0(1))))))
			(line__18(_arch 4 0 18(_assignment(_alias((OUDB(3))(INDB(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__19(_arch 5 0 19(_assignment(_alias((OUDB(2))(INDB(1))))(_trgt(1(2)))(_sens(0(1))))))
			(line__20(_arch 6 0 20(_assignment(_alias((OUDB(1))(INDB(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__21(_arch 7 0 21(_assignment(_alias((OUDB(0))(INDB(3))))(_trgt(1(0)))(_sens(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(3))(0(2))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_expand_arch 8 -1)
)
I 000056 55 1014          1698356455127 rf_permute_arch
(_unit VHDL(rf_permute 0 4(rf_permute_arch 0 11))
	(_version vef)
	(_time 1698356455128 2023.10.27 00:40:55)
	(_source(\../src/rf_permute.vhd\))
	(_parameters tan)
	(_code c6c2c393c692c4d1c7c1d39d95c092c1c3c1c2c0c3)
	(_ent
		(_time 1698355268131)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((OUDB(3))(INDB(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__15(_arch 1 0 15(_assignment(_alias((OUDB(2))(INDB(0))))(_trgt(1(2)))(_sens(0(0))))))
			(line__16(_arch 2 0 16(_assignment(_alias((OUDB(1))(INDB(1))))(_trgt(1(1)))(_sens(0(1))))))
			(line__17(_arch 3 0 17(_assignment(_alias((OUDB(0))(INDB(3))))(_trgt(1(0)))(_sens(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(0))(0(1))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_permute_arch 4 -1)
)
I 000056 55 940           1698356455162 rf_subst_1_arch
(_unit VHDL(rf_subst_1 0 4(rf_subst_1_arch 0 11))
	(_version vef)
	(_time 1698356455163 2023.10.27 00:40:55)
	(_source(\../src/rf_subst_1.vhd\))
	(_parameters tan)
	(_code e6e2e3b5e6b2e4f1e4e0f3bcb5e1e5e1e2e3b0e5e7)
	(_ent
		(_time 1698355268180)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
		(50529026)
		(33686019)
		(514)
		(33686018)
		(50463490)
		(50528771)
		(33686275)
		(770)
		(50528770)
		(33751810)
		(33751555)
		(50529027)
		(515)
		(771)
	)
	(_model . rf_subst_1_arch 1 -1)
)
I 000056 55 954           1698356455193 rf_subst_2_arch
(_unit VHDL(rf_subst_2 0 4(rf_subst_2_arch 0 11))
	(_version vef)
	(_time 1698356455194 2023.10.27 00:40:55)
	(_source(\../src/rf_subst_2.vhd\))
	(_parameters tan)
	(_code 05010f03065107120703105f560206020100530607)
	(_ent
		(_time 1698355268234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50528770)
		(33751555)
		(50463491)
		(33751811)
		(514)
		(33751554)
		(50463490)
		(50528771)
		(33686275)
		(770)
		(50463234)
		(33686274)
		(50463235)
		(515)
		(771)
	)
	(_model . rf_subst_2_arch 1 -1)
)
I 000054 55 688           1698356455223 rf_xor_8_arch
(_unit VHDL(rf_xor_8 0 4(rf_xor_8_arch 0 12))
	(_version vef)
	(_time 1698356455224 2023.10.27 00:40:55)
	(_source(\../src/rf_xor_8.vhd\))
	(_parameters tan)
	(_code 24202e20267026332c77627f772172272c23262222)
	(_ent
		(_time 1698355268287)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int IDB1 0 0 6(_ent(_in))))
		(_port(_int IDB2 0 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_xor_8_arch 1 -1)
)
I 000053 55 688           1698356455247 rotate1_arch
(_unit VHDL(rotate1 0 4(rotate1_arch 0 11))
	(_version vef)
	(_time 1698356455248 2023.10.27 00:40:55)
	(_source(\../src/rotate1.vhd\))
	(_parameters tan)
	(_code 34303e31666264223566206e603735333632623330)
	(_ent
		(_time 1698355268337)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int IDB 0 0 6(_ent(_in))))
		(_port(_int ODB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((ODB)(IDB(d_3_0))(IDB(4))))(_trgt(1))(_sens(0(4))(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rotate1_arch 1 -1)
)
I 000053 55 696           1698356455275 rotate2_arch
(_unit VHDL(rotate2 0 4(rotate2_arch 0 11))
	(_version vef)
	(_time 1698356455276 2023.10.27 00:40:55)
	(_source(\../src/rotate2.vhd\))
	(_parameters tan)
	(_code 535759500605034552014709075051545155055457)
	(_ent
		(_time 1698355268399)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int IDB 0 0 6(_ent(_in))))
		(_port(_int ODB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((ODB)(IDB(d_2_0))(IDB(d_4_3))))(_trgt(1))(_sens(0(d_4_3))(0(d_2_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rotate2_arch 1 -1)
)
I 000056 55 1672          1698356455301 round_func_arch
(_unit VHDL(round_func 0 4(round_func_arch 0 12))
	(_version vef)
	(_time 1698356455302 2023.10.27 00:40:55)
	(_source(\../src/round_func.vhd\))
	(_parameters tan)
	(_code 72767873262423642474662b757474757774277471)
	(_ent
		(_time 1698355268499)
	)
	(_inst rf_exp 0 18(_ent . rf_expand rf_expand_arch)
		(_port
			((INDB)(INDB))
			((OUDB)(db_expanded))
		)
	)
	(_inst rf_xor_with_rk 0 24(_ent . rf_xor_8 rf_xor_8_arch)
		(_port
			((IDB1)(db_expanded))
			((IDB2)(INRK))
			((OUDB)(rf_state1))
		)
	)
	(_inst rf_s1 0 31(_ent . rf_subst_1 rf_subst_1_arch)
		(_port
			((INDB)(rf_state1(d_7_4)))
			((OUDB)(rf_state2(d_3_2)))
		)
	)
	(_inst rf_s2 0 37(_ent . rf_subst_2 rf_subst_2_arch)
		(_port
			((INDB)(rf_state1(d_3_0)))
			((OUDB)(rf_state2(d_1_0)))
		)
	)
	(_inst rf_perm 0 43(_ent . rf_permute rf_permute_arch)
		(_port
			((INDB)(rf_state2))
			((OUDB)(OUDB))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int INRK 1 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int db_expanded 2 0 13(_arch(_uni((_others(i 2)))))))
		(_sig(_int rf_state1 2 0 14(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int rf_state2 3 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 8016          1698356455308 simple_des_full
(_unit VHDL(simple_des_full 0 27(simple_des_full 0 36))
	(_version vef)
	(_time 1698356455309 2023.10.27 00:40:55)
	(_source(\../compile/simple_des_full.vhd\))
	(_parameters tan)
	(_code 727679737925726524713128267724747674777571)
	(_ent
		(_time 1698355268529)
	)
	(_comp
		(init_perm
			(_object
				(_port(_int INDB 2 0 42(_ent (_in))))
				(_port(_int OUDB 2 0 43(_ent (_out))))
			)
		)
		(rotate2
			(_object
				(_port(_int IDB 9 0 80(_ent (_in))))
				(_port(_int ODB 9 0 81(_ent (_out))))
			)
		)
		(perm_choice2
			(_object
				(_port(_int KSIN 6 0 68(_ent (_in))))
				(_port(_int RKEY 7 0 69(_ent (_out))))
			)
		)
		(key_mux
			(_object
				(_port(_int IN1 4 0 54(_ent (_in))))
				(_port(_int IN2 4 0 55(_ent (_in))))
				(_port(_int MODE -1 0 56(_ent (_in))))
				(_port(_int SEL 4 0 57(_ent (_out))))
			)
		)
		(round_func
			(_object
				(_port(_int INDB 10 0 86(_ent (_in))))
				(_port(_int INRK 11 0 87(_ent (_in))))
				(_port(_int OUDB 10 0 88(_ent (_out))))
			)
		)
		(xor_4
			(_object
				(_port(_int IDB1 12 0 93(_ent (_in))))
				(_port(_int IDB2 12 0 94(_ent (_in))))
				(_port(_int OUDB 12 0 95(_ent (_out))))
			)
		)
		(init_perm_inv
			(_object
				(_port(_int INDB 3 0 48(_ent (_in))))
				(_port(_int OUDB 3 0 49(_ent (_out))))
			)
		)
		(perm_choice1
			(_object
				(_port(_int KEYIN 5 0 62(_ent (_in))))
				(_port(_int KEYST 5 0 63(_ent (_out))))
			)
		)
		(rotate1
			(_object
				(_port(_int IDB 8 0 74(_ent (_in))))
				(_port(_int ODB 8 0 75(_ent (_out))))
			)
		)
	)
	(_inst U1 0 117(_comp init_perm)
		(_port
			((INDB)(input_msg))
			((OUDB)(r1_state))
		)
		(_use(_ent . init_perm)
		)
	)
	(_inst U10 0 123(_comp rotate2)
		(_port
			((IDB(4))(rk_state1(9)))
			((IDB(3))(rk_state1(8)))
			((IDB(2))(rk_state1(7)))
			((IDB(1))(rk_state1(6)))
			((IDB(0))(rk_state1(5)))
			((ODB(4))(rk_state2(9)))
			((ODB(3))(rk_state2(8)))
			((ODB(2))(rk_state2(7)))
			((ODB(1))(rk_state2(6)))
			((ODB(0))(rk_state2(5)))
		)
		(_use(_ent . rotate2)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U11 0 137(_comp rotate2)
		(_port
			((IDB(4))(rk_state1(4)))
			((IDB(3))(rk_state1(3)))
			((IDB(2))(rk_state1(2)))
			((IDB(1))(rk_state1(1)))
			((IDB(0))(rk_state1(0)))
			((ODB(4))(rk_state2(4)))
			((ODB(3))(rk_state2(3)))
			((ODB(2))(rk_state2(2)))
			((ODB(1))(rk_state2(1)))
			((ODB(0))(rk_state2(0)))
		)
		(_use(_ent . rotate2)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U12 0 151(_comp perm_choice2)
		(_port
			((KSIN)(rk_state1))
			((RKEY)(round_key1))
		)
		(_use(_ent . perm_choice2)
		)
	)
	(_inst U13 0 157(_comp perm_choice2)
		(_port
			((KSIN)(rk_state2))
			((RKEY)(round_key2))
		)
		(_use(_ent . perm_choice2)
		)
	)
	(_inst U14 0 163(_comp key_mux)
		(_port
			((IN1)(round_key1))
			((IN2)(round_key2))
			((MODE)(cipher_mode))
			((SEL)(rk1))
		)
		(_use(_ent . key_mux)
		)
	)
	(_inst U15 0 171(_comp key_mux)
		(_port
			((IN1)(round_key2))
			((IN2)(round_key1))
			((MODE)(cipher_mode))
			((SEL)(rk2))
		)
		(_use(_ent . key_mux)
		)
	)
	(_inst U2 0 179(_comp round_func)
		(_port
			((INDB(3))(r1_state(3)))
			((INDB(2))(r1_state(2)))
			((INDB(1))(r1_state(1)))
			((INDB(0))(r1_state(0)))
			((INRK)(rk1))
			((OUDB)(BUS38))
		)
		(_use(_ent . round_func)
			(_port
				((INDB)(INDB))
				((INRK)(INRK))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U3 0 189(_comp xor_4)
		(_port
			((IDB1)(BUS38))
			((IDB2(3))(r1_state(7)))
			((IDB2(2))(r1_state(6)))
			((IDB2(1))(r1_state(5)))
			((IDB2(0))(r1_state(4)))
			((OUDB(3))(r2_state(3)))
			((OUDB(2))(r2_state(2)))
			((OUDB(1))(r2_state(1)))
			((OUDB(0))(r2_state(0)))
		)
		(_use(_ent . xor_4)
			(_port
				((IDB1)(IDB1))
				((IDB2)(IDB2))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U4 0 202(_comp round_func)
		(_port
			((INDB(3))(r2_state(3)))
			((INDB(2))(r2_state(2)))
			((INDB(1))(r2_state(1)))
			((INDB(0))(r2_state(0)))
			((INRK)(rk2))
			((OUDB)(BUS117))
		)
		(_use(_ent . round_func)
			(_port
				((INDB)(INDB))
				((INRK)(INRK))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U5 0 212(_comp xor_4)
		(_port
			((IDB1)(BUS117))
			((IDB2(3))(r1_state(3)))
			((IDB2(2))(r1_state(2)))
			((IDB2(1))(r1_state(1)))
			((IDB2(0))(r1_state(0)))
			((OUDB(3))(r2_state(7)))
			((OUDB(2))(r2_state(6)))
			((OUDB(1))(r2_state(5)))
			((OUDB(0))(r2_state(4)))
		)
		(_use(_ent . xor_4)
			(_port
				((IDB1)(IDB1))
				((IDB2)(IDB2))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U6 0 225(_comp init_perm_inv)
		(_port
			((INDB)(r2_state))
			((OUDB)(output_msg))
		)
		(_use(_ent . init_perm_inv)
		)
	)
	(_inst U7 0 231(_comp perm_choice1)
		(_port
			((KEYIN)(cipher_key))
			((KEYST)(rk_state0))
		)
		(_use(_ent . perm_choice1)
		)
	)
	(_inst U8 0 237(_comp rotate1)
		(_port
			((IDB(4))(rk_state0(9)))
			((IDB(3))(rk_state0(8)))
			((IDB(2))(rk_state0(7)))
			((IDB(1))(rk_state0(6)))
			((IDB(0))(rk_state0(5)))
			((ODB(4))(rk_state1(9)))
			((ODB(3))(rk_state1(8)))
			((ODB(2))(rk_state1(7)))
			((ODB(1))(rk_state1(6)))
			((ODB(0))(rk_state1(5)))
		)
		(_use(_ent . rotate1)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U9 0 251(_comp rotate1)
		(_port
			((IDB(4))(rk_state0(4)))
			((IDB(3))(rk_state0(3)))
			((IDB(2))(rk_state0(2)))
			((IDB(1))(rk_state0(1)))
			((IDB(0))(rk_state0(0)))
			((ODB(4))(rk_state1(4)))
			((ODB(3))(rk_state1(3)))
			((ODB(2))(rk_state1(2)))
			((ODB(1))(rk_state1(1)))
			((ODB(0))(rk_state1(0)))
		)
		(_use(_ent . rotate1)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int input_msg 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 30(_array -1((_dto i 9 i 0)))))
		(_port(_int cipher_key 1 0 30(_ent(_in))))
		(_port(_int cipher_mode -1 0 31(_ent(_in))))
		(_port(_int output_msg 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 68(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 86(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 87(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS117 13 0 101(_arch(_uni))))
		(_sig(_int BUS38 13 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int r1_state 14 0 103(_arch(_uni))))
		(_sig(_int r2_state 14 0 104(_arch(_uni))))
		(_sig(_int rk1 14 0 105(_arch(_uni))))
		(_sig(_int rk2 14 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1320 0 107(_array -1((_dto i 9 i 0)))))
		(_sig(_int rk_state0 15 0 107(_arch(_uni))))
		(_sig(_int rk_state1 15 0 108(_arch(_uni))))
		(_sig(_int rk_state2 15 0 109(_arch(_uni))))
		(_sig(_int round_key1 14 0 110(_arch(_uni))))
		(_sig(_int round_key2 14 0 111(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000064 55 1920          1698356455327 simple_des_full_tb_arch
(_unit VHDL(simple_des_full_tb 0 4(simple_des_full_tb_arch 0 7))
	(_version vef)
	(_time 1698356455328 2023.10.27 00:40:55)
	(_source(\../src/simple_des_full_tb.vhd\))
	(_parameters tan)
	(_code 91959a9e99c691869290d2cbc594c7979597949692)
	(_ent
		(_time 1698355268555)
	)
	(_inst UUT 0 16(_ent . simple_des_full simple_des_full)
		(_port
			((input_msg)(input_msg))
			((cipher_key)(cipher_key))
			((cipher_mode)(cipher_mode))
			((output_msg)(output_msg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 8(_array -1((_dto i 7 i 0)))))
		(_sig(_int input_msg 0 0 8(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int cipher_key 1 0 9(_arch(_uni((_others(i 2)))))))
		(_sig(_int cipher_mode -1 0 10(_arch(_uni((i 2))))))
		(_sig(_int output_msg 0 0 11(_arch(_uni((_others(i 2)))))))
		(_sig(_int enc_res 0 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int dec_res 0 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(stim_gen(_arch 0 0 24(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751811 33751555)
		(33751554 50529027 515)
		(50463235 50463491)
		(1953719636 540684576 543387205 1852141647 2019906592 1868832884 1953459744 1952541984 2189411)
		(50463235 50463234)
		(50528770 50463490)
		(1953719636 540684576 543384900 1936682051 1700012133 1679848568 1869488239 1634541684 560489332)
		(50463491 50463235)
		(50463234 33686275 514)
		(50463234 50463490)
		(1953719636 540684832 543387205 1852141647 2019906592 1868832884 1953459744 1952541984 2189411)
		(33751811 50529027)
		(50529026 50529027)
		(1953719636 540684832 543384900 1936682051 1700012133 1679848568 1869488239 1634541684 560489332)
	)
	(_model . simple_des_full_tb_arch 1 -1)
)
I 000055 55 1475          1698356457551 rf_expand_arch
(_unit VHDL(rf_expand 0 4(rf_expand_arch 0 11))
	(_version vef)
	(_time 1698356457552 2023.10.27 00:40:57)
	(_source(\../src/rf_expand.vhd\))
	(_parameters tan)
	(_code 3c3f3f3969683e2a383e24676d3a3d3a693a383b3e)
	(_ent
		(_time 1698355268087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((OUDB(7))(INDB(0))))(_trgt(1(7)))(_sens(0(0))))))
			(line__15(_arch 1 0 15(_assignment(_alias((OUDB(6))(INDB(3))))(_trgt(1(6)))(_sens(0(3))))))
			(line__16(_arch 2 0 16(_assignment(_alias((OUDB(5))(INDB(2))))(_trgt(1(5)))(_sens(0(2))))))
			(line__17(_arch 3 0 17(_assignment(_alias((OUDB(4))(INDB(1))))(_trgt(1(4)))(_sens(0(1))))))
			(line__18(_arch 4 0 18(_assignment(_alias((OUDB(3))(INDB(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__19(_arch 5 0 19(_assignment(_alias((OUDB(2))(INDB(1))))(_trgt(1(2)))(_sens(0(1))))))
			(line__20(_arch 6 0 20(_assignment(_alias((OUDB(1))(INDB(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__21(_arch 7 0 21(_assignment(_alias((OUDB(0))(INDB(3))))(_trgt(1(0)))(_sens(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(3))(0(2))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_expand_arch 8 -1)
)
I 000054 55 688           1698356457790 rf_xor_8_arch
(_unit VHDL(rf_xor_8 0 4(rf_xor_8_arch 0 12))
	(_version vef)
	(_time 1698356457791 2023.10.27 00:40:57)
	(_source(\../src/rf_xor_8.vhd\))
	(_parameters tan)
	(_code 27242723267325302f74617c742271242f20252121)
	(_ent
		(_time 1698355268287)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int IDB1 0 0 6(_ent(_in))))
		(_port(_int IDB2 0 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_xor_8_arch 1 -1)
)
I 000056 55 940           1698356458045 rf_subst_1_arch
(_unit VHDL(rf_subst_1 0 4(rf_subst_1_arch 0 11))
	(_version vef)
	(_time 1698356458046 2023.10.27 00:40:58)
	(_source(\../src/rf_subst_1.vhd\))
	(_parameters tan)
	(_code 30333135366432273236256a633733373435663331)
	(_ent
		(_time 1698355268180)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
		(50529026)
		(33686019)
		(514)
		(33686018)
		(50463490)
		(50528771)
		(33686275)
		(770)
		(50528770)
		(33751810)
		(33751555)
		(50529027)
		(515)
		(771)
	)
	(_model . rf_subst_1_arch 1 -1)
)
I 000056 55 954           1698356458290 rf_subst_2_arch
(_unit VHDL(rf_subst_2 0 4(rf_subst_2_arch 0 11))
	(_version vef)
	(_time 1698356458291 2023.10.27 00:40:58)
	(_source(\../src/rf_subst_2.vhd\))
	(_parameters tan)
	(_code 1b181d1c4f4f190c191d0e41481c181c1f1e4d1819)
	(_ent
		(_time 1698355268234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50528770)
		(33751555)
		(50463491)
		(33751811)
		(514)
		(33751554)
		(50463490)
		(50528771)
		(33686275)
		(770)
		(50463234)
		(33686274)
		(50463235)
		(515)
		(771)
	)
	(_model . rf_subst_2_arch 1 -1)
)
I 000056 55 1014          1698356458530 rf_permute_arch
(_unit VHDL(rf_permute 0 4(rf_permute_arch 0 11))
	(_version vef)
	(_time 1698356458531 2023.10.27 00:40:58)
	(_source(\../src/rf_permute.vhd\))
	(_parameters tan)
	(_code 15161212164117021412004e461341121012111310)
	(_ent
		(_time 1698355268131)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((OUDB(3))(INDB(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__15(_arch 1 0 15(_assignment(_alias((OUDB(2))(INDB(0))))(_trgt(1(2)))(_sens(0(0))))))
			(line__16(_arch 2 0 16(_assignment(_alias((OUDB(1))(INDB(1))))(_trgt(1(1)))(_sens(0(1))))))
			(line__17(_arch 3 0 17(_assignment(_alias((OUDB(0))(INDB(3))))(_trgt(1(0)))(_sens(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(0))(0(1))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_permute_arch 4 -1)
)
I 000056 55 1672          1698356458774 round_func_arch
(_unit VHDL(round_func 0 4(round_func_arch 0 12))
	(_version vef)
	(_time 1698356458775 2023.10.27 00:40:58)
	(_source(\../src/round_func.vhd\))
	(_parameters tan)
	(_code fffcf8afffa9aee9a9f9eba6f8f9f9f8faf9aaf9fc)
	(_ent
		(_time 1698355268499)
	)
	(_inst rf_exp 0 18(_ent . rf_expand rf_expand_arch)
		(_port
			((INDB)(INDB))
			((OUDB)(db_expanded))
		)
	)
	(_inst rf_xor_with_rk 0 24(_ent . rf_xor_8 rf_xor_8_arch)
		(_port
			((IDB1)(db_expanded))
			((IDB2)(INRK))
			((OUDB)(rf_state1))
		)
	)
	(_inst rf_s1 0 31(_ent . rf_subst_1 rf_subst_1_arch)
		(_port
			((INDB)(rf_state1(d_7_4)))
			((OUDB)(rf_state2(d_3_2)))
		)
	)
	(_inst rf_s2 0 37(_ent . rf_subst_2 rf_subst_2_arch)
		(_port
			((INDB)(rf_state1(d_3_0)))
			((OUDB)(rf_state2(d_1_0)))
		)
	)
	(_inst rf_perm 0 43(_ent . rf_permute rf_permute_arch)
		(_port
			((INDB)(rf_state2))
			((OUDB)(OUDB))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int INRK 1 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int db_expanded 2 0 13(_arch(_uni((_others(i 2)))))))
		(_sig(_int rf_state1 2 0 14(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int rf_state2 3 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1657          1698356459024 perm_choice1_arch
(_unit VHDL(perm_choice1 0 4(perm_choice1_arch 0 11))
	(_version vef)
	(_time 1698356459025 2023.10.27 00:40:59)
	(_source(\../src/perm_choice1.vhd\))
	(_parameters tan)
	(_code f9faffa9f5afafefacfbbfa3abfff1ffaffff0fffa)
	(_ent
		(_time 1698355268005)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int KEYIN 0 0 6(_ent(_in))))
		(_port(_int KEYST 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((KEYST(9))(KEYIN(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__15(_arch 1 0 15(_assignment(_alias((KEYST(8))(KEYIN(5))))(_trgt(1(8)))(_sens(0(5))))))
			(line__16(_arch 2 0 16(_assignment(_alias((KEYST(7))(KEYIN(8))))(_trgt(1(7)))(_sens(0(8))))))
			(line__17(_arch 3 0 17(_assignment(_alias((KEYST(6))(KEYIN(3))))(_trgt(1(6)))(_sens(0(3))))))
			(line__18(_arch 4 0 18(_assignment(_alias((KEYST(5))(KEYIN(6))))(_trgt(1(5)))(_sens(0(6))))))
			(line__19(_arch 5 0 19(_assignment(_alias((KEYST(4))(KEYIN(0))))(_trgt(1(4)))(_sens(0(0))))))
			(line__20(_arch 6 0 20(_assignment(_alias((KEYST(3))(KEYIN(9))))(_trgt(1(3)))(_sens(0(9))))))
			(line__21(_arch 7 0 21(_assignment(_alias((KEYST(2))(KEYIN(1))))(_trgt(1(2)))(_sens(0(1))))))
			(line__22(_arch 8 0 22(_assignment(_alias((KEYST(1))(KEYIN(2))))(_trgt(1(1)))(_sens(0(2))))))
			(line__23(_arch 9 0 23(_assignment(_alias((KEYST(0))(KEYIN(4))))(_trgt(1(0)))(_sens(0(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))(0(5))(0(8))(0(3))(0(6))(0(0))(0(9))(0(1))(0(2))(0(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . perm_choice1_arch 10 -1)
)
I 000058 55 1511          1698356459262 perm_choice2_arch
(_unit VHDL(perm_choice2 0 4(perm_choice2_arch 0 11))
	(_version vef)
	(_time 1698356459263 2023.10.27 00:40:59)
	(_source(\../src/perm_choice2.vhd\))
	(_parameters tan)
	(_code e3e0e4b0e5b5b5f5b6e3a5b9b1e5ebe5b5e5eae5e0)
	(_ent
		(_time 1698355268050)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int KSIN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int RKEY 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((RKEY(7))(KSIN(4))))(_trgt(1(7)))(_sens(0(4))))))
			(line__15(_arch 1 0 15(_assignment(_alias((RKEY(6))(KSIN(7))))(_trgt(1(6)))(_sens(0(7))))))
			(line__16(_arch 2 0 16(_assignment(_alias((RKEY(5))(KSIN(3))))(_trgt(1(5)))(_sens(0(3))))))
			(line__17(_arch 3 0 17(_assignment(_alias((RKEY(4))(KSIN(6))))(_trgt(1(4)))(_sens(0(6))))))
			(line__18(_arch 4 0 18(_assignment(_alias((RKEY(3))(KSIN(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__19(_arch 5 0 19(_assignment(_alias((RKEY(2))(KSIN(5))))(_trgt(1(2)))(_sens(0(5))))))
			(line__20(_arch 6 0 20(_assignment(_alias((RKEY(1))(KSIN(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__21(_arch 7 0 21(_assignment(_alias((RKEY(0))(KSIN(1))))(_trgt(1(0)))(_sens(0(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(4))(0(7))(0(3))(0(6))(0(2))(0(5))(0(0))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . perm_choice2_arch 8 -1)
)
I 000053 55 688           1698356459502 rotate1_arch
(_unit VHDL(rotate1 0 4(rotate1_arch 0 11))
	(_version vef)
	(_time 1698356459503 2023.10.27 00:40:59)
	(_source(\../src/rotate1.vhd\))
	(_parameters tan)
	(_code ddded78fdf8b8dcbdc8fc98789dedcdadfdb8bdad9)
	(_ent
		(_time 1698355268337)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int IDB 0 0 6(_ent(_in))))
		(_port(_int ODB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((ODB)(IDB(d_3_0))(IDB(4))))(_trgt(1))(_sens(0(4))(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rotate1_arch 1 -1)
)
I 000053 55 696           1698356459736 rotate2_arch
(_unit VHDL(rotate2 0 4(rotate2_arch 0 11))
	(_version vef)
	(_time 1698356459737 2023.10.27 00:40:59)
	(_source(\../src/rotate2.vhd\))
	(_parameters tan)
	(_code c8cbc39d969e98dec99adc929ccbcacfcace9ecfcc)
	(_ent
		(_time 1698355268399)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int IDB 0 0 6(_ent(_in))))
		(_port(_int ODB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((ODB)(IDB(d_2_0))(IDB(d_4_3))))(_trgt(1))(_sens(0(d_4_3))(0(d_2_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rotate2_arch 1 -1)
)
I 000053 55 724           1698356459979 key_mux_arch
(_unit VHDL(key_mux 0 4(key_mux_arch 0 13))
	(_version vef)
	(_time 1698356459980 2023.10.27 00:40:59)
	(_source(\../src/key_mux.vhd\))
	(_parameters tan)
	(_code b2b0b1e6b5e4efa7e5b4f6e9e6b5bab4e0b4b7b5bb)
	(_ent
		(_time 1698355267956)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int IN1 0 0 6(_ent(_in))))
		(_port(_int IN2 0 0 7(_ent(_in))))
		(_port(_int MODE -1 0 8(_ent(_in))))
		(_port(_int SEL 0 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . key_mux_arch 1 -1)
)
I 000055 55 1418          1698356460220 init_perm_arch
(_unit VHDL(init_perm 0 4(init_perm_arch 0 11))
	(_version vef)
	(_time 1698356460221 2023.10.27 00:41:00)
	(_source(\../src/init_perm.vhd\))
	(_parameters tan)
	(_code acaef7fbaafbf1bba9a0eaf7fdaaa9abaeaaf8aaa5)
	(_ent
		(_time 1698355267873)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((OUDB(7))(INDB(6))))(_trgt(1(7)))(_sens(0(6))))))
			(line__19(_arch 1 0 19(_assignment(_alias((OUDB(6))(INDB(2))))(_trgt(1(6)))(_sens(0(2))))))
			(line__20(_arch 2 0 20(_assignment(_alias((OUDB(5))(INDB(5))))(_trgt(1(5)))(_sens(0(5))))))
			(line__21(_arch 3 0 21(_assignment(_alias((OUDB(4))(INDB(7))))(_trgt(1(4)))(_sens(0(7))))))
			(line__22(_arch 4 0 22(_assignment(_alias((OUDB(3))(INDB(4))))(_trgt(1(3)))(_sens(0(4))))))
			(line__23(_arch 5 0 23(_assignment(_alias((OUDB(2))(INDB(0))))(_trgt(1(2)))(_sens(0(0))))))
			(line__24(_arch 6 0 24(_assignment(_alias((OUDB(1))(INDB(3))))(_trgt(1(1)))(_sens(0(3))))))
			(line__25(_arch 7 0 25(_assignment(_alias((OUDB(0))(INDB(1))))(_trgt(1(0)))(_sens(0(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(6))(0(2))(0(5))(0(7))(0(4))(0(0))(0(3))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . init_perm_arch 8 -1)
)
I 000059 55 1434          1698356460459 init_perm_inv_arch
(_unit VHDL(init_perm_inv 0 4(init_perm_inv_arch 0 11))
	(_version vef)
	(_time 1698356460460 2023.10.27 00:41:00)
	(_source(\../src/init_perm_inv.vhd\))
	(_parameters tan)
	(_code 9694cc99c5c1cb81939ad0cdc79093919490c293c0)
	(_ent
		(_time 1698355267917)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((OUDB(7))(INDB(4))))(_trgt(1(7)))(_sens(0(4))))))
			(line__19(_arch 1 0 19(_assignment(_alias((OUDB(6))(INDB(7))))(_trgt(1(6)))(_sens(0(7))))))
			(line__20(_arch 2 0 20(_assignment(_alias((OUDB(5))(INDB(5))))(_trgt(1(5)))(_sens(0(5))))))
			(line__21(_arch 3 0 21(_assignment(_alias((OUDB(4))(INDB(3))))(_trgt(1(4)))(_sens(0(3))))))
			(line__22(_arch 4 0 22(_assignment(_alias((OUDB(3))(INDB(1))))(_trgt(1(3)))(_sens(0(1))))))
			(line__23(_arch 5 0 23(_assignment(_alias((OUDB(2))(INDB(6))))(_trgt(1(2)))(_sens(0(6))))))
			(line__24(_arch 6 0 24(_assignment(_alias((OUDB(1))(INDB(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__25(_arch 7 0 25(_assignment(_alias((OUDB(0))(INDB(2))))(_trgt(1(0)))(_sens(0(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(4))(0(7))(0(5))(0(3))(0(1))(0(6))(0(0))(0(2))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . init_perm_inv_arch 8 -1)
)
I 000051 55 676           1698356460700 xor_4_arch
(_unit VHDL(xor_4 0 4(xor_4_arch 0 12))
	(_version vef)
	(_time 1698356460701 2023.10.27 00:41:00)
	(_source(\../src/xor_4.vhd\))
	(_parameters tan)
	(_code 8182dd8fd6d7d794d7d795dad887d7868384d78285)
	(_ent
		(_time 1698355267628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int IDB1 0 0 6(_ent(_in))))
		(_port(_int IDB2 0 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_4_arch 1 -1)
)
I 000056 55 8016          1698356461062 simple_des_full
(_unit VHDL(simple_des_full 0 27(simple_des_full 0 36))
	(_version vef)
	(_time 1698356461063 2023.10.27 00:41:01)
	(_source(\../compile/simple_des_full.vhd\))
	(_parameters tan)
	(_code f8fbaea8f9aff8efaefbbba2acfdaefefcfefdfffb)
	(_ent
		(_time 1698355268529)
	)
	(_comp
		(init_perm
			(_object
				(_port(_int INDB 2 0 42(_ent (_in))))
				(_port(_int OUDB 2 0 43(_ent (_out))))
			)
		)
		(rotate2
			(_object
				(_port(_int IDB 9 0 80(_ent (_in))))
				(_port(_int ODB 9 0 81(_ent (_out))))
			)
		)
		(perm_choice2
			(_object
				(_port(_int KSIN 6 0 68(_ent (_in))))
				(_port(_int RKEY 7 0 69(_ent (_out))))
			)
		)
		(key_mux
			(_object
				(_port(_int IN1 4 0 54(_ent (_in))))
				(_port(_int IN2 4 0 55(_ent (_in))))
				(_port(_int MODE -1 0 56(_ent (_in))))
				(_port(_int SEL 4 0 57(_ent (_out))))
			)
		)
		(round_func
			(_object
				(_port(_int INDB 10 0 86(_ent (_in))))
				(_port(_int INRK 11 0 87(_ent (_in))))
				(_port(_int OUDB 10 0 88(_ent (_out))))
			)
		)
		(xor_4
			(_object
				(_port(_int IDB1 12 0 93(_ent (_in))))
				(_port(_int IDB2 12 0 94(_ent (_in))))
				(_port(_int OUDB 12 0 95(_ent (_out))))
			)
		)
		(init_perm_inv
			(_object
				(_port(_int INDB 3 0 48(_ent (_in))))
				(_port(_int OUDB 3 0 49(_ent (_out))))
			)
		)
		(perm_choice1
			(_object
				(_port(_int KEYIN 5 0 62(_ent (_in))))
				(_port(_int KEYST 5 0 63(_ent (_out))))
			)
		)
		(rotate1
			(_object
				(_port(_int IDB 8 0 74(_ent (_in))))
				(_port(_int ODB 8 0 75(_ent (_out))))
			)
		)
	)
	(_inst U1 0 117(_comp init_perm)
		(_port
			((INDB)(input_msg))
			((OUDB)(r1_state))
		)
		(_use(_ent . init_perm)
		)
	)
	(_inst U10 0 123(_comp rotate2)
		(_port
			((IDB(4))(rk_state1(9)))
			((IDB(3))(rk_state1(8)))
			((IDB(2))(rk_state1(7)))
			((IDB(1))(rk_state1(6)))
			((IDB(0))(rk_state1(5)))
			((ODB(4))(rk_state2(9)))
			((ODB(3))(rk_state2(8)))
			((ODB(2))(rk_state2(7)))
			((ODB(1))(rk_state2(6)))
			((ODB(0))(rk_state2(5)))
		)
		(_use(_ent . rotate2)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U11 0 137(_comp rotate2)
		(_port
			((IDB(4))(rk_state1(4)))
			((IDB(3))(rk_state1(3)))
			((IDB(2))(rk_state1(2)))
			((IDB(1))(rk_state1(1)))
			((IDB(0))(rk_state1(0)))
			((ODB(4))(rk_state2(4)))
			((ODB(3))(rk_state2(3)))
			((ODB(2))(rk_state2(2)))
			((ODB(1))(rk_state2(1)))
			((ODB(0))(rk_state2(0)))
		)
		(_use(_ent . rotate2)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U12 0 151(_comp perm_choice2)
		(_port
			((KSIN)(rk_state1))
			((RKEY)(round_key1))
		)
		(_use(_ent . perm_choice2)
		)
	)
	(_inst U13 0 157(_comp perm_choice2)
		(_port
			((KSIN)(rk_state2))
			((RKEY)(round_key2))
		)
		(_use(_ent . perm_choice2)
		)
	)
	(_inst U14 0 163(_comp key_mux)
		(_port
			((IN1)(round_key1))
			((IN2)(round_key2))
			((MODE)(cipher_mode))
			((SEL)(rk1))
		)
		(_use(_ent . key_mux)
		)
	)
	(_inst U15 0 171(_comp key_mux)
		(_port
			((IN1)(round_key2))
			((IN2)(round_key1))
			((MODE)(cipher_mode))
			((SEL)(rk2))
		)
		(_use(_ent . key_mux)
		)
	)
	(_inst U2 0 179(_comp round_func)
		(_port
			((INDB(3))(r1_state(3)))
			((INDB(2))(r1_state(2)))
			((INDB(1))(r1_state(1)))
			((INDB(0))(r1_state(0)))
			((INRK)(rk1))
			((OUDB)(BUS38))
		)
		(_use(_ent . round_func)
			(_port
				((INDB)(INDB))
				((INRK)(INRK))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U3 0 189(_comp xor_4)
		(_port
			((IDB1)(BUS38))
			((IDB2(3))(r1_state(7)))
			((IDB2(2))(r1_state(6)))
			((IDB2(1))(r1_state(5)))
			((IDB2(0))(r1_state(4)))
			((OUDB(3))(r2_state(3)))
			((OUDB(2))(r2_state(2)))
			((OUDB(1))(r2_state(1)))
			((OUDB(0))(r2_state(0)))
		)
		(_use(_ent . xor_4)
			(_port
				((IDB1)(IDB1))
				((IDB2)(IDB2))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U4 0 202(_comp round_func)
		(_port
			((INDB(3))(r2_state(3)))
			((INDB(2))(r2_state(2)))
			((INDB(1))(r2_state(1)))
			((INDB(0))(r2_state(0)))
			((INRK)(rk2))
			((OUDB)(BUS117))
		)
		(_use(_ent . round_func)
			(_port
				((INDB)(INDB))
				((INRK)(INRK))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U5 0 212(_comp xor_4)
		(_port
			((IDB1)(BUS117))
			((IDB2(3))(r1_state(3)))
			((IDB2(2))(r1_state(2)))
			((IDB2(1))(r1_state(1)))
			((IDB2(0))(r1_state(0)))
			((OUDB(3))(r2_state(7)))
			((OUDB(2))(r2_state(6)))
			((OUDB(1))(r2_state(5)))
			((OUDB(0))(r2_state(4)))
		)
		(_use(_ent . xor_4)
			(_port
				((IDB1)(IDB1))
				((IDB2)(IDB2))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U6 0 225(_comp init_perm_inv)
		(_port
			((INDB)(r2_state))
			((OUDB)(output_msg))
		)
		(_use(_ent . init_perm_inv)
		)
	)
	(_inst U7 0 231(_comp perm_choice1)
		(_port
			((KEYIN)(cipher_key))
			((KEYST)(rk_state0))
		)
		(_use(_ent . perm_choice1)
		)
	)
	(_inst U8 0 237(_comp rotate1)
		(_port
			((IDB(4))(rk_state0(9)))
			((IDB(3))(rk_state0(8)))
			((IDB(2))(rk_state0(7)))
			((IDB(1))(rk_state0(6)))
			((IDB(0))(rk_state0(5)))
			((ODB(4))(rk_state1(9)))
			((ODB(3))(rk_state1(8)))
			((ODB(2))(rk_state1(7)))
			((ODB(1))(rk_state1(6)))
			((ODB(0))(rk_state1(5)))
		)
		(_use(_ent . rotate1)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U9 0 251(_comp rotate1)
		(_port
			((IDB(4))(rk_state0(4)))
			((IDB(3))(rk_state0(3)))
			((IDB(2))(rk_state0(2)))
			((IDB(1))(rk_state0(1)))
			((IDB(0))(rk_state0(0)))
			((ODB(4))(rk_state1(4)))
			((ODB(3))(rk_state1(3)))
			((ODB(2))(rk_state1(2)))
			((ODB(1))(rk_state1(1)))
			((ODB(0))(rk_state1(0)))
		)
		(_use(_ent . rotate1)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int input_msg 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 30(_array -1((_dto i 9 i 0)))))
		(_port(_int cipher_key 1 0 30(_ent(_in))))
		(_port(_int cipher_mode -1 0 31(_ent(_in))))
		(_port(_int output_msg 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 68(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 86(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 87(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS117 13 0 101(_arch(_uni))))
		(_sig(_int BUS38 13 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int r1_state 14 0 103(_arch(_uni))))
		(_sig(_int r2_state 14 0 104(_arch(_uni))))
		(_sig(_int rk1 14 0 105(_arch(_uni))))
		(_sig(_int rk2 14 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1320 0 107(_array -1((_dto i 9 i 0)))))
		(_sig(_int rk_state0 15 0 107(_arch(_uni))))
		(_sig(_int rk_state1 15 0 108(_arch(_uni))))
		(_sig(_int rk_state2 15 0 109(_arch(_uni))))
		(_sig(_int round_key1 14 0 110(_arch(_uni))))
		(_sig(_int round_key2 14 0 111(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000064 55 1920          1698356461519 simple_des_full_tb_arch
(_unit VHDL(simple_des_full_tb 0 4(simple_des_full_tb_arch 0 7))
	(_version vef)
	(_time 1698356461520 2023.10.27 00:41:01)
	(_source(\../src/simple_des_full_tb.vhd\))
	(_parameters tan)
	(_code bdbfbee9e0eabdaabebcfee7e9b8ebbbb9bbb8babe)
	(_ent
		(_time 1698355268555)
	)
	(_inst UUT 0 16(_ent . simple_des_full simple_des_full)
		(_port
			((input_msg)(input_msg))
			((cipher_key)(cipher_key))
			((cipher_mode)(cipher_mode))
			((output_msg)(output_msg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 8(_array -1((_dto i 7 i 0)))))
		(_sig(_int input_msg 0 0 8(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int cipher_key 1 0 9(_arch(_uni((_others(i 2)))))))
		(_sig(_int cipher_mode -1 0 10(_arch(_uni((i 2))))))
		(_sig(_int output_msg 0 0 11(_arch(_uni((_others(i 2)))))))
		(_sig(_int enc_res 0 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int dec_res 0 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(stim_gen(_arch 0 0 24(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751811 33751555)
		(33751554 50529027 515)
		(50463235 50463491)
		(1953719636 540684576 543387205 1852141647 2019906592 1868832884 1953459744 1952541984 2189411)
		(50463235 50463234)
		(50528770 50463490)
		(1953719636 540684576 543384900 1936682051 1700012133 1679848568 1869488239 1634541684 560489332)
		(50463491 50463235)
		(50463234 33686275 514)
		(50463234 50463490)
		(1953719636 540684832 543387205 1852141647 2019906592 1868832884 1953459744 1952541984 2189411)
		(33751811 50529027)
		(50529026 50529027)
		(1953719636 540684832 543384900 1936682051 1700012133 1679848568 1869488239 1634541684 560489332)
	)
	(_model . simple_des_full_tb_arch 1 -1)
)
V 000055 55 1475          1698356592884 rf_expand_arch
(_unit VHDL(rf_expand 0 4(rf_expand_arch 0 11))
	(_version vef)
	(_time 1698356592885 2023.10.27 00:43:12)
	(_source(\../src/rf_expand.vhd\))
	(_parameters tan)
	(_code dcdedf8e8988decad8dec4878ddaddda89dad8dbde)
	(_ent
		(_time 1698355268087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((OUDB(7))(INDB(0))))(_trgt(1(7)))(_sens(0(0))))))
			(line__15(_arch 1 0 15(_assignment(_alias((OUDB(6))(INDB(3))))(_trgt(1(6)))(_sens(0(3))))))
			(line__16(_arch 2 0 16(_assignment(_alias((OUDB(5))(INDB(2))))(_trgt(1(5)))(_sens(0(2))))))
			(line__17(_arch 3 0 17(_assignment(_alias((OUDB(4))(INDB(1))))(_trgt(1(4)))(_sens(0(1))))))
			(line__18(_arch 4 0 18(_assignment(_alias((OUDB(3))(INDB(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__19(_arch 5 0 19(_assignment(_alias((OUDB(2))(INDB(1))))(_trgt(1(2)))(_sens(0(1))))))
			(line__20(_arch 6 0 20(_assignment(_alias((OUDB(1))(INDB(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__21(_arch 7 0 21(_assignment(_alias((OUDB(0))(INDB(3))))(_trgt(1(0)))(_sens(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(3))(0(2))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_expand_arch 8 -1)
)
V 000054 55 688           1698356593258 rf_xor_8_arch
(_unit VHDL(rf_xor_8 0 4(rf_xor_8_arch 0 12))
	(_version vef)
	(_time 1698356593259 2023.10.27 00:43:13)
	(_source(\../src/rf_xor_8.vhd\))
	(_parameters tan)
	(_code 53515250560751445b001508005605505b54515555)
	(_ent
		(_time 1698355268287)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int IDB1 0 0 6(_ent(_in))))
		(_port(_int IDB2 0 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_xor_8_arch 1 -1)
)
V 000056 55 940           1698356593507 rf_subst_1_arch
(_unit VHDL(rf_subst_1 0 4(rf_subst_1_arch 0 11))
	(_version vef)
	(_time 1698356593508 2023.10.27 00:43:13)
	(_source(\../src/rf_subst_1.vhd\))
	(_parameters tan)
	(_code 4d4f4b4f1f194f5a4f4b58171e4a4e4a49481b4e4c)
	(_ent
		(_time 1698355268180)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554)
		(50529026)
		(33686019)
		(514)
		(33686018)
		(50463490)
		(50528771)
		(33686275)
		(770)
		(50528770)
		(33751810)
		(33751555)
		(50529027)
		(515)
		(771)
	)
	(_model . rf_subst_1_arch 1 -1)
)
V 000056 55 954           1698356593758 rf_subst_2_arch
(_unit VHDL(rf_subst_2 0 4(rf_subst_2_arch 0 11))
	(_version vef)
	(_time 1698356593759 2023.10.27 00:43:13)
	(_source(\../src/rf_subst_2.vhd\))
	(_parameters tan)
	(_code 47454045461345504541521d144044404342114445)
	(_ent
		(_time 1698355268234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int OUDB 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50528770)
		(33751555)
		(50463491)
		(33751811)
		(514)
		(33751554)
		(50463490)
		(50528771)
		(33686275)
		(770)
		(50463234)
		(33686274)
		(50463235)
		(515)
		(771)
	)
	(_model . rf_subst_2_arch 1 -1)
)
V 000056 55 1014          1698356594005 rf_permute_arch
(_unit VHDL(rf_permute 0 4(rf_permute_arch 0 11))
	(_version vef)
	(_time 1698356594006 2023.10.27 00:43:14)
	(_source(\../src/rf_permute.vhd\))
	(_parameters tan)
	(_code 41434543461543564046541a124715464446454744)
	(_ent
		(_time 1698355268131)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((OUDB(3))(INDB(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__15(_arch 1 0 15(_assignment(_alias((OUDB(2))(INDB(0))))(_trgt(1(2)))(_sens(0(0))))))
			(line__16(_arch 2 0 16(_assignment(_alias((OUDB(1))(INDB(1))))(_trgt(1(1)))(_sens(0(1))))))
			(line__17(_arch 3 0 17(_assignment(_alias((OUDB(0))(INDB(3))))(_trgt(1(0)))(_sens(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(0))(0(1))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rf_permute_arch 4 -1)
)
V 000056 55 1672          1698356594246 round_func_arch
(_unit VHDL(round_func 0 4(round_func_arch 0 12))
	(_version vef)
	(_time 1698356594247 2023.10.27 00:43:14)
	(_source(\../src/round_func.vhd\))
	(_parameters tan)
	(_code 2c2e2928297a7d3a7a2a38752b2a2a2b292a792a2f)
	(_ent
		(_time 1698355268499)
	)
	(_inst rf_exp 0 18(_ent . rf_expand rf_expand_arch)
		(_port
			((INDB)(INDB))
			((OUDB)(db_expanded))
		)
	)
	(_inst rf_xor_with_rk 0 24(_ent . rf_xor_8 rf_xor_8_arch)
		(_port
			((IDB1)(db_expanded))
			((IDB2)(INRK))
			((OUDB)(rf_state1))
		)
	)
	(_inst rf_s1 0 31(_ent . rf_subst_1 rf_subst_1_arch)
		(_port
			((INDB)(rf_state1(d_7_4)))
			((OUDB)(rf_state2(d_3_2)))
		)
	)
	(_inst rf_s2 0 37(_ent . rf_subst_2 rf_subst_2_arch)
		(_port
			((INDB)(rf_state1(d_3_0)))
			((OUDB)(rf_state2(d_1_0)))
		)
	)
	(_inst rf_perm 0 43(_ent . rf_permute rf_permute_arch)
		(_port
			((INDB)(rf_state2))
			((OUDB)(OUDB))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int INRK 1 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int db_expanded 2 0 13(_arch(_uni((_others(i 2)))))))
		(_sig(_int rf_state1 2 0 14(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int rf_state2 3 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000058 55 1657          1698356594496 perm_choice1_arch
(_unit VHDL(perm_choice1 0 4(perm_choice1_arch 0 11))
	(_version vef)
	(_time 1698356594497 2023.10.27 00:43:14)
	(_source(\../src/perm_choice1.vhd\))
	(_parameters tan)
	(_code 26242e22257070307324607c74202e2070202f2025)
	(_ent
		(_time 1698355268005)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int KEYIN 0 0 6(_ent(_in))))
		(_port(_int KEYST 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((KEYST(9))(KEYIN(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__15(_arch 1 0 15(_assignment(_alias((KEYST(8))(KEYIN(5))))(_trgt(1(8)))(_sens(0(5))))))
			(line__16(_arch 2 0 16(_assignment(_alias((KEYST(7))(KEYIN(8))))(_trgt(1(7)))(_sens(0(8))))))
			(line__17(_arch 3 0 17(_assignment(_alias((KEYST(6))(KEYIN(3))))(_trgt(1(6)))(_sens(0(3))))))
			(line__18(_arch 4 0 18(_assignment(_alias((KEYST(5))(KEYIN(6))))(_trgt(1(5)))(_sens(0(6))))))
			(line__19(_arch 5 0 19(_assignment(_alias((KEYST(4))(KEYIN(0))))(_trgt(1(4)))(_sens(0(0))))))
			(line__20(_arch 6 0 20(_assignment(_alias((KEYST(3))(KEYIN(9))))(_trgt(1(3)))(_sens(0(9))))))
			(line__21(_arch 7 0 21(_assignment(_alias((KEYST(2))(KEYIN(1))))(_trgt(1(2)))(_sens(0(1))))))
			(line__22(_arch 8 0 22(_assignment(_alias((KEYST(1))(KEYIN(2))))(_trgt(1(1)))(_sens(0(2))))))
			(line__23(_arch 9 0 23(_assignment(_alias((KEYST(0))(KEYIN(4))))(_trgt(1(0)))(_sens(0(4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(7))(0(5))(0(8))(0(3))(0(6))(0(0))(0(9))(0(1))(0(2))(0(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . perm_choice1_arch 10 -1)
)
V 000058 55 1511          1698356594731 perm_choice2_arch
(_unit VHDL(perm_choice2 0 4(perm_choice2_arch 0 11))
	(_version vef)
	(_time 1698356594732 2023.10.27 00:43:14)
	(_source(\../src/perm_choice2.vhd\))
	(_parameters tan)
	(_code 10121917154646064510564a421618164616191613)
	(_ent
		(_time 1698355268050)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int KSIN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int RKEY 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((RKEY(7))(KSIN(4))))(_trgt(1(7)))(_sens(0(4))))))
			(line__15(_arch 1 0 15(_assignment(_alias((RKEY(6))(KSIN(7))))(_trgt(1(6)))(_sens(0(7))))))
			(line__16(_arch 2 0 16(_assignment(_alias((RKEY(5))(KSIN(3))))(_trgt(1(5)))(_sens(0(3))))))
			(line__17(_arch 3 0 17(_assignment(_alias((RKEY(4))(KSIN(6))))(_trgt(1(4)))(_sens(0(6))))))
			(line__18(_arch 4 0 18(_assignment(_alias((RKEY(3))(KSIN(2))))(_trgt(1(3)))(_sens(0(2))))))
			(line__19(_arch 5 0 19(_assignment(_alias((RKEY(2))(KSIN(5))))(_trgt(1(2)))(_sens(0(5))))))
			(line__20(_arch 6 0 20(_assignment(_alias((RKEY(1))(KSIN(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__21(_arch 7 0 21(_assignment(_alias((RKEY(0))(KSIN(1))))(_trgt(1(0)))(_sens(0(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(4))(0(7))(0(3))(0(6))(0(2))(0(5))(0(0))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . perm_choice2_arch 8 -1)
)
V 000053 55 688           1698356594982 rotate1_arch
(_unit VHDL(rotate1 0 4(rotate1_arch 0 11))
	(_version vef)
	(_time 1698356594983 2023.10.27 00:43:14)
	(_source(\../src/rotate1.vhd\))
	(_parameters tan)
	(_code 0a08590c0d5c5a1c0b581e505e090b0d080c5c0d0e)
	(_ent
		(_time 1698355268337)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int IDB 0 0 6(_ent(_in))))
		(_port(_int ODB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((ODB)(IDB(d_3_0))(IDB(4))))(_trgt(1))(_sens(0(4))(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rotate1_arch 1 -1)
)
V 000053 55 696           1698356595233 rotate2_arch
(_unit VHDL(rotate2 0 4(rotate2_arch 0 11))
	(_version vef)
	(_time 1698356595234 2023.10.27 00:43:15)
	(_source(\../src/rotate2.vhd\))
	(_parameters tan)
	(_code 14164413464244021546004e401716131612421310)
	(_ent
		(_time 1698355268399)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int IDB 0 0 6(_ent(_in))))
		(_port(_int ODB 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((ODB)(IDB(d_2_0))(IDB(d_4_3))))(_trgt(1))(_sens(0(d_4_3))(0(d_2_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . rotate2_arch 1 -1)
)
V 000053 55 724           1698356595469 key_mux_arch
(_unit VHDL(key_mux 0 4(key_mux_arch 0 13))
	(_version vef)
	(_time 1698356595470 2023.10.27 00:43:15)
	(_source(\../src/key_mux.vhd\))
	(_parameters tan)
	(_code fefdfeaeaea8a3eba9f8baa5aaf9f6f8acf8fbf9f7)
	(_ent
		(_time 1698355267956)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int IN1 0 0 6(_ent(_in))))
		(_port(_int IN2 0 0 7(_ent(_in))))
		(_port(_int MODE -1 0 8(_ent(_in))))
		(_port(_int SEL 0 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . key_mux_arch 1 -1)
)
V 000055 55 1418          1698356595704 init_perm_arch
(_unit VHDL(init_perm 0 4(init_perm_arch 0 11))
	(_version vef)
	(_time 1698356595705 2023.10.27 00:43:15)
	(_source(\../src/init_perm.vhd\))
	(_parameters tan)
	(_code e8ebb2bbb5bfb5ffede4aeb3b9eeedefeaeebceee1)
	(_ent
		(_time 1698355267873)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((OUDB(7))(INDB(6))))(_trgt(1(7)))(_sens(0(6))))))
			(line__19(_arch 1 0 19(_assignment(_alias((OUDB(6))(INDB(2))))(_trgt(1(6)))(_sens(0(2))))))
			(line__20(_arch 2 0 20(_assignment(_alias((OUDB(5))(INDB(5))))(_trgt(1(5)))(_sens(0(5))))))
			(line__21(_arch 3 0 21(_assignment(_alias((OUDB(4))(INDB(7))))(_trgt(1(4)))(_sens(0(7))))))
			(line__22(_arch 4 0 22(_assignment(_alias((OUDB(3))(INDB(4))))(_trgt(1(3)))(_sens(0(4))))))
			(line__23(_arch 5 0 23(_assignment(_alias((OUDB(2))(INDB(0))))(_trgt(1(2)))(_sens(0(0))))))
			(line__24(_arch 6 0 24(_assignment(_alias((OUDB(1))(INDB(3))))(_trgt(1(1)))(_sens(0(3))))))
			(line__25(_arch 7 0 25(_assignment(_alias((OUDB(0))(INDB(1))))(_trgt(1(0)))(_sens(0(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(6))(0(2))(0(5))(0(7))(0(4))(0(0))(0(3))(0(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . init_perm_arch 8 -1)
)
V 000059 55 1434          1698356595951 init_perm_inv_arch
(_unit VHDL(init_perm_inv 0 4(init_perm_inv_arch 0 11))
	(_version vef)
	(_time 1698356595952 2023.10.27 00:43:15)
	(_source(\../src/init_perm_inv.vhd\))
	(_parameters tan)
	(_code d3d08e8185848ec4d6df958882d5d6d4d1d587d685)
	(_ent
		(_time 1698355267917)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int INDB 0 0 6(_ent(_in))))
		(_port(_int OUDB 0 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((OUDB(7))(INDB(4))))(_trgt(1(7)))(_sens(0(4))))))
			(line__19(_arch 1 0 19(_assignment(_alias((OUDB(6))(INDB(7))))(_trgt(1(6)))(_sens(0(7))))))
			(line__20(_arch 2 0 20(_assignment(_alias((OUDB(5))(INDB(5))))(_trgt(1(5)))(_sens(0(5))))))
			(line__21(_arch 3 0 21(_assignment(_alias((OUDB(4))(INDB(3))))(_trgt(1(4)))(_sens(0(3))))))
			(line__22(_arch 4 0 22(_assignment(_alias((OUDB(3))(INDB(1))))(_trgt(1(3)))(_sens(0(1))))))
			(line__23(_arch 5 0 23(_assignment(_alias((OUDB(2))(INDB(6))))(_trgt(1(2)))(_sens(0(6))))))
			(line__24(_arch 6 0 24(_assignment(_alias((OUDB(1))(INDB(0))))(_trgt(1(1)))(_sens(0(0))))))
			(line__25(_arch 7 0 25(_assignment(_alias((OUDB(0))(INDB(2))))(_trgt(1(0)))(_sens(0(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(4))(0(7))(0(5))(0(3))(0(1))(0(6))(0(0))(0(2))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . init_perm_inv_arch 8 -1)
)
V 000051 55 676           1698356596196 xor_4_arch
(_unit VHDL(xor_4 0 4(xor_4_arch 0 12))
	(_version vef)
	(_time 1698356596197 2023.10.27 00:43:16)
	(_source(\../src/xor_4.vhd\))
	(_parameters tan)
	(_code cdcf9098cf9b9bd89b9bd99694cb9bcacfc89bcec9)
	(_ent
		(_time 1698355267628)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int IDB1 0 0 6(_ent(_in))))
		(_port(_int IDB2 0 0 7(_ent(_in))))
		(_port(_int OUDB 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_4_arch 1 -1)
)
V 000056 55 8016          1698356596563 simple_des_full
(_unit VHDL(simple_des_full 0 27(simple_des_full 0 36))
	(_version vef)
	(_time 1698356596564 2023.10.27 00:43:16)
	(_source(\../compile/simple_des_full.vhd\))
	(_parameters tan)
	(_code 44454746491344531247071e104112424042414347)
	(_ent
		(_time 1698355268529)
	)
	(_comp
		(init_perm
			(_object
				(_port(_int INDB 2 0 42(_ent (_in))))
				(_port(_int OUDB 2 0 43(_ent (_out))))
			)
		)
		(rotate2
			(_object
				(_port(_int IDB 9 0 80(_ent (_in))))
				(_port(_int ODB 9 0 81(_ent (_out))))
			)
		)
		(perm_choice2
			(_object
				(_port(_int KSIN 6 0 68(_ent (_in))))
				(_port(_int RKEY 7 0 69(_ent (_out))))
			)
		)
		(key_mux
			(_object
				(_port(_int IN1 4 0 54(_ent (_in))))
				(_port(_int IN2 4 0 55(_ent (_in))))
				(_port(_int MODE -1 0 56(_ent (_in))))
				(_port(_int SEL 4 0 57(_ent (_out))))
			)
		)
		(round_func
			(_object
				(_port(_int INDB 10 0 86(_ent (_in))))
				(_port(_int INRK 11 0 87(_ent (_in))))
				(_port(_int OUDB 10 0 88(_ent (_out))))
			)
		)
		(xor_4
			(_object
				(_port(_int IDB1 12 0 93(_ent (_in))))
				(_port(_int IDB2 12 0 94(_ent (_in))))
				(_port(_int OUDB 12 0 95(_ent (_out))))
			)
		)
		(init_perm_inv
			(_object
				(_port(_int INDB 3 0 48(_ent (_in))))
				(_port(_int OUDB 3 0 49(_ent (_out))))
			)
		)
		(perm_choice1
			(_object
				(_port(_int KEYIN 5 0 62(_ent (_in))))
				(_port(_int KEYST 5 0 63(_ent (_out))))
			)
		)
		(rotate1
			(_object
				(_port(_int IDB 8 0 74(_ent (_in))))
				(_port(_int ODB 8 0 75(_ent (_out))))
			)
		)
	)
	(_inst U1 0 117(_comp init_perm)
		(_port
			((INDB)(input_msg))
			((OUDB)(r1_state))
		)
		(_use(_ent . init_perm)
		)
	)
	(_inst U10 0 123(_comp rotate2)
		(_port
			((IDB(4))(rk_state1(9)))
			((IDB(3))(rk_state1(8)))
			((IDB(2))(rk_state1(7)))
			((IDB(1))(rk_state1(6)))
			((IDB(0))(rk_state1(5)))
			((ODB(4))(rk_state2(9)))
			((ODB(3))(rk_state2(8)))
			((ODB(2))(rk_state2(7)))
			((ODB(1))(rk_state2(6)))
			((ODB(0))(rk_state2(5)))
		)
		(_use(_ent . rotate2)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U11 0 137(_comp rotate2)
		(_port
			((IDB(4))(rk_state1(4)))
			((IDB(3))(rk_state1(3)))
			((IDB(2))(rk_state1(2)))
			((IDB(1))(rk_state1(1)))
			((IDB(0))(rk_state1(0)))
			((ODB(4))(rk_state2(4)))
			((ODB(3))(rk_state2(3)))
			((ODB(2))(rk_state2(2)))
			((ODB(1))(rk_state2(1)))
			((ODB(0))(rk_state2(0)))
		)
		(_use(_ent . rotate2)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U12 0 151(_comp perm_choice2)
		(_port
			((KSIN)(rk_state1))
			((RKEY)(round_key1))
		)
		(_use(_ent . perm_choice2)
		)
	)
	(_inst U13 0 157(_comp perm_choice2)
		(_port
			((KSIN)(rk_state2))
			((RKEY)(round_key2))
		)
		(_use(_ent . perm_choice2)
		)
	)
	(_inst U14 0 163(_comp key_mux)
		(_port
			((IN1)(round_key1))
			((IN2)(round_key2))
			((MODE)(cipher_mode))
			((SEL)(rk1))
		)
		(_use(_ent . key_mux)
		)
	)
	(_inst U15 0 171(_comp key_mux)
		(_port
			((IN1)(round_key2))
			((IN2)(round_key1))
			((MODE)(cipher_mode))
			((SEL)(rk2))
		)
		(_use(_ent . key_mux)
		)
	)
	(_inst U2 0 179(_comp round_func)
		(_port
			((INDB(3))(r1_state(3)))
			((INDB(2))(r1_state(2)))
			((INDB(1))(r1_state(1)))
			((INDB(0))(r1_state(0)))
			((INRK)(rk1))
			((OUDB)(BUS38))
		)
		(_use(_ent . round_func)
			(_port
				((INDB)(INDB))
				((INRK)(INRK))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U3 0 189(_comp xor_4)
		(_port
			((IDB1)(BUS38))
			((IDB2(3))(r1_state(7)))
			((IDB2(2))(r1_state(6)))
			((IDB2(1))(r1_state(5)))
			((IDB2(0))(r1_state(4)))
			((OUDB(3))(r2_state(3)))
			((OUDB(2))(r2_state(2)))
			((OUDB(1))(r2_state(1)))
			((OUDB(0))(r2_state(0)))
		)
		(_use(_ent . xor_4)
			(_port
				((IDB1)(IDB1))
				((IDB2)(IDB2))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U4 0 202(_comp round_func)
		(_port
			((INDB(3))(r2_state(3)))
			((INDB(2))(r2_state(2)))
			((INDB(1))(r2_state(1)))
			((INDB(0))(r2_state(0)))
			((INRK)(rk2))
			((OUDB)(BUS117))
		)
		(_use(_ent . round_func)
			(_port
				((INDB)(INDB))
				((INRK)(INRK))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U5 0 212(_comp xor_4)
		(_port
			((IDB1)(BUS117))
			((IDB2(3))(r1_state(3)))
			((IDB2(2))(r1_state(2)))
			((IDB2(1))(r1_state(1)))
			((IDB2(0))(r1_state(0)))
			((OUDB(3))(r2_state(7)))
			((OUDB(2))(r2_state(6)))
			((OUDB(1))(r2_state(5)))
			((OUDB(0))(r2_state(4)))
		)
		(_use(_ent . xor_4)
			(_port
				((IDB1)(IDB1))
				((IDB2)(IDB2))
				((OUDB)(OUDB))
			)
		)
	)
	(_inst U6 0 225(_comp init_perm_inv)
		(_port
			((INDB)(r2_state))
			((OUDB)(output_msg))
		)
		(_use(_ent . init_perm_inv)
		)
	)
	(_inst U7 0 231(_comp perm_choice1)
		(_port
			((KEYIN)(cipher_key))
			((KEYST)(rk_state0))
		)
		(_use(_ent . perm_choice1)
		)
	)
	(_inst U8 0 237(_comp rotate1)
		(_port
			((IDB(4))(rk_state0(9)))
			((IDB(3))(rk_state0(8)))
			((IDB(2))(rk_state0(7)))
			((IDB(1))(rk_state0(6)))
			((IDB(0))(rk_state0(5)))
			((ODB(4))(rk_state1(9)))
			((ODB(3))(rk_state1(8)))
			((ODB(2))(rk_state1(7)))
			((ODB(1))(rk_state1(6)))
			((ODB(0))(rk_state1(5)))
		)
		(_use(_ent . rotate1)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_inst U9 0 251(_comp rotate1)
		(_port
			((IDB(4))(rk_state0(4)))
			((IDB(3))(rk_state0(3)))
			((IDB(2))(rk_state0(2)))
			((IDB(1))(rk_state0(1)))
			((IDB(0))(rk_state0(0)))
			((ODB(4))(rk_state1(4)))
			((ODB(3))(rk_state1(3)))
			((ODB(2))(rk_state1(2)))
			((ODB(1))(rk_state1(1)))
			((ODB(0))(rk_state1(0)))
		)
		(_use(_ent . rotate1)
			(_port
				((IDB)(IDB))
				((ODB)(ODB))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int input_msg 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 30(_array -1((_dto i 9 i 0)))))
		(_port(_int cipher_key 1 0 30(_ent(_in))))
		(_port(_int cipher_mode -1 0 31(_ent(_in))))
		(_port(_int output_msg 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 68(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 86(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 87(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS117 13 0 101(_arch(_uni))))
		(_sig(_int BUS38 13 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_int r1_state 14 0 103(_arch(_uni))))
		(_sig(_int r2_state 14 0 104(_arch(_uni))))
		(_sig(_int rk1 14 0 105(_arch(_uni))))
		(_sig(_int rk2 14 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1320 0 107(_array -1((_dto i 9 i 0)))))
		(_sig(_int rk_state0 15 0 107(_arch(_uni))))
		(_sig(_int rk_state1 15 0 108(_arch(_uni))))
		(_sig(_int rk_state2 15 0 109(_arch(_uni))))
		(_sig(_int round_key1 14 0 110(_arch(_uni))))
		(_sig(_int round_key2 14 0 111(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000064 55 1920          1698356597020 simple_des_full_tb_arch
(_unit VHDL(simple_des_full_tb 0 4(simple_des_full_tb_arch 0 7))
	(_version vef)
	(_time 1698356597021 2023.10.27 00:43:17)
	(_source(\../src/simple_des_full_tb.vhd\))
	(_parameters tan)
	(_code 0908080f095e091e0a084a535d0c5f0f0d0f0c0e0a)
	(_ent
		(_time 1698355268555)
	)
	(_inst UUT 0 16(_ent . simple_des_full simple_des_full)
		(_port
			((input_msg)(input_msg))
			((cipher_key)(cipher_key))
			((cipher_mode)(cipher_mode))
			((output_msg)(output_msg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 8(_array -1((_dto i 7 i 0)))))
		(_sig(_int input_msg 0 0 8(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9(_array -1((_dto i 9 i 0)))))
		(_sig(_int cipher_key 1 0 9(_arch(_uni((_others(i 2)))))))
		(_sig(_int cipher_mode -1 0 10(_arch(_uni((i 2))))))
		(_sig(_int output_msg 0 0 11(_arch(_uni((_others(i 2)))))))
		(_sig(_int enc_res 0 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int dec_res 0 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(stim_gen(_arch 0 0 24(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751811 33751555)
		(33751554 50529027 515)
		(50463235 50463491)
		(1953719636 540684576 543387205 1852141647 2019906592 1868832884 1953459744 1952541984 2189411)
		(50463235 50463234)
		(50528770 50463490)
		(1953719636 540684576 543384900 1936682051 1700012133 1679848568 1869488239 1634541684 560489332)
		(50463491 50463235)
		(50463234 33686275 514)
		(50463234 50463490)
		(1953719636 540684832 543387205 1852141647 2019906592 1868832884 1953459744 1952541984 2189411)
		(33751811 50529027)
		(50529026 50529027)
		(1953719636 540684832 543384900 1936682051 1700012133 1679848568 1869488239 1634541684 560489332)
	)
	(_model . simple_des_full_tb_arch 1 -1)
)
