
Jornadas de formacion IV Ceeibis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002198  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002258  08002258  00012258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002288  08002288  00012288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800228c  0800228c  0001228c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08002290  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000060  20000004  08002294  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000064  08002294  00020064  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000b6b0  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000174a  00000000  00000000  0002b6dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000830  00000000  00000000  0002ce28  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000788  00000000  00000000  0002d658  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003bb8  00000000  00000000  0002dde0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000285c  00000000  00000000  00031998  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000341f4  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001cd4  00000000  00000000  00034270  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002240 	.word	0x08002240

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08002240 	.word	0x08002240

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000224:	4b07      	ldr	r3, [pc, #28]	; (8000244 <HAL_Init+0x24>)
 8000226:	4a07      	ldr	r2, [pc, #28]	; (8000244 <HAL_Init+0x24>)
 8000228:	6812      	ldr	r2, [r2, #0]
 800022a:	2110      	movs	r1, #16
 800022c:	430a      	orrs	r2, r1
 800022e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000230:	2000      	movs	r0, #0
 8000232:	f000 f809 	bl	8000248 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000236:	f001 feb5 	bl	8001fa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
}
 800023c:	0018      	movs	r0, r3
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	40022000 	.word	0x40022000

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000250:	f000 ffc0 	bl	80011d4 <HAL_RCC_GetHCLKFreq>
 8000254:	0002      	movs	r2, r0
 8000256:	23fa      	movs	r3, #250	; 0xfa
 8000258:	0099      	lsls	r1, r3, #2
 800025a:	0010      	movs	r0, r2
 800025c:	f7ff ff54 	bl	8000108 <__udivsi3>
 8000260:	0003      	movs	r3, r0
 8000262:	0018      	movs	r0, r3
 8000264:	f000 f90e 	bl	8000484 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000268:	6879      	ldr	r1, [r7, #4]
 800026a:	2301      	movs	r3, #1
 800026c:	425b      	negs	r3, r3
 800026e:	2200      	movs	r2, #0
 8000270:	0018      	movs	r0, r3
 8000272:	f000 f8e1 	bl	8000438 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000276:	2300      	movs	r3, #0
}
 8000278:	0018      	movs	r0, r3
 800027a:	46bd      	mov	sp, r7
 800027c:	b002      	add	sp, #8
 800027e:	bd80      	pop	{r7, pc}

08000280 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
  uwTick++;
 8000284:	4b03      	ldr	r3, [pc, #12]	; (8000294 <HAL_IncTick+0x14>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	1c5a      	adds	r2, r3, #1
 800028a:	4b02      	ldr	r3, [pc, #8]	; (8000294 <HAL_IncTick+0x14>)
 800028c:	601a      	str	r2, [r3, #0]
}
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	46bd      	mov	sp, r7
 8000292:	bd80      	pop	{r7, pc}
 8000294:	20000020 	.word	0x20000020

08000298 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  return uwTick;
 800029c:	4b02      	ldr	r3, [pc, #8]	; (80002a8 <HAL_GetTick+0x10>)
 800029e:	681b      	ldr	r3, [r3, #0]
}
 80002a0:	0018      	movs	r0, r3
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	20000020 	.word	0x20000020

080002ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002b4:	f7ff fff0 	bl	8000298 <HAL_GetTick>
 80002b8:	0003      	movs	r3, r0
 80002ba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	3301      	adds	r3, #1
 80002c4:	d002      	beq.n	80002cc <HAL_Delay+0x20>
  {
     wait++;
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	3301      	adds	r3, #1
 80002ca:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002cc:	46c0      	nop			; (mov r8, r8)
 80002ce:	f7ff ffe3 	bl	8000298 <HAL_GetTick>
 80002d2:	0002      	movs	r2, r0
 80002d4:	68bb      	ldr	r3, [r7, #8]
 80002d6:	1ad2      	subs	r2, r2, r3
 80002d8:	68fb      	ldr	r3, [r7, #12]
 80002da:	429a      	cmp	r2, r3
 80002dc:	d3f7      	bcc.n	80002ce <HAL_Delay+0x22>
  {
  }
}
 80002de:	46c0      	nop			; (mov r8, r8)
 80002e0:	46bd      	mov	sp, r7
 80002e2:	b004      	add	sp, #16
 80002e4:	bd80      	pop	{r7, pc}
	...

080002e8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	0002      	movs	r2, r0
 80002f0:	1dfb      	adds	r3, r7, #7
 80002f2:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002f4:	4b06      	ldr	r3, [pc, #24]	; (8000310 <NVIC_EnableIRQ+0x28>)
 80002f6:	1dfa      	adds	r2, r7, #7
 80002f8:	7812      	ldrb	r2, [r2, #0]
 80002fa:	0011      	movs	r1, r2
 80002fc:	221f      	movs	r2, #31
 80002fe:	400a      	ands	r2, r1
 8000300:	2101      	movs	r1, #1
 8000302:	4091      	lsls	r1, r2
 8000304:	000a      	movs	r2, r1
 8000306:	601a      	str	r2, [r3, #0]
}
 8000308:	46c0      	nop			; (mov r8, r8)
 800030a:	46bd      	mov	sp, r7
 800030c:	b002      	add	sp, #8
 800030e:	bd80      	pop	{r7, pc}
 8000310:	e000e100 	.word	0xe000e100

08000314 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000314:	b5b0      	push	{r4, r5, r7, lr}
 8000316:	b082      	sub	sp, #8
 8000318:	af00      	add	r7, sp, #0
 800031a:	0002      	movs	r2, r0
 800031c:	6039      	str	r1, [r7, #0]
 800031e:	1dfb      	adds	r3, r7, #7
 8000320:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000322:	1dfb      	adds	r3, r7, #7
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	2b7f      	cmp	r3, #127	; 0x7f
 8000328:	d932      	bls.n	8000390 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800032a:	4c2f      	ldr	r4, [pc, #188]	; (80003e8 <NVIC_SetPriority+0xd4>)
 800032c:	1dfb      	adds	r3, r7, #7
 800032e:	781b      	ldrb	r3, [r3, #0]
 8000330:	001a      	movs	r2, r3
 8000332:	230f      	movs	r3, #15
 8000334:	4013      	ands	r3, r2
 8000336:	3b08      	subs	r3, #8
 8000338:	0899      	lsrs	r1, r3, #2
 800033a:	4a2b      	ldr	r2, [pc, #172]	; (80003e8 <NVIC_SetPriority+0xd4>)
 800033c:	1dfb      	adds	r3, r7, #7
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	0018      	movs	r0, r3
 8000342:	230f      	movs	r3, #15
 8000344:	4003      	ands	r3, r0
 8000346:	3b08      	subs	r3, #8
 8000348:	089b      	lsrs	r3, r3, #2
 800034a:	3306      	adds	r3, #6
 800034c:	009b      	lsls	r3, r3, #2
 800034e:	18d3      	adds	r3, r2, r3
 8000350:	3304      	adds	r3, #4
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	1dfa      	adds	r2, r7, #7
 8000356:	7812      	ldrb	r2, [r2, #0]
 8000358:	0010      	movs	r0, r2
 800035a:	2203      	movs	r2, #3
 800035c:	4002      	ands	r2, r0
 800035e:	00d2      	lsls	r2, r2, #3
 8000360:	20ff      	movs	r0, #255	; 0xff
 8000362:	4090      	lsls	r0, r2
 8000364:	0002      	movs	r2, r0
 8000366:	43d2      	mvns	r2, r2
 8000368:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	019b      	lsls	r3, r3, #6
 800036e:	20ff      	movs	r0, #255	; 0xff
 8000370:	4018      	ands	r0, r3
 8000372:	1dfb      	adds	r3, r7, #7
 8000374:	781b      	ldrb	r3, [r3, #0]
 8000376:	001d      	movs	r5, r3
 8000378:	2303      	movs	r3, #3
 800037a:	402b      	ands	r3, r5
 800037c:	00db      	lsls	r3, r3, #3
 800037e:	4098      	lsls	r0, r3
 8000380:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000382:	431a      	orrs	r2, r3
 8000384:	1d8b      	adds	r3, r1, #6
 8000386:	009b      	lsls	r3, r3, #2
 8000388:	18e3      	adds	r3, r4, r3
 800038a:	3304      	adds	r3, #4
 800038c:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800038e:	e027      	b.n	80003e0 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000390:	4c16      	ldr	r4, [pc, #88]	; (80003ec <NVIC_SetPriority+0xd8>)
 8000392:	1dfb      	adds	r3, r7, #7
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	b25b      	sxtb	r3, r3
 8000398:	089b      	lsrs	r3, r3, #2
 800039a:	4914      	ldr	r1, [pc, #80]	; (80003ec <NVIC_SetPriority+0xd8>)
 800039c:	1dfa      	adds	r2, r7, #7
 800039e:	7812      	ldrb	r2, [r2, #0]
 80003a0:	b252      	sxtb	r2, r2
 80003a2:	0892      	lsrs	r2, r2, #2
 80003a4:	32c0      	adds	r2, #192	; 0xc0
 80003a6:	0092      	lsls	r2, r2, #2
 80003a8:	5852      	ldr	r2, [r2, r1]
 80003aa:	1df9      	adds	r1, r7, #7
 80003ac:	7809      	ldrb	r1, [r1, #0]
 80003ae:	0008      	movs	r0, r1
 80003b0:	2103      	movs	r1, #3
 80003b2:	4001      	ands	r1, r0
 80003b4:	00c9      	lsls	r1, r1, #3
 80003b6:	20ff      	movs	r0, #255	; 0xff
 80003b8:	4088      	lsls	r0, r1
 80003ba:	0001      	movs	r1, r0
 80003bc:	43c9      	mvns	r1, r1
 80003be:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80003c0:	683a      	ldr	r2, [r7, #0]
 80003c2:	0192      	lsls	r2, r2, #6
 80003c4:	20ff      	movs	r0, #255	; 0xff
 80003c6:	4010      	ands	r0, r2
 80003c8:	1dfa      	adds	r2, r7, #7
 80003ca:	7812      	ldrb	r2, [r2, #0]
 80003cc:	0015      	movs	r5, r2
 80003ce:	2203      	movs	r2, #3
 80003d0:	402a      	ands	r2, r5
 80003d2:	00d2      	lsls	r2, r2, #3
 80003d4:	4090      	lsls	r0, r2
 80003d6:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003d8:	430a      	orrs	r2, r1
 80003da:	33c0      	adds	r3, #192	; 0xc0
 80003dc:	009b      	lsls	r3, r3, #2
 80003de:	511a      	str	r2, [r3, r4]
}
 80003e0:	46c0      	nop			; (mov r8, r8)
 80003e2:	46bd      	mov	sp, r7
 80003e4:	b002      	add	sp, #8
 80003e6:	bdb0      	pop	{r4, r5, r7, pc}
 80003e8:	e000ed00 	.word	0xe000ed00
 80003ec:	e000e100 	.word	0xe000e100

080003f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	3b01      	subs	r3, #1
 80003fc:	4a0c      	ldr	r2, [pc, #48]	; (8000430 <SysTick_Config+0x40>)
 80003fe:	4293      	cmp	r3, r2
 8000400:	d901      	bls.n	8000406 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000402:	2301      	movs	r3, #1
 8000404:	e010      	b.n	8000428 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000406:	4b0b      	ldr	r3, [pc, #44]	; (8000434 <SysTick_Config+0x44>)
 8000408:	687a      	ldr	r2, [r7, #4]
 800040a:	3a01      	subs	r2, #1
 800040c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800040e:	2301      	movs	r3, #1
 8000410:	425b      	negs	r3, r3
 8000412:	2103      	movs	r1, #3
 8000414:	0018      	movs	r0, r3
 8000416:	f7ff ff7d 	bl	8000314 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800041a:	4b06      	ldr	r3, [pc, #24]	; (8000434 <SysTick_Config+0x44>)
 800041c:	2200      	movs	r2, #0
 800041e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000420:	4b04      	ldr	r3, [pc, #16]	; (8000434 <SysTick_Config+0x44>)
 8000422:	2207      	movs	r2, #7
 8000424:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000426:	2300      	movs	r3, #0
}
 8000428:	0018      	movs	r0, r3
 800042a:	46bd      	mov	sp, r7
 800042c:	b002      	add	sp, #8
 800042e:	bd80      	pop	{r7, pc}
 8000430:	00ffffff 	.word	0x00ffffff
 8000434:	e000e010 	.word	0xe000e010

08000438 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000438:	b580      	push	{r7, lr}
 800043a:	b084      	sub	sp, #16
 800043c:	af00      	add	r7, sp, #0
 800043e:	60b9      	str	r1, [r7, #8]
 8000440:	607a      	str	r2, [r7, #4]
 8000442:	230f      	movs	r3, #15
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	1c02      	adds	r2, r0, #0
 8000448:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800044a:	68ba      	ldr	r2, [r7, #8]
 800044c:	230f      	movs	r3, #15
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	781b      	ldrb	r3, [r3, #0]
 8000452:	b25b      	sxtb	r3, r3
 8000454:	0011      	movs	r1, r2
 8000456:	0018      	movs	r0, r3
 8000458:	f7ff ff5c 	bl	8000314 <NVIC_SetPriority>
}
 800045c:	46c0      	nop			; (mov r8, r8)
 800045e:	46bd      	mov	sp, r7
 8000460:	b004      	add	sp, #16
 8000462:	bd80      	pop	{r7, pc}

08000464 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b082      	sub	sp, #8
 8000468:	af00      	add	r7, sp, #0
 800046a:	0002      	movs	r2, r0
 800046c:	1dfb      	adds	r3, r7, #7
 800046e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000470:	1dfb      	adds	r3, r7, #7
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	b25b      	sxtb	r3, r3
 8000476:	0018      	movs	r0, r3
 8000478:	f7ff ff36 	bl	80002e8 <NVIC_EnableIRQ>
}
 800047c:	46c0      	nop			; (mov r8, r8)
 800047e:	46bd      	mov	sp, r7
 8000480:	b002      	add	sp, #8
 8000482:	bd80      	pop	{r7, pc}

08000484 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	0018      	movs	r0, r3
 8000490:	f7ff ffae 	bl	80003f0 <SysTick_Config>
 8000494:	0003      	movs	r3, r0
}
 8000496:	0018      	movs	r0, r3
 8000498:	46bd      	mov	sp, r7
 800049a:	b002      	add	sp, #8
 800049c:	bd80      	pop	{r7, pc}
	...

080004a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b086      	sub	sp, #24
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
 80004a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80004aa:	2300      	movs	r3, #0
 80004ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80004ae:	2300      	movs	r3, #0
 80004b0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80004b2:	2300      	movs	r3, #0
 80004b4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80004b6:	e155      	b.n	8000764 <HAL_GPIO_Init+0x2c4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80004b8:	683b      	ldr	r3, [r7, #0]
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	2101      	movs	r1, #1
 80004be:	697a      	ldr	r2, [r7, #20]
 80004c0:	4091      	lsls	r1, r2
 80004c2:	000a      	movs	r2, r1
 80004c4:	4013      	ands	r3, r2
 80004c6:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d100      	bne.n	80004d0 <HAL_GPIO_Init+0x30>
 80004ce:	e146      	b.n	800075e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80004d0:	683b      	ldr	r3, [r7, #0]
 80004d2:	685b      	ldr	r3, [r3, #4]
 80004d4:	2b02      	cmp	r3, #2
 80004d6:	d003      	beq.n	80004e0 <HAL_GPIO_Init+0x40>
 80004d8:	683b      	ldr	r3, [r7, #0]
 80004da:	685b      	ldr	r3, [r3, #4]
 80004dc:	2b12      	cmp	r3, #18
 80004de:	d123      	bne.n	8000528 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 80004e0:	697b      	ldr	r3, [r7, #20]
 80004e2:	08da      	lsrs	r2, r3, #3
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	3208      	adds	r2, #8
 80004e8:	0092      	lsls	r2, r2, #2
 80004ea:	58d3      	ldr	r3, [r2, r3]
 80004ec:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80004ee:	697b      	ldr	r3, [r7, #20]
 80004f0:	2207      	movs	r2, #7
 80004f2:	4013      	ands	r3, r2
 80004f4:	009b      	lsls	r3, r3, #2
 80004f6:	220f      	movs	r2, #15
 80004f8:	409a      	lsls	r2, r3
 80004fa:	0013      	movs	r3, r2
 80004fc:	43da      	mvns	r2, r3
 80004fe:	693b      	ldr	r3, [r7, #16]
 8000500:	4013      	ands	r3, r2
 8000502:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8000504:	683b      	ldr	r3, [r7, #0]
 8000506:	691a      	ldr	r2, [r3, #16]
 8000508:	697b      	ldr	r3, [r7, #20]
 800050a:	2107      	movs	r1, #7
 800050c:	400b      	ands	r3, r1
 800050e:	009b      	lsls	r3, r3, #2
 8000510:	409a      	lsls	r2, r3
 8000512:	0013      	movs	r3, r2
 8000514:	693a      	ldr	r2, [r7, #16]
 8000516:	4313      	orrs	r3, r2
 8000518:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800051a:	697b      	ldr	r3, [r7, #20]
 800051c:	08da      	lsrs	r2, r3, #3
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	3208      	adds	r2, #8
 8000522:	0092      	lsls	r2, r2, #2
 8000524:	6939      	ldr	r1, [r7, #16]
 8000526:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800052e:	697b      	ldr	r3, [r7, #20]
 8000530:	005b      	lsls	r3, r3, #1
 8000532:	2203      	movs	r2, #3
 8000534:	409a      	lsls	r2, r3
 8000536:	0013      	movs	r3, r2
 8000538:	43da      	mvns	r2, r3
 800053a:	693b      	ldr	r3, [r7, #16]
 800053c:	4013      	ands	r3, r2
 800053e:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	685b      	ldr	r3, [r3, #4]
 8000544:	2203      	movs	r2, #3
 8000546:	401a      	ands	r2, r3
 8000548:	697b      	ldr	r3, [r7, #20]
 800054a:	005b      	lsls	r3, r3, #1
 800054c:	409a      	lsls	r2, r3
 800054e:	0013      	movs	r3, r2
 8000550:	693a      	ldr	r2, [r7, #16]
 8000552:	4313      	orrs	r3, r2
 8000554:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	693a      	ldr	r2, [r7, #16]
 800055a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800055c:	683b      	ldr	r3, [r7, #0]
 800055e:	685b      	ldr	r3, [r3, #4]
 8000560:	2b01      	cmp	r3, #1
 8000562:	d00b      	beq.n	800057c <HAL_GPIO_Init+0xdc>
 8000564:	683b      	ldr	r3, [r7, #0]
 8000566:	685b      	ldr	r3, [r3, #4]
 8000568:	2b02      	cmp	r3, #2
 800056a:	d007      	beq.n	800057c <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800056c:	683b      	ldr	r3, [r7, #0]
 800056e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000570:	2b11      	cmp	r3, #17
 8000572:	d003      	beq.n	800057c <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	685b      	ldr	r3, [r3, #4]
 8000578:	2b12      	cmp	r3, #18
 800057a:	d130      	bne.n	80005de <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	689b      	ldr	r3, [r3, #8]
 8000580:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	005b      	lsls	r3, r3, #1
 8000586:	2203      	movs	r2, #3
 8000588:	409a      	lsls	r2, r3
 800058a:	0013      	movs	r3, r2
 800058c:	43da      	mvns	r2, r3
 800058e:	693b      	ldr	r3, [r7, #16]
 8000590:	4013      	ands	r3, r2
 8000592:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	68da      	ldr	r2, [r3, #12]
 8000598:	697b      	ldr	r3, [r7, #20]
 800059a:	005b      	lsls	r3, r3, #1
 800059c:	409a      	lsls	r2, r3
 800059e:	0013      	movs	r3, r2
 80005a0:	693a      	ldr	r2, [r7, #16]
 80005a2:	4313      	orrs	r3, r2
 80005a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	693a      	ldr	r2, [r7, #16]
 80005aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80005b2:	2201      	movs	r2, #1
 80005b4:	697b      	ldr	r3, [r7, #20]
 80005b6:	409a      	lsls	r2, r3
 80005b8:	0013      	movs	r3, r2
 80005ba:	43da      	mvns	r2, r3
 80005bc:	693b      	ldr	r3, [r7, #16]
 80005be:	4013      	ands	r3, r2
 80005c0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	685b      	ldr	r3, [r3, #4]
 80005c6:	091b      	lsrs	r3, r3, #4
 80005c8:	2201      	movs	r2, #1
 80005ca:	401a      	ands	r2, r3
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	409a      	lsls	r2, r3
 80005d0:	0013      	movs	r3, r2
 80005d2:	693a      	ldr	r2, [r7, #16]
 80005d4:	4313      	orrs	r3, r2
 80005d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	693a      	ldr	r2, [r7, #16]
 80005dc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	68db      	ldr	r3, [r3, #12]
 80005e2:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80005e4:	697b      	ldr	r3, [r7, #20]
 80005e6:	005b      	lsls	r3, r3, #1
 80005e8:	2203      	movs	r2, #3
 80005ea:	409a      	lsls	r2, r3
 80005ec:	0013      	movs	r3, r2
 80005ee:	43da      	mvns	r2, r3
 80005f0:	693b      	ldr	r3, [r7, #16]
 80005f2:	4013      	ands	r3, r2
 80005f4:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	689a      	ldr	r2, [r3, #8]
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	005b      	lsls	r3, r3, #1
 80005fe:	409a      	lsls	r2, r3
 8000600:	0013      	movs	r3, r2
 8000602:	693a      	ldr	r2, [r7, #16]
 8000604:	4313      	orrs	r3, r2
 8000606:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	693a      	ldr	r2, [r7, #16]
 800060c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	685a      	ldr	r2, [r3, #4]
 8000612:	2380      	movs	r3, #128	; 0x80
 8000614:	055b      	lsls	r3, r3, #21
 8000616:	4013      	ands	r3, r2
 8000618:	d100      	bne.n	800061c <HAL_GPIO_Init+0x17c>
 800061a:	e0a0      	b.n	800075e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800061c:	4b57      	ldr	r3, [pc, #348]	; (800077c <HAL_GPIO_Init+0x2dc>)
 800061e:	4a57      	ldr	r2, [pc, #348]	; (800077c <HAL_GPIO_Init+0x2dc>)
 8000620:	6992      	ldr	r2, [r2, #24]
 8000622:	2101      	movs	r1, #1
 8000624:	430a      	orrs	r2, r1
 8000626:	619a      	str	r2, [r3, #24]
 8000628:	4b54      	ldr	r3, [pc, #336]	; (800077c <HAL_GPIO_Init+0x2dc>)
 800062a:	699b      	ldr	r3, [r3, #24]
 800062c:	2201      	movs	r2, #1
 800062e:	4013      	ands	r3, r2
 8000630:	60bb      	str	r3, [r7, #8]
 8000632:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8000634:	4a52      	ldr	r2, [pc, #328]	; (8000780 <HAL_GPIO_Init+0x2e0>)
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	089b      	lsrs	r3, r3, #2
 800063a:	3302      	adds	r3, #2
 800063c:	009b      	lsls	r3, r3, #2
 800063e:	589b      	ldr	r3, [r3, r2]
 8000640:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	2203      	movs	r2, #3
 8000646:	4013      	ands	r3, r2
 8000648:	009b      	lsls	r3, r3, #2
 800064a:	220f      	movs	r2, #15
 800064c:	409a      	lsls	r2, r3
 800064e:	0013      	movs	r3, r2
 8000650:	43da      	mvns	r2, r3
 8000652:	693b      	ldr	r3, [r7, #16]
 8000654:	4013      	ands	r3, r2
 8000656:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000658:	687a      	ldr	r2, [r7, #4]
 800065a:	2390      	movs	r3, #144	; 0x90
 800065c:	05db      	lsls	r3, r3, #23
 800065e:	429a      	cmp	r2, r3
 8000660:	d019      	beq.n	8000696 <HAL_GPIO_Init+0x1f6>
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	4a47      	ldr	r2, [pc, #284]	; (8000784 <HAL_GPIO_Init+0x2e4>)
 8000666:	4293      	cmp	r3, r2
 8000668:	d013      	beq.n	8000692 <HAL_GPIO_Init+0x1f2>
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	4a46      	ldr	r2, [pc, #280]	; (8000788 <HAL_GPIO_Init+0x2e8>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d00d      	beq.n	800068e <HAL_GPIO_Init+0x1ee>
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	4a45      	ldr	r2, [pc, #276]	; (800078c <HAL_GPIO_Init+0x2ec>)
 8000676:	4293      	cmp	r3, r2
 8000678:	d007      	beq.n	800068a <HAL_GPIO_Init+0x1ea>
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	4a44      	ldr	r2, [pc, #272]	; (8000790 <HAL_GPIO_Init+0x2f0>)
 800067e:	4293      	cmp	r3, r2
 8000680:	d101      	bne.n	8000686 <HAL_GPIO_Init+0x1e6>
 8000682:	2304      	movs	r3, #4
 8000684:	e008      	b.n	8000698 <HAL_GPIO_Init+0x1f8>
 8000686:	2305      	movs	r3, #5
 8000688:	e006      	b.n	8000698 <HAL_GPIO_Init+0x1f8>
 800068a:	2303      	movs	r3, #3
 800068c:	e004      	b.n	8000698 <HAL_GPIO_Init+0x1f8>
 800068e:	2302      	movs	r3, #2
 8000690:	e002      	b.n	8000698 <HAL_GPIO_Init+0x1f8>
 8000692:	2301      	movs	r3, #1
 8000694:	e000      	b.n	8000698 <HAL_GPIO_Init+0x1f8>
 8000696:	2300      	movs	r3, #0
 8000698:	697a      	ldr	r2, [r7, #20]
 800069a:	2103      	movs	r1, #3
 800069c:	400a      	ands	r2, r1
 800069e:	0092      	lsls	r2, r2, #2
 80006a0:	4093      	lsls	r3, r2
 80006a2:	693a      	ldr	r2, [r7, #16]
 80006a4:	4313      	orrs	r3, r2
 80006a6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80006a8:	4935      	ldr	r1, [pc, #212]	; (8000780 <HAL_GPIO_Init+0x2e0>)
 80006aa:	697b      	ldr	r3, [r7, #20]
 80006ac:	089b      	lsrs	r3, r3, #2
 80006ae:	3302      	adds	r3, #2
 80006b0:	009b      	lsls	r3, r3, #2
 80006b2:	693a      	ldr	r2, [r7, #16]
 80006b4:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006b6:	4b37      	ldr	r3, [pc, #220]	; (8000794 <HAL_GPIO_Init+0x2f4>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	43da      	mvns	r2, r3
 80006c0:	693b      	ldr	r3, [r7, #16]
 80006c2:	4013      	ands	r3, r2
 80006c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	685a      	ldr	r2, [r3, #4]
 80006ca:	2380      	movs	r3, #128	; 0x80
 80006cc:	025b      	lsls	r3, r3, #9
 80006ce:	4013      	ands	r3, r2
 80006d0:	d003      	beq.n	80006da <HAL_GPIO_Init+0x23a>
        {
          SET_BIT(temp, iocurrent); 
 80006d2:	693a      	ldr	r2, [r7, #16]
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	4313      	orrs	r3, r2
 80006d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80006da:	4b2e      	ldr	r3, [pc, #184]	; (8000794 <HAL_GPIO_Init+0x2f4>)
 80006dc:	693a      	ldr	r2, [r7, #16]
 80006de:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80006e0:	4b2c      	ldr	r3, [pc, #176]	; (8000794 <HAL_GPIO_Init+0x2f4>)
 80006e2:	685b      	ldr	r3, [r3, #4]
 80006e4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	43da      	mvns	r2, r3
 80006ea:	693b      	ldr	r3, [r7, #16]
 80006ec:	4013      	ands	r3, r2
 80006ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	685a      	ldr	r2, [r3, #4]
 80006f4:	2380      	movs	r3, #128	; 0x80
 80006f6:	029b      	lsls	r3, r3, #10
 80006f8:	4013      	ands	r3, r2
 80006fa:	d003      	beq.n	8000704 <HAL_GPIO_Init+0x264>
        { 
          SET_BIT(temp, iocurrent); 
 80006fc:	693a      	ldr	r2, [r7, #16]
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	4313      	orrs	r3, r2
 8000702:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000704:	4b23      	ldr	r3, [pc, #140]	; (8000794 <HAL_GPIO_Init+0x2f4>)
 8000706:	693a      	ldr	r2, [r7, #16]
 8000708:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800070a:	4b22      	ldr	r3, [pc, #136]	; (8000794 <HAL_GPIO_Init+0x2f4>)
 800070c:	689b      	ldr	r3, [r3, #8]
 800070e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	43da      	mvns	r2, r3
 8000714:	693b      	ldr	r3, [r7, #16]
 8000716:	4013      	ands	r3, r2
 8000718:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	685a      	ldr	r2, [r3, #4]
 800071e:	2380      	movs	r3, #128	; 0x80
 8000720:	035b      	lsls	r3, r3, #13
 8000722:	4013      	ands	r3, r2
 8000724:	d003      	beq.n	800072e <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(temp, iocurrent); 
 8000726:	693a      	ldr	r2, [r7, #16]
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	4313      	orrs	r3, r2
 800072c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800072e:	4b19      	ldr	r3, [pc, #100]	; (8000794 <HAL_GPIO_Init+0x2f4>)
 8000730:	693a      	ldr	r2, [r7, #16]
 8000732:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000734:	4b17      	ldr	r3, [pc, #92]	; (8000794 <HAL_GPIO_Init+0x2f4>)
 8000736:	68db      	ldr	r3, [r3, #12]
 8000738:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	43da      	mvns	r2, r3
 800073e:	693b      	ldr	r3, [r7, #16]
 8000740:	4013      	ands	r3, r2
 8000742:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000744:	683b      	ldr	r3, [r7, #0]
 8000746:	685a      	ldr	r2, [r3, #4]
 8000748:	2380      	movs	r3, #128	; 0x80
 800074a:	039b      	lsls	r3, r3, #14
 800074c:	4013      	ands	r3, r2
 800074e:	d003      	beq.n	8000758 <HAL_GPIO_Init+0x2b8>
        {
          SET_BIT(temp, iocurrent); 
 8000750:	693a      	ldr	r2, [r7, #16]
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	4313      	orrs	r3, r2
 8000756:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000758:	4b0e      	ldr	r3, [pc, #56]	; (8000794 <HAL_GPIO_Init+0x2f4>)
 800075a:	693a      	ldr	r2, [r7, #16]
 800075c:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 800075e:	697b      	ldr	r3, [r7, #20]
 8000760:	3301      	adds	r3, #1
 8000762:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000764:	683b      	ldr	r3, [r7, #0]
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	40da      	lsrs	r2, r3
 800076c:	1e13      	subs	r3, r2, #0
 800076e:	d000      	beq.n	8000772 <HAL_GPIO_Init+0x2d2>
 8000770:	e6a2      	b.n	80004b8 <HAL_GPIO_Init+0x18>
  } 
}
 8000772:	46c0      	nop			; (mov r8, r8)
 8000774:	46bd      	mov	sp, r7
 8000776:	b006      	add	sp, #24
 8000778:	bd80      	pop	{r7, pc}
 800077a:	46c0      	nop			; (mov r8, r8)
 800077c:	40021000 	.word	0x40021000
 8000780:	40010000 	.word	0x40010000
 8000784:	48000400 	.word	0x48000400
 8000788:	48000800 	.word	0x48000800
 800078c:	48000c00 	.word	0x48000c00
 8000790:	48001000 	.word	0x48001000
 8000794:	40010400 	.word	0x40010400

08000798 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
 80007a0:	0008      	movs	r0, r1
 80007a2:	0011      	movs	r1, r2
 80007a4:	1cbb      	adds	r3, r7, #2
 80007a6:	1c02      	adds	r2, r0, #0
 80007a8:	801a      	strh	r2, [r3, #0]
 80007aa:	1c7b      	adds	r3, r7, #1
 80007ac:	1c0a      	adds	r2, r1, #0
 80007ae:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80007b0:	1c7b      	adds	r3, r7, #1
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d004      	beq.n	80007c2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007b8:	1cbb      	adds	r3, r7, #2
 80007ba:	881a      	ldrh	r2, [r3, #0]
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80007c0:	e003      	b.n	80007ca <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007c2:	1cbb      	adds	r3, r7, #2
 80007c4:	881a      	ldrh	r2, [r3, #0]
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007ca:	46c0      	nop			; (mov r8, r8)
 80007cc:	46bd      	mov	sp, r7
 80007ce:	b002      	add	sp, #8
 80007d0:	bd80      	pop	{r7, pc}
	...

080007d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	0002      	movs	r2, r0
 80007dc:	1dbb      	adds	r3, r7, #6
 80007de:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 80007e0:	4b09      	ldr	r3, [pc, #36]	; (8000808 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80007e2:	695b      	ldr	r3, [r3, #20]
 80007e4:	1dba      	adds	r2, r7, #6
 80007e6:	8812      	ldrh	r2, [r2, #0]
 80007e8:	4013      	ands	r3, r2
 80007ea:	d008      	beq.n	80007fe <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80007ec:	4b06      	ldr	r3, [pc, #24]	; (8000808 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80007ee:	1dba      	adds	r2, r7, #6
 80007f0:	8812      	ldrh	r2, [r2, #0]
 80007f2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80007f4:	1dbb      	adds	r3, r7, #6
 80007f6:	881b      	ldrh	r3, [r3, #0]
 80007f8:	0018      	movs	r0, r3
 80007fa:	f001 fb9f 	bl	8001f3c <HAL_GPIO_EXTI_Callback>
  }
}
 80007fe:	46c0      	nop			; (mov r8, r8)
 8000800:	46bd      	mov	sp, r7
 8000802:	b002      	add	sp, #8
 8000804:	bd80      	pop	{r7, pc}
 8000806:	46c0      	nop			; (mov r8, r8)
 8000808:	40010400 	.word	0x40010400

0800080c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b086      	sub	sp, #24
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000814:	2300      	movs	r3, #0
 8000816:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	2201      	movs	r2, #1
 800081e:	4013      	ands	r3, r2
 8000820:	d100      	bne.n	8000824 <HAL_RCC_OscConfig+0x18>
 8000822:	e08d      	b.n	8000940 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000824:	4bc5      	ldr	r3, [pc, #788]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000826:	685b      	ldr	r3, [r3, #4]
 8000828:	220c      	movs	r2, #12
 800082a:	4013      	ands	r3, r2
 800082c:	2b04      	cmp	r3, #4
 800082e:	d00e      	beq.n	800084e <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000830:	4bc2      	ldr	r3, [pc, #776]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	220c      	movs	r2, #12
 8000836:	4013      	ands	r3, r2
 8000838:	2b08      	cmp	r3, #8
 800083a:	d116      	bne.n	800086a <HAL_RCC_OscConfig+0x5e>
 800083c:	4bbf      	ldr	r3, [pc, #764]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 800083e:	685a      	ldr	r2, [r3, #4]
 8000840:	23c0      	movs	r3, #192	; 0xc0
 8000842:	025b      	lsls	r3, r3, #9
 8000844:	401a      	ands	r2, r3
 8000846:	2380      	movs	r3, #128	; 0x80
 8000848:	025b      	lsls	r3, r3, #9
 800084a:	429a      	cmp	r2, r3
 800084c:	d10d      	bne.n	800086a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800084e:	4bbb      	ldr	r3, [pc, #748]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000850:	681a      	ldr	r2, [r3, #0]
 8000852:	2380      	movs	r3, #128	; 0x80
 8000854:	029b      	lsls	r3, r3, #10
 8000856:	4013      	ands	r3, r2
 8000858:	d100      	bne.n	800085c <HAL_RCC_OscConfig+0x50>
 800085a:	e070      	b.n	800093e <HAL_RCC_OscConfig+0x132>
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	685b      	ldr	r3, [r3, #4]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d000      	beq.n	8000866 <HAL_RCC_OscConfig+0x5a>
 8000864:	e06b      	b.n	800093e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000866:	2301      	movs	r3, #1
 8000868:	e327      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	685b      	ldr	r3, [r3, #4]
 800086e:	2b01      	cmp	r3, #1
 8000870:	d107      	bne.n	8000882 <HAL_RCC_OscConfig+0x76>
 8000872:	4bb2      	ldr	r3, [pc, #712]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000874:	4ab1      	ldr	r2, [pc, #708]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000876:	6812      	ldr	r2, [r2, #0]
 8000878:	2180      	movs	r1, #128	; 0x80
 800087a:	0249      	lsls	r1, r1, #9
 800087c:	430a      	orrs	r2, r1
 800087e:	601a      	str	r2, [r3, #0]
 8000880:	e02f      	b.n	80008e2 <HAL_RCC_OscConfig+0xd6>
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d10c      	bne.n	80008a4 <HAL_RCC_OscConfig+0x98>
 800088a:	4bac      	ldr	r3, [pc, #688]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 800088c:	4aab      	ldr	r2, [pc, #684]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 800088e:	6812      	ldr	r2, [r2, #0]
 8000890:	49ab      	ldr	r1, [pc, #684]	; (8000b40 <HAL_RCC_OscConfig+0x334>)
 8000892:	400a      	ands	r2, r1
 8000894:	601a      	str	r2, [r3, #0]
 8000896:	4ba9      	ldr	r3, [pc, #676]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000898:	4aa8      	ldr	r2, [pc, #672]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 800089a:	6812      	ldr	r2, [r2, #0]
 800089c:	49a9      	ldr	r1, [pc, #676]	; (8000b44 <HAL_RCC_OscConfig+0x338>)
 800089e:	400a      	ands	r2, r1
 80008a0:	601a      	str	r2, [r3, #0]
 80008a2:	e01e      	b.n	80008e2 <HAL_RCC_OscConfig+0xd6>
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	2b05      	cmp	r3, #5
 80008aa:	d10e      	bne.n	80008ca <HAL_RCC_OscConfig+0xbe>
 80008ac:	4ba3      	ldr	r3, [pc, #652]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 80008ae:	4aa3      	ldr	r2, [pc, #652]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 80008b0:	6812      	ldr	r2, [r2, #0]
 80008b2:	2180      	movs	r1, #128	; 0x80
 80008b4:	02c9      	lsls	r1, r1, #11
 80008b6:	430a      	orrs	r2, r1
 80008b8:	601a      	str	r2, [r3, #0]
 80008ba:	4ba0      	ldr	r3, [pc, #640]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 80008bc:	4a9f      	ldr	r2, [pc, #636]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 80008be:	6812      	ldr	r2, [r2, #0]
 80008c0:	2180      	movs	r1, #128	; 0x80
 80008c2:	0249      	lsls	r1, r1, #9
 80008c4:	430a      	orrs	r2, r1
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	e00b      	b.n	80008e2 <HAL_RCC_OscConfig+0xd6>
 80008ca:	4b9c      	ldr	r3, [pc, #624]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 80008cc:	4a9b      	ldr	r2, [pc, #620]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 80008ce:	6812      	ldr	r2, [r2, #0]
 80008d0:	499b      	ldr	r1, [pc, #620]	; (8000b40 <HAL_RCC_OscConfig+0x334>)
 80008d2:	400a      	ands	r2, r1
 80008d4:	601a      	str	r2, [r3, #0]
 80008d6:	4b99      	ldr	r3, [pc, #612]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 80008d8:	4a98      	ldr	r2, [pc, #608]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 80008da:	6812      	ldr	r2, [r2, #0]
 80008dc:	4999      	ldr	r1, [pc, #612]	; (8000b44 <HAL_RCC_OscConfig+0x338>)
 80008de:	400a      	ands	r2, r1
 80008e0:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d014      	beq.n	8000914 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008ea:	f7ff fcd5 	bl	8000298 <HAL_GetTick>
 80008ee:	0003      	movs	r3, r0
 80008f0:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008f2:	e008      	b.n	8000906 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008f4:	f7ff fcd0 	bl	8000298 <HAL_GetTick>
 80008f8:	0002      	movs	r2, r0
 80008fa:	693b      	ldr	r3, [r7, #16]
 80008fc:	1ad3      	subs	r3, r2, r3
 80008fe:	2b64      	cmp	r3, #100	; 0x64
 8000900:	d901      	bls.n	8000906 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000902:	2303      	movs	r3, #3
 8000904:	e2d9      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000906:	4b8d      	ldr	r3, [pc, #564]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000908:	681a      	ldr	r2, [r3, #0]
 800090a:	2380      	movs	r3, #128	; 0x80
 800090c:	029b      	lsls	r3, r3, #10
 800090e:	4013      	ands	r3, r2
 8000910:	d0f0      	beq.n	80008f4 <HAL_RCC_OscConfig+0xe8>
 8000912:	e015      	b.n	8000940 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000914:	f7ff fcc0 	bl	8000298 <HAL_GetTick>
 8000918:	0003      	movs	r3, r0
 800091a:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800091c:	e008      	b.n	8000930 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800091e:	f7ff fcbb 	bl	8000298 <HAL_GetTick>
 8000922:	0002      	movs	r2, r0
 8000924:	693b      	ldr	r3, [r7, #16]
 8000926:	1ad3      	subs	r3, r2, r3
 8000928:	2b64      	cmp	r3, #100	; 0x64
 800092a:	d901      	bls.n	8000930 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800092c:	2303      	movs	r3, #3
 800092e:	e2c4      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000930:	4b82      	ldr	r3, [pc, #520]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000932:	681a      	ldr	r2, [r3, #0]
 8000934:	2380      	movs	r3, #128	; 0x80
 8000936:	029b      	lsls	r3, r3, #10
 8000938:	4013      	ands	r3, r2
 800093a:	d1f0      	bne.n	800091e <HAL_RCC_OscConfig+0x112>
 800093c:	e000      	b.n	8000940 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800093e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2202      	movs	r2, #2
 8000946:	4013      	ands	r3, r2
 8000948:	d100      	bne.n	800094c <HAL_RCC_OscConfig+0x140>
 800094a:	e06c      	b.n	8000a26 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800094c:	4b7b      	ldr	r3, [pc, #492]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	220c      	movs	r2, #12
 8000952:	4013      	ands	r3, r2
 8000954:	d00e      	beq.n	8000974 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000956:	4b79      	ldr	r3, [pc, #484]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000958:	685b      	ldr	r3, [r3, #4]
 800095a:	220c      	movs	r2, #12
 800095c:	4013      	ands	r3, r2
 800095e:	2b08      	cmp	r3, #8
 8000960:	d11f      	bne.n	80009a2 <HAL_RCC_OscConfig+0x196>
 8000962:	4b76      	ldr	r3, [pc, #472]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000964:	685a      	ldr	r2, [r3, #4]
 8000966:	23c0      	movs	r3, #192	; 0xc0
 8000968:	025b      	lsls	r3, r3, #9
 800096a:	401a      	ands	r2, r3
 800096c:	2380      	movs	r3, #128	; 0x80
 800096e:	021b      	lsls	r3, r3, #8
 8000970:	429a      	cmp	r2, r3
 8000972:	d116      	bne.n	80009a2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000974:	4b71      	ldr	r3, [pc, #452]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2202      	movs	r2, #2
 800097a:	4013      	ands	r3, r2
 800097c:	d005      	beq.n	800098a <HAL_RCC_OscConfig+0x17e>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	68db      	ldr	r3, [r3, #12]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d001      	beq.n	800098a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000986:	2301      	movs	r3, #1
 8000988:	e297      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800098a:	4a6c      	ldr	r2, [pc, #432]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 800098c:	4b6b      	ldr	r3, [pc, #428]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	21f8      	movs	r1, #248	; 0xf8
 8000992:	438b      	bics	r3, r1
 8000994:	0019      	movs	r1, r3
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	691b      	ldr	r3, [r3, #16]
 800099a:	00db      	lsls	r3, r3, #3
 800099c:	430b      	orrs	r3, r1
 800099e:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009a0:	e041      	b.n	8000a26 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	68db      	ldr	r3, [r3, #12]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d024      	beq.n	80009f4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80009aa:	4b64      	ldr	r3, [pc, #400]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 80009ac:	4a63      	ldr	r2, [pc, #396]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 80009ae:	6812      	ldr	r2, [r2, #0]
 80009b0:	2101      	movs	r1, #1
 80009b2:	430a      	orrs	r2, r1
 80009b4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009b6:	f7ff fc6f 	bl	8000298 <HAL_GetTick>
 80009ba:	0003      	movs	r3, r0
 80009bc:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009be:	e008      	b.n	80009d2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009c0:	f7ff fc6a 	bl	8000298 <HAL_GetTick>
 80009c4:	0002      	movs	r2, r0
 80009c6:	693b      	ldr	r3, [r7, #16]
 80009c8:	1ad3      	subs	r3, r2, r3
 80009ca:	2b02      	cmp	r3, #2
 80009cc:	d901      	bls.n	80009d2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80009ce:	2303      	movs	r3, #3
 80009d0:	e273      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009d2:	4b5a      	ldr	r3, [pc, #360]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	2202      	movs	r2, #2
 80009d8:	4013      	ands	r3, r2
 80009da:	d0f1      	beq.n	80009c0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009dc:	4a57      	ldr	r2, [pc, #348]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 80009de:	4b57      	ldr	r3, [pc, #348]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	21f8      	movs	r1, #248	; 0xf8
 80009e4:	438b      	bics	r3, r1
 80009e6:	0019      	movs	r1, r3
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	691b      	ldr	r3, [r3, #16]
 80009ec:	00db      	lsls	r3, r3, #3
 80009ee:	430b      	orrs	r3, r1
 80009f0:	6013      	str	r3, [r2, #0]
 80009f2:	e018      	b.n	8000a26 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80009f4:	4b51      	ldr	r3, [pc, #324]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 80009f6:	4a51      	ldr	r2, [pc, #324]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 80009f8:	6812      	ldr	r2, [r2, #0]
 80009fa:	2101      	movs	r1, #1
 80009fc:	438a      	bics	r2, r1
 80009fe:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a00:	f7ff fc4a 	bl	8000298 <HAL_GetTick>
 8000a04:	0003      	movs	r3, r0
 8000a06:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a08:	e008      	b.n	8000a1c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a0a:	f7ff fc45 	bl	8000298 <HAL_GetTick>
 8000a0e:	0002      	movs	r2, r0
 8000a10:	693b      	ldr	r3, [r7, #16]
 8000a12:	1ad3      	subs	r3, r2, r3
 8000a14:	2b02      	cmp	r3, #2
 8000a16:	d901      	bls.n	8000a1c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000a18:	2303      	movs	r3, #3
 8000a1a:	e24e      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a1c:	4b47      	ldr	r3, [pc, #284]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	2202      	movs	r2, #2
 8000a22:	4013      	ands	r3, r2
 8000a24:	d1f1      	bne.n	8000a0a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2208      	movs	r2, #8
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	d036      	beq.n	8000a9e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	69db      	ldr	r3, [r3, #28]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d019      	beq.n	8000a6c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000a38:	4b40      	ldr	r3, [pc, #256]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000a3a:	4a40      	ldr	r2, [pc, #256]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000a3c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000a3e:	2101      	movs	r1, #1
 8000a40:	430a      	orrs	r2, r1
 8000a42:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a44:	f7ff fc28 	bl	8000298 <HAL_GetTick>
 8000a48:	0003      	movs	r3, r0
 8000a4a:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a4c:	e008      	b.n	8000a60 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a4e:	f7ff fc23 	bl	8000298 <HAL_GetTick>
 8000a52:	0002      	movs	r2, r0
 8000a54:	693b      	ldr	r3, [r7, #16]
 8000a56:	1ad3      	subs	r3, r2, r3
 8000a58:	2b02      	cmp	r3, #2
 8000a5a:	d901      	bls.n	8000a60 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000a5c:	2303      	movs	r3, #3
 8000a5e:	e22c      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a60:	4b36      	ldr	r3, [pc, #216]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a64:	2202      	movs	r2, #2
 8000a66:	4013      	ands	r3, r2
 8000a68:	d0f1      	beq.n	8000a4e <HAL_RCC_OscConfig+0x242>
 8000a6a:	e018      	b.n	8000a9e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a6c:	4b33      	ldr	r3, [pc, #204]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000a6e:	4a33      	ldr	r2, [pc, #204]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000a70:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000a72:	2101      	movs	r1, #1
 8000a74:	438a      	bics	r2, r1
 8000a76:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a78:	f7ff fc0e 	bl	8000298 <HAL_GetTick>
 8000a7c:	0003      	movs	r3, r0
 8000a7e:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a80:	e008      	b.n	8000a94 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a82:	f7ff fc09 	bl	8000298 <HAL_GetTick>
 8000a86:	0002      	movs	r2, r0
 8000a88:	693b      	ldr	r3, [r7, #16]
 8000a8a:	1ad3      	subs	r3, r2, r3
 8000a8c:	2b02      	cmp	r3, #2
 8000a8e:	d901      	bls.n	8000a94 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000a90:	2303      	movs	r3, #3
 8000a92:	e212      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a94:	4b29      	ldr	r3, [pc, #164]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a98:	2202      	movs	r2, #2
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	d1f1      	bne.n	8000a82 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	2204      	movs	r2, #4
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	d100      	bne.n	8000aaa <HAL_RCC_OscConfig+0x29e>
 8000aa8:	e0b6      	b.n	8000c18 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000aaa:	2317      	movs	r3, #23
 8000aac:	18fb      	adds	r3, r7, r3
 8000aae:	2200      	movs	r2, #0
 8000ab0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ab2:	4b22      	ldr	r3, [pc, #136]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000ab4:	69da      	ldr	r2, [r3, #28]
 8000ab6:	2380      	movs	r3, #128	; 0x80
 8000ab8:	055b      	lsls	r3, r3, #21
 8000aba:	4013      	ands	r3, r2
 8000abc:	d111      	bne.n	8000ae2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000abe:	4b1f      	ldr	r3, [pc, #124]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000ac0:	4a1e      	ldr	r2, [pc, #120]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000ac2:	69d2      	ldr	r2, [r2, #28]
 8000ac4:	2180      	movs	r1, #128	; 0x80
 8000ac6:	0549      	lsls	r1, r1, #21
 8000ac8:	430a      	orrs	r2, r1
 8000aca:	61da      	str	r2, [r3, #28]
 8000acc:	4b1b      	ldr	r3, [pc, #108]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000ace:	69da      	ldr	r2, [r3, #28]
 8000ad0:	2380      	movs	r3, #128	; 0x80
 8000ad2:	055b      	lsls	r3, r3, #21
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000ada:	2317      	movs	r3, #23
 8000adc:	18fb      	adds	r3, r7, r3
 8000ade:	2201      	movs	r2, #1
 8000ae0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ae2:	4b19      	ldr	r3, [pc, #100]	; (8000b48 <HAL_RCC_OscConfig+0x33c>)
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	2380      	movs	r3, #128	; 0x80
 8000ae8:	005b      	lsls	r3, r3, #1
 8000aea:	4013      	ands	r3, r2
 8000aec:	d11a      	bne.n	8000b24 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000aee:	4b16      	ldr	r3, [pc, #88]	; (8000b48 <HAL_RCC_OscConfig+0x33c>)
 8000af0:	4a15      	ldr	r2, [pc, #84]	; (8000b48 <HAL_RCC_OscConfig+0x33c>)
 8000af2:	6812      	ldr	r2, [r2, #0]
 8000af4:	2180      	movs	r1, #128	; 0x80
 8000af6:	0049      	lsls	r1, r1, #1
 8000af8:	430a      	orrs	r2, r1
 8000afa:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000afc:	f7ff fbcc 	bl	8000298 <HAL_GetTick>
 8000b00:	0003      	movs	r3, r0
 8000b02:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b04:	e008      	b.n	8000b18 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b06:	f7ff fbc7 	bl	8000298 <HAL_GetTick>
 8000b0a:	0002      	movs	r2, r0
 8000b0c:	693b      	ldr	r3, [r7, #16]
 8000b0e:	1ad3      	subs	r3, r2, r3
 8000b10:	2b64      	cmp	r3, #100	; 0x64
 8000b12:	d901      	bls.n	8000b18 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8000b14:	2303      	movs	r3, #3
 8000b16:	e1d0      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b18:	4b0b      	ldr	r3, [pc, #44]	; (8000b48 <HAL_RCC_OscConfig+0x33c>)
 8000b1a:	681a      	ldr	r2, [r3, #0]
 8000b1c:	2380      	movs	r3, #128	; 0x80
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	4013      	ands	r3, r2
 8000b22:	d0f0      	beq.n	8000b06 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	689b      	ldr	r3, [r3, #8]
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d10f      	bne.n	8000b4c <HAL_RCC_OscConfig+0x340>
 8000b2c:	4b03      	ldr	r3, [pc, #12]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000b2e:	4a03      	ldr	r2, [pc, #12]	; (8000b3c <HAL_RCC_OscConfig+0x330>)
 8000b30:	6a12      	ldr	r2, [r2, #32]
 8000b32:	2101      	movs	r1, #1
 8000b34:	430a      	orrs	r2, r1
 8000b36:	621a      	str	r2, [r3, #32]
 8000b38:	e036      	b.n	8000ba8 <HAL_RCC_OscConfig+0x39c>
 8000b3a:	46c0      	nop			; (mov r8, r8)
 8000b3c:	40021000 	.word	0x40021000
 8000b40:	fffeffff 	.word	0xfffeffff
 8000b44:	fffbffff 	.word	0xfffbffff
 8000b48:	40007000 	.word	0x40007000
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	689b      	ldr	r3, [r3, #8]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d10c      	bne.n	8000b6e <HAL_RCC_OscConfig+0x362>
 8000b54:	4bc9      	ldr	r3, [pc, #804]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000b56:	4ac9      	ldr	r2, [pc, #804]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000b58:	6a12      	ldr	r2, [r2, #32]
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	438a      	bics	r2, r1
 8000b5e:	621a      	str	r2, [r3, #32]
 8000b60:	4bc6      	ldr	r3, [pc, #792]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000b62:	4ac6      	ldr	r2, [pc, #792]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000b64:	6a12      	ldr	r2, [r2, #32]
 8000b66:	2104      	movs	r1, #4
 8000b68:	438a      	bics	r2, r1
 8000b6a:	621a      	str	r2, [r3, #32]
 8000b6c:	e01c      	b.n	8000ba8 <HAL_RCC_OscConfig+0x39c>
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	689b      	ldr	r3, [r3, #8]
 8000b72:	2b05      	cmp	r3, #5
 8000b74:	d10c      	bne.n	8000b90 <HAL_RCC_OscConfig+0x384>
 8000b76:	4bc1      	ldr	r3, [pc, #772]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000b78:	4ac0      	ldr	r2, [pc, #768]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000b7a:	6a12      	ldr	r2, [r2, #32]
 8000b7c:	2104      	movs	r1, #4
 8000b7e:	430a      	orrs	r2, r1
 8000b80:	621a      	str	r2, [r3, #32]
 8000b82:	4bbe      	ldr	r3, [pc, #760]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000b84:	4abd      	ldr	r2, [pc, #756]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000b86:	6a12      	ldr	r2, [r2, #32]
 8000b88:	2101      	movs	r1, #1
 8000b8a:	430a      	orrs	r2, r1
 8000b8c:	621a      	str	r2, [r3, #32]
 8000b8e:	e00b      	b.n	8000ba8 <HAL_RCC_OscConfig+0x39c>
 8000b90:	4bba      	ldr	r3, [pc, #744]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000b92:	4aba      	ldr	r2, [pc, #744]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000b94:	6a12      	ldr	r2, [r2, #32]
 8000b96:	2101      	movs	r1, #1
 8000b98:	438a      	bics	r2, r1
 8000b9a:	621a      	str	r2, [r3, #32]
 8000b9c:	4bb7      	ldr	r3, [pc, #732]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000b9e:	4ab7      	ldr	r2, [pc, #732]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000ba0:	6a12      	ldr	r2, [r2, #32]
 8000ba2:	2104      	movs	r1, #4
 8000ba4:	438a      	bics	r2, r1
 8000ba6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	689b      	ldr	r3, [r3, #8]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d014      	beq.n	8000bda <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000bb0:	f7ff fb72 	bl	8000298 <HAL_GetTick>
 8000bb4:	0003      	movs	r3, r0
 8000bb6:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000bb8:	e009      	b.n	8000bce <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bba:	f7ff fb6d 	bl	8000298 <HAL_GetTick>
 8000bbe:	0002      	movs	r2, r0
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	1ad3      	subs	r3, r2, r3
 8000bc4:	4aae      	ldr	r2, [pc, #696]	; (8000e80 <HAL_RCC_OscConfig+0x674>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d901      	bls.n	8000bce <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8000bca:	2303      	movs	r3, #3
 8000bcc:	e175      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000bce:	4bab      	ldr	r3, [pc, #684]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000bd0:	6a1b      	ldr	r3, [r3, #32]
 8000bd2:	2202      	movs	r2, #2
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	d0f0      	beq.n	8000bba <HAL_RCC_OscConfig+0x3ae>
 8000bd8:	e013      	b.n	8000c02 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000bda:	f7ff fb5d 	bl	8000298 <HAL_GetTick>
 8000bde:	0003      	movs	r3, r0
 8000be0:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000be2:	e009      	b.n	8000bf8 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000be4:	f7ff fb58 	bl	8000298 <HAL_GetTick>
 8000be8:	0002      	movs	r2, r0
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	4aa4      	ldr	r2, [pc, #656]	; (8000e80 <HAL_RCC_OscConfig+0x674>)
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d901      	bls.n	8000bf8 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8000bf4:	2303      	movs	r3, #3
 8000bf6:	e160      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000bf8:	4ba0      	ldr	r3, [pc, #640]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000bfa:	6a1b      	ldr	r3, [r3, #32]
 8000bfc:	2202      	movs	r2, #2
 8000bfe:	4013      	ands	r3, r2
 8000c00:	d1f0      	bne.n	8000be4 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000c02:	2317      	movs	r3, #23
 8000c04:	18fb      	adds	r3, r7, r3
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	2b01      	cmp	r3, #1
 8000c0a:	d105      	bne.n	8000c18 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c0c:	4b9b      	ldr	r3, [pc, #620]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000c0e:	4a9b      	ldr	r2, [pc, #620]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000c10:	69d2      	ldr	r2, [r2, #28]
 8000c12:	499c      	ldr	r1, [pc, #624]	; (8000e84 <HAL_RCC_OscConfig+0x678>)
 8000c14:	400a      	ands	r2, r1
 8000c16:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2210      	movs	r2, #16
 8000c1e:	4013      	ands	r3, r2
 8000c20:	d063      	beq.n	8000cea <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	695b      	ldr	r3, [r3, #20]
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d12a      	bne.n	8000c80 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000c2a:	4b94      	ldr	r3, [pc, #592]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000c2c:	4a93      	ldr	r2, [pc, #588]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000c2e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000c30:	2104      	movs	r1, #4
 8000c32:	430a      	orrs	r2, r1
 8000c34:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000c36:	4b91      	ldr	r3, [pc, #580]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000c38:	4a90      	ldr	r2, [pc, #576]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000c3a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	430a      	orrs	r2, r1
 8000c40:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c42:	f7ff fb29 	bl	8000298 <HAL_GetTick>
 8000c46:	0003      	movs	r3, r0
 8000c48:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000c4a:	e008      	b.n	8000c5e <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000c4c:	f7ff fb24 	bl	8000298 <HAL_GetTick>
 8000c50:	0002      	movs	r2, r0
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	2b02      	cmp	r3, #2
 8000c58:	d901      	bls.n	8000c5e <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8000c5a:	2303      	movs	r3, #3
 8000c5c:	e12d      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000c5e:	4b87      	ldr	r3, [pc, #540]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000c60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c62:	2202      	movs	r2, #2
 8000c64:	4013      	ands	r3, r2
 8000c66:	d0f1      	beq.n	8000c4c <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000c68:	4a84      	ldr	r2, [pc, #528]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000c6a:	4b84      	ldr	r3, [pc, #528]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000c6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c6e:	21f8      	movs	r1, #248	; 0xf8
 8000c70:	438b      	bics	r3, r1
 8000c72:	0019      	movs	r1, r3
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	00db      	lsls	r3, r3, #3
 8000c7a:	430b      	orrs	r3, r1
 8000c7c:	6353      	str	r3, [r2, #52]	; 0x34
 8000c7e:	e034      	b.n	8000cea <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	695b      	ldr	r3, [r3, #20]
 8000c84:	3305      	adds	r3, #5
 8000c86:	d111      	bne.n	8000cac <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000c88:	4b7c      	ldr	r3, [pc, #496]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000c8a:	4a7c      	ldr	r2, [pc, #496]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000c8c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000c8e:	2104      	movs	r1, #4
 8000c90:	438a      	bics	r2, r1
 8000c92:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000c94:	4a79      	ldr	r2, [pc, #484]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000c96:	4b79      	ldr	r3, [pc, #484]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000c98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c9a:	21f8      	movs	r1, #248	; 0xf8
 8000c9c:	438b      	bics	r3, r1
 8000c9e:	0019      	movs	r1, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	699b      	ldr	r3, [r3, #24]
 8000ca4:	00db      	lsls	r3, r3, #3
 8000ca6:	430b      	orrs	r3, r1
 8000ca8:	6353      	str	r3, [r2, #52]	; 0x34
 8000caa:	e01e      	b.n	8000cea <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000cac:	4b73      	ldr	r3, [pc, #460]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000cae:	4a73      	ldr	r2, [pc, #460]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000cb0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000cb2:	2104      	movs	r1, #4
 8000cb4:	430a      	orrs	r2, r1
 8000cb6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000cb8:	4b70      	ldr	r3, [pc, #448]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000cba:	4a70      	ldr	r2, [pc, #448]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000cbc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	438a      	bics	r2, r1
 8000cc2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cc4:	f7ff fae8 	bl	8000298 <HAL_GetTick>
 8000cc8:	0003      	movs	r3, r0
 8000cca:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000ccc:	e008      	b.n	8000ce0 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000cce:	f7ff fae3 	bl	8000298 <HAL_GetTick>
 8000cd2:	0002      	movs	r2, r0
 8000cd4:	693b      	ldr	r3, [r7, #16]
 8000cd6:	1ad3      	subs	r3, r2, r3
 8000cd8:	2b02      	cmp	r3, #2
 8000cda:	d901      	bls.n	8000ce0 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8000cdc:	2303      	movs	r3, #3
 8000cde:	e0ec      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000ce0:	4b66      	ldr	r3, [pc, #408]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000ce2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ce4:	2202      	movs	r2, #2
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	d1f1      	bne.n	8000cce <HAL_RCC_OscConfig+0x4c2>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	2220      	movs	r2, #32
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	d05c      	beq.n	8000dae <HAL_RCC_OscConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000cf4:	4b61      	ldr	r3, [pc, #388]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	220c      	movs	r2, #12
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	2b0c      	cmp	r3, #12
 8000cfe:	d00e      	beq.n	8000d1e <HAL_RCC_OscConfig+0x512>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000d00:	4b5e      	ldr	r3, [pc, #376]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	220c      	movs	r2, #12
 8000d06:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000d08:	2b08      	cmp	r3, #8
 8000d0a:	d114      	bne.n	8000d36 <HAL_RCC_OscConfig+0x52a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000d0c:	4b5b      	ldr	r3, [pc, #364]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000d0e:	685a      	ldr	r2, [r3, #4]
 8000d10:	23c0      	movs	r3, #192	; 0xc0
 8000d12:	025b      	lsls	r3, r3, #9
 8000d14:	401a      	ands	r2, r3
 8000d16:	23c0      	movs	r3, #192	; 0xc0
 8000d18:	025b      	lsls	r3, r3, #9
 8000d1a:	429a      	cmp	r2, r3
 8000d1c:	d10b      	bne.n	8000d36 <HAL_RCC_OscConfig+0x52a>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000d1e:	4b57      	ldr	r3, [pc, #348]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000d20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d22:	2380      	movs	r3, #128	; 0x80
 8000d24:	025b      	lsls	r3, r3, #9
 8000d26:	4013      	ands	r3, r2
 8000d28:	d040      	beq.n	8000dac <HAL_RCC_OscConfig+0x5a0>
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	6a1b      	ldr	r3, [r3, #32]
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d03c      	beq.n	8000dac <HAL_RCC_OscConfig+0x5a0>
      {
        return HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e0c1      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6a1b      	ldr	r3, [r3, #32]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d01b      	beq.n	8000d76 <HAL_RCC_OscConfig+0x56a>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8000d3e:	4b4f      	ldr	r3, [pc, #316]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000d40:	4a4e      	ldr	r2, [pc, #312]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000d42:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000d44:	2180      	movs	r1, #128	; 0x80
 8000d46:	0249      	lsls	r1, r1, #9
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d4c:	f7ff faa4 	bl	8000298 <HAL_GetTick>
 8000d50:	0003      	movs	r3, r0
 8000d52:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000d54:	e008      	b.n	8000d68 <HAL_RCC_OscConfig+0x55c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000d56:	f7ff fa9f 	bl	8000298 <HAL_GetTick>
 8000d5a:	0002      	movs	r2, r0
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	1ad3      	subs	r3, r2, r3
 8000d60:	2b02      	cmp	r3, #2
 8000d62:	d901      	bls.n	8000d68 <HAL_RCC_OscConfig+0x55c>
          {
            return HAL_TIMEOUT;
 8000d64:	2303      	movs	r3, #3
 8000d66:	e0a8      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000d68:	4b44      	ldr	r3, [pc, #272]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000d6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d6c:	2380      	movs	r3, #128	; 0x80
 8000d6e:	025b      	lsls	r3, r3, #9
 8000d70:	4013      	ands	r3, r2
 8000d72:	d0f0      	beq.n	8000d56 <HAL_RCC_OscConfig+0x54a>
 8000d74:	e01b      	b.n	8000dae <HAL_RCC_OscConfig+0x5a2>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8000d76:	4b41      	ldr	r3, [pc, #260]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000d78:	4a40      	ldr	r2, [pc, #256]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000d7a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000d7c:	4942      	ldr	r1, [pc, #264]	; (8000e88 <HAL_RCC_OscConfig+0x67c>)
 8000d7e:	400a      	ands	r2, r1
 8000d80:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d82:	f7ff fa89 	bl	8000298 <HAL_GetTick>
 8000d86:	0003      	movs	r3, r0
 8000d88:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000d8a:	e008      	b.n	8000d9e <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000d8c:	f7ff fa84 	bl	8000298 <HAL_GetTick>
 8000d90:	0002      	movs	r2, r0
 8000d92:	693b      	ldr	r3, [r7, #16]
 8000d94:	1ad3      	subs	r3, r2, r3
 8000d96:	2b02      	cmp	r3, #2
 8000d98:	d901      	bls.n	8000d9e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	e08d      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000d9e:	4b37      	ldr	r3, [pc, #220]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000da0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000da2:	2380      	movs	r3, #128	; 0x80
 8000da4:	025b      	lsls	r3, r3, #9
 8000da6:	4013      	ands	r3, r2
 8000da8:	d1f0      	bne.n	8000d8c <HAL_RCC_OscConfig+0x580>
 8000daa:	e000      	b.n	8000dae <HAL_RCC_OscConfig+0x5a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000dac:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d100      	bne.n	8000db8 <HAL_RCC_OscConfig+0x5ac>
 8000db6:	e07f      	b.n	8000eb8 <HAL_RCC_OscConfig+0x6ac>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000db8:	4b30      	ldr	r3, [pc, #192]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	220c      	movs	r2, #12
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	2b08      	cmp	r3, #8
 8000dc2:	d100      	bne.n	8000dc6 <HAL_RCC_OscConfig+0x5ba>
 8000dc4:	e076      	b.n	8000eb4 <HAL_RCC_OscConfig+0x6a8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d14b      	bne.n	8000e66 <HAL_RCC_OscConfig+0x65a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000dce:	4b2b      	ldr	r3, [pc, #172]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000dd0:	4a2a      	ldr	r2, [pc, #168]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000dd2:	6812      	ldr	r2, [r2, #0]
 8000dd4:	492d      	ldr	r1, [pc, #180]	; (8000e8c <HAL_RCC_OscConfig+0x680>)
 8000dd6:	400a      	ands	r2, r1
 8000dd8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dda:	f7ff fa5d 	bl	8000298 <HAL_GetTick>
 8000dde:	0003      	movs	r3, r0
 8000de0:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000de2:	e008      	b.n	8000df6 <HAL_RCC_OscConfig+0x5ea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000de4:	f7ff fa58 	bl	8000298 <HAL_GetTick>
 8000de8:	0002      	movs	r2, r0
 8000dea:	693b      	ldr	r3, [r7, #16]
 8000dec:	1ad3      	subs	r3, r2, r3
 8000dee:	2b02      	cmp	r3, #2
 8000df0:	d901      	bls.n	8000df6 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8000df2:	2303      	movs	r3, #3
 8000df4:	e061      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000df6:	4b21      	ldr	r3, [pc, #132]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000df8:	681a      	ldr	r2, [r3, #0]
 8000dfa:	2380      	movs	r3, #128	; 0x80
 8000dfc:	049b      	lsls	r3, r3, #18
 8000dfe:	4013      	ands	r3, r2
 8000e00:	d1f0      	bne.n	8000de4 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e02:	4a1e      	ldr	r2, [pc, #120]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000e04:	4b1d      	ldr	r3, [pc, #116]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e08:	210f      	movs	r1, #15
 8000e0a:	438b      	bics	r3, r1
 8000e0c:	0019      	movs	r1, r3
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e12:	430b      	orrs	r3, r1
 8000e14:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000e16:	4a19      	ldr	r2, [pc, #100]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000e18:	4b18      	ldr	r3, [pc, #96]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	491c      	ldr	r1, [pc, #112]	; (8000e90 <HAL_RCC_OscConfig+0x684>)
 8000e1e:	4019      	ands	r1, r3
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e28:	4303      	orrs	r3, r0
 8000e2a:	430b      	orrs	r3, r1
 8000e2c:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e2e:	4b13      	ldr	r3, [pc, #76]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000e30:	4a12      	ldr	r2, [pc, #72]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000e32:	6812      	ldr	r2, [r2, #0]
 8000e34:	2180      	movs	r1, #128	; 0x80
 8000e36:	0449      	lsls	r1, r1, #17
 8000e38:	430a      	orrs	r2, r1
 8000e3a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e3c:	f7ff fa2c 	bl	8000298 <HAL_GetTick>
 8000e40:	0003      	movs	r3, r0
 8000e42:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e44:	e008      	b.n	8000e58 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e46:	f7ff fa27 	bl	8000298 <HAL_GetTick>
 8000e4a:	0002      	movs	r2, r0
 8000e4c:	693b      	ldr	r3, [r7, #16]
 8000e4e:	1ad3      	subs	r3, r2, r3
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	d901      	bls.n	8000e58 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8000e54:	2303      	movs	r3, #3
 8000e56:	e030      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e58:	4b08      	ldr	r3, [pc, #32]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	2380      	movs	r3, #128	; 0x80
 8000e5e:	049b      	lsls	r3, r3, #18
 8000e60:	4013      	ands	r3, r2
 8000e62:	d0f0      	beq.n	8000e46 <HAL_RCC_OscConfig+0x63a>
 8000e64:	e028      	b.n	8000eb8 <HAL_RCC_OscConfig+0x6ac>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e66:	4b05      	ldr	r3, [pc, #20]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000e68:	4a04      	ldr	r2, [pc, #16]	; (8000e7c <HAL_RCC_OscConfig+0x670>)
 8000e6a:	6812      	ldr	r2, [r2, #0]
 8000e6c:	4907      	ldr	r1, [pc, #28]	; (8000e8c <HAL_RCC_OscConfig+0x680>)
 8000e6e:	400a      	ands	r2, r1
 8000e70:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e72:	f7ff fa11 	bl	8000298 <HAL_GetTick>
 8000e76:	0003      	movs	r3, r0
 8000e78:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e7a:	e014      	b.n	8000ea6 <HAL_RCC_OscConfig+0x69a>
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	00001388 	.word	0x00001388
 8000e84:	efffffff 	.word	0xefffffff
 8000e88:	fffeffff 	.word	0xfffeffff
 8000e8c:	feffffff 	.word	0xfeffffff
 8000e90:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e94:	f7ff fa00 	bl	8000298 <HAL_GetTick>
 8000e98:	0002      	movs	r2, r0
 8000e9a:	693b      	ldr	r3, [r7, #16]
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	2b02      	cmp	r3, #2
 8000ea0:	d901      	bls.n	8000ea6 <HAL_RCC_OscConfig+0x69a>
          {
            return HAL_TIMEOUT;
 8000ea2:	2303      	movs	r3, #3
 8000ea4:	e009      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ea6:	4b07      	ldr	r3, [pc, #28]	; (8000ec4 <HAL_RCC_OscConfig+0x6b8>)
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	2380      	movs	r3, #128	; 0x80
 8000eac:	049b      	lsls	r3, r3, #18
 8000eae:	4013      	ands	r3, r2
 8000eb0:	d1f0      	bne.n	8000e94 <HAL_RCC_OscConfig+0x688>
 8000eb2:	e001      	b.n	8000eb8 <HAL_RCC_OscConfig+0x6ac>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	e000      	b.n	8000eba <HAL_RCC_OscConfig+0x6ae>
    }
  }
  
  return HAL_OK;
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	0018      	movs	r0, r3
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	b006      	add	sp, #24
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	46c0      	nop			; (mov r8, r8)
 8000ec4:	40021000 	.word	0x40021000

08000ec8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ed6:	4b7a      	ldr	r3, [pc, #488]	; (80010c0 <HAL_RCC_ClockConfig+0x1f8>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2201      	movs	r2, #1
 8000edc:	401a      	ands	r2, r3
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d211      	bcs.n	8000f08 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ee4:	4b76      	ldr	r3, [pc, #472]	; (80010c0 <HAL_RCC_ClockConfig+0x1f8>)
 8000ee6:	4a76      	ldr	r2, [pc, #472]	; (80010c0 <HAL_RCC_ClockConfig+0x1f8>)
 8000ee8:	6812      	ldr	r2, [r2, #0]
 8000eea:	2101      	movs	r1, #1
 8000eec:	438a      	bics	r2, r1
 8000eee:	0011      	movs	r1, r2
 8000ef0:	683a      	ldr	r2, [r7, #0]
 8000ef2:	430a      	orrs	r2, r1
 8000ef4:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000ef6:	4b72      	ldr	r3, [pc, #456]	; (80010c0 <HAL_RCC_ClockConfig+0x1f8>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2201      	movs	r2, #1
 8000efc:	401a      	ands	r2, r3
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d001      	beq.n	8000f08 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8000f04:	2301      	movs	r3, #1
 8000f06:	e0d7      	b.n	80010b8 <HAL_RCC_ClockConfig+0x1f0>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2202      	movs	r2, #2
 8000f0e:	4013      	ands	r3, r2
 8000f10:	d009      	beq.n	8000f26 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f12:	4a6c      	ldr	r2, [pc, #432]	; (80010c4 <HAL_RCC_ClockConfig+0x1fc>)
 8000f14:	4b6b      	ldr	r3, [pc, #428]	; (80010c4 <HAL_RCC_ClockConfig+0x1fc>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	21f0      	movs	r1, #240	; 0xf0
 8000f1a:	438b      	bics	r3, r1
 8000f1c:	0019      	movs	r1, r3
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	689b      	ldr	r3, [r3, #8]
 8000f22:	430b      	orrs	r3, r1
 8000f24:	6053      	str	r3, [r2, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	d100      	bne.n	8000f32 <HAL_RCC_ClockConfig+0x6a>
 8000f30:	e089      	b.n	8001046 <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d107      	bne.n	8000f4a <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f3a:	4b62      	ldr	r3, [pc, #392]	; (80010c4 <HAL_RCC_ClockConfig+0x1fc>)
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	2380      	movs	r3, #128	; 0x80
 8000f40:	029b      	lsls	r3, r3, #10
 8000f42:	4013      	ands	r3, r2
 8000f44:	d120      	bne.n	8000f88 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000f46:	2301      	movs	r3, #1
 8000f48:	e0b6      	b.n	80010b8 <HAL_RCC_ClockConfig+0x1f0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	2b02      	cmp	r3, #2
 8000f50:	d107      	bne.n	8000f62 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f52:	4b5c      	ldr	r3, [pc, #368]	; (80010c4 <HAL_RCC_ClockConfig+0x1fc>)
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	2380      	movs	r3, #128	; 0x80
 8000f58:	049b      	lsls	r3, r3, #18
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	d114      	bne.n	8000f88 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e0aa      	b.n	80010b8 <HAL_RCC_ClockConfig+0x1f0>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	2b03      	cmp	r3, #3
 8000f68:	d107      	bne.n	8000f7a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000f6a:	4b56      	ldr	r3, [pc, #344]	; (80010c4 <HAL_RCC_ClockConfig+0x1fc>)
 8000f6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f6e:	2380      	movs	r3, #128	; 0x80
 8000f70:	025b      	lsls	r3, r3, #9
 8000f72:	4013      	ands	r3, r2
 8000f74:	d108      	bne.n	8000f88 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e09e      	b.n	80010b8 <HAL_RCC_ClockConfig+0x1f0>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f7a:	4b52      	ldr	r3, [pc, #328]	; (80010c4 <HAL_RCC_ClockConfig+0x1fc>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	2202      	movs	r2, #2
 8000f80:	4013      	ands	r3, r2
 8000f82:	d101      	bne.n	8000f88 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
 8000f86:	e097      	b.n	80010b8 <HAL_RCC_ClockConfig+0x1f0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f88:	4a4e      	ldr	r2, [pc, #312]	; (80010c4 <HAL_RCC_ClockConfig+0x1fc>)
 8000f8a:	4b4e      	ldr	r3, [pc, #312]	; (80010c4 <HAL_RCC_ClockConfig+0x1fc>)
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	2103      	movs	r1, #3
 8000f90:	438b      	bics	r3, r1
 8000f92:	0019      	movs	r1, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	430b      	orrs	r3, r1
 8000f9a:	6053      	str	r3, [r2, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000f9c:	f7ff f97c 	bl	8000298 <HAL_GetTick>
 8000fa0:	0003      	movs	r3, r0
 8000fa2:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d111      	bne.n	8000fd0 <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fac:	e009      	b.n	8000fc2 <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fae:	f7ff f973 	bl	8000298 <HAL_GetTick>
 8000fb2:	0002      	movs	r2, r0
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	4a43      	ldr	r2, [pc, #268]	; (80010c8 <HAL_RCC_ClockConfig+0x200>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d901      	bls.n	8000fc2 <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	e07a      	b.n	80010b8 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fc2:	4b40      	ldr	r3, [pc, #256]	; (80010c4 <HAL_RCC_ClockConfig+0x1fc>)
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	220c      	movs	r2, #12
 8000fc8:	4013      	ands	r3, r2
 8000fca:	2b04      	cmp	r3, #4
 8000fcc:	d1ef      	bne.n	8000fae <HAL_RCC_ClockConfig+0xe6>
 8000fce:	e03a      	b.n	8001046 <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	2b02      	cmp	r3, #2
 8000fd6:	d111      	bne.n	8000ffc <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fd8:	e009      	b.n	8000fee <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fda:	f7ff f95d 	bl	8000298 <HAL_GetTick>
 8000fde:	0002      	movs	r2, r0
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	1ad3      	subs	r3, r2, r3
 8000fe4:	4a38      	ldr	r2, [pc, #224]	; (80010c8 <HAL_RCC_ClockConfig+0x200>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d901      	bls.n	8000fee <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 8000fea:	2303      	movs	r3, #3
 8000fec:	e064      	b.n	80010b8 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fee:	4b35      	ldr	r3, [pc, #212]	; (80010c4 <HAL_RCC_ClockConfig+0x1fc>)
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	220c      	movs	r2, #12
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	2b08      	cmp	r3, #8
 8000ff8:	d1ef      	bne.n	8000fda <HAL_RCC_ClockConfig+0x112>
 8000ffa:	e024      	b.n	8001046 <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	2b03      	cmp	r3, #3
 8001002:	d11b      	bne.n	800103c <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8001004:	e009      	b.n	800101a <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001006:	f7ff f947 	bl	8000298 <HAL_GetTick>
 800100a:	0002      	movs	r2, r0
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	4a2d      	ldr	r2, [pc, #180]	; (80010c8 <HAL_RCC_ClockConfig+0x200>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d901      	bls.n	800101a <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 8001016:	2303      	movs	r3, #3
 8001018:	e04e      	b.n	80010b8 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 800101a:	4b2a      	ldr	r3, [pc, #168]	; (80010c4 <HAL_RCC_ClockConfig+0x1fc>)
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	220c      	movs	r2, #12
 8001020:	4013      	ands	r3, r2
 8001022:	2b0c      	cmp	r3, #12
 8001024:	d1ef      	bne.n	8001006 <HAL_RCC_ClockConfig+0x13e>
 8001026:	e00e      	b.n	8001046 <HAL_RCC_ClockConfig+0x17e>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001028:	f7ff f936 	bl	8000298 <HAL_GetTick>
 800102c:	0002      	movs	r2, r0
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	4a25      	ldr	r2, [pc, #148]	; (80010c8 <HAL_RCC_ClockConfig+0x200>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d901      	bls.n	800103c <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 8001038:	2303      	movs	r3, #3
 800103a:	e03d      	b.n	80010b8 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800103c:	4b21      	ldr	r3, [pc, #132]	; (80010c4 <HAL_RCC_ClockConfig+0x1fc>)
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	220c      	movs	r2, #12
 8001042:	4013      	ands	r3, r2
 8001044:	d1f0      	bne.n	8001028 <HAL_RCC_ClockConfig+0x160>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001046:	4b1e      	ldr	r3, [pc, #120]	; (80010c0 <HAL_RCC_ClockConfig+0x1f8>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2201      	movs	r2, #1
 800104c:	401a      	ands	r2, r3
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	429a      	cmp	r2, r3
 8001052:	d911      	bls.n	8001078 <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001054:	4b1a      	ldr	r3, [pc, #104]	; (80010c0 <HAL_RCC_ClockConfig+0x1f8>)
 8001056:	4a1a      	ldr	r2, [pc, #104]	; (80010c0 <HAL_RCC_ClockConfig+0x1f8>)
 8001058:	6812      	ldr	r2, [r2, #0]
 800105a:	2101      	movs	r1, #1
 800105c:	438a      	bics	r2, r1
 800105e:	0011      	movs	r1, r2
 8001060:	683a      	ldr	r2, [r7, #0]
 8001062:	430a      	orrs	r2, r1
 8001064:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001066:	4b16      	ldr	r3, [pc, #88]	; (80010c0 <HAL_RCC_ClockConfig+0x1f8>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	2201      	movs	r2, #1
 800106c:	401a      	ands	r2, r3
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	429a      	cmp	r2, r3
 8001072:	d001      	beq.n	8001078 <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	e01f      	b.n	80010b8 <HAL_RCC_ClockConfig+0x1f0>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2204      	movs	r2, #4
 800107e:	4013      	ands	r3, r2
 8001080:	d008      	beq.n	8001094 <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001082:	4a10      	ldr	r2, [pc, #64]	; (80010c4 <HAL_RCC_ClockConfig+0x1fc>)
 8001084:	4b0f      	ldr	r3, [pc, #60]	; (80010c4 <HAL_RCC_ClockConfig+0x1fc>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	4910      	ldr	r1, [pc, #64]	; (80010cc <HAL_RCC_ClockConfig+0x204>)
 800108a:	4019      	ands	r1, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	430b      	orrs	r3, r1
 8001092:	6053      	str	r3, [r2, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001094:	f000 f820 	bl	80010d8 <HAL_RCC_GetSysClockFreq>
 8001098:	0001      	movs	r1, r0
 800109a:	4b0a      	ldr	r3, [pc, #40]	; (80010c4 <HAL_RCC_ClockConfig+0x1fc>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	091b      	lsrs	r3, r3, #4
 80010a0:	220f      	movs	r2, #15
 80010a2:	4013      	ands	r3, r2
 80010a4:	4a0a      	ldr	r2, [pc, #40]	; (80010d0 <HAL_RCC_ClockConfig+0x208>)
 80010a6:	5cd3      	ldrb	r3, [r2, r3]
 80010a8:	000a      	movs	r2, r1
 80010aa:	40da      	lsrs	r2, r3
 80010ac:	4b09      	ldr	r3, [pc, #36]	; (80010d4 <HAL_RCC_ClockConfig+0x20c>)
 80010ae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80010b0:	2000      	movs	r0, #0
 80010b2:	f7ff f8c9 	bl	8000248 <HAL_InitTick>
  
  return HAL_OK;
 80010b6:	2300      	movs	r3, #0
}
 80010b8:	0018      	movs	r0, r3
 80010ba:	46bd      	mov	sp, r7
 80010bc:	b004      	add	sp, #16
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40022000 	.word	0x40022000
 80010c4:	40021000 	.word	0x40021000
 80010c8:	00001388 	.word	0x00001388
 80010cc:	fffff8ff 	.word	0xfffff8ff
 80010d0:	08002278 	.word	0x08002278
 80010d4:	20000000 	.word	0x20000000

080010d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010d8:	b590      	push	{r4, r7, lr}
 80010da:	b08f      	sub	sp, #60	; 0x3c
 80010dc:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80010de:	2314      	movs	r3, #20
 80010e0:	18fb      	adds	r3, r7, r3
 80010e2:	4a37      	ldr	r2, [pc, #220]	; (80011c0 <HAL_RCC_GetSysClockFreq+0xe8>)
 80010e4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80010e6:	c313      	stmia	r3!, {r0, r1, r4}
 80010e8:	6812      	ldr	r2, [r2, #0]
 80010ea:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80010ec:	1d3b      	adds	r3, r7, #4
 80010ee:	4a35      	ldr	r2, [pc, #212]	; (80011c4 <HAL_RCC_GetSysClockFreq+0xec>)
 80010f0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80010f2:	c313      	stmia	r3!, {r0, r1, r4}
 80010f4:	6812      	ldr	r2, [r2, #0]
 80010f6:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80010f8:	2300      	movs	r3, #0
 80010fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80010fc:	2300      	movs	r3, #0
 80010fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8001100:	2300      	movs	r3, #0
 8001102:	637b      	str	r3, [r7, #52]	; 0x34
 8001104:	2300      	movs	r3, #0
 8001106:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001108:	2300      	movs	r3, #0
 800110a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800110c:	4b2e      	ldr	r3, [pc, #184]	; (80011c8 <HAL_RCC_GetSysClockFreq+0xf0>)
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001114:	220c      	movs	r2, #12
 8001116:	4013      	ands	r3, r2
 8001118:	2b08      	cmp	r3, #8
 800111a:	d006      	beq.n	800112a <HAL_RCC_GetSysClockFreq+0x52>
 800111c:	2b0c      	cmp	r3, #12
 800111e:	d043      	beq.n	80011a8 <HAL_RCC_GetSysClockFreq+0xd0>
 8001120:	2b04      	cmp	r3, #4
 8001122:	d144      	bne.n	80011ae <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001124:	4b29      	ldr	r3, [pc, #164]	; (80011cc <HAL_RCC_GetSysClockFreq+0xf4>)
 8001126:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001128:	e044      	b.n	80011b4 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800112a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800112c:	0c9b      	lsrs	r3, r3, #18
 800112e:	220f      	movs	r2, #15
 8001130:	4013      	ands	r3, r2
 8001132:	2214      	movs	r2, #20
 8001134:	18ba      	adds	r2, r7, r2
 8001136:	5cd3      	ldrb	r3, [r2, r3]
 8001138:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800113a:	4b23      	ldr	r3, [pc, #140]	; (80011c8 <HAL_RCC_GetSysClockFreq+0xf0>)
 800113c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800113e:	220f      	movs	r2, #15
 8001140:	4013      	ands	r3, r2
 8001142:	1d3a      	adds	r2, r7, #4
 8001144:	5cd3      	ldrb	r3, [r2, r3]
 8001146:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001148:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800114a:	23c0      	movs	r3, #192	; 0xc0
 800114c:	025b      	lsls	r3, r3, #9
 800114e:	401a      	ands	r2, r3
 8001150:	2380      	movs	r3, #128	; 0x80
 8001152:	025b      	lsls	r3, r3, #9
 8001154:	429a      	cmp	r2, r3
 8001156:	d109      	bne.n	800116c <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001158:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800115a:	481c      	ldr	r0, [pc, #112]	; (80011cc <HAL_RCC_GetSysClockFreq+0xf4>)
 800115c:	f7fe ffd4 	bl	8000108 <__udivsi3>
 8001160:	0003      	movs	r3, r0
 8001162:	001a      	movs	r2, r3
 8001164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001166:	4353      	muls	r3, r2
 8001168:	637b      	str	r3, [r7, #52]	; 0x34
 800116a:	e01a      	b.n	80011a2 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 800116c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800116e:	23c0      	movs	r3, #192	; 0xc0
 8001170:	025b      	lsls	r3, r3, #9
 8001172:	401a      	ands	r2, r3
 8001174:	23c0      	movs	r3, #192	; 0xc0
 8001176:	025b      	lsls	r3, r3, #9
 8001178:	429a      	cmp	r2, r3
 800117a:	d109      	bne.n	8001190 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 800117c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800117e:	4814      	ldr	r0, [pc, #80]	; (80011d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001180:	f7fe ffc2 	bl	8000108 <__udivsi3>
 8001184:	0003      	movs	r3, r0
 8001186:	001a      	movs	r2, r3
 8001188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800118a:	4353      	muls	r3, r2
 800118c:	637b      	str	r3, [r7, #52]	; 0x34
 800118e:	e008      	b.n	80011a2 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8001190:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001192:	480e      	ldr	r0, [pc, #56]	; (80011cc <HAL_RCC_GetSysClockFreq+0xf4>)
 8001194:	f7fe ffb8 	bl	8000108 <__udivsi3>
 8001198:	0003      	movs	r3, r0
 800119a:	001a      	movs	r2, r3
 800119c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800119e:	4353      	muls	r3, r2
 80011a0:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
#endif
      }
      sysclockfreq = pllclk;
 80011a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011a4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80011a6:	e005      	b.n	80011b4 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80011a8:	4b09      	ldr	r3, [pc, #36]	; (80011d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80011aa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80011ac:	e002      	b.n	80011b4 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80011ae:	4b07      	ldr	r3, [pc, #28]	; (80011cc <HAL_RCC_GetSysClockFreq+0xf4>)
 80011b0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80011b2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80011b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80011b6:	0018      	movs	r0, r3
 80011b8:	46bd      	mov	sp, r7
 80011ba:	b00f      	add	sp, #60	; 0x3c
 80011bc:	bd90      	pop	{r4, r7, pc}
 80011be:	46c0      	nop			; (mov r8, r8)
 80011c0:	08002258 	.word	0x08002258
 80011c4:	08002268 	.word	0x08002268
 80011c8:	40021000 	.word	0x40021000
 80011cc:	007a1200 	.word	0x007a1200
 80011d0:	02dc6c00 	.word	0x02dc6c00

080011d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80011d8:	4b02      	ldr	r3, [pc, #8]	; (80011e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80011da:	681b      	ldr	r3, [r3, #0]
}
 80011dc:	0018      	movs	r0, r3
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	46c0      	nop			; (mov r8, r8)
 80011e4:	20000000 	.word	0x20000000

080011e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	223d      	movs	r2, #61	; 0x3d
 80011f4:	2102      	movs	r1, #2
 80011f6:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	6812      	ldr	r2, [r2, #0]
 8001200:	6812      	ldr	r2, [r2, #0]
 8001202:	2101      	movs	r1, #1
 8001204:	430a      	orrs	r2, r1
 8001206:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	223d      	movs	r2, #61	; 0x3d
 800120c:	2101      	movs	r1, #1
 800120e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001210:	2300      	movs	r3, #0
}
 8001212:	0018      	movs	r0, r3
 8001214:	46bd      	mov	sp, r7
 8001216:	b002      	add	sp, #8
 8001218:	bd80      	pop	{r7, pc}

0800121a <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800121a:	b580      	push	{r7, lr}
 800121c:	b082      	sub	sp, #8
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d101      	bne.n	800122c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	e01e      	b.n	800126a <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	223d      	movs	r2, #61	; 0x3d
 8001230:	5c9b      	ldrb	r3, [r3, r2]
 8001232:	b2db      	uxtb	r3, r3
 8001234:	2b00      	cmp	r3, #0
 8001236:	d107      	bne.n	8001248 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	223c      	movs	r2, #60	; 0x3c
 800123c:	2100      	movs	r1, #0
 800123e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	0018      	movs	r0, r3
 8001244:	f000 fed2 	bl	8001fec <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	223d      	movs	r2, #61	; 0x3d
 800124c:	2102      	movs	r1, #2
 800124e:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	3304      	adds	r3, #4
 8001258:	0019      	movs	r1, r3
 800125a:	0010      	movs	r0, r2
 800125c:	f000 f906 	bl	800146c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	223d      	movs	r2, #61	; 0x3d
 8001264:	2101      	movs	r1, #1
 8001266:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001268:	2300      	movs	r3, #0
}
 800126a:	0018      	movs	r0, r3
 800126c:	46bd      	mov	sp, r7
 800126e:	b002      	add	sp, #8
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	6839      	ldr	r1, [r7, #0]
 8001284:	2201      	movs	r2, #1
 8001286:	0018      	movs	r0, r3
 8001288:	f000 fb86 	bl	8001998 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a16      	ldr	r2, [pc, #88]	; (80012ec <HAL_TIM_PWM_Start+0x78>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d00e      	beq.n	80012b4 <HAL_TIM_PWM_Start+0x40>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a15      	ldr	r2, [pc, #84]	; (80012f0 <HAL_TIM_PWM_Start+0x7c>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d009      	beq.n	80012b4 <HAL_TIM_PWM_Start+0x40>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a13      	ldr	r2, [pc, #76]	; (80012f4 <HAL_TIM_PWM_Start+0x80>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d004      	beq.n	80012b4 <HAL_TIM_PWM_Start+0x40>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a12      	ldr	r2, [pc, #72]	; (80012f8 <HAL_TIM_PWM_Start+0x84>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d101      	bne.n	80012b8 <HAL_TIM_PWM_Start+0x44>
 80012b4:	2301      	movs	r3, #1
 80012b6:	e000      	b.n	80012ba <HAL_TIM_PWM_Start+0x46>
 80012b8:	2300      	movs	r3, #0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d008      	beq.n	80012d0 <HAL_TIM_PWM_Start+0x5c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	6812      	ldr	r2, [r2, #0]
 80012c6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80012c8:	2180      	movs	r1, #128	; 0x80
 80012ca:	0209      	lsls	r1, r1, #8
 80012cc:	430a      	orrs	r2, r1
 80012ce:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	687a      	ldr	r2, [r7, #4]
 80012d6:	6812      	ldr	r2, [r2, #0]
 80012d8:	6812      	ldr	r2, [r2, #0]
 80012da:	2101      	movs	r1, #1
 80012dc:	430a      	orrs	r2, r1
 80012de:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	0018      	movs	r0, r3
 80012e4:	46bd      	mov	sp, r7
 80012e6:	b002      	add	sp, #8
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	46c0      	nop			; (mov r8, r8)
 80012ec:	40012c00 	.word	0x40012c00
 80012f0:	40014000 	.word	0x40014000
 80012f4:	40014400 	.word	0x40014400
 80012f8:	40014800 	.word	0x40014800

080012fc <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	60f8      	str	r0, [r7, #12]
 8001304:	60b9      	str	r1, [r7, #8]
 8001306:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	223c      	movs	r2, #60	; 0x3c
 800130c:	5c9b      	ldrb	r3, [r3, r2]
 800130e:	2b01      	cmp	r3, #1
 8001310:	d101      	bne.n	8001316 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001312:	2302      	movs	r3, #2
 8001314:	e0a4      	b.n	8001460 <HAL_TIM_PWM_ConfigChannel+0x164>
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	223c      	movs	r2, #60	; 0x3c
 800131a:	2101      	movs	r1, #1
 800131c:	5499      	strb	r1, [r3, r2]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	223d      	movs	r2, #61	; 0x3d
 8001322:	2102      	movs	r1, #2
 8001324:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2b04      	cmp	r3, #4
 800132a:	d029      	beq.n	8001380 <HAL_TIM_PWM_ConfigChannel+0x84>
 800132c:	d802      	bhi.n	8001334 <HAL_TIM_PWM_ConfigChannel+0x38>
 800132e:	2b00      	cmp	r3, #0
 8001330:	d005      	beq.n	800133e <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
    }
    break;

    default:
    break;
 8001332:	e08c      	b.n	800144e <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8001334:	2b08      	cmp	r3, #8
 8001336:	d046      	beq.n	80013c6 <HAL_TIM_PWM_ConfigChannel+0xca>
 8001338:	2b0c      	cmp	r3, #12
 800133a:	d065      	beq.n	8001408 <HAL_TIM_PWM_ConfigChannel+0x10c>
    break;
 800133c:	e087      	b.n	800144e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	68ba      	ldr	r2, [r7, #8]
 8001344:	0011      	movs	r1, r2
 8001346:	0018      	movs	r0, r3
 8001348:	f000 f912 	bl	8001570 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	68fa      	ldr	r2, [r7, #12]
 8001352:	6812      	ldr	r2, [r2, #0]
 8001354:	6992      	ldr	r2, [r2, #24]
 8001356:	2108      	movs	r1, #8
 8001358:	430a      	orrs	r2, r1
 800135a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	68fa      	ldr	r2, [r7, #12]
 8001362:	6812      	ldr	r2, [r2, #0]
 8001364:	6992      	ldr	r2, [r2, #24]
 8001366:	2104      	movs	r1, #4
 8001368:	438a      	bics	r2, r1
 800136a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	68fa      	ldr	r2, [r7, #12]
 8001372:	6812      	ldr	r2, [r2, #0]
 8001374:	6991      	ldr	r1, [r2, #24]
 8001376:	68ba      	ldr	r2, [r7, #8]
 8001378:	6912      	ldr	r2, [r2, #16]
 800137a:	430a      	orrs	r2, r1
 800137c:	619a      	str	r2, [r3, #24]
    break;
 800137e:	e066      	b.n	800144e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	68ba      	ldr	r2, [r7, #8]
 8001386:	0011      	movs	r1, r2
 8001388:	0018      	movs	r0, r3
 800138a:	f000 f97f 	bl	800168c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	68fa      	ldr	r2, [r7, #12]
 8001394:	6812      	ldr	r2, [r2, #0]
 8001396:	6992      	ldr	r2, [r2, #24]
 8001398:	2180      	movs	r1, #128	; 0x80
 800139a:	0109      	lsls	r1, r1, #4
 800139c:	430a      	orrs	r2, r1
 800139e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	68fa      	ldr	r2, [r7, #12]
 80013a6:	6812      	ldr	r2, [r2, #0]
 80013a8:	6992      	ldr	r2, [r2, #24]
 80013aa:	492f      	ldr	r1, [pc, #188]	; (8001468 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 80013ac:	400a      	ands	r2, r1
 80013ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	68fa      	ldr	r2, [r7, #12]
 80013b6:	6812      	ldr	r2, [r2, #0]
 80013b8:	6991      	ldr	r1, [r2, #24]
 80013ba:	68ba      	ldr	r2, [r7, #8]
 80013bc:	6912      	ldr	r2, [r2, #16]
 80013be:	0212      	lsls	r2, r2, #8
 80013c0:	430a      	orrs	r2, r1
 80013c2:	619a      	str	r2, [r3, #24]
    break;
 80013c4:	e043      	b.n	800144e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	68ba      	ldr	r2, [r7, #8]
 80013cc:	0011      	movs	r1, r2
 80013ce:	0018      	movs	r0, r3
 80013d0:	f000 f9e6 	bl	80017a0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	68fa      	ldr	r2, [r7, #12]
 80013da:	6812      	ldr	r2, [r2, #0]
 80013dc:	69d2      	ldr	r2, [r2, #28]
 80013de:	2108      	movs	r1, #8
 80013e0:	430a      	orrs	r2, r1
 80013e2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	68fa      	ldr	r2, [r7, #12]
 80013ea:	6812      	ldr	r2, [r2, #0]
 80013ec:	69d2      	ldr	r2, [r2, #28]
 80013ee:	2104      	movs	r1, #4
 80013f0:	438a      	bics	r2, r1
 80013f2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	68fa      	ldr	r2, [r7, #12]
 80013fa:	6812      	ldr	r2, [r2, #0]
 80013fc:	69d1      	ldr	r1, [r2, #28]
 80013fe:	68ba      	ldr	r2, [r7, #8]
 8001400:	6912      	ldr	r2, [r2, #16]
 8001402:	430a      	orrs	r2, r1
 8001404:	61da      	str	r2, [r3, #28]
    break;
 8001406:	e022      	b.n	800144e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	68ba      	ldr	r2, [r7, #8]
 800140e:	0011      	movs	r1, r2
 8001410:	0018      	movs	r0, r3
 8001412:	f000 fa51 	bl	80018b8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	68fa      	ldr	r2, [r7, #12]
 800141c:	6812      	ldr	r2, [r2, #0]
 800141e:	69d2      	ldr	r2, [r2, #28]
 8001420:	2180      	movs	r1, #128	; 0x80
 8001422:	0109      	lsls	r1, r1, #4
 8001424:	430a      	orrs	r2, r1
 8001426:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	68fa      	ldr	r2, [r7, #12]
 800142e:	6812      	ldr	r2, [r2, #0]
 8001430:	69d2      	ldr	r2, [r2, #28]
 8001432:	490d      	ldr	r1, [pc, #52]	; (8001468 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8001434:	400a      	ands	r2, r1
 8001436:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	68fa      	ldr	r2, [r7, #12]
 800143e:	6812      	ldr	r2, [r2, #0]
 8001440:	69d1      	ldr	r1, [r2, #28]
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	6912      	ldr	r2, [r2, #16]
 8001446:	0212      	lsls	r2, r2, #8
 8001448:	430a      	orrs	r2, r1
 800144a:	61da      	str	r2, [r3, #28]
    break;
 800144c:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	223d      	movs	r2, #61	; 0x3d
 8001452:	2101      	movs	r1, #1
 8001454:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	223c      	movs	r2, #60	; 0x3c
 800145a:	2100      	movs	r1, #0
 800145c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800145e:	2300      	movs	r3, #0
}
 8001460:	0018      	movs	r0, r3
 8001462:	46bd      	mov	sp, r7
 8001464:	b004      	add	sp, #16
 8001466:	bd80      	pop	{r7, pc}
 8001468:	fffffbff 	.word	0xfffffbff

0800146c <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001476:	2300      	movs	r3, #0
 8001478:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	4a34      	ldr	r2, [pc, #208]	; (8001554 <TIM_Base_SetConfig+0xe8>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d008      	beq.n	800149a <TIM_Base_SetConfig+0x2e>
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	2380      	movs	r3, #128	; 0x80
 800148c:	05db      	lsls	r3, r3, #23
 800148e:	429a      	cmp	r2, r3
 8001490:	d003      	beq.n	800149a <TIM_Base_SetConfig+0x2e>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a30      	ldr	r2, [pc, #192]	; (8001558 <TIM_Base_SetConfig+0xec>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d108      	bne.n	80014ac <TIM_Base_SetConfig+0x40>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	2270      	movs	r2, #112	; 0x70
 800149e:	4393      	bics	r3, r2
 80014a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	68fa      	ldr	r2, [r7, #12]
 80014a8:	4313      	orrs	r3, r2
 80014aa:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	4a29      	ldr	r2, [pc, #164]	; (8001554 <TIM_Base_SetConfig+0xe8>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d018      	beq.n	80014e6 <TIM_Base_SetConfig+0x7a>
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	2380      	movs	r3, #128	; 0x80
 80014b8:	05db      	lsls	r3, r3, #23
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d013      	beq.n	80014e6 <TIM_Base_SetConfig+0x7a>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4a25      	ldr	r2, [pc, #148]	; (8001558 <TIM_Base_SetConfig+0xec>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d00f      	beq.n	80014e6 <TIM_Base_SetConfig+0x7a>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4a24      	ldr	r2, [pc, #144]	; (800155c <TIM_Base_SetConfig+0xf0>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d00b      	beq.n	80014e6 <TIM_Base_SetConfig+0x7a>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4a23      	ldr	r2, [pc, #140]	; (8001560 <TIM_Base_SetConfig+0xf4>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d007      	beq.n	80014e6 <TIM_Base_SetConfig+0x7a>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a22      	ldr	r2, [pc, #136]	; (8001564 <TIM_Base_SetConfig+0xf8>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d003      	beq.n	80014e6 <TIM_Base_SetConfig+0x7a>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4a21      	ldr	r2, [pc, #132]	; (8001568 <TIM_Base_SetConfig+0xfc>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d108      	bne.n	80014f8 <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	4a20      	ldr	r2, [pc, #128]	; (800156c <TIM_Base_SetConfig+0x100>)
 80014ea:	4013      	ands	r3, r2
 80014ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	68db      	ldr	r3, [r3, #12]
 80014f2:	68fa      	ldr	r2, [r7, #12]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	2280      	movs	r2, #128	; 0x80
 80014fc:	4393      	bics	r3, r2
 80014fe:	001a      	movs	r2, r3
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	695b      	ldr	r3, [r3, #20]
 8001504:	4313      	orrs	r3, r2
 8001506:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	689a      	ldr	r2, [r3, #8]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a0c      	ldr	r2, [pc, #48]	; (8001554 <TIM_Base_SetConfig+0xe8>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d00b      	beq.n	800153e <TIM_Base_SetConfig+0xd2>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a0d      	ldr	r2, [pc, #52]	; (8001560 <TIM_Base_SetConfig+0xf4>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d007      	beq.n	800153e <TIM_Base_SetConfig+0xd2>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4a0c      	ldr	r2, [pc, #48]	; (8001564 <TIM_Base_SetConfig+0xf8>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d003      	beq.n	800153e <TIM_Base_SetConfig+0xd2>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a0b      	ldr	r2, [pc, #44]	; (8001568 <TIM_Base_SetConfig+0xfc>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d103      	bne.n	8001546 <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	691a      	ldr	r2, [r3, #16]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2201      	movs	r2, #1
 800154a:	615a      	str	r2, [r3, #20]
}
 800154c:	46c0      	nop			; (mov r8, r8)
 800154e:	46bd      	mov	sp, r7
 8001550:	b004      	add	sp, #16
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40012c00 	.word	0x40012c00
 8001558:	40000400 	.word	0x40000400
 800155c:	40002000 	.word	0x40002000
 8001560:	40014000 	.word	0x40014000
 8001564:	40014400 	.word	0x40014400
 8001568:	40014800 	.word	0x40014800
 800156c:	fffffcff 	.word	0xfffffcff

08001570 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800157a:	2300      	movs	r3, #0
 800157c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800157e:	2300      	movs	r3, #0
 8001580:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001582:	2300      	movs	r3, #0
 8001584:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6a1b      	ldr	r3, [r3, #32]
 800158a:	2201      	movs	r2, #1
 800158c:	4393      	bics	r3, r2
 800158e:	001a      	movs	r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6a1b      	ldr	r3, [r3, #32]
 8001598:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	2270      	movs	r2, #112	; 0x70
 80015aa:	4393      	bics	r3, r2
 80015ac:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	2203      	movs	r2, #3
 80015b2:	4393      	bics	r3, r2
 80015b4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	68fa      	ldr	r2, [r7, #12]
 80015bc:	4313      	orrs	r3, r2
 80015be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	2202      	movs	r2, #2
 80015c4:	4393      	bics	r3, r2
 80015c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	697a      	ldr	r2, [r7, #20]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a27      	ldr	r2, [pc, #156]	; (8001674 <TIM_OC1_SetConfig+0x104>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d00b      	beq.n	80015f2 <TIM_OC1_SetConfig+0x82>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4a26      	ldr	r2, [pc, #152]	; (8001678 <TIM_OC1_SetConfig+0x108>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d007      	beq.n	80015f2 <TIM_OC1_SetConfig+0x82>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4a25      	ldr	r2, [pc, #148]	; (800167c <TIM_OC1_SetConfig+0x10c>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d003      	beq.n	80015f2 <TIM_OC1_SetConfig+0x82>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4a24      	ldr	r2, [pc, #144]	; (8001680 <TIM_OC1_SetConfig+0x110>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d10c      	bne.n	800160c <TIM_OC1_SetConfig+0x9c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	2208      	movs	r2, #8
 80015f6:	4393      	bics	r3, r2
 80015f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	68db      	ldr	r3, [r3, #12]
 80015fe:	697a      	ldr	r2, [r7, #20]
 8001600:	4313      	orrs	r3, r2
 8001602:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	2204      	movs	r2, #4
 8001608:	4393      	bics	r3, r2
 800160a:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	4a19      	ldr	r2, [pc, #100]	; (8001674 <TIM_OC1_SetConfig+0x104>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d00b      	beq.n	800162c <TIM_OC1_SetConfig+0xbc>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	4a18      	ldr	r2, [pc, #96]	; (8001678 <TIM_OC1_SetConfig+0x108>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d007      	beq.n	800162c <TIM_OC1_SetConfig+0xbc>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	4a17      	ldr	r2, [pc, #92]	; (800167c <TIM_OC1_SetConfig+0x10c>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d003      	beq.n	800162c <TIM_OC1_SetConfig+0xbc>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4a16      	ldr	r2, [pc, #88]	; (8001680 <TIM_OC1_SetConfig+0x110>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d111      	bne.n	8001650 <TIM_OC1_SetConfig+0xe0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	4a15      	ldr	r2, [pc, #84]	; (8001684 <TIM_OC1_SetConfig+0x114>)
 8001630:	4013      	ands	r3, r2
 8001632:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	4a14      	ldr	r2, [pc, #80]	; (8001688 <TIM_OC1_SetConfig+0x118>)
 8001638:	4013      	ands	r3, r2
 800163a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	695b      	ldr	r3, [r3, #20]
 8001640:	693a      	ldr	r2, [r7, #16]
 8001642:	4313      	orrs	r3, r2
 8001644:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	699b      	ldr	r3, [r3, #24]
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	4313      	orrs	r3, r2
 800164e:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	68fa      	ldr	r2, [r7, #12]
 800165a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	685a      	ldr	r2, [r3, #4]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	697a      	ldr	r2, [r7, #20]
 8001668:	621a      	str	r2, [r3, #32]
}
 800166a:	46c0      	nop			; (mov r8, r8)
 800166c:	46bd      	mov	sp, r7
 800166e:	b006      	add	sp, #24
 8001670:	bd80      	pop	{r7, pc}
 8001672:	46c0      	nop			; (mov r8, r8)
 8001674:	40012c00 	.word	0x40012c00
 8001678:	40014000 	.word	0x40014000
 800167c:	40014400 	.word	0x40014400
 8001680:	40014800 	.word	0x40014800
 8001684:	fffffeff 	.word	0xfffffeff
 8001688:	fffffdff 	.word	0xfffffdff

0800168c <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8001696:	2300      	movs	r3, #0
 8001698:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800169a:	2300      	movs	r3, #0
 800169c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800169e:	2300      	movs	r3, #0
 80016a0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6a1b      	ldr	r3, [r3, #32]
 80016a6:	2210      	movs	r2, #16
 80016a8:	4393      	bics	r3, r2
 80016aa:	001a      	movs	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6a1b      	ldr	r3, [r3, #32]
 80016b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	4a2e      	ldr	r2, [pc, #184]	; (8001780 <TIM_OC2_SetConfig+0xf4>)
 80016c6:	4013      	ands	r3, r2
 80016c8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	4a2d      	ldr	r2, [pc, #180]	; (8001784 <TIM_OC2_SetConfig+0xf8>)
 80016ce:	4013      	ands	r3, r2
 80016d0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	021b      	lsls	r3, r3, #8
 80016d8:	68fa      	ldr	r2, [r7, #12]
 80016da:	4313      	orrs	r3, r2
 80016dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	2220      	movs	r2, #32
 80016e2:	4393      	bics	r3, r2
 80016e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	011b      	lsls	r3, r3, #4
 80016ec:	697a      	ldr	r2, [r7, #20]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a24      	ldr	r2, [pc, #144]	; (8001788 <TIM_OC2_SetConfig+0xfc>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d10d      	bne.n	8001716 <TIM_OC2_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	2280      	movs	r2, #128	; 0x80
 80016fe:	4393      	bics	r3, r2
 8001700:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	011b      	lsls	r3, r3, #4
 8001708:	697a      	ldr	r2, [r7, #20]
 800170a:	4313      	orrs	r3, r2
 800170c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	2240      	movs	r2, #64	; 0x40
 8001712:	4393      	bics	r3, r2
 8001714:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4a1b      	ldr	r2, [pc, #108]	; (8001788 <TIM_OC2_SetConfig+0xfc>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d00b      	beq.n	8001736 <TIM_OC2_SetConfig+0xaa>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4a1a      	ldr	r2, [pc, #104]	; (800178c <TIM_OC2_SetConfig+0x100>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d007      	beq.n	8001736 <TIM_OC2_SetConfig+0xaa>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4a19      	ldr	r2, [pc, #100]	; (8001790 <TIM_OC2_SetConfig+0x104>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d003      	beq.n	8001736 <TIM_OC2_SetConfig+0xaa>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4a18      	ldr	r2, [pc, #96]	; (8001794 <TIM_OC2_SetConfig+0x108>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d113      	bne.n	800175e <TIM_OC2_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	4a17      	ldr	r2, [pc, #92]	; (8001798 <TIM_OC2_SetConfig+0x10c>)
 800173a:	4013      	ands	r3, r2
 800173c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	4a16      	ldr	r2, [pc, #88]	; (800179c <TIM_OC2_SetConfig+0x110>)
 8001742:	4013      	ands	r3, r2
 8001744:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	695b      	ldr	r3, [r3, #20]
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	693a      	ldr	r2, [r7, #16]
 800174e:	4313      	orrs	r3, r2
 8001750:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	699b      	ldr	r3, [r3, #24]
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	693a      	ldr	r2, [r7, #16]
 800175a:	4313      	orrs	r3, r2
 800175c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	693a      	ldr	r2, [r7, #16]
 8001762:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685a      	ldr	r2, [r3, #4]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	697a      	ldr	r2, [r7, #20]
 8001776:	621a      	str	r2, [r3, #32]
}
 8001778:	46c0      	nop			; (mov r8, r8)
 800177a:	46bd      	mov	sp, r7
 800177c:	b006      	add	sp, #24
 800177e:	bd80      	pop	{r7, pc}
 8001780:	ffff8fff 	.word	0xffff8fff
 8001784:	fffffcff 	.word	0xfffffcff
 8001788:	40012c00 	.word	0x40012c00
 800178c:	40014000 	.word	0x40014000
 8001790:	40014400 	.word	0x40014400
 8001794:	40014800 	.word	0x40014800
 8001798:	fffffbff 	.word	0xfffffbff
 800179c:	fffff7ff 	.word	0xfffff7ff

080017a0 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80017aa:	2300      	movs	r3, #0
 80017ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80017ae:	2300      	movs	r3, #0
 80017b0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80017b2:	2300      	movs	r3, #0
 80017b4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6a1b      	ldr	r3, [r3, #32]
 80017ba:	4a35      	ldr	r2, [pc, #212]	; (8001890 <TIM_OC3_SetConfig+0xf0>)
 80017bc:	401a      	ands	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6a1b      	ldr	r3, [r3, #32]
 80017c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	69db      	ldr	r3, [r3, #28]
 80017d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	2270      	movs	r2, #112	; 0x70
 80017d8:	4393      	bics	r3, r2
 80017da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	2203      	movs	r2, #3
 80017e0:	4393      	bics	r3, r2
 80017e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	68fa      	ldr	r2, [r7, #12]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	4a28      	ldr	r2, [pc, #160]	; (8001894 <TIM_OC3_SetConfig+0xf4>)
 80017f2:	4013      	ands	r3, r2
 80017f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	021b      	lsls	r3, r3, #8
 80017fc:	697a      	ldr	r2, [r7, #20]
 80017fe:	4313      	orrs	r3, r2
 8001800:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4a24      	ldr	r2, [pc, #144]	; (8001898 <TIM_OC3_SetConfig+0xf8>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d10d      	bne.n	8001826 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	4a23      	ldr	r2, [pc, #140]	; (800189c <TIM_OC3_SetConfig+0xfc>)
 800180e:	4013      	ands	r3, r2
 8001810:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	021b      	lsls	r3, r3, #8
 8001818:	697a      	ldr	r2, [r7, #20]
 800181a:	4313      	orrs	r3, r2
 800181c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	4a1f      	ldr	r2, [pc, #124]	; (80018a0 <TIM_OC3_SetConfig+0x100>)
 8001822:	4013      	ands	r3, r2
 8001824:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4a1b      	ldr	r2, [pc, #108]	; (8001898 <TIM_OC3_SetConfig+0xf8>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d00b      	beq.n	8001846 <TIM_OC3_SetConfig+0xa6>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a1c      	ldr	r2, [pc, #112]	; (80018a4 <TIM_OC3_SetConfig+0x104>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d007      	beq.n	8001846 <TIM_OC3_SetConfig+0xa6>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4a1b      	ldr	r2, [pc, #108]	; (80018a8 <TIM_OC3_SetConfig+0x108>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d003      	beq.n	8001846 <TIM_OC3_SetConfig+0xa6>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4a1a      	ldr	r2, [pc, #104]	; (80018ac <TIM_OC3_SetConfig+0x10c>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d113      	bne.n	800186e <TIM_OC3_SetConfig+0xce>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	4a19      	ldr	r2, [pc, #100]	; (80018b0 <TIM_OC3_SetConfig+0x110>)
 800184a:	4013      	ands	r3, r2
 800184c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	4a18      	ldr	r2, [pc, #96]	; (80018b4 <TIM_OC3_SetConfig+0x114>)
 8001852:	4013      	ands	r3, r2
 8001854:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	695b      	ldr	r3, [r3, #20]
 800185a:	011b      	lsls	r3, r3, #4
 800185c:	693a      	ldr	r2, [r7, #16]
 800185e:	4313      	orrs	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	699b      	ldr	r3, [r3, #24]
 8001866:	011b      	lsls	r3, r3, #4
 8001868:	693a      	ldr	r2, [r7, #16]
 800186a:	4313      	orrs	r3, r2
 800186c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	693a      	ldr	r2, [r7, #16]
 8001872:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	68fa      	ldr	r2, [r7, #12]
 8001878:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685a      	ldr	r2, [r3, #4]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	697a      	ldr	r2, [r7, #20]
 8001886:	621a      	str	r2, [r3, #32]
}
 8001888:	46c0      	nop			; (mov r8, r8)
 800188a:	46bd      	mov	sp, r7
 800188c:	b006      	add	sp, #24
 800188e:	bd80      	pop	{r7, pc}
 8001890:	fffffeff 	.word	0xfffffeff
 8001894:	fffffdff 	.word	0xfffffdff
 8001898:	40012c00 	.word	0x40012c00
 800189c:	fffff7ff 	.word	0xfffff7ff
 80018a0:	fffffbff 	.word	0xfffffbff
 80018a4:	40014000 	.word	0x40014000
 80018a8:	40014400 	.word	0x40014400
 80018ac:	40014800 	.word	0x40014800
 80018b0:	ffffefff 	.word	0xffffefff
 80018b4:	ffffdfff 	.word	0xffffdfff

080018b8 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b086      	sub	sp, #24
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80018c2:	2300      	movs	r3, #0
 80018c4:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80018c6:	2300      	movs	r3, #0
 80018c8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 80018ca:	2300      	movs	r3, #0
 80018cc:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6a1b      	ldr	r3, [r3, #32]
 80018d2:	4a28      	ldr	r2, [pc, #160]	; (8001974 <TIM_OC4_SetConfig+0xbc>)
 80018d4:	401a      	ands	r2, r3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6a1b      	ldr	r3, [r3, #32]
 80018de:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	4a22      	ldr	r2, [pc, #136]	; (8001978 <TIM_OC4_SetConfig+0xc0>)
 80018f0:	4013      	ands	r3, r2
 80018f2:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	4a21      	ldr	r2, [pc, #132]	; (800197c <TIM_OC4_SetConfig+0xc4>)
 80018f8:	4013      	ands	r3, r2
 80018fa:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	021b      	lsls	r3, r3, #8
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	4313      	orrs	r3, r2
 8001906:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	4a1d      	ldr	r2, [pc, #116]	; (8001980 <TIM_OC4_SetConfig+0xc8>)
 800190c:	4013      	ands	r3, r2
 800190e:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	031b      	lsls	r3, r3, #12
 8001916:	68fa      	ldr	r2, [r7, #12]
 8001918:	4313      	orrs	r3, r2
 800191a:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4a19      	ldr	r2, [pc, #100]	; (8001984 <TIM_OC4_SetConfig+0xcc>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d00b      	beq.n	800193c <TIM_OC4_SetConfig+0x84>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	4a18      	ldr	r2, [pc, #96]	; (8001988 <TIM_OC4_SetConfig+0xd0>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d007      	beq.n	800193c <TIM_OC4_SetConfig+0x84>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	4a17      	ldr	r2, [pc, #92]	; (800198c <TIM_OC4_SetConfig+0xd4>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d003      	beq.n	800193c <TIM_OC4_SetConfig+0x84>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	4a16      	ldr	r2, [pc, #88]	; (8001990 <TIM_OC4_SetConfig+0xd8>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d109      	bne.n	8001950 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	4a15      	ldr	r2, [pc, #84]	; (8001994 <TIM_OC4_SetConfig+0xdc>)
 8001940:	4013      	ands	r3, r2
 8001942:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	695b      	ldr	r3, [r3, #20]
 8001948:	019b      	lsls	r3, r3, #6
 800194a:	697a      	ldr	r2, [r7, #20]
 800194c:	4313      	orrs	r3, r2
 800194e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	697a      	ldr	r2, [r7, #20]
 8001954:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685a      	ldr	r2, [r3, #4]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	621a      	str	r2, [r3, #32]
}
 800196a:	46c0      	nop			; (mov r8, r8)
 800196c:	46bd      	mov	sp, r7
 800196e:	b006      	add	sp, #24
 8001970:	bd80      	pop	{r7, pc}
 8001972:	46c0      	nop			; (mov r8, r8)
 8001974:	ffffefff 	.word	0xffffefff
 8001978:	ffff8fff 	.word	0xffff8fff
 800197c:	fffffcff 	.word	0xfffffcff
 8001980:	ffffdfff 	.word	0xffffdfff
 8001984:	40012c00 	.word	0x40012c00
 8001988:	40014000 	.word	0x40014000
 800198c:	40014400 	.word	0x40014400
 8001990:	40014800 	.word	0x40014800
 8001994:	ffffbfff 	.word	0xffffbfff

08001998 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0
 800199e:	60f8      	str	r0, [r7, #12]
 80019a0:	60b9      	str	r1, [r7, #8]
 80019a2:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80019a4:	2300      	movs	r3, #0
 80019a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80019a8:	2201      	movs	r2, #1
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	409a      	lsls	r2, r3
 80019ae:	0013      	movs	r3, r2
 80019b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6a1b      	ldr	r3, [r3, #32]
 80019b6:	697a      	ldr	r2, [r7, #20]
 80019b8:	43d2      	mvns	r2, r2
 80019ba:	401a      	ands	r2, r3
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	6a1a      	ldr	r2, [r3, #32]
 80019c4:	6879      	ldr	r1, [r7, #4]
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	4099      	lsls	r1, r3
 80019ca:	000b      	movs	r3, r1
 80019cc:	431a      	orrs	r2, r3
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	621a      	str	r2, [r3, #32]
}
 80019d2:	46c0      	nop			; (mov r8, r8)
 80019d4:	46bd      	mov	sp, r7
 80019d6:	b006      	add	sp, #24
 80019d8:	bd80      	pop	{r7, pc}

080019da <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	b082      	sub	sp, #8
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
 80019e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	223c      	movs	r2, #60	; 0x3c
 80019e8:	5c9b      	ldrb	r3, [r3, r2]
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d101      	bne.n	80019f2 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80019ee:	2302      	movs	r3, #2
 80019f0:	e032      	b.n	8001a58 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	223c      	movs	r2, #60	; 0x3c
 80019f6:	2101      	movs	r1, #1
 80019f8:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	223d      	movs	r2, #61	; 0x3d
 80019fe:	2102      	movs	r1, #2
 8001a00:	5499      	strb	r1, [r3, r2]

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	6812      	ldr	r2, [r2, #0]
 8001a0a:	6852      	ldr	r2, [r2, #4]
 8001a0c:	2170      	movs	r1, #112	; 0x70
 8001a0e:	438a      	bics	r2, r1
 8001a10:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	6812      	ldr	r2, [r2, #0]
 8001a1a:	6851      	ldr	r1, [r2, #4]
 8001a1c:	683a      	ldr	r2, [r7, #0]
 8001a1e:	6812      	ldr	r2, [r2, #0]
 8001a20:	430a      	orrs	r2, r1
 8001a22:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	6812      	ldr	r2, [r2, #0]
 8001a2c:	6892      	ldr	r2, [r2, #8]
 8001a2e:	2180      	movs	r1, #128	; 0x80
 8001a30:	438a      	bics	r2, r1
 8001a32:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	6812      	ldr	r2, [r2, #0]
 8001a3c:	6891      	ldr	r1, [r2, #8]
 8001a3e:	683a      	ldr	r2, [r7, #0]
 8001a40:	6852      	ldr	r2, [r2, #4]
 8001a42:	430a      	orrs	r2, r1
 8001a44:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	223d      	movs	r2, #61	; 0x3d
 8001a4a:	2101      	movs	r1, #1
 8001a4c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	223c      	movs	r2, #60	; 0x3c
 8001a52:	2100      	movs	r1, #0
 8001a54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a56:	2300      	movs	r3, #0
}
 8001a58:	0018      	movs	r0, r3
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	b002      	add	sp, #8
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	223c      	movs	r2, #60	; 0x3c
 8001a72:	5c9b      	ldrb	r3, [r3, r2]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d101      	bne.n	8001a7c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8001a78:	2302      	movs	r3, #2
 8001a7a:	e04d      	b.n	8001b18 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	223c      	movs	r2, #60	; 0x3c
 8001a80:	2101      	movs	r1, #1
 8001a82:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	223d      	movs	r2, #61	; 0x3d
 8001a88:	2102      	movs	r1, #2
 8001a8a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	22ff      	movs	r2, #255	; 0xff
 8001a90:	4393      	bics	r3, r2
 8001a92:	001a      	movs	r2, r3
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	4a20      	ldr	r2, [pc, #128]	; (8001b20 <HAL_TIMEx_ConfigBreakDeadTime+0xc0>)
 8001aa0:	401a      	ands	r2, r3
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	4a1d      	ldr	r2, [pc, #116]	; (8001b24 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>)
 8001aae:	401a      	ands	r2, r3
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	4a1b      	ldr	r2, [pc, #108]	; (8001b28 <HAL_TIMEx_ConfigBreakDeadTime+0xc8>)
 8001abc:	401a      	ands	r2, r3
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	4a18      	ldr	r2, [pc, #96]	; (8001b2c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>)
 8001aca:	401a      	ands	r2, r3
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	691b      	ldr	r3, [r3, #16]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	4a16      	ldr	r2, [pc, #88]	; (8001b30 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 8001ad8:	401a      	ands	r2, r3
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	695b      	ldr	r3, [r3, #20]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	4a13      	ldr	r2, [pc, #76]	; (8001b34 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>)
 8001ae6:	401a      	ands	r2, r3
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	699b      	ldr	r3, [r3, #24]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	4a11      	ldr	r2, [pc, #68]	; (8001b38 <HAL_TIMEx_ConfigBreakDeadTime+0xd8>)
 8001af4:	401a      	ands	r2, r3
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	699b      	ldr	r3, [r3, #24]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	60fb      	str	r3, [r7, #12]
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	68fa      	ldr	r2, [r7, #12]
 8001b04:	645a      	str	r2, [r3, #68]	; 0x44
  
  htim->State = HAL_TIM_STATE_READY;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	223d      	movs	r2, #61	; 0x3d
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	223c      	movs	r2, #60	; 0x3c
 8001b12:	2100      	movs	r1, #0
 8001b14:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b16:	2300      	movs	r3, #0
}
 8001b18:	0018      	movs	r0, r3
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	b004      	add	sp, #16
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	fffffcff 	.word	0xfffffcff
 8001b24:	fffffbff 	.word	0xfffffbff
 8001b28:	fffff7ff 	.word	0xfffff7ff
 8001b2c:	ffffefff 	.word	0xffffefff
 8001b30:	ffffdfff 	.word	0xffffdfff
 8001b34:	ffffbfff 	.word	0xffffbfff
 8001b38:	ffff7fff 	.word	0xffff7fff

08001b3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b40:	f7fe fb6e 	bl	8000220 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b44:	f000 f856 	bl	8001bf4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b48:	f000 f936 	bl	8001db8 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001b4c:	f000 f896 	bl	8001c7c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_SET);
 8001b50:	2390      	movs	r3, #144	; 0x90
 8001b52:	05db      	lsls	r3, r3, #23
 8001b54:	2201      	movs	r2, #1
 8001b56:	2140      	movs	r1, #64	; 0x40
 8001b58:	0018      	movs	r0, r3
 8001b5a:	f7fe fe1d 	bl	8000798 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_SET);
 8001b5e:	2390      	movs	r3, #144	; 0x90
 8001b60:	05db      	lsls	r3, r3, #23
 8001b62:	2201      	movs	r2, #1
 8001b64:	2180      	movs	r1, #128	; 0x80
 8001b66:	0018      	movs	r0, r3
 8001b68:	f7fe fe16 	bl	8000798 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);
 8001b6c:	4b1e      	ldr	r3, [pc, #120]	; (8001be8 <main+0xac>)
 8001b6e:	2201      	movs	r2, #1
 8001b70:	2140      	movs	r1, #64	; 0x40
 8001b72:	0018      	movs	r0, r3
 8001b74:	f7fe fe10 	bl	8000798 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);
 8001b78:	4b1c      	ldr	r3, [pc, #112]	; (8001bec <main+0xb0>)
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	2180      	movs	r1, #128	; 0x80
 8001b7e:	0018      	movs	r0, r3
 8001b80:	f7fe fe0a 	bl	8000798 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,GPIO_PIN_SET);
 8001b84:	2390      	movs	r3, #144	; 0x90
 8001b86:	05db      	lsls	r3, r3, #23
 8001b88:	2201      	movs	r2, #1
 8001b8a:	2101      	movs	r1, #1
 8001b8c:	0018      	movs	r0, r3
 8001b8e:	f7fe fe03 	bl	8000798 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_SET);
 8001b92:	2390      	movs	r3, #144	; 0x90
 8001b94:	05db      	lsls	r3, r3, #23
 8001b96:	2201      	movs	r2, #1
 8001b98:	2102      	movs	r1, #2
 8001b9a:	0018      	movs	r0, r3
 8001b9c:	f7fe fdfc 	bl	8000798 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 8001ba0:	2390      	movs	r3, #144	; 0x90
 8001ba2:	05db      	lsls	r3, r3, #23
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	2110      	movs	r1, #16
 8001ba8:	0018      	movs	r0, r3
 8001baa:	f7fe fdf5 	bl	8000798 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,GPIO_PIN_SET);
 8001bae:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <main+0xac>)
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	0018      	movs	r0, r3
 8001bb6:	f7fe fdef 	bl	8000798 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_10,GPIO_PIN_SET);
 8001bba:	2380      	movs	r3, #128	; 0x80
 8001bbc:	00d9      	lsls	r1, r3, #3
 8001bbe:	2390      	movs	r3, #144	; 0x90
 8001bc0:	05db      	lsls	r3, r3, #23
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	0018      	movs	r0, r3
 8001bc6:	f7fe fde7 	bl	8000798 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start(&htim1);
 8001bca:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <main+0xb4>)
 8001bcc:	0018      	movs	r0, r3
 8001bce:	f7ff fb0b 	bl	80011e8 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8001bd2:	4b07      	ldr	r3, [pc, #28]	; (8001bf0 <main+0xb4>)
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	0018      	movs	r0, r3
 8001bd8:	f7ff fb4c 	bl	8001274 <HAL_TIM_PWM_Start>
  HAL_Delay(1000);
 8001bdc:	23fa      	movs	r3, #250	; 0xfa
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	0018      	movs	r0, r3
 8001be2:	f7fe fb63 	bl	80002ac <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001be6:	e7fe      	b.n	8001be6 <main+0xaa>
 8001be8:	48000400 	.word	0x48000400
 8001bec:	48000800 	.word	0x48000800
 8001bf0:	20000024 	.word	0x20000024

08001bf4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b092      	sub	sp, #72	; 0x48
 8001bf8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bfa:	2314      	movs	r3, #20
 8001bfc:	18fb      	adds	r3, r7, r3
 8001bfe:	0018      	movs	r0, r3
 8001c00:	2334      	movs	r3, #52	; 0x34
 8001c02:	001a      	movs	r2, r3
 8001c04:	2100      	movs	r1, #0
 8001c06:	f000 fb13 	bl	8002230 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c0a:	1d3b      	adds	r3, r7, #4
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	2310      	movs	r3, #16
 8001c10:	001a      	movs	r2, r3
 8001c12:	2100      	movs	r1, #0
 8001c14:	f000 fb0c 	bl	8002230 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c18:	2314      	movs	r3, #20
 8001c1a:	18fb      	adds	r3, r7, r3
 8001c1c:	2202      	movs	r2, #2
 8001c1e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c20:	2314      	movs	r3, #20
 8001c22:	18fb      	adds	r3, r7, r3
 8001c24:	2201      	movs	r2, #1
 8001c26:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c28:	2314      	movs	r3, #20
 8001c2a:	18fb      	adds	r3, r7, r3
 8001c2c:	2210      	movs	r2, #16
 8001c2e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001c30:	2314      	movs	r3, #20
 8001c32:	18fb      	adds	r3, r7, r3
 8001c34:	2200      	movs	r2, #0
 8001c36:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c38:	2314      	movs	r3, #20
 8001c3a:	18fb      	adds	r3, r7, r3
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	f7fe fde5 	bl	800080c <HAL_RCC_OscConfig>
 8001c42:	1e03      	subs	r3, r0, #0
 8001c44:	d001      	beq.n	8001c4a <SystemClock_Config+0x56>
  {
    Error_Handler();
 8001c46:	f000 f9a7 	bl	8001f98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	2207      	movs	r2, #7
 8001c4e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001c50:	1d3b      	adds	r3, r7, #4
 8001c52:	2200      	movs	r2, #0
 8001c54:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c56:	1d3b      	adds	r3, r7, #4
 8001c58:	2200      	movs	r2, #0
 8001c5a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c5c:	1d3b      	adds	r3, r7, #4
 8001c5e:	2200      	movs	r2, #0
 8001c60:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001c62:	1d3b      	adds	r3, r7, #4
 8001c64:	2100      	movs	r1, #0
 8001c66:	0018      	movs	r0, r3
 8001c68:	f7ff f92e 	bl	8000ec8 <HAL_RCC_ClockConfig>
 8001c6c:	1e03      	subs	r3, r0, #0
 8001c6e:	d001      	beq.n	8001c74 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001c70:	f000 f992 	bl	8001f98 <Error_Handler>
  }
}
 8001c74:	46c0      	nop			; (mov r8, r8)
 8001c76:	46bd      	mov	sp, r7
 8001c78:	b012      	add	sp, #72	; 0x48
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b090      	sub	sp, #64	; 0x40
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c82:	2338      	movs	r3, #56	; 0x38
 8001c84:	18fb      	adds	r3, r7, r3
 8001c86:	0018      	movs	r0, r3
 8001c88:	2308      	movs	r3, #8
 8001c8a:	001a      	movs	r2, r3
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	f000 facf 	bl	8002230 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c92:	231c      	movs	r3, #28
 8001c94:	18fb      	adds	r3, r7, r3
 8001c96:	0018      	movs	r0, r3
 8001c98:	231c      	movs	r3, #28
 8001c9a:	001a      	movs	r2, r3
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	f000 fac7 	bl	8002230 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ca2:	003b      	movs	r3, r7
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	231c      	movs	r3, #28
 8001ca8:	001a      	movs	r2, r3
 8001caa:	2100      	movs	r1, #0
 8001cac:	f000 fac0 	bl	8002230 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001cb0:	4b3f      	ldr	r3, [pc, #252]	; (8001db0 <MX_TIM1_Init+0x134>)
 8001cb2:	4a40      	ldr	r2, [pc, #256]	; (8001db4 <MX_TIM1_Init+0x138>)
 8001cb4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 66;
 8001cb6:	4b3e      	ldr	r3, [pc, #248]	; (8001db0 <MX_TIM1_Init+0x134>)
 8001cb8:	2242      	movs	r2, #66	; 0x42
 8001cba:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cbc:	4b3c      	ldr	r3, [pc, #240]	; (8001db0 <MX_TIM1_Init+0x134>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 8001cc2:	4b3b      	ldr	r3, [pc, #236]	; (8001db0 <MX_TIM1_Init+0x134>)
 8001cc4:	22c8      	movs	r2, #200	; 0xc8
 8001cc6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc8:	4b39      	ldr	r3, [pc, #228]	; (8001db0 <MX_TIM1_Init+0x134>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001cce:	4b38      	ldr	r3, [pc, #224]	; (8001db0 <MX_TIM1_Init+0x134>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd4:	4b36      	ldr	r3, [pc, #216]	; (8001db0 <MX_TIM1_Init+0x134>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001cda:	4b35      	ldr	r3, [pc, #212]	; (8001db0 <MX_TIM1_Init+0x134>)
 8001cdc:	0018      	movs	r0, r3
 8001cde:	f7ff fa9c 	bl	800121a <HAL_TIM_PWM_Init>
 8001ce2:	1e03      	subs	r3, r0, #0
 8001ce4:	d001      	beq.n	8001cea <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001ce6:	f000 f957 	bl	8001f98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cea:	2338      	movs	r3, #56	; 0x38
 8001cec:	18fb      	adds	r3, r7, r3
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf2:	2338      	movs	r3, #56	; 0x38
 8001cf4:	18fb      	adds	r3, r7, r3
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cfa:	2338      	movs	r3, #56	; 0x38
 8001cfc:	18fa      	adds	r2, r7, r3
 8001cfe:	4b2c      	ldr	r3, [pc, #176]	; (8001db0 <MX_TIM1_Init+0x134>)
 8001d00:	0011      	movs	r1, r2
 8001d02:	0018      	movs	r0, r3
 8001d04:	f7ff fe69 	bl	80019da <HAL_TIMEx_MasterConfigSynchronization>
 8001d08:	1e03      	subs	r3, r0, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001d0c:	f000 f944 	bl	8001f98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d10:	231c      	movs	r3, #28
 8001d12:	18fb      	adds	r3, r7, r3
 8001d14:	2260      	movs	r2, #96	; 0x60
 8001d16:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 100;
 8001d18:	231c      	movs	r3, #28
 8001d1a:	18fb      	adds	r3, r7, r3
 8001d1c:	2264      	movs	r2, #100	; 0x64
 8001d1e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d20:	231c      	movs	r3, #28
 8001d22:	18fb      	adds	r3, r7, r3
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d28:	231c      	movs	r3, #28
 8001d2a:	18fb      	adds	r3, r7, r3
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d30:	231c      	movs	r3, #28
 8001d32:	18fb      	adds	r3, r7, r3
 8001d34:	2200      	movs	r2, #0
 8001d36:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d38:	231c      	movs	r3, #28
 8001d3a:	18fb      	adds	r3, r7, r3
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d40:	231c      	movs	r3, #28
 8001d42:	18fb      	adds	r3, r7, r3
 8001d44:	2200      	movs	r2, #0
 8001d46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d48:	231c      	movs	r3, #28
 8001d4a:	18f9      	adds	r1, r7, r3
 8001d4c:	4b18      	ldr	r3, [pc, #96]	; (8001db0 <MX_TIM1_Init+0x134>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	0018      	movs	r0, r3
 8001d52:	f7ff fad3 	bl	80012fc <HAL_TIM_PWM_ConfigChannel>
 8001d56:	1e03      	subs	r3, r0, #0
 8001d58:	d001      	beq.n	8001d5e <MX_TIM1_Init+0xe2>
  {
    Error_Handler();
 8001d5a:	f000 f91d 	bl	8001f98 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d5e:	003b      	movs	r3, r7
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d64:	003b      	movs	r3, r7
 8001d66:	2200      	movs	r2, #0
 8001d68:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d6a:	003b      	movs	r3, r7
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d70:	003b      	movs	r3, r7
 8001d72:	2200      	movs	r2, #0
 8001d74:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d76:	003b      	movs	r3, r7
 8001d78:	2200      	movs	r2, #0
 8001d7a:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d7c:	003b      	movs	r3, r7
 8001d7e:	2280      	movs	r2, #128	; 0x80
 8001d80:	0192      	lsls	r2, r2, #6
 8001d82:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d84:	003b      	movs	r3, r7
 8001d86:	2200      	movs	r2, #0
 8001d88:	619a      	str	r2, [r3, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d8a:	003a      	movs	r2, r7
 8001d8c:	4b08      	ldr	r3, [pc, #32]	; (8001db0 <MX_TIM1_Init+0x134>)
 8001d8e:	0011      	movs	r1, r2
 8001d90:	0018      	movs	r0, r3
 8001d92:	f7ff fe65 	bl	8001a60 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d96:	1e03      	subs	r3, r0, #0
 8001d98:	d001      	beq.n	8001d9e <MX_TIM1_Init+0x122>
  {
    Error_Handler();
 8001d9a:	f000 f8fd 	bl	8001f98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d9e:	4b04      	ldr	r3, [pc, #16]	; (8001db0 <MX_TIM1_Init+0x134>)
 8001da0:	0018      	movs	r0, r3
 8001da2:	f000 f943 	bl	800202c <HAL_TIM_MspPostInit>

}
 8001da6:	46c0      	nop			; (mov r8, r8)
 8001da8:	46bd      	mov	sp, r7
 8001daa:	b010      	add	sp, #64	; 0x40
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	46c0      	nop			; (mov r8, r8)
 8001db0:	20000024 	.word	0x20000024
 8001db4:	40012c00 	.word	0x40012c00

08001db8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b088      	sub	sp, #32
 8001dbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dbe:	230c      	movs	r3, #12
 8001dc0:	18fb      	adds	r3, r7, r3
 8001dc2:	0018      	movs	r0, r3
 8001dc4:	2314      	movs	r3, #20
 8001dc6:	001a      	movs	r2, r3
 8001dc8:	2100      	movs	r1, #0
 8001dca:	f000 fa31 	bl	8002230 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dce:	4b56      	ldr	r3, [pc, #344]	; (8001f28 <MX_GPIO_Init+0x170>)
 8001dd0:	4a55      	ldr	r2, [pc, #340]	; (8001f28 <MX_GPIO_Init+0x170>)
 8001dd2:	6952      	ldr	r2, [r2, #20]
 8001dd4:	2180      	movs	r1, #128	; 0x80
 8001dd6:	0289      	lsls	r1, r1, #10
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	615a      	str	r2, [r3, #20]
 8001ddc:	4b52      	ldr	r3, [pc, #328]	; (8001f28 <MX_GPIO_Init+0x170>)
 8001dde:	695a      	ldr	r2, [r3, #20]
 8001de0:	2380      	movs	r3, #128	; 0x80
 8001de2:	029b      	lsls	r3, r3, #10
 8001de4:	4013      	ands	r3, r2
 8001de6:	60bb      	str	r3, [r7, #8]
 8001de8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dea:	4b4f      	ldr	r3, [pc, #316]	; (8001f28 <MX_GPIO_Init+0x170>)
 8001dec:	4a4e      	ldr	r2, [pc, #312]	; (8001f28 <MX_GPIO_Init+0x170>)
 8001dee:	6952      	ldr	r2, [r2, #20]
 8001df0:	2180      	movs	r1, #128	; 0x80
 8001df2:	02c9      	lsls	r1, r1, #11
 8001df4:	430a      	orrs	r2, r1
 8001df6:	615a      	str	r2, [r3, #20]
 8001df8:	4b4b      	ldr	r3, [pc, #300]	; (8001f28 <MX_GPIO_Init+0x170>)
 8001dfa:	695a      	ldr	r2, [r3, #20]
 8001dfc:	2380      	movs	r3, #128	; 0x80
 8001dfe:	02db      	lsls	r3, r3, #11
 8001e00:	4013      	ands	r3, r2
 8001e02:	607b      	str	r3, [r7, #4]
 8001e04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e06:	4b48      	ldr	r3, [pc, #288]	; (8001f28 <MX_GPIO_Init+0x170>)
 8001e08:	4a47      	ldr	r2, [pc, #284]	; (8001f28 <MX_GPIO_Init+0x170>)
 8001e0a:	6952      	ldr	r2, [r2, #20]
 8001e0c:	2180      	movs	r1, #128	; 0x80
 8001e0e:	0309      	lsls	r1, r1, #12
 8001e10:	430a      	orrs	r2, r1
 8001e12:	615a      	str	r2, [r3, #20]
 8001e14:	4b44      	ldr	r3, [pc, #272]	; (8001f28 <MX_GPIO_Init+0x170>)
 8001e16:	695a      	ldr	r2, [r3, #20]
 8001e18:	2380      	movs	r3, #128	; 0x80
 8001e1a:	031b      	lsls	r3, r3, #12
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	603b      	str	r3, [r7, #0]
 8001e20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8001e22:	4942      	ldr	r1, [pc, #264]	; (8001f2c <MX_GPIO_Init+0x174>)
 8001e24:	2390      	movs	r3, #144	; 0x90
 8001e26:	05db      	lsls	r3, r3, #23
 8001e28:	2200      	movs	r2, #0
 8001e2a:	0018      	movs	r0, r3
 8001e2c:	f7fe fcb4 	bl	8000798 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7 
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 8001e30:	2342      	movs	r3, #66	; 0x42
 8001e32:	33ff      	adds	r3, #255	; 0xff
 8001e34:	483e      	ldr	r0, [pc, #248]	; (8001f30 <MX_GPIO_Init+0x178>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	0019      	movs	r1, r3
 8001e3a:	f7fe fcad 	bl	8000798 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001e3e:	4b3d      	ldr	r3, [pc, #244]	; (8001f34 <MX_GPIO_Init+0x17c>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	2180      	movs	r1, #128	; 0x80
 8001e44:	0018      	movs	r0, r3
 8001e46:	f7fe fca7 	bl	8000798 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 
                           PA4 PA5 PA6 PA7 
                           PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8001e4a:	230c      	movs	r3, #12
 8001e4c:	18fb      	adds	r3, r7, r3
 8001e4e:	4a37      	ldr	r2, [pc, #220]	; (8001f2c <MX_GPIO_Init+0x174>)
 8001e50:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7 
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e52:	230c      	movs	r3, #12
 8001e54:	18fb      	adds	r3, r7, r3
 8001e56:	2201      	movs	r2, #1
 8001e58:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	230c      	movs	r3, #12
 8001e5c:	18fb      	adds	r3, r7, r3
 8001e5e:	2200      	movs	r2, #0
 8001e60:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e62:	230c      	movs	r3, #12
 8001e64:	18fb      	adds	r3, r7, r3
 8001e66:	2200      	movs	r2, #0
 8001e68:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e6a:	230c      	movs	r3, #12
 8001e6c:	18fa      	adds	r2, r7, r3
 8001e6e:	2390      	movs	r3, #144	; 0x90
 8001e70:	05db      	lsls	r3, r3, #23
 8001e72:	0011      	movs	r1, r2
 8001e74:	0018      	movs	r0, r3
 8001e76:	f7fe fb13 	bl	80004a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB6 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6|GPIO_PIN_8;
 8001e7a:	230c      	movs	r3, #12
 8001e7c:	18fb      	adds	r3, r7, r3
 8001e7e:	2242      	movs	r2, #66	; 0x42
 8001e80:	32ff      	adds	r2, #255	; 0xff
 8001e82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e84:	230c      	movs	r3, #12
 8001e86:	18fb      	adds	r3, r7, r3
 8001e88:	2201      	movs	r2, #1
 8001e8a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8c:	230c      	movs	r3, #12
 8001e8e:	18fb      	adds	r3, r7, r3
 8001e90:	2200      	movs	r2, #0
 8001e92:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e94:	230c      	movs	r3, #12
 8001e96:	18fb      	adds	r3, r7, r3
 8001e98:	2200      	movs	r2, #0
 8001e9a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e9c:	230c      	movs	r3, #12
 8001e9e:	18fb      	adds	r3, r7, r3
 8001ea0:	4a23      	ldr	r2, [pc, #140]	; (8001f30 <MX_GPIO_Init+0x178>)
 8001ea2:	0019      	movs	r1, r3
 8001ea4:	0010      	movs	r0, r2
 8001ea6:	f7fe fafb 	bl	80004a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001eaa:	230c      	movs	r3, #12
 8001eac:	18fb      	adds	r3, r7, r3
 8001eae:	2280      	movs	r2, #128	; 0x80
 8001eb0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eb2:	230c      	movs	r3, #12
 8001eb4:	18fb      	adds	r3, r7, r3
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eba:	230c      	movs	r3, #12
 8001ebc:	18fb      	adds	r3, r7, r3
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec2:	230c      	movs	r3, #12
 8001ec4:	18fb      	adds	r3, r7, r3
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001eca:	230c      	movs	r3, #12
 8001ecc:	18fb      	adds	r3, r7, r3
 8001ece:	4a19      	ldr	r2, [pc, #100]	; (8001f34 <MX_GPIO_Init+0x17c>)
 8001ed0:	0019      	movs	r1, r3
 8001ed2:	0010      	movs	r0, r2
 8001ed4:	f7fe fae4 	bl	80004a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001ed8:	230c      	movs	r3, #12
 8001eda:	18fb      	adds	r3, r7, r3
 8001edc:	2238      	movs	r2, #56	; 0x38
 8001ede:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ee0:	230c      	movs	r3, #12
 8001ee2:	18fb      	adds	r3, r7, r3
 8001ee4:	4a14      	ldr	r2, [pc, #80]	; (8001f38 <MX_GPIO_Init+0x180>)
 8001ee6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee8:	230c      	movs	r3, #12
 8001eea:	18fb      	adds	r3, r7, r3
 8001eec:	2200      	movs	r2, #0
 8001eee:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ef0:	230c      	movs	r3, #12
 8001ef2:	18fb      	adds	r3, r7, r3
 8001ef4:	4a0e      	ldr	r2, [pc, #56]	; (8001f30 <MX_GPIO_Init+0x178>)
 8001ef6:	0019      	movs	r1, r3
 8001ef8:	0010      	movs	r0, r2
 8001efa:	f7fe fad1 	bl	80004a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8001efe:	2200      	movs	r2, #0
 8001f00:	2100      	movs	r1, #0
 8001f02:	2006      	movs	r0, #6
 8001f04:	f7fe fa98 	bl	8000438 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8001f08:	2006      	movs	r0, #6
 8001f0a:	f7fe faab 	bl	8000464 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2100      	movs	r1, #0
 8001f12:	2007      	movs	r0, #7
 8001f14:	f7fe fa90 	bl	8000438 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001f18:	2007      	movs	r0, #7
 8001f1a:	f7fe faa3 	bl	8000464 <HAL_NVIC_EnableIRQ>

}
 8001f1e:	46c0      	nop			; (mov r8, r8)
 8001f20:	46bd      	mov	sp, r7
 8001f22:	b008      	add	sp, #32
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	46c0      	nop			; (mov r8, r8)
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	000006ff 	.word	0x000006ff
 8001f30:	48000400 	.word	0x48000400
 8001f34:	48000800 	.word	0x48000800
 8001f38:	10110000 	.word	0x10110000

08001f3c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	0002      	movs	r2, r0
 8001f44:	1dbb      	adds	r3, r7, #6
 8001f46:	801a      	strh	r2, [r3, #0]
    if ( GPIO_Pin == GPIO_PIN_4)
 8001f48:	1dbb      	adds	r3, r7, #6
 8001f4a:	881b      	ldrh	r3, [r3, #0]
 8001f4c:	2b10      	cmp	r3, #16
 8001f4e:	d107      	bne.n	8001f60 <HAL_GPIO_EXTI_Callback+0x24>
    {
    	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_10,GPIO_PIN_SET);
 8001f50:	2380      	movs	r3, #128	; 0x80
 8001f52:	00d9      	lsls	r1, r3, #3
 8001f54:	2390      	movs	r3, #144	; 0x90
 8001f56:	05db      	lsls	r3, r3, #23
 8001f58:	2201      	movs	r2, #1
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	f7fe fc1c 	bl	8000798 <HAL_GPIO_WritePin>
    }
    if ( GPIO_Pin == GPIO_PIN_5)
 8001f60:	1dbb      	adds	r3, r7, #6
 8001f62:	881b      	ldrh	r3, [r3, #0]
 8001f64:	2b20      	cmp	r3, #32
 8001f66:	d106      	bne.n	8001f76 <HAL_GPIO_EXTI_Callback+0x3a>
    {
    	 HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
 8001f68:	2390      	movs	r3, #144	; 0x90
 8001f6a:	05db      	lsls	r3, r3, #23
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	2120      	movs	r1, #32
 8001f70:	0018      	movs	r0, r3
 8001f72:	f7fe fc11 	bl	8000798 <HAL_GPIO_WritePin>

    }
    if ( GPIO_Pin == GPIO_PIN_3)
 8001f76:	1dbb      	adds	r3, r7, #6
 8001f78:	881b      	ldrh	r3, [r3, #0]
 8001f7a:	2b08      	cmp	r3, #8
 8001f7c:	d106      	bne.n	8001f8c <HAL_GPIO_EXTI_Callback+0x50>
    {
    	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,GPIO_PIN_SET);
 8001f7e:	2380      	movs	r3, #128	; 0x80
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	4804      	ldr	r0, [pc, #16]	; (8001f94 <HAL_GPIO_EXTI_Callback+0x58>)
 8001f84:	2201      	movs	r2, #1
 8001f86:	0019      	movs	r1, r3
 8001f88:	f7fe fc06 	bl	8000798 <HAL_GPIO_WritePin>
    }
}
 8001f8c:	46c0      	nop			; (mov r8, r8)
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	b002      	add	sp, #8
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	48000400 	.word	0x48000400

08001f98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001f9c:	46c0      	nop			; (mov r8, r8)
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
	...

08001fa4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001faa:	4b0f      	ldr	r3, [pc, #60]	; (8001fe8 <HAL_MspInit+0x44>)
 8001fac:	4a0e      	ldr	r2, [pc, #56]	; (8001fe8 <HAL_MspInit+0x44>)
 8001fae:	6992      	ldr	r2, [r2, #24]
 8001fb0:	2101      	movs	r1, #1
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	619a      	str	r2, [r3, #24]
 8001fb6:	4b0c      	ldr	r3, [pc, #48]	; (8001fe8 <HAL_MspInit+0x44>)
 8001fb8:	699b      	ldr	r3, [r3, #24]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	607b      	str	r3, [r7, #4]
 8001fc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fc2:	4b09      	ldr	r3, [pc, #36]	; (8001fe8 <HAL_MspInit+0x44>)
 8001fc4:	4a08      	ldr	r2, [pc, #32]	; (8001fe8 <HAL_MspInit+0x44>)
 8001fc6:	69d2      	ldr	r2, [r2, #28]
 8001fc8:	2180      	movs	r1, #128	; 0x80
 8001fca:	0549      	lsls	r1, r1, #21
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	61da      	str	r2, [r3, #28]
 8001fd0:	4b05      	ldr	r3, [pc, #20]	; (8001fe8 <HAL_MspInit+0x44>)
 8001fd2:	69da      	ldr	r2, [r3, #28]
 8001fd4:	2380      	movs	r3, #128	; 0x80
 8001fd6:	055b      	lsls	r3, r3, #21
 8001fd8:	4013      	ands	r3, r2
 8001fda:	603b      	str	r3, [r7, #0]
 8001fdc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fde:	46c0      	nop			; (mov r8, r8)
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	b002      	add	sp, #8
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	46c0      	nop			; (mov r8, r8)
 8001fe8:	40021000 	.word	0x40021000

08001fec <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a0a      	ldr	r2, [pc, #40]	; (8002024 <HAL_TIM_PWM_MspInit+0x38>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d10d      	bne.n	800201a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ffe:	4b0a      	ldr	r3, [pc, #40]	; (8002028 <HAL_TIM_PWM_MspInit+0x3c>)
 8002000:	4a09      	ldr	r2, [pc, #36]	; (8002028 <HAL_TIM_PWM_MspInit+0x3c>)
 8002002:	6992      	ldr	r2, [r2, #24]
 8002004:	2180      	movs	r1, #128	; 0x80
 8002006:	0109      	lsls	r1, r1, #4
 8002008:	430a      	orrs	r2, r1
 800200a:	619a      	str	r2, [r3, #24]
 800200c:	4b06      	ldr	r3, [pc, #24]	; (8002028 <HAL_TIM_PWM_MspInit+0x3c>)
 800200e:	699a      	ldr	r2, [r3, #24]
 8002010:	2380      	movs	r3, #128	; 0x80
 8002012:	011b      	lsls	r3, r3, #4
 8002014:	4013      	ands	r3, r2
 8002016:	60fb      	str	r3, [r7, #12]
 8002018:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800201a:	46c0      	nop			; (mov r8, r8)
 800201c:	46bd      	mov	sp, r7
 800201e:	b004      	add	sp, #16
 8002020:	bd80      	pop	{r7, pc}
 8002022:	46c0      	nop			; (mov r8, r8)
 8002024:	40012c00 	.word	0x40012c00
 8002028:	40021000 	.word	0x40021000

0800202c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b088      	sub	sp, #32
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002034:	230c      	movs	r3, #12
 8002036:	18fb      	adds	r3, r7, r3
 8002038:	0018      	movs	r0, r3
 800203a:	2314      	movs	r3, #20
 800203c:	001a      	movs	r2, r3
 800203e:	2100      	movs	r1, #0
 8002040:	f000 f8f6 	bl	8002230 <memset>
  if(htim->Instance==TIM1)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a18      	ldr	r2, [pc, #96]	; (80020ac <HAL_TIM_MspPostInit+0x80>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d12a      	bne.n	80020a4 <HAL_TIM_MspPostInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800204e:	4b18      	ldr	r3, [pc, #96]	; (80020b0 <HAL_TIM_MspPostInit+0x84>)
 8002050:	4a17      	ldr	r2, [pc, #92]	; (80020b0 <HAL_TIM_MspPostInit+0x84>)
 8002052:	6952      	ldr	r2, [r2, #20]
 8002054:	2180      	movs	r1, #128	; 0x80
 8002056:	0289      	lsls	r1, r1, #10
 8002058:	430a      	orrs	r2, r1
 800205a:	615a      	str	r2, [r3, #20]
 800205c:	4b14      	ldr	r3, [pc, #80]	; (80020b0 <HAL_TIM_MspPostInit+0x84>)
 800205e:	695a      	ldr	r2, [r3, #20]
 8002060:	2380      	movs	r3, #128	; 0x80
 8002062:	029b      	lsls	r3, r3, #10
 8002064:	4013      	ands	r3, r2
 8002066:	60bb      	str	r3, [r7, #8]
 8002068:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800206a:	230c      	movs	r3, #12
 800206c:	18fb      	adds	r3, r7, r3
 800206e:	2280      	movs	r2, #128	; 0x80
 8002070:	0052      	lsls	r2, r2, #1
 8002072:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002074:	230c      	movs	r3, #12
 8002076:	18fb      	adds	r3, r7, r3
 8002078:	2202      	movs	r2, #2
 800207a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	230c      	movs	r3, #12
 800207e:	18fb      	adds	r3, r7, r3
 8002080:	2200      	movs	r2, #0
 8002082:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002084:	230c      	movs	r3, #12
 8002086:	18fb      	adds	r3, r7, r3
 8002088:	2200      	movs	r2, #0
 800208a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800208c:	230c      	movs	r3, #12
 800208e:	18fb      	adds	r3, r7, r3
 8002090:	2202      	movs	r2, #2
 8002092:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002094:	230c      	movs	r3, #12
 8002096:	18fa      	adds	r2, r7, r3
 8002098:	2390      	movs	r3, #144	; 0x90
 800209a:	05db      	lsls	r3, r3, #23
 800209c:	0011      	movs	r1, r2
 800209e:	0018      	movs	r0, r3
 80020a0:	f7fe f9fe 	bl	80004a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80020a4:	46c0      	nop			; (mov r8, r8)
 80020a6:	46bd      	mov	sp, r7
 80020a8:	b008      	add	sp, #32
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40012c00 	.word	0x40012c00
 80020b0:	40021000 	.word	0x40021000

080020b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80020b8:	46c0      	nop			; (mov r8, r8)
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020c2:	e7fe      	b.n	80020c2 <HardFault_Handler+0x4>

080020c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80020c8:	46c0      	nop			; (mov r8, r8)
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020d2:	46c0      	nop			; (mov r8, r8)
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020dc:	f7fe f8d0 	bl	8000280 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020e0:	46c0      	nop			; (mov r8, r8)
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80020ea:	2008      	movs	r0, #8
 80020ec:	f7fe fb72 	bl	80007d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80020f0:	46c0      	nop			; (mov r8, r8)
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80020f6:	b580      	push	{r7, lr}
 80020f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80020fa:	2010      	movs	r0, #16
 80020fc:	f7fe fb6a 	bl	80007d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002100:	2020      	movs	r0, #32
 8002102:	f7fe fb67 	bl	80007d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002106:	46c0      	nop			; (mov r8, r8)
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}

0800210c <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8002110:	4b1a      	ldr	r3, [pc, #104]	; (800217c <SystemInit+0x70>)
 8002112:	4a1a      	ldr	r2, [pc, #104]	; (800217c <SystemInit+0x70>)
 8002114:	6812      	ldr	r2, [r2, #0]
 8002116:	2101      	movs	r1, #1
 8002118:	430a      	orrs	r2, r1
 800211a:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 800211c:	4b17      	ldr	r3, [pc, #92]	; (800217c <SystemInit+0x70>)
 800211e:	4a17      	ldr	r2, [pc, #92]	; (800217c <SystemInit+0x70>)
 8002120:	6852      	ldr	r2, [r2, #4]
 8002122:	4917      	ldr	r1, [pc, #92]	; (8002180 <SystemInit+0x74>)
 8002124:	400a      	ands	r2, r1
 8002126:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8002128:	4b14      	ldr	r3, [pc, #80]	; (800217c <SystemInit+0x70>)
 800212a:	4a14      	ldr	r2, [pc, #80]	; (800217c <SystemInit+0x70>)
 800212c:	6812      	ldr	r2, [r2, #0]
 800212e:	4915      	ldr	r1, [pc, #84]	; (8002184 <SystemInit+0x78>)
 8002130:	400a      	ands	r2, r1
 8002132:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002134:	4b11      	ldr	r3, [pc, #68]	; (800217c <SystemInit+0x70>)
 8002136:	4a11      	ldr	r2, [pc, #68]	; (800217c <SystemInit+0x70>)
 8002138:	6812      	ldr	r2, [r2, #0]
 800213a:	4913      	ldr	r1, [pc, #76]	; (8002188 <SystemInit+0x7c>)
 800213c:	400a      	ands	r2, r1
 800213e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002140:	4b0e      	ldr	r3, [pc, #56]	; (800217c <SystemInit+0x70>)
 8002142:	4a0e      	ldr	r2, [pc, #56]	; (800217c <SystemInit+0x70>)
 8002144:	6852      	ldr	r2, [r2, #4]
 8002146:	4911      	ldr	r1, [pc, #68]	; (800218c <SystemInit+0x80>)
 8002148:	400a      	ands	r2, r1
 800214a:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 800214c:	4b0b      	ldr	r3, [pc, #44]	; (800217c <SystemInit+0x70>)
 800214e:	4a0b      	ldr	r2, [pc, #44]	; (800217c <SystemInit+0x70>)
 8002150:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002152:	210f      	movs	r1, #15
 8002154:	438a      	bics	r2, r1
 8002156:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined (STM32F072xB) || defined (STM32F078xx)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
 8002158:	4b08      	ldr	r3, [pc, #32]	; (800217c <SystemInit+0x70>)
 800215a:	4a08      	ldr	r2, [pc, #32]	; (800217c <SystemInit+0x70>)
 800215c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800215e:	490c      	ldr	r1, [pc, #48]	; (8002190 <SystemInit+0x84>)
 8002160:	400a      	ands	r2, r1
 8002162:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8002164:	4b05      	ldr	r3, [pc, #20]	; (800217c <SystemInit+0x70>)
 8002166:	4a05      	ldr	r2, [pc, #20]	; (800217c <SystemInit+0x70>)
 8002168:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800216a:	2101      	movs	r1, #1
 800216c:	438a      	bics	r2, r1
 800216e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002170:	4b02      	ldr	r3, [pc, #8]	; (800217c <SystemInit+0x70>)
 8002172:	2200      	movs	r2, #0
 8002174:	609a      	str	r2, [r3, #8]

}
 8002176:	46c0      	nop			; (mov r8, r8)
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	40021000 	.word	0x40021000
 8002180:	08ffb80c 	.word	0x08ffb80c
 8002184:	fef6ffff 	.word	0xfef6ffff
 8002188:	fffbffff 	.word	0xfffbffff
 800218c:	ffc0ffff 	.word	0xffc0ffff
 8002190:	fffcfe2c 	.word	0xfffcfe2c

08002194 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002194:	480d      	ldr	r0, [pc, #52]	; (80021cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002196:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002198:	480d      	ldr	r0, [pc, #52]	; (80021d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800219a:	490e      	ldr	r1, [pc, #56]	; (80021d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800219c:	4a0e      	ldr	r2, [pc, #56]	; (80021d8 <LoopForever+0xe>)
  movs r3, #0
 800219e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021a0:	e002      	b.n	80021a8 <LoopCopyDataInit>

080021a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021a6:	3304      	adds	r3, #4

080021a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021ac:	d3f9      	bcc.n	80021a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ae:	4a0b      	ldr	r2, [pc, #44]	; (80021dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80021b0:	4c0b      	ldr	r4, [pc, #44]	; (80021e0 <LoopForever+0x16>)
  movs r3, #0
 80021b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021b4:	e001      	b.n	80021ba <LoopFillZerobss>

080021b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021b8:	3204      	adds	r2, #4

080021ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021bc:	d3fb      	bcc.n	80021b6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80021be:	f7ff ffa5 	bl	800210c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80021c2:	f000 f811 	bl	80021e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021c6:	f7ff fcb9 	bl	8001b3c <main>

080021ca <LoopForever>:

LoopForever:
    b LoopForever
 80021ca:	e7fe      	b.n	80021ca <LoopForever>
  ldr   r0, =_estack
 80021cc:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80021d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021d4:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80021d8:	08002290 	.word	0x08002290
  ldr r2, =_sbss
 80021dc:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80021e0:	20000064 	.word	0x20000064

080021e4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021e4:	e7fe      	b.n	80021e4 <ADC1_COMP_IRQHandler>
	...

080021e8 <__libc_init_array>:
 80021e8:	b570      	push	{r4, r5, r6, lr}
 80021ea:	2600      	movs	r6, #0
 80021ec:	4d0c      	ldr	r5, [pc, #48]	; (8002220 <__libc_init_array+0x38>)
 80021ee:	4c0d      	ldr	r4, [pc, #52]	; (8002224 <__libc_init_array+0x3c>)
 80021f0:	1b64      	subs	r4, r4, r5
 80021f2:	10a4      	asrs	r4, r4, #2
 80021f4:	42a6      	cmp	r6, r4
 80021f6:	d109      	bne.n	800220c <__libc_init_array+0x24>
 80021f8:	2600      	movs	r6, #0
 80021fa:	f000 f821 	bl	8002240 <_init>
 80021fe:	4d0a      	ldr	r5, [pc, #40]	; (8002228 <__libc_init_array+0x40>)
 8002200:	4c0a      	ldr	r4, [pc, #40]	; (800222c <__libc_init_array+0x44>)
 8002202:	1b64      	subs	r4, r4, r5
 8002204:	10a4      	asrs	r4, r4, #2
 8002206:	42a6      	cmp	r6, r4
 8002208:	d105      	bne.n	8002216 <__libc_init_array+0x2e>
 800220a:	bd70      	pop	{r4, r5, r6, pc}
 800220c:	00b3      	lsls	r3, r6, #2
 800220e:	58eb      	ldr	r3, [r5, r3]
 8002210:	4798      	blx	r3
 8002212:	3601      	adds	r6, #1
 8002214:	e7ee      	b.n	80021f4 <__libc_init_array+0xc>
 8002216:	00b3      	lsls	r3, r6, #2
 8002218:	58eb      	ldr	r3, [r5, r3]
 800221a:	4798      	blx	r3
 800221c:	3601      	adds	r6, #1
 800221e:	e7f2      	b.n	8002206 <__libc_init_array+0x1e>
 8002220:	08002288 	.word	0x08002288
 8002224:	08002288 	.word	0x08002288
 8002228:	08002288 	.word	0x08002288
 800222c:	0800228c 	.word	0x0800228c

08002230 <memset>:
 8002230:	0003      	movs	r3, r0
 8002232:	1882      	adds	r2, r0, r2
 8002234:	4293      	cmp	r3, r2
 8002236:	d100      	bne.n	800223a <memset+0xa>
 8002238:	4770      	bx	lr
 800223a:	7019      	strb	r1, [r3, #0]
 800223c:	3301      	adds	r3, #1
 800223e:	e7f9      	b.n	8002234 <memset+0x4>

08002240 <_init>:
 8002240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002242:	46c0      	nop			; (mov r8, r8)
 8002244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002246:	bc08      	pop	{r3}
 8002248:	469e      	mov	lr, r3
 800224a:	4770      	bx	lr

0800224c <_fini>:
 800224c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800224e:	46c0      	nop			; (mov r8, r8)
 8002250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002252:	bc08      	pop	{r3}
 8002254:	469e      	mov	lr, r3
 8002256:	4770      	bx	lr
