cd test/riscv64

verilog2vhdl core/cache/riscv_dcache_core.sv
verilog2vhdl core/cache/riscv_dext.sv
verilog2vhdl core/cache/riscv_icache_core.sv
verilog2vhdl core/cache/riscv_noicache_core.sv
verilog2vhdl core/execution/riscv_alu.sv
verilog2vhdl core/execution/riscv_bu.sv
verilog2vhdl core/execution/riscv_div.sv
verilog2vhdl core/execution/riscv_lsu.sv
verilog2vhdl core/execution/riscv_mul.sv
verilog2vhdl core/memory/riscv_dmem_ctrl.sv
verilog2vhdl core/memory/riscv_imem_ctrl.sv
verilog2vhdl core/memory/riscv_membuf.sv
verilog2vhdl core/memory/riscv_memmisaligned.sv
verilog2vhdl core/memory/riscv_mmu.sv
verilog2vhdl core/memory/riscv_mux.sv
verilog2vhdl core/memory/riscv_pmachk.sv
verilog2vhdl core/memory/riscv_pmpchk.sv
verilog2vhdl core/riscv_bp.sv
verilog2vhdl core/riscv_core.sv
verilog2vhdl core/riscv_du.sv
verilog2vhdl core/riscv_execution.sv
verilog2vhdl core/riscv_id.sv
verilog2vhdl core/riscv_if.sv
verilog2vhdl core/riscv_memory.sv
verilog2vhdl core/riscv_rf.sv
verilog2vhdl core/riscv_state.sv
verilog2vhdl core/riscv_wb.sv

verilog2vhdl memory/riscv_ram_1r1w.sv
verilog2vhdl memory/riscv_ram_1r1w_generic.sv
verilog2vhdl memory/riscv_ram_1rw.sv
verilog2vhdl memory/riscv_ram_1rw_generic.sv
verilog2vhdl memory/riscv_ram_queue.sv

verilog2vhdl pu/riscv_biu.sv
verilog2vhdl pu/riscv_pu.sv
