--Porta and
--Bibliotecas e pacotes
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

--Entidade
entity mux_4 is
	port(
		a, b, c, d, s0, s1	: in std_logic;
		z		: out std_logic
	);
end entity;	

--Arquitetura
architecture main of mux_4 is	
	
	component Mux_2
	port (
		a, b, s0	: in std_logic;
		z			: out std_logic
		);
	end component;
		

signal Smux1, Smux2: std_logic;

begin
		
	mux1: Mux_2 
		port map(a => a, b => b, s0 => s0, z => Smux1);
	
	mux2: Mux_2 	
		port map(a => c, b => d, s0 => s0, z => Smux2);
	
	mux3: Mux_2 	
		port map(a => Smux1, b => Smux2, s0 => s1, z => z);
		
end architecture;