![image](https://user-images.githubusercontent.com/104819057/209363820-2f0d8d7b-8409-44c4-a605-e634581392d2.png)
Click on Create Design Library
![image](https://user-images.githubusercontent.com/104819057/209363906-e8445753-15b9-4297-a8ed-4c551618244d.png)
Read Physical Rules
![image](https://user-images.githubusercontent.com/104819057/209363959-d491a04f-ca3d-4f49-a4ab-5b316593fbf0.png)
Read Hierarchial Verilog
![image](https://user-images.githubusercontent.com/104819057/209364016-d19aef33-4285-407d-add1-a8d713db251e.png)
Read Flat Verilog
![image](https://user-images.githubusercontent.com/104819057/209364046-f7c9e391-8547-430b-8ffb-5f71f74fe55b.png)
Read DEF
![image](https://user-images.githubusercontent.com/104819057/209364077-2998192f-c846-4115-a328-d35050b8e582.png)
create Block
![image](https://user-images.githubusercontent.com/104819057/209364142-c7c4f6ef-f528-46b3-963a-f3f15ca84744.png)
Click on Read Parasitic Model
![image](https://user-images.githubusercontent.com/104819057/209364217-04661f28-80df-48d0-bf5c-98e67802f0b6.png)


Related Commands
1. Click on create_lib
![image](https://user-images.githubusercontent.com/104819057/209364364-bdd8860c-9057-4114-96c3-f90bb6de66dc.png)
![image](https://user-images.githubusercontent.com/104819057/209364459-92403592-227e-419f-b256-0d5023e74cd4.png)
![image](https://user-images.githubusercontent.com/104819057/209364535-0ac802ba-4544-48e3-a09d-c18dcea0c84f.png)
![image](https://user-images.githubusercontent.com/104819057/209364582-cef3313d-c94e-49fa-a5ab-eabcf9ab554d.png)
![image](https://user-images.githubusercontent.com/104819057/209364635-b3ae3c04-aa61-4642-a9f2-7b4237981ba5.png)
