FIRRTL version 1.2.0
circuit SidebandSerializer :
  module SidebandSerializer : @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 160:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 160:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 160:7]
    output io_in_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 165:14]
    input io_in_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 165:14]
    input io_in_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 165:14]
    output io_out_bits : UInt<32> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 165:14]
    output io_out_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 165:14]
    input io_out_credit : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 165:14]

    reg data : UInt<128>, clock with :
      reset => (UInt<1>("h0"), data) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 176:17]
    reg sending : UInt<1>, clock with :
      reset => (UInt<1>("h0"), sending) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 178:24]
    reg sendCount : UInt<2>, clock with :
      reset => (UInt<1>("h0"), sendCount) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node wrap_wrap = eq(sendCount, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _wrap_value_T = add(sendCount, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_0 = mux(io_out_valid, _wrap_value_T_1, sendCount) @[src/main/scala/chisel3/util/Counter.scala 118:16 77:15 61:40]
    node _GEN_1 = mux(io_out_valid, wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    reg current_credit : UInt<6>, clock with :
      reset => (UInt<1>("h0"), current_credit) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 181:31]
    reg isComplete : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isComplete) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 182:27]
    node _io_in_ready_T = eq(sending, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 184:19]
    node _io_in_ready_T_1 = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _io_in_ready_T_2 = eq(UInt<5>("h10"), _io_in_ready_T_1) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _io_in_ready_T_3 = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _io_in_ready_T_4 = eq(UInt<5>("h11"), _io_in_ready_T_3) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _io_in_ready_T_5 = or(_io_in_ready_T_2, _io_in_ready_T_4) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:42]
    node _io_in_ready_T_6 = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _io_in_ready_T_7 = eq(UInt<5>("h19"), _io_in_ready_T_6) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _io_in_ready_T_8 = or(_io_in_ready_T_5, _io_in_ready_T_7) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:58]
    node _io_in_ready_T_9 = gt(current_credit, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 186:24]
    node _io_in_ready_T_10 = or(_io_in_ready_T_8, _io_in_ready_T_9) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 186:5]
    node _io_in_ready_T_11 = and(_io_in_ready_T, _io_in_ready_T_10) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 184:28]
    node _io_out_valid_T = gt(current_credit, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 187:37]
    node _io_out_valid_T_1 = or(_io_out_valid_T, isComplete) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 187:44]
    node _io_out_valid_T_2 = and(_io_out_valid_T_1, sending) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 187:59]
    node _io_out_bits_T = bits(data, 31, 0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 188:22]
    node _T = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _isComplete_T = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _isComplete_T_1 = eq(UInt<5>("h10"), _isComplete_T) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _isComplete_T_2 = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _isComplete_T_3 = eq(UInt<5>("h11"), _isComplete_T_2) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _isComplete_T_4 = or(_isComplete_T_1, _isComplete_T_3) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:42]
    node _isComplete_T_5 = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _isComplete_T_6 = eq(UInt<5>("h19"), _isComplete_T_5) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _isComplete_T_7 = or(_isComplete_T_4, _isComplete_T_6) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:58]
    node _GEN_2 = mux(_T, io_in_bits, data) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 190:20 191:10 176:17]
    node _GEN_3 = mux(_T, UInt<1>("h1"), sending) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 190:20 192:13 178:24]
    node _GEN_4 = mux(_T, _isComplete_T_7, isComplete) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 190:20 193:16 182:27]
    node _data_T = dshr(data, UInt<6>("h20")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 196:37]
    node _GEN_5 = mux(io_out_valid, _data_T, _GEN_2) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 196:{22,29}]
    node _T_1 = eq(isComplete, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 200:21]
    node _current_credit_T = sub(current_credit, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 200:69]
    node _current_credit_T_1 = tail(_current_credit_T, 1) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 200:69]
    node _GEN_6 = mux(_T_1, _current_credit_T_1, current_credit) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 181:31 200:{34,51}]
    node sendDone = _GEN_1 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    node _GEN_7 = mux(sendDone, UInt<1>("h0"), _GEN_3) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 198:18 199:13]
    node _GEN_8 = mux(sendDone, _GEN_6, current_credit) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 198:18 181:31]
    node _current_credit_T_2 = add(current_credit, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 203:58]
    node _current_credit_T_3 = tail(_current_credit_T_2, 1) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 203:58]
    node _GEN_9 = mux(io_out_credit, _current_credit_T_3, _GEN_8) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 203:{23,40}]
    io_in_ready <= _io_in_ready_T_11 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 184:15]
    io_out_bits <= _io_out_bits_T @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 188:15]
    io_out_valid <= _io_out_valid_T_2 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 187:16]
    data <= _GEN_5
    sending <= mux(reset, UInt<1>("h0"), _GEN_7) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 178:{24,24}]
    sendCount <= mux(reset, UInt<2>("h0"), _GEN_0) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    current_credit <= mux(reset, UInt<6>("h20"), _GEN_9) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 181:{31,31}]
    isComplete <= mux(reset, UInt<1>("h0"), _GEN_4) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 182:{27,27}]
