{
  "ports": {
    "main": {
      "_0_2": {
        "out": 0
      },
      "_15_4": {
        "out": 15
      },
      "_1_1": {
        "out": 1
      },
      "_1_2": {
        "out": 1
      },
      "_1_4": {
        "out": 1
      },
      "_2_2": {
        "out": 2
      },
      "_3_2": {
        "out": 3
      },
      "_7_4": {
        "out": 7
      },
      "_8_4": {
        "out": 8
      },
      "adder": {
        "left": 0,
        "out": 0,
        "right": 0
      },
      "adder1": {
        "left": 0,
        "out": 0,
        "right": 0
      },
      "fsm": {
        "clk": 0,
        "done": 0,
        "in": 0,
        "out": 3,
        "reset": 0,
        "write_en": 0
      },
      "reg_11": {
        "clk": 0,
        "done": 0,
        "in": 0,
        "out": 11,
        "reset": 0,
        "write_en": 0
      },
      "reg_15": {
        "clk": 0,
        "done": 0,
        "in": 0,
        "out": 15,
        "reset": 0,
        "write_en": 0
      },
      "reg_rsh15": {
        "clk": 0,
        "done": 0,
        "in": 0,
        "out": 7,
        "reset": 0,
        "write_en": 0
      },
      "reg_rsh7": {
        "clk": 0,
        "done": 0,
        "in": 0,
        "out": 3,
        "reset": 0,
        "write_en": 0
      },
      "rsh": {
        "left": 0,
        "out": 0,
        "right": 0
      },
      "rsh1": {
        "left": 0,
        "out": 0,
        "right": 0
      }
    }
  },
  "memories": {
    "main": {
      "fsm": 3,
      "reg_11": 11,
      "reg_15": 15,
      "reg_rsh15": 7,
      "reg_rsh7": 3
    }
  }
}
