Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Ali/Desktop/Verill/dotProduct_lut/imp/dotProduct_lut/top_isim_beh.exe -prj C:/Users/Ali/Desktop/Verill/dotProduct_lut/imp/dotProduct_lut/top_beh.prj work.top work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Ali/Desktop/Verill/dotProduct_lut/imp/dotProduct_lut/../../hdl/xilinx_lut_ram_async.v" into library work
Analyzing Verilog file "C:/Users/Ali/Desktop/Verill/dotProduct_lut/imp/dotProduct_lut/../../hdl/multiplier_lut.v" into library work
Analyzing Verilog file "C:/Users/Ali/Desktop/Verill/dotProduct_lut/imp/dotProduct_lut/../../hdl/test.v" into library work
Analyzing Verilog file "C:/Users/Ali/Desktop/Verill/dotProduct_lut/imp/dotProduct_lut/../../hdl/dotProduct_lut.v" into library work
Analyzing Verilog file "C:/Users/Ali/Desktop/Verill/dotProduct_lut/imp/dotProduct_lut/../../hdl/top.v" into library work
Analyzing Verilog file "d:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module xilinx_lut_ram_async(ADDR_WIDTH=...
Compiling module multiplier_lut
Compiling module dotProduct_lut
Compiling module test
Compiling module top
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable C:/Users/Ali/Desktop/Verill/dotProduct_lut/imp/dotProduct_lut/top_isim_beh.exe
Fuse Memory Usage: 28932 KB
Fuse CPU Usage: 374 ms
