// Seed: 1760998040
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  inout wire id_31;
  input wire id_30;
  output wire id_29;
  input wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  inout tri1 id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  output tri0 id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_20 = {id_13, (1)};
  assign id_24 = -1'b0;
endmodule
module module_1 #(
    parameter id_15 = 32'd28,
    parameter id_19 = 32'd41,
    parameter id_24 = 32'd50,
    parameter id_25 = 32'd93,
    parameter id_29 = 32'd0
) (
    input wand id_0
    , id_23,
    input supply0 id_1,
    input wire id_2,
    input uwire id_3,
    output tri0 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri id_7
    , _id_24,
    input wand id_8,
    input uwire id_9,
    input tri0 id_10,
    output logic id_11,
    input supply0 id_12,
    output uwire id_13,
    output wire id_14,
    output wor _id_15,
    input uwire id_16,
    output supply1 id_17,
    input wand id_18,
    output wor _id_19,
    output supply0 id_20,
    output uwire id_21
);
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
  logic _id_25 = id_3;
  always #1 @(*) id_11 <= -1;
  logic [{  id_24  -  id_15  } : id_19] id_26;
  wire id_27;
  wire [1 'b0 : id_25] id_28;
  wire _id_29;
  logic [7:0] id_30;
  logic id_31 = id_30[-1'd0];
  wire [1 'b0 : "" -  id_29] id_32;
endmodule
